/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the ARM target                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*163 cases */, 54|128,85/*10934*/,  TARGET_VAL(ISD::ADD),// ->10939
/*5*/       OPC_Scope, 83, /*->90*/ // 63 children in Scope
/*7*/         OPC_RecordChild0, // #0 = $acc
/*8*/         OPC_MoveChild, 1,
/*10*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/        OPC_MoveChild, 0,
/*15*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/        OPC_MoveChild, 0,
/*20*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/        OPC_RecordChild0, // #1 = $a
/*24*/        OPC_MoveChild, 1,
/*26*/        OPC_CheckInteger, 16, 
/*28*/        OPC_CheckType, MVT::i32,
/*30*/        OPC_MoveParent,
/*31*/        OPC_MoveParent,
/*32*/        OPC_MoveChild, 1,
/*34*/        OPC_CheckInteger, 16, 
/*36*/        OPC_CheckType, MVT::i32,
/*38*/        OPC_MoveParent,
/*39*/        OPC_MoveParent,
/*40*/        OPC_MoveChild, 1,
/*42*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*45*/        OPC_MoveChild, 0,
/*47*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/        OPC_RecordChild0, // #2 = $b
/*51*/        OPC_MoveChild, 1,
/*53*/        OPC_CheckInteger, 16, 
/*55*/        OPC_CheckType, MVT::i32,
/*57*/        OPC_MoveParent,
/*58*/        OPC_MoveParent,
/*59*/        OPC_MoveChild, 1,
/*61*/        OPC_CheckInteger, 16, 
/*63*/        OPC_CheckType, MVT::i32,
/*65*/        OPC_MoveParent,
/*66*/        OPC_MoveParent,
/*67*/        OPC_MoveParent,
/*68*/        OPC_CheckType, MVT::i32,
/*70*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*72*/        OPC_EmitInteger, MVT::i32, 14, 
/*75*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*90*/      /*Scope*/ 83, /*->174*/
/*91*/        OPC_MoveChild, 0,
/*93*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96*/        OPC_MoveChild, 0,
/*98*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*101*/       OPC_MoveChild, 0,
/*103*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*106*/       OPC_RecordChild0, // #0 = $a
/*107*/       OPC_MoveChild, 1,
/*109*/       OPC_CheckInteger, 16, 
/*111*/       OPC_CheckType, MVT::i32,
/*113*/       OPC_MoveParent,
/*114*/       OPC_MoveParent,
/*115*/       OPC_MoveChild, 1,
/*117*/       OPC_CheckInteger, 16, 
/*119*/       OPC_CheckType, MVT::i32,
/*121*/       OPC_MoveParent,
/*122*/       OPC_MoveParent,
/*123*/       OPC_MoveChild, 1,
/*125*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*128*/       OPC_MoveChild, 0,
/*130*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*133*/       OPC_RecordChild0, // #1 = $b
/*134*/       OPC_MoveChild, 1,
/*136*/       OPC_CheckInteger, 16, 
/*138*/       OPC_CheckType, MVT::i32,
/*140*/       OPC_MoveParent,
/*141*/       OPC_MoveParent,
/*142*/       OPC_MoveChild, 1,
/*144*/       OPC_CheckInteger, 16, 
/*146*/       OPC_CheckType, MVT::i32,
/*148*/       OPC_MoveParent,
/*149*/       OPC_MoveParent,
/*150*/       OPC_MoveParent,
/*151*/       OPC_RecordChild1, // #2 = $acc
/*152*/       OPC_CheckType, MVT::i32,
/*154*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*156*/       OPC_EmitInteger, MVT::i32, 14, 
/*159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*174*/     /*Scope*/ 79|128,1/*207*/, /*->383*/
/*176*/       OPC_RecordChild0, // #0 = $Rn
/*177*/       OPC_MoveChild, 1,
/*179*/       OPC_Scope, 49, /*->230*/ // 4 children in Scope
/*181*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*184*/         OPC_MoveChild, 0,
/*186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*189*/         OPC_RecordChild0, // #1 = $Rm
/*190*/         OPC_RecordChild1, // #2 = $rot
/*191*/         OPC_MoveChild, 1,
/*193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*196*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*198*/         OPC_CheckType, MVT::i32,
/*200*/         OPC_MoveParent,
/*201*/         OPC_MoveParent,
/*202*/         OPC_MoveParent,
/*203*/         OPC_CheckType, MVT::i32,
/*205*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*207*/         OPC_EmitConvertToTarget, 2,
/*209*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*212*/         OPC_EmitInteger, MVT::i32, 14, 
/*215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*230*/       /*Scope*/ 50, /*->281*/
/*231*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*235*/         OPC_MoveChild, 0,
/*237*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*240*/         OPC_RecordChild0, // #1 = $Rm
/*241*/         OPC_RecordChild1, // #2 = $rot
/*242*/         OPC_MoveChild, 1,
/*244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*247*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*249*/         OPC_CheckType, MVT::i32,
/*251*/         OPC_MoveParent,
/*252*/         OPC_MoveParent,
/*253*/         OPC_MoveParent,
/*254*/         OPC_CheckType, MVT::i32,
/*256*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*258*/         OPC_EmitConvertToTarget, 2,
/*260*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*263*/         OPC_EmitInteger, MVT::i32, 14, 
/*266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*281*/       /*Scope*/ 49, /*->331*/
/*282*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*285*/         OPC_MoveChild, 0,
/*287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*290*/         OPC_RecordChild0, // #1 = $Rm
/*291*/         OPC_RecordChild1, // #2 = $rot
/*292*/         OPC_MoveChild, 1,
/*294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*297*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*299*/         OPC_CheckType, MVT::i32,
/*301*/         OPC_MoveParent,
/*302*/         OPC_MoveParent,
/*303*/         OPC_MoveParent,
/*304*/         OPC_CheckType, MVT::i32,
/*306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*308*/         OPC_EmitConvertToTarget, 2,
/*310*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*313*/         OPC_EmitInteger, MVT::i32, 14, 
/*316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*331*/       /*Scope*/ 50, /*->382*/
/*332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*336*/         OPC_MoveChild, 0,
/*338*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*341*/         OPC_RecordChild0, // #1 = $Rm
/*342*/         OPC_RecordChild1, // #2 = $rot
/*343*/         OPC_MoveChild, 1,
/*345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*348*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*350*/         OPC_CheckType, MVT::i32,
/*352*/         OPC_MoveParent,
/*353*/         OPC_MoveParent,
/*354*/         OPC_MoveParent,
/*355*/         OPC_CheckType, MVT::i32,
/*357*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*359*/         OPC_EmitConvertToTarget, 2,
/*361*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*364*/         OPC_EmitInteger, MVT::i32, 14, 
/*367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*382*/       0, /*End of Scope*/
/*383*/     /*Scope*/ 82|128,1/*210*/, /*->595*/
/*385*/       OPC_MoveChild, 0,
/*387*/       OPC_Scope, 50, /*->439*/ // 4 children in Scope
/*389*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*392*/         OPC_MoveChild, 0,
/*394*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*397*/         OPC_RecordChild0, // #0 = $Rm
/*398*/         OPC_RecordChild1, // #1 = $rot
/*399*/         OPC_MoveChild, 1,
/*401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*404*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*406*/         OPC_CheckType, MVT::i32,
/*408*/         OPC_MoveParent,
/*409*/         OPC_MoveParent,
/*410*/         OPC_MoveParent,
/*411*/         OPC_RecordChild1, // #2 = $Rn
/*412*/         OPC_CheckType, MVT::i32,
/*414*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*416*/         OPC_EmitConvertToTarget, 1,
/*418*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*421*/         OPC_EmitInteger, MVT::i32, 14, 
/*424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*439*/       /*Scope*/ 51, /*->491*/
/*440*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*444*/         OPC_MoveChild, 0,
/*446*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*449*/         OPC_RecordChild0, // #0 = $Rm
/*450*/         OPC_RecordChild1, // #1 = $rot
/*451*/         OPC_MoveChild, 1,
/*453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*456*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*458*/         OPC_CheckType, MVT::i32,
/*460*/         OPC_MoveParent,
/*461*/         OPC_MoveParent,
/*462*/         OPC_MoveParent,
/*463*/         OPC_RecordChild1, // #2 = $Rn
/*464*/         OPC_CheckType, MVT::i32,
/*466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*468*/         OPC_EmitConvertToTarget, 1,
/*470*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*473*/         OPC_EmitInteger, MVT::i32, 14, 
/*476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*491*/       /*Scope*/ 50, /*->542*/
/*492*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*495*/         OPC_MoveChild, 0,
/*497*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*500*/         OPC_RecordChild0, // #0 = $Rm
/*501*/         OPC_RecordChild1, // #1 = $rot
/*502*/         OPC_MoveChild, 1,
/*504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*507*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*509*/         OPC_CheckType, MVT::i32,
/*511*/         OPC_MoveParent,
/*512*/         OPC_MoveParent,
/*513*/         OPC_MoveParent,
/*514*/         OPC_RecordChild1, // #2 = $Rn
/*515*/         OPC_CheckType, MVT::i32,
/*517*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*519*/         OPC_EmitConvertToTarget, 1,
/*521*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*524*/         OPC_EmitInteger, MVT::i32, 14, 
/*527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*542*/       /*Scope*/ 51, /*->594*/
/*543*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*547*/         OPC_MoveChild, 0,
/*549*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*552*/         OPC_RecordChild0, // #0 = $Rm
/*553*/         OPC_RecordChild1, // #1 = $rot
/*554*/         OPC_MoveChild, 1,
/*556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*559*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*561*/         OPC_CheckType, MVT::i32,
/*563*/         OPC_MoveParent,
/*564*/         OPC_MoveParent,
/*565*/         OPC_MoveParent,
/*566*/         OPC_RecordChild1, // #2 = $Rn
/*567*/         OPC_CheckType, MVT::i32,
/*569*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*571*/         OPC_EmitConvertToTarget, 1,
/*573*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*576*/         OPC_EmitInteger, MVT::i32, 14, 
/*579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*594*/       0, /*End of Scope*/
/*595*/     /*Scope*/ 74|128,1/*202*/, /*->799*/
/*597*/       OPC_RecordChild0, // #0 = $acc
/*598*/       OPC_MoveChild, 1,
/*600*/       OPC_SwitchOpcode /*2 cases */, 127,  TARGET_VAL(ISD::MUL),// ->731
/*604*/         OPC_MoveChild, 0,
/*606*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*609*/         OPC_Scope, 59, /*->670*/ // 2 children in Scope
/*611*/           OPC_MoveChild, 0,
/*613*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*616*/           OPC_RecordChild0, // #1 = $a
/*617*/           OPC_MoveChild, 1,
/*619*/           OPC_CheckInteger, 16, 
/*621*/           OPC_CheckType, MVT::i32,
/*623*/           OPC_MoveParent,
/*624*/           OPC_MoveParent,
/*625*/           OPC_MoveChild, 1,
/*627*/           OPC_CheckInteger, 16, 
/*629*/           OPC_CheckType, MVT::i32,
/*631*/           OPC_MoveParent,
/*632*/           OPC_MoveParent,
/*633*/           OPC_MoveChild, 1,
/*635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*638*/           OPC_RecordChild0, // #2 = $b
/*639*/           OPC_MoveChild, 1,
/*641*/           OPC_CheckInteger, 16, 
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_CheckType, MVT::i32,
/*650*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*652*/           OPC_EmitInteger, MVT::i32, 14, 
/*655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*670*/         /*Scope*/ 59, /*->730*/
/*671*/           OPC_RecordChild0, // #1 = $a
/*672*/           OPC_MoveChild, 1,
/*674*/           OPC_CheckInteger, 16, 
/*676*/           OPC_CheckType, MVT::i32,
/*678*/           OPC_MoveParent,
/*679*/           OPC_MoveParent,
/*680*/           OPC_MoveChild, 1,
/*682*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*685*/           OPC_MoveChild, 0,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*690*/           OPC_RecordChild0, // #2 = $b
/*691*/           OPC_MoveChild, 1,
/*693*/           OPC_CheckInteger, 16, 
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_MoveParent,
/*698*/           OPC_MoveParent,
/*699*/           OPC_MoveChild, 1,
/*701*/           OPC_CheckInteger, 16, 
/*703*/           OPC_CheckType, MVT::i32,
/*705*/           OPC_MoveParent,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveParent,
/*708*/           OPC_CheckType, MVT::i32,
/*710*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*712*/           OPC_EmitInteger, MVT::i32, 14, 
/*715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*730*/         0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->798
/*734*/         OPC_MoveChild, 0,
/*736*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*739*/         OPC_RecordChild0, // #1 = $a
/*740*/         OPC_MoveChild, 1,
/*742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*745*/         OPC_MoveChild, 0,
/*747*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*750*/         OPC_RecordChild0, // #2 = $b
/*751*/         OPC_MoveChild, 1,
/*753*/         OPC_CheckInteger, 16, 
/*755*/         OPC_CheckType, MVT::i32,
/*757*/         OPC_MoveParent,
/*758*/         OPC_MoveParent,
/*759*/         OPC_MoveChild, 1,
/*761*/         OPC_CheckInteger, 16, 
/*763*/         OPC_CheckType, MVT::i32,
/*765*/         OPC_MoveParent,
/*766*/         OPC_MoveParent,
/*767*/         OPC_MoveParent,
/*768*/         OPC_MoveChild, 1,
/*770*/         OPC_CheckInteger, 16, 
/*772*/         OPC_CheckType, MVT::i32,
/*774*/         OPC_MoveParent,
/*775*/         OPC_MoveParent,
/*776*/         OPC_CheckType, MVT::i32,
/*778*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*780*/         OPC_EmitInteger, MVT::i32, 14, 
/*783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*799*/     /*Scope*/ 6|128,1/*134*/, /*->935*/
/*801*/       OPC_MoveChild, 0,
/*803*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*806*/       OPC_MoveChild, 0,
/*808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*811*/       OPC_Scope, 60, /*->873*/ // 2 children in Scope
/*813*/         OPC_MoveChild, 0,
/*815*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*818*/         OPC_RecordChild0, // #0 = $a
/*819*/         OPC_MoveChild, 1,
/*821*/         OPC_CheckInteger, 16, 
/*823*/         OPC_CheckType, MVT::i32,
/*825*/         OPC_MoveParent,
/*826*/         OPC_MoveParent,
/*827*/         OPC_MoveChild, 1,
/*829*/         OPC_CheckInteger, 16, 
/*831*/         OPC_CheckType, MVT::i32,
/*833*/         OPC_MoveParent,
/*834*/         OPC_MoveParent,
/*835*/         OPC_MoveChild, 1,
/*837*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*840*/         OPC_RecordChild0, // #1 = $b
/*841*/         OPC_MoveChild, 1,
/*843*/         OPC_CheckInteger, 16, 
/*845*/         OPC_CheckType, MVT::i32,
/*847*/         OPC_MoveParent,
/*848*/         OPC_MoveParent,
/*849*/         OPC_MoveParent,
/*850*/         OPC_RecordChild1, // #2 = $acc
/*851*/         OPC_CheckType, MVT::i32,
/*853*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*855*/         OPC_EmitInteger, MVT::i32, 14, 
/*858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*873*/       /*Scope*/ 60, /*->934*/
/*874*/         OPC_RecordChild0, // #0 = $b
/*875*/         OPC_MoveChild, 1,
/*877*/         OPC_CheckInteger, 16, 
/*879*/         OPC_CheckType, MVT::i32,
/*881*/         OPC_MoveParent,
/*882*/         OPC_MoveParent,
/*883*/         OPC_MoveChild, 1,
/*885*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*888*/         OPC_MoveChild, 0,
/*890*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*893*/         OPC_RecordChild0, // #1 = $a
/*894*/         OPC_MoveChild, 1,
/*896*/         OPC_CheckInteger, 16, 
/*898*/         OPC_CheckType, MVT::i32,
/*900*/         OPC_MoveParent,
/*901*/         OPC_MoveParent,
/*902*/         OPC_MoveChild, 1,
/*904*/         OPC_CheckInteger, 16, 
/*906*/         OPC_CheckType, MVT::i32,
/*908*/         OPC_MoveParent,
/*909*/         OPC_MoveParent,
/*910*/         OPC_MoveParent,
/*911*/         OPC_RecordChild1, // #2 = $acc
/*912*/         OPC_CheckType, MVT::i32,
/*914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*916*/         OPC_EmitInteger, MVT::i32, 14, 
/*919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*934*/       0, /*End of Scope*/
/*935*/     /*Scope*/ 70, /*->1006*/
/*936*/       OPC_RecordChild0, // #0 = $acc
/*937*/       OPC_MoveChild, 1,
/*939*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*942*/       OPC_MoveChild, 0,
/*944*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*947*/       OPC_MoveChild, 0,
/*949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*952*/       OPC_MoveChild, 0,
/*954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*957*/       OPC_RecordChild0, // #1 = $b
/*958*/       OPC_MoveChild, 1,
/*960*/       OPC_CheckInteger, 16, 
/*962*/       OPC_CheckType, MVT::i32,
/*964*/       OPC_MoveParent,
/*965*/       OPC_MoveParent,
/*966*/       OPC_MoveChild, 1,
/*968*/       OPC_CheckInteger, 16, 
/*970*/       OPC_CheckType, MVT::i32,
/*972*/       OPC_MoveParent,
/*973*/       OPC_MoveParent,
/*974*/       OPC_RecordChild1, // #2 = $a
/*975*/       OPC_MoveParent,
/*976*/       OPC_MoveChild, 1,
/*978*/       OPC_CheckInteger, 16, 
/*980*/       OPC_CheckType, MVT::i32,
/*982*/       OPC_MoveParent,
/*983*/       OPC_MoveParent,
/*984*/       OPC_CheckType, MVT::i32,
/*986*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*988*/       OPC_EmitInteger, MVT::i32, 14, 
/*991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1006*/    /*Scope*/ 6|128,1/*134*/, /*->1142*/
/*1008*/      OPC_MoveChild, 0,
/*1010*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1013*/      OPC_MoveChild, 0,
/*1015*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1018*/      OPC_Scope, 60, /*->1080*/ // 2 children in Scope
/*1020*/        OPC_RecordChild0, // #0 = $a
/*1021*/        OPC_MoveChild, 1,
/*1023*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1026*/        OPC_MoveChild, 0,
/*1028*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1031*/        OPC_RecordChild0, // #1 = $b
/*1032*/        OPC_MoveChild, 1,
/*1034*/        OPC_CheckInteger, 16, 
/*1036*/        OPC_CheckType, MVT::i32,
/*1038*/        OPC_MoveParent,
/*1039*/        OPC_MoveParent,
/*1040*/        OPC_MoveChild, 1,
/*1042*/        OPC_CheckInteger, 16, 
/*1044*/        OPC_CheckType, MVT::i32,
/*1046*/        OPC_MoveParent,
/*1047*/        OPC_MoveParent,
/*1048*/        OPC_MoveParent,
/*1049*/        OPC_MoveChild, 1,
/*1051*/        OPC_CheckInteger, 16, 
/*1053*/        OPC_CheckType, MVT::i32,
/*1055*/        OPC_MoveParent,
/*1056*/        OPC_MoveParent,
/*1057*/        OPC_RecordChild1, // #2 = $acc
/*1058*/        OPC_CheckType, MVT::i32,
/*1060*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1062*/        OPC_EmitInteger, MVT::i32, 14, 
/*1065*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1068*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1080*/      /*Scope*/ 60, /*->1141*/
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #0 = $b
/*1092*/        OPC_MoveChild, 1,
/*1094*/        OPC_CheckInteger, 16, 
/*1096*/        OPC_CheckType, MVT::i32,
/*1098*/        OPC_MoveParent,
/*1099*/        OPC_MoveParent,
/*1100*/        OPC_MoveChild, 1,
/*1102*/        OPC_CheckInteger, 16, 
/*1104*/        OPC_CheckType, MVT::i32,
/*1106*/        OPC_MoveParent,
/*1107*/        OPC_MoveParent,
/*1108*/        OPC_RecordChild1, // #1 = $a
/*1109*/        OPC_MoveParent,
/*1110*/        OPC_MoveChild, 1,
/*1112*/        OPC_CheckInteger, 16, 
/*1114*/        OPC_CheckType, MVT::i32,
/*1116*/        OPC_MoveParent,
/*1117*/        OPC_MoveParent,
/*1118*/        OPC_RecordChild1, // #2 = $acc
/*1119*/        OPC_CheckType, MVT::i32,
/*1121*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1123*/        OPC_EmitInteger, MVT::i32, 14, 
/*1126*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1129*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1141*/      0, /*End of Scope*/
/*1142*/    /*Scope*/ 3|128,1/*131*/, /*->1275*/
/*1144*/      OPC_RecordChild0, // #0 = $Rn
/*1145*/      OPC_MoveChild, 1,
/*1147*/      OPC_Scope, 30, /*->1179*/ // 4 children in Scope
/*1149*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1152*/        OPC_RecordChild0, // #1 = $Rm
/*1153*/        OPC_MoveParent,
/*1154*/        OPC_CheckType, MVT::i32,
/*1156*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1158*/        OPC_EmitInteger, MVT::i32, 0, 
/*1161*/        OPC_EmitInteger, MVT::i32, 14, 
/*1164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1179*/      /*Scope*/ 31, /*->1211*/
/*1180*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1184*/        OPC_RecordChild0, // #1 = $Rm
/*1185*/        OPC_MoveParent,
/*1186*/        OPC_CheckType, MVT::i32,
/*1188*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/        OPC_EmitInteger, MVT::i32, 0, 
/*1193*/        OPC_EmitInteger, MVT::i32, 14, 
/*1196*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/      /*Scope*/ 30, /*->1242*/
/*1212*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/        OPC_RecordChild0, // #1 = $Rm
/*1216*/        OPC_MoveParent,
/*1217*/        OPC_CheckType, MVT::i32,
/*1219*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1221*/        OPC_EmitInteger, MVT::i32, 0, 
/*1224*/        OPC_EmitInteger, MVT::i32, 14, 
/*1227*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1230*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1242*/      /*Scope*/ 31, /*->1274*/
/*1243*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1247*/        OPC_RecordChild0, // #1 = $Rm
/*1248*/        OPC_MoveParent,
/*1249*/        OPC_CheckType, MVT::i32,
/*1251*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1253*/        OPC_EmitInteger, MVT::i32, 0, 
/*1256*/        OPC_EmitInteger, MVT::i32, 14, 
/*1259*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1262*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1274*/      0, /*End of Scope*/
/*1275*/    /*Scope*/ 6|128,1/*134*/, /*->1411*/
/*1277*/      OPC_MoveChild, 0,
/*1279*/      OPC_Scope, 31, /*->1312*/ // 4 children in Scope
/*1281*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1284*/        OPC_RecordChild0, // #0 = $Rm
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_RecordChild1, // #1 = $Rn
/*1287*/        OPC_CheckType, MVT::i32,
/*1289*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1291*/        OPC_EmitInteger, MVT::i32, 0, 
/*1294*/        OPC_EmitInteger, MVT::i32, 14, 
/*1297*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1312*/      /*Scope*/ 32, /*->1345*/
/*1313*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1317*/        OPC_RecordChild0, // #0 = $Rm
/*1318*/        OPC_MoveParent,
/*1319*/        OPC_RecordChild1, // #1 = $Rn
/*1320*/        OPC_CheckType, MVT::i32,
/*1322*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1324*/        OPC_EmitInteger, MVT::i32, 0, 
/*1327*/        OPC_EmitInteger, MVT::i32, 14, 
/*1330*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1333*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1345*/      /*Scope*/ 31, /*->1377*/
/*1346*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1349*/        OPC_RecordChild0, // #0 = $Rm
/*1350*/        OPC_MoveParent,
/*1351*/        OPC_RecordChild1, // #1 = $Rn
/*1352*/        OPC_CheckType, MVT::i32,
/*1354*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1356*/        OPC_EmitInteger, MVT::i32, 0, 
/*1359*/        OPC_EmitInteger, MVT::i32, 14, 
/*1362*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1365*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1377*/      /*Scope*/ 32, /*->1410*/
/*1378*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1382*/        OPC_RecordChild0, // #0 = $Rm
/*1383*/        OPC_MoveParent,
/*1384*/        OPC_RecordChild1, // #1 = $Rn
/*1385*/        OPC_CheckType, MVT::i32,
/*1387*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1389*/        OPC_EmitInteger, MVT::i32, 0, 
/*1392*/        OPC_EmitInteger, MVT::i32, 14, 
/*1395*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1398*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1410*/      0, /*End of Scope*/
/*1411*/    /*Scope*/ 33|128,1/*161*/, /*->1574*/
/*1413*/      OPC_RecordChild0, // #0 = $Ra
/*1414*/      OPC_MoveChild, 1,
/*1416*/      OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->1495
/*1420*/        OPC_MoveChild, 0,
/*1422*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1425*/        OPC_RecordChild0, // #1 = $Rn
/*1426*/        OPC_MoveChild, 1,
/*1428*/        OPC_CheckInteger, 16, 
/*1430*/        OPC_CheckType, MVT::i32,
/*1432*/        OPC_MoveParent,
/*1433*/        OPC_MoveParent,
/*1434*/        OPC_MoveChild, 1,
/*1436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1439*/        OPC_RecordChild0, // #2 = $Rm
/*1440*/        OPC_MoveChild, 1,
/*1442*/        OPC_CheckInteger, 16, 
/*1444*/        OPC_CheckType, MVT::i32,
/*1446*/        OPC_MoveParent,
/*1447*/        OPC_MoveParent,
/*1448*/        OPC_MoveParent,
/*1449*/        OPC_CheckType, MVT::i32,
/*1451*/        OPC_Scope, 20, /*->1473*/ // 2 children in Scope
/*1453*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1455*/          OPC_EmitInteger, MVT::i32, 14, 
/*1458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1473*/        /*Scope*/ 20, /*->1494*/
/*1474*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1476*/          OPC_EmitInteger, MVT::i32, 14, 
/*1479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1494*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->1573
/*1498*/        OPC_MoveChild, 0,
/*1500*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1503*/        OPC_RecordChild0, // #1 = $Rn
/*1504*/        OPC_MoveChild, 1,
/*1506*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1509*/        OPC_RecordChild0, // #2 = $Rm
/*1510*/        OPC_MoveChild, 1,
/*1512*/        OPC_CheckInteger, 16, 
/*1514*/        OPC_CheckType, MVT::i32,
/*1516*/        OPC_MoveParent,
/*1517*/        OPC_MoveParent,
/*1518*/        OPC_MoveParent,
/*1519*/        OPC_MoveChild, 1,
/*1521*/        OPC_CheckInteger, 16, 
/*1523*/        OPC_CheckType, MVT::i32,
/*1525*/        OPC_MoveParent,
/*1526*/        OPC_MoveParent,
/*1527*/        OPC_CheckType, MVT::i32,
/*1529*/        OPC_Scope, 20, /*->1551*/ // 2 children in Scope
/*1531*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1533*/          OPC_EmitInteger, MVT::i32, 14, 
/*1536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1551*/        /*Scope*/ 20, /*->1572*/
/*1552*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1554*/          OPC_EmitInteger, MVT::i32, 14, 
/*1557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1572*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*1574*/    /*Scope*/ 57, /*->1632*/
/*1575*/      OPC_MoveChild, 0,
/*1577*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/      OPC_MoveChild, 0,
/*1582*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1585*/      OPC_RecordChild0, // #0 = $Rn
/*1586*/      OPC_MoveChild, 1,
/*1588*/      OPC_CheckInteger, 16, 
/*1590*/      OPC_CheckType, MVT::i32,
/*1592*/      OPC_MoveParent,
/*1593*/      OPC_MoveParent,
/*1594*/      OPC_MoveChild, 1,
/*1596*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1599*/      OPC_RecordChild0, // #1 = $Rm
/*1600*/      OPC_MoveChild, 1,
/*1602*/      OPC_CheckInteger, 16, 
/*1604*/      OPC_CheckType, MVT::i32,
/*1606*/      OPC_MoveParent,
/*1607*/      OPC_MoveParent,
/*1608*/      OPC_MoveParent,
/*1609*/      OPC_RecordChild1, // #2 = $Ra
/*1610*/      OPC_CheckType, MVT::i32,
/*1612*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1614*/      OPC_EmitInteger, MVT::i32, 14, 
/*1617*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1620*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
              // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1632*/    /*Scope*/ 57, /*->1690*/
/*1633*/      OPC_RecordChild0, // #0 = $Ra
/*1634*/      OPC_MoveChild, 1,
/*1636*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1639*/      OPC_MoveChild, 0,
/*1641*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1644*/      OPC_MoveChild, 0,
/*1646*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1649*/      OPC_RecordChild0, // #1 = $Rm
/*1650*/      OPC_MoveChild, 1,
/*1652*/      OPC_CheckInteger, 16, 
/*1654*/      OPC_CheckType, MVT::i32,
/*1656*/      OPC_MoveParent,
/*1657*/      OPC_MoveParent,
/*1658*/      OPC_RecordChild1, // #2 = $Rn
/*1659*/      OPC_MoveParent,
/*1660*/      OPC_MoveChild, 1,
/*1662*/      OPC_CheckInteger, 16, 
/*1664*/      OPC_CheckType, MVT::i32,
/*1666*/      OPC_MoveParent,
/*1667*/      OPC_MoveParent,
/*1668*/      OPC_CheckType, MVT::i32,
/*1670*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1672*/      OPC_EmitInteger, MVT::i32, 14, 
/*1675*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1678*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1690*/    /*Scope*/ 37|128,1/*165*/, /*->1857*/
/*1692*/      OPC_MoveChild, 0,
/*1694*/      OPC_SwitchOpcode /*2 cases */, 103,  TARGET_VAL(ISD::SRA),// ->1801
/*1698*/        OPC_MoveChild, 0,
/*1700*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1703*/        OPC_Scope, 47, /*->1752*/ // 2 children in Scope
/*1705*/          OPC_RecordChild0, // #0 = $Rn
/*1706*/          OPC_MoveChild, 1,
/*1708*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1711*/          OPC_RecordChild0, // #1 = $Rm
/*1712*/          OPC_MoveChild, 1,
/*1714*/          OPC_CheckInteger, 16, 
/*1716*/          OPC_CheckType, MVT::i32,
/*1718*/          OPC_MoveParent,
/*1719*/          OPC_MoveParent,
/*1720*/          OPC_MoveParent,
/*1721*/          OPC_MoveChild, 1,
/*1723*/          OPC_CheckInteger, 16, 
/*1725*/          OPC_CheckType, MVT::i32,
/*1727*/          OPC_MoveParent,
/*1728*/          OPC_MoveParent,
/*1729*/          OPC_RecordChild1, // #2 = $Ra
/*1730*/          OPC_CheckType, MVT::i32,
/*1732*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1734*/          OPC_EmitInteger, MVT::i32, 14, 
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1752*/        /*Scope*/ 47, /*->1800*/
/*1753*/          OPC_MoveChild, 0,
/*1755*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1758*/          OPC_RecordChild0, // #0 = $Rm
/*1759*/          OPC_MoveChild, 1,
/*1761*/          OPC_CheckInteger, 16, 
/*1763*/          OPC_CheckType, MVT::i32,
/*1765*/          OPC_MoveParent,
/*1766*/          OPC_MoveParent,
/*1767*/          OPC_RecordChild1, // #1 = $Rn
/*1768*/          OPC_MoveParent,
/*1769*/          OPC_MoveChild, 1,
/*1771*/          OPC_CheckInteger, 16, 
/*1773*/          OPC_CheckType, MVT::i32,
/*1775*/          OPC_MoveParent,
/*1776*/          OPC_MoveParent,
/*1777*/          OPC_RecordChild1, // #2 = $Ra
/*1778*/          OPC_CheckType, MVT::i32,
/*1780*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1782*/          OPC_EmitInteger, MVT::i32, 14, 
/*1785*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1788*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1800*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::MUL),// ->1856
/*1804*/        OPC_MoveChild, 0,
/*1806*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1809*/        OPC_RecordChild0, // #0 = $Rn
/*1810*/        OPC_MoveChild, 1,
/*1812*/        OPC_CheckInteger, 16, 
/*1814*/        OPC_CheckType, MVT::i32,
/*1816*/        OPC_MoveParent,
/*1817*/        OPC_MoveParent,
/*1818*/        OPC_MoveChild, 1,
/*1820*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1823*/        OPC_RecordChild0, // #1 = $Rm
/*1824*/        OPC_MoveChild, 1,
/*1826*/        OPC_CheckInteger, 16, 
/*1828*/        OPC_CheckType, MVT::i32,
/*1830*/        OPC_MoveParent,
/*1831*/        OPC_MoveParent,
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_RecordChild1, // #2 = $Ra
/*1834*/        OPC_CheckType, MVT::i32,
/*1836*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1838*/        OPC_EmitInteger, MVT::i32, 14, 
/*1841*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1844*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*1857*/    /*Scope*/ 57, /*->1915*/
/*1858*/      OPC_RecordChild0, // #0 = $Ra
/*1859*/      OPC_MoveChild, 1,
/*1861*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1864*/      OPC_MoveChild, 0,
/*1866*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1869*/      OPC_MoveChild, 0,
/*1871*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1874*/      OPC_RecordChild0, // #1 = $Rm
/*1875*/      OPC_MoveChild, 1,
/*1877*/      OPC_CheckInteger, 16, 
/*1879*/      OPC_CheckType, MVT::i32,
/*1881*/      OPC_MoveParent,
/*1882*/      OPC_MoveParent,
/*1883*/      OPC_RecordChild1, // #2 = $Rn
/*1884*/      OPC_MoveParent,
/*1885*/      OPC_MoveChild, 1,
/*1887*/      OPC_CheckInteger, 16, 
/*1889*/      OPC_CheckType, MVT::i32,
/*1891*/      OPC_MoveParent,
/*1892*/      OPC_MoveParent,
/*1893*/      OPC_CheckType, MVT::i32,
/*1895*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1897*/      OPC_EmitInteger, MVT::i32, 14, 
/*1900*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1903*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1915*/    /*Scope*/ 108, /*->2024*/
/*1916*/      OPC_MoveChild, 0,
/*1918*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1921*/      OPC_MoveChild, 0,
/*1923*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1926*/      OPC_Scope, 47, /*->1975*/ // 2 children in Scope
/*1928*/        OPC_RecordChild0, // #0 = $Rn
/*1929*/        OPC_MoveChild, 1,
/*1931*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1934*/        OPC_RecordChild0, // #1 = $Rm
/*1935*/        OPC_MoveChild, 1,
/*1937*/        OPC_CheckInteger, 16, 
/*1939*/        OPC_CheckType, MVT::i32,
/*1941*/        OPC_MoveParent,
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_MoveChild, 1,
/*1946*/        OPC_CheckInteger, 16, 
/*1948*/        OPC_CheckType, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_MoveParent,
/*1952*/        OPC_RecordChild1, // #2 = $Ra
/*1953*/        OPC_CheckType, MVT::i32,
/*1955*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1957*/        OPC_EmitInteger, MVT::i32, 14, 
/*1960*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1975*/      /*Scope*/ 47, /*->2023*/
/*1976*/        OPC_MoveChild, 0,
/*1978*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1981*/        OPC_RecordChild0, // #0 = $Rm
/*1982*/        OPC_MoveChild, 1,
/*1984*/        OPC_CheckInteger, 16, 
/*1986*/        OPC_CheckType, MVT::i32,
/*1988*/        OPC_MoveParent,
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_RecordChild1, // #1 = $Rn
/*1991*/        OPC_MoveParent,
/*1992*/        OPC_MoveChild, 1,
/*1994*/        OPC_CheckInteger, 16, 
/*1996*/        OPC_CheckType, MVT::i32,
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_MoveParent,
/*2000*/        OPC_RecordChild1, // #2 = $Ra
/*2001*/        OPC_CheckType, MVT::i32,
/*2003*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2005*/        OPC_EmitInteger, MVT::i32, 14, 
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2023*/      0, /*End of Scope*/
/*2024*/    /*Scope*/ 97|128,1/*225*/, /*->2251*/
/*2026*/      OPC_RecordChild0, // #0 = $Ra
/*2027*/      OPC_MoveChild, 1,
/*2029*/      OPC_SwitchOpcode /*2 cases */, 14|128,1/*142*/,  TARGET_VAL(ISD::MUL),// ->2176
/*2034*/        OPC_MoveChild, 0,
/*2036*/        OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2106
/*2040*/          OPC_RecordChild0, // #1 = $Rn
/*2041*/          OPC_MoveChild, 1,
/*2043*/          OPC_CheckValueType, MVT::i16,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_MoveParent,
/*2047*/          OPC_MoveChild, 1,
/*2049*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2052*/          OPC_RecordChild0, // #2 = $Rm
/*2053*/          OPC_MoveChild, 1,
/*2055*/          OPC_CheckInteger, 16, 
/*2057*/          OPC_CheckType, MVT::i32,
/*2059*/          OPC_MoveParent,
/*2060*/          OPC_MoveParent,
/*2061*/          OPC_MoveParent,
/*2062*/          OPC_Scope, 20, /*->2084*/ // 2 children in Scope
/*2064*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2066*/            OPC_EmitInteger, MVT::i32, 14, 
/*2069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2084*/          /*Scope*/ 20, /*->2105*/
/*2085*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2087*/            OPC_EmitInteger, MVT::i32, 14, 
/*2090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2105*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 66,  TARGET_VAL(ISD::SRA),// ->2175
/*2109*/          OPC_RecordChild0, // #1 = $Rn
/*2110*/          OPC_MoveChild, 1,
/*2112*/          OPC_CheckInteger, 16, 
/*2114*/          OPC_CheckType, MVT::i32,
/*2116*/          OPC_MoveParent,
/*2117*/          OPC_MoveParent,
/*2118*/          OPC_MoveChild, 1,
/*2120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2123*/          OPC_RecordChild0, // #2 = $Rm
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckValueType, MVT::i16,
/*2128*/          OPC_MoveParent,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_Scope, 20, /*->2153*/ // 2 children in Scope
/*2133*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2135*/            OPC_EmitInteger, MVT::i32, 14, 
/*2138*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2141*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2153*/          /*Scope*/ 20, /*->2174*/
/*2154*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2156*/            OPC_EmitInteger, MVT::i32, 14, 
/*2159*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2162*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2174*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->2250
/*2179*/        OPC_MoveChild, 0,
/*2181*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2184*/        OPC_RecordChild0, // #1 = $Rn
/*2185*/        OPC_MoveChild, 1,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2190*/        OPC_RecordChild0, // #2 = $Rm
/*2191*/        OPC_MoveChild, 1,
/*2193*/        OPC_CheckValueType, MVT::i16,
/*2195*/        OPC_MoveParent,
/*2196*/        OPC_MoveParent,
/*2197*/        OPC_MoveParent,
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckInteger, 16, 
/*2202*/        OPC_CheckType, MVT::i32,
/*2204*/        OPC_MoveParent,
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_Scope, 20, /*->2228*/ // 2 children in Scope
/*2208*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2210*/          OPC_EmitInteger, MVT::i32, 14, 
/*2213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2228*/        /*Scope*/ 20, /*->2249*/
/*2229*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2231*/          OPC_EmitInteger, MVT::i32, 14, 
/*2234*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2237*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2249*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*2251*/    /*Scope*/ 101, /*->2353*/
/*2252*/      OPC_MoveChild, 0,
/*2254*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2257*/      OPC_MoveChild, 0,
/*2259*/      OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2306
/*2263*/        OPC_RecordChild0, // #0 = $Rn
/*2264*/        OPC_MoveChild, 1,
/*2266*/        OPC_CheckValueType, MVT::i16,
/*2268*/        OPC_MoveParent,
/*2269*/        OPC_MoveParent,
/*2270*/        OPC_MoveChild, 1,
/*2272*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2275*/        OPC_RecordChild0, // #1 = $Rm
/*2276*/        OPC_MoveChild, 1,
/*2278*/        OPC_CheckInteger, 16, 
/*2280*/        OPC_CheckType, MVT::i32,
/*2282*/        OPC_MoveParent,
/*2283*/        OPC_MoveParent,
/*2284*/        OPC_MoveParent,
/*2285*/        OPC_RecordChild1, // #2 = $Ra
/*2286*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2288*/        OPC_EmitInteger, MVT::i32, 14, 
/*2291*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2294*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2352
/*2309*/        OPC_RecordChild0, // #0 = $Rm
/*2310*/        OPC_MoveChild, 1,
/*2312*/        OPC_CheckInteger, 16, 
/*2314*/        OPC_CheckType, MVT::i32,
/*2316*/        OPC_MoveParent,
/*2317*/        OPC_MoveParent,
/*2318*/        OPC_MoveChild, 1,
/*2320*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2323*/        OPC_RecordChild0, // #1 = $Rn
/*2324*/        OPC_MoveChild, 1,
/*2326*/        OPC_CheckValueType, MVT::i16,
/*2328*/        OPC_MoveParent,
/*2329*/        OPC_MoveParent,
/*2330*/        OPC_MoveParent,
/*2331*/        OPC_RecordChild1, // #2 = $Ra
/*2332*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2334*/        OPC_EmitInteger, MVT::i32, 14, 
/*2337*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2340*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*2353*/    /*Scope*/ 53, /*->2407*/
/*2354*/      OPC_RecordChild0, // #0 = $Ra
/*2355*/      OPC_MoveChild, 1,
/*2357*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2360*/      OPC_MoveChild, 0,
/*2362*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2365*/      OPC_MoveChild, 0,
/*2367*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2370*/      OPC_RecordChild0, // #1 = $Rm
/*2371*/      OPC_MoveChild, 1,
/*2373*/      OPC_CheckValueType, MVT::i16,
/*2375*/      OPC_MoveParent,
/*2376*/      OPC_MoveParent,
/*2377*/      OPC_RecordChild1, // #2 = $Rn
/*2378*/      OPC_MoveParent,
/*2379*/      OPC_MoveChild, 1,
/*2381*/      OPC_CheckInteger, 16, 
/*2383*/      OPC_CheckType, MVT::i32,
/*2385*/      OPC_MoveParent,
/*2386*/      OPC_MoveParent,
/*2387*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2389*/      OPC_EmitInteger, MVT::i32, 14, 
/*2392*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2407*/    /*Scope*/ 73|128,1/*201*/, /*->2610*/
/*2409*/      OPC_MoveChild, 0,
/*2411*/      OPC_SwitchOpcode /*2 cases */, 95,  TARGET_VAL(ISD::SRA),// ->2510
/*2415*/        OPC_MoveChild, 0,
/*2417*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2420*/        OPC_Scope, 43, /*->2465*/ // 2 children in Scope
/*2422*/          OPC_RecordChild0, // #0 = $Rn
/*2423*/          OPC_MoveChild, 1,
/*2425*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2428*/          OPC_RecordChild0, // #1 = $Rm
/*2429*/          OPC_MoveChild, 1,
/*2431*/          OPC_CheckValueType, MVT::i16,
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveParent,
/*2435*/          OPC_MoveParent,
/*2436*/          OPC_MoveChild, 1,
/*2438*/          OPC_CheckInteger, 16, 
/*2440*/          OPC_CheckType, MVT::i32,
/*2442*/          OPC_MoveParent,
/*2443*/          OPC_MoveParent,
/*2444*/          OPC_RecordChild1, // #2 = $Ra
/*2445*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2447*/          OPC_EmitInteger, MVT::i32, 14, 
/*2450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2465*/        /*Scope*/ 43, /*->2509*/
/*2466*/          OPC_MoveChild, 0,
/*2468*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2471*/          OPC_RecordChild0, // #0 = $Rm
/*2472*/          OPC_MoveChild, 1,
/*2474*/          OPC_CheckValueType, MVT::i16,
/*2476*/          OPC_MoveParent,
/*2477*/          OPC_MoveParent,
/*2478*/          OPC_RecordChild1, // #1 = $Rn
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_MoveChild, 1,
/*2482*/          OPC_CheckInteger, 16, 
/*2484*/          OPC_CheckType, MVT::i32,
/*2486*/          OPC_MoveParent,
/*2487*/          OPC_MoveParent,
/*2488*/          OPC_RecordChild1, // #2 = $Ra
/*2489*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2491*/          OPC_EmitInteger, MVT::i32, 14, 
/*2494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2509*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 96,  TARGET_VAL(ISD::MUL),// ->2609
/*2513*/        OPC_MoveChild, 0,
/*2515*/        OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2562
/*2519*/          OPC_RecordChild0, // #0 = $Rn
/*2520*/          OPC_MoveChild, 1,
/*2522*/          OPC_CheckValueType, MVT::i16,
/*2524*/          OPC_MoveParent,
/*2525*/          OPC_MoveParent,
/*2526*/          OPC_MoveChild, 1,
/*2528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2531*/          OPC_RecordChild0, // #1 = $Rm
/*2532*/          OPC_MoveChild, 1,
/*2534*/          OPC_CheckInteger, 16, 
/*2536*/          OPC_CheckType, MVT::i32,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_MoveParent,
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_RecordChild1, // #2 = $Ra
/*2542*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2544*/          OPC_EmitInteger, MVT::i32, 14, 
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2608
/*2565*/          OPC_RecordChild0, // #0 = $Rm
/*2566*/          OPC_MoveChild, 1,
/*2568*/          OPC_CheckInteger, 16, 
/*2570*/          OPC_CheckType, MVT::i32,
/*2572*/          OPC_MoveParent,
/*2573*/          OPC_MoveParent,
/*2574*/          OPC_MoveChild, 1,
/*2576*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2579*/          OPC_RecordChild0, // #1 = $Rn
/*2580*/          OPC_MoveChild, 1,
/*2582*/          OPC_CheckValueType, MVT::i16,
/*2584*/          OPC_MoveParent,
/*2585*/          OPC_MoveParent,
/*2586*/          OPC_MoveParent,
/*2587*/          OPC_RecordChild1, // #2 = $Ra
/*2588*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2590*/          OPC_EmitInteger, MVT::i32, 14, 
/*2593*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*2610*/    /*Scope*/ 53, /*->2664*/
/*2611*/      OPC_RecordChild0, // #0 = $Ra
/*2612*/      OPC_MoveChild, 1,
/*2614*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2617*/      OPC_MoveChild, 0,
/*2619*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2622*/      OPC_MoveChild, 0,
/*2624*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2627*/      OPC_RecordChild0, // #1 = $Rm
/*2628*/      OPC_MoveChild, 1,
/*2630*/      OPC_CheckValueType, MVT::i16,
/*2632*/      OPC_MoveParent,
/*2633*/      OPC_MoveParent,
/*2634*/      OPC_RecordChild1, // #2 = $Rn
/*2635*/      OPC_MoveParent,
/*2636*/      OPC_MoveChild, 1,
/*2638*/      OPC_CheckInteger, 16, 
/*2640*/      OPC_CheckType, MVT::i32,
/*2642*/      OPC_MoveParent,
/*2643*/      OPC_MoveParent,
/*2644*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2646*/      OPC_EmitInteger, MVT::i32, 14, 
/*2649*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2652*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2664*/    /*Scope*/ 100, /*->2765*/
/*2665*/      OPC_MoveChild, 0,
/*2667*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2670*/      OPC_MoveChild, 0,
/*2672*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2675*/      OPC_Scope, 43, /*->2720*/ // 2 children in Scope
/*2677*/        OPC_RecordChild0, // #0 = $Rn
/*2678*/        OPC_MoveChild, 1,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2683*/        OPC_RecordChild0, // #1 = $Rm
/*2684*/        OPC_MoveChild, 1,
/*2686*/        OPC_CheckValueType, MVT::i16,
/*2688*/        OPC_MoveParent,
/*2689*/        OPC_MoveParent,
/*2690*/        OPC_MoveParent,
/*2691*/        OPC_MoveChild, 1,
/*2693*/        OPC_CheckInteger, 16, 
/*2695*/        OPC_CheckType, MVT::i32,
/*2697*/        OPC_MoveParent,
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_RecordChild1, // #2 = $Ra
/*2700*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2702*/        OPC_EmitInteger, MVT::i32, 14, 
/*2705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2720*/      /*Scope*/ 43, /*->2764*/
/*2721*/        OPC_MoveChild, 0,
/*2723*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2726*/        OPC_RecordChild0, // #0 = $Rm
/*2727*/        OPC_MoveChild, 1,
/*2729*/        OPC_CheckValueType, MVT::i16,
/*2731*/        OPC_MoveParent,
/*2732*/        OPC_MoveParent,
/*2733*/        OPC_RecordChild1, // #1 = $Rn
/*2734*/        OPC_MoveParent,
/*2735*/        OPC_MoveChild, 1,
/*2737*/        OPC_CheckInteger, 16, 
/*2739*/        OPC_CheckType, MVT::i32,
/*2741*/        OPC_MoveParent,
/*2742*/        OPC_MoveParent,
/*2743*/        OPC_RecordChild1, // #2 = $Ra
/*2744*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2746*/        OPC_EmitInteger, MVT::i32, 14, 
/*2749*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2752*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2764*/      0, /*End of Scope*/
/*2765*/    /*Scope*/ 84|128,1/*212*/, /*->2979*/
/*2767*/      OPC_RecordChild0, // #0 = $Rn
/*2768*/      OPC_Scope, 31, /*->2801*/ // 3 children in Scope
/*2770*/        OPC_RecordChild1, // #1 = $shift
/*2771*/        OPC_CheckType, MVT::i32,
/*2773*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2775*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2778*/        OPC_EmitInteger, MVT::i32, 14, 
/*2781*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2784*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2787*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2801*/      /*Scope*/ 15|128,1/*143*/, /*->2946*/
/*2803*/        OPC_MoveChild, 1,
/*2805*/        OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->2899
/*2809*/          OPC_Scope, 43, /*->2854*/ // 2 children in Scope
/*2811*/            OPC_RecordChild0, // #1 = $a
/*2812*/            OPC_MoveChild, 0,
/*2814*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2816*/            OPC_MoveParent,
/*2817*/            OPC_MoveChild, 1,
/*2819*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2822*/            OPC_RecordChild0, // #2 = $b
/*2823*/            OPC_MoveChild, 1,
/*2825*/            OPC_CheckInteger, 16, 
/*2827*/            OPC_CheckType, MVT::i32,
/*2829*/            OPC_MoveParent,
/*2830*/            OPC_MoveParent,
/*2831*/            OPC_MoveParent,
/*2832*/            OPC_CheckType, MVT::i32,
/*2834*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2836*/            OPC_EmitInteger, MVT::i32, 14, 
/*2839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2842*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2854*/          /*Scope*/ 43, /*->2898*/
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2860*/            OPC_RecordChild0, // #1 = $a
/*2861*/            OPC_MoveChild, 1,
/*2863*/            OPC_CheckInteger, 16, 
/*2865*/            OPC_CheckType, MVT::i32,
/*2867*/            OPC_MoveParent,
/*2868*/            OPC_MoveParent,
/*2869*/            OPC_RecordChild1, // #2 = $b
/*2870*/            OPC_MoveChild, 1,
/*2872*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_MoveParent,
/*2876*/            OPC_CheckType, MVT::i32,
/*2878*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2880*/            OPC_EmitInteger, MVT::i32, 14, 
/*2883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2898*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2945
/*2902*/          OPC_MoveChild, 0,
/*2904*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2907*/          OPC_RecordChild0, // #1 = $a
/*2908*/          OPC_RecordChild1, // #2 = $b
/*2909*/          OPC_MoveChild, 1,
/*2911*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2913*/          OPC_MoveParent,
/*2914*/          OPC_MoveParent,
/*2915*/          OPC_MoveChild, 1,
/*2917*/          OPC_CheckInteger, 16, 
/*2919*/          OPC_CheckType, MVT::i32,
/*2921*/          OPC_MoveParent,
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2927*/          OPC_EmitInteger, MVT::i32, 14, 
/*2930*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2933*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*2946*/      /*Scope*/ 31, /*->2978*/
/*2947*/        OPC_RecordChild1, // #1 = $Rn
/*2948*/        OPC_CheckType, MVT::i32,
/*2950*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2952*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2955*/        OPC_EmitInteger, MVT::i32, 14, 
/*2958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2961*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2964*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2978*/      0, /*End of Scope*/
/*2979*/    /*Scope*/ 97, /*->3077*/
/*2980*/      OPC_MoveChild, 0,
/*2982*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2985*/      OPC_Scope, 44, /*->3031*/ // 2 children in Scope
/*2987*/        OPC_RecordChild0, // #0 = $a
/*2988*/        OPC_MoveChild, 0,
/*2990*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2992*/        OPC_MoveParent,
/*2993*/        OPC_MoveChild, 1,
/*2995*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2998*/        OPC_RecordChild0, // #1 = $b
/*2999*/        OPC_MoveChild, 1,
/*3001*/        OPC_CheckInteger, 16, 
/*3003*/        OPC_CheckType, MVT::i32,
/*3005*/        OPC_MoveParent,
/*3006*/        OPC_MoveParent,
/*3007*/        OPC_MoveParent,
/*3008*/        OPC_RecordChild1, // #2 = $acc
/*3009*/        OPC_CheckType, MVT::i32,
/*3011*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3013*/        OPC_EmitInteger, MVT::i32, 14, 
/*3016*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3019*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3031*/      /*Scope*/ 44, /*->3076*/
/*3032*/        OPC_MoveChild, 0,
/*3034*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3037*/        OPC_RecordChild0, // #0 = $b
/*3038*/        OPC_MoveChild, 1,
/*3040*/        OPC_CheckInteger, 16, 
/*3042*/        OPC_CheckType, MVT::i32,
/*3044*/        OPC_MoveParent,
/*3045*/        OPC_MoveParent,
/*3046*/        OPC_RecordChild1, // #1 = $a
/*3047*/        OPC_MoveChild, 1,
/*3049*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3051*/        OPC_MoveParent,
/*3052*/        OPC_MoveParent,
/*3053*/        OPC_RecordChild1, // #2 = $acc
/*3054*/        OPC_CheckType, MVT::i32,
/*3056*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3058*/        OPC_EmitInteger, MVT::i32, 14, 
/*3061*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3064*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3076*/      0, /*End of Scope*/
/*3077*/    /*Scope*/ 49, /*->3127*/
/*3078*/      OPC_RecordChild0, // #0 = $acc
/*3079*/      OPC_MoveChild, 1,
/*3081*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3084*/      OPC_MoveChild, 0,
/*3086*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3089*/      OPC_RecordChild0, // #1 = $b
/*3090*/      OPC_MoveChild, 0,
/*3092*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3094*/      OPC_MoveParent,
/*3095*/      OPC_RecordChild1, // #2 = $a
/*3096*/      OPC_MoveParent,
/*3097*/      OPC_MoveChild, 1,
/*3099*/      OPC_CheckInteger, 16, 
/*3101*/      OPC_CheckType, MVT::i32,
/*3103*/      OPC_MoveParent,
/*3104*/      OPC_MoveParent,
/*3105*/      OPC_CheckType, MVT::i32,
/*3107*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3109*/      OPC_EmitInteger, MVT::i32, 14, 
/*3112*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3115*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3127*/    /*Scope*/ 91, /*->3219*/
/*3128*/      OPC_MoveChild, 0,
/*3130*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3133*/      OPC_MoveChild, 0,
/*3135*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3138*/      OPC_RecordChild0, // #0 = $a
/*3139*/      OPC_Scope, 38, /*->3179*/ // 2 children in Scope
/*3141*/        OPC_RecordChild1, // #1 = $b
/*3142*/        OPC_MoveChild, 1,
/*3144*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3146*/        OPC_MoveParent,
/*3147*/        OPC_MoveParent,
/*3148*/        OPC_MoveChild, 1,
/*3150*/        OPC_CheckInteger, 16, 
/*3152*/        OPC_CheckType, MVT::i32,
/*3154*/        OPC_MoveParent,
/*3155*/        OPC_MoveParent,
/*3156*/        OPC_RecordChild1, // #2 = $acc
/*3157*/        OPC_CheckType, MVT::i32,
/*3159*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3161*/        OPC_EmitInteger, MVT::i32, 14, 
/*3164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3179*/      /*Scope*/ 38, /*->3218*/
/*3180*/        OPC_MoveChild, 0,
/*3182*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3184*/        OPC_MoveParent,
/*3185*/        OPC_RecordChild1, // #1 = $a
/*3186*/        OPC_MoveParent,
/*3187*/        OPC_MoveChild, 1,
/*3189*/        OPC_CheckInteger, 16, 
/*3191*/        OPC_CheckType, MVT::i32,
/*3193*/        OPC_MoveParent,
/*3194*/        OPC_MoveParent,
/*3195*/        OPC_RecordChild1, // #2 = $acc
/*3196*/        OPC_CheckType, MVT::i32,
/*3198*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3200*/        OPC_EmitInteger, MVT::i32, 14, 
/*3203*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3206*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3218*/      0, /*End of Scope*/
/*3219*/    /*Scope*/ 18|128,1/*146*/, /*->3367*/
/*3221*/      OPC_RecordChild0, // #0 = $Rn
/*3222*/      OPC_MoveChild, 1,
/*3224*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3227*/      OPC_MoveChild, 0,
/*3229*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3232*/      OPC_RecordChild0, // #1 = $Rm
/*3233*/      OPC_RecordChild1, // #2 = $rot
/*3234*/      OPC_MoveChild, 1,
/*3236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3239*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3241*/      OPC_CheckType, MVT::i32,
/*3243*/      OPC_MoveParent,
/*3244*/      OPC_MoveParent,
/*3245*/      OPC_MoveChild, 1,
/*3247*/      OPC_Scope, 58, /*->3307*/ // 2 children in Scope
/*3249*/        OPC_CheckValueType, MVT::i8,
/*3251*/        OPC_MoveParent,
/*3252*/        OPC_MoveParent,
/*3253*/        OPC_Scope, 25, /*->3280*/ // 2 children in Scope
/*3255*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3257*/          OPC_EmitConvertToTarget, 2,
/*3259*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3262*/          OPC_EmitInteger, MVT::i32, 14, 
/*3265*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3268*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3280*/        /*Scope*/ 25, /*->3306*/
/*3281*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3283*/          OPC_EmitConvertToTarget, 2,
/*3285*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3288*/          OPC_EmitInteger, MVT::i32, 14, 
/*3291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3306*/        0, /*End of Scope*/
/*3307*/      /*Scope*/ 58, /*->3366*/
/*3308*/        OPC_CheckValueType, MVT::i16,
/*3310*/        OPC_MoveParent,
/*3311*/        OPC_MoveParent,
/*3312*/        OPC_Scope, 25, /*->3339*/ // 2 children in Scope
/*3314*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3316*/          OPC_EmitConvertToTarget, 2,
/*3318*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3321*/          OPC_EmitInteger, MVT::i32, 14, 
/*3324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3327*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3339*/        /*Scope*/ 25, /*->3365*/
/*3340*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3342*/          OPC_EmitConvertToTarget, 2,
/*3344*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3347*/          OPC_EmitInteger, MVT::i32, 14, 
/*3350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3365*/        0, /*End of Scope*/
/*3366*/      0, /*End of Scope*/
/*3367*/    /*Scope*/ 19|128,1/*147*/, /*->3516*/
/*3369*/      OPC_MoveChild, 0,
/*3371*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3374*/      OPC_MoveChild, 0,
/*3376*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3379*/      OPC_RecordChild0, // #0 = $Rm
/*3380*/      OPC_RecordChild1, // #1 = $rot
/*3381*/      OPC_MoveChild, 1,
/*3383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3386*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3388*/      OPC_CheckType, MVT::i32,
/*3390*/      OPC_MoveParent,
/*3391*/      OPC_MoveParent,
/*3392*/      OPC_MoveChild, 1,
/*3394*/      OPC_Scope, 59, /*->3455*/ // 2 children in Scope
/*3396*/        OPC_CheckValueType, MVT::i8,
/*3398*/        OPC_MoveParent,
/*3399*/        OPC_MoveParent,
/*3400*/        OPC_RecordChild1, // #2 = $Rn
/*3401*/        OPC_Scope, 25, /*->3428*/ // 2 children in Scope
/*3403*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3405*/          OPC_EmitConvertToTarget, 1,
/*3407*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3410*/          OPC_EmitInteger, MVT::i32, 14, 
/*3413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3428*/        /*Scope*/ 25, /*->3454*/
/*3429*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3431*/          OPC_EmitConvertToTarget, 1,
/*3433*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3436*/          OPC_EmitInteger, MVT::i32, 14, 
/*3439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3442*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3454*/        0, /*End of Scope*/
/*3455*/      /*Scope*/ 59, /*->3515*/
/*3456*/        OPC_CheckValueType, MVT::i16,
/*3458*/        OPC_MoveParent,
/*3459*/        OPC_MoveParent,
/*3460*/        OPC_RecordChild1, // #2 = $Rn
/*3461*/        OPC_Scope, 25, /*->3488*/ // 2 children in Scope
/*3463*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3465*/          OPC_EmitConvertToTarget, 1,
/*3467*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3470*/          OPC_EmitInteger, MVT::i32, 14, 
/*3473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3488*/        /*Scope*/ 25, /*->3514*/
/*3489*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3491*/          OPC_EmitConvertToTarget, 1,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3496*/          OPC_EmitInteger, MVT::i32, 14, 
/*3499*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3502*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3514*/        0, /*End of Scope*/
/*3515*/      0, /*End of Scope*/
/*3516*/    /*Scope*/ 70|128,1/*198*/, /*->3716*/
/*3518*/      OPC_RecordChild0, // #0 = $Rn
/*3519*/      OPC_Scope, 30, /*->3551*/ // 5 children in Scope
/*3521*/        OPC_RecordChild1, // #1 = $shift
/*3522*/        OPC_CheckType, MVT::i32,
/*3524*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3526*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3538*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3551*/      /*Scope*/ 50, /*->3602*/
/*3552*/        OPC_MoveChild, 1,
/*3554*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3557*/        OPC_MoveChild, 0,
/*3559*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3562*/        OPC_RecordChild0, // #1 = $Rn
/*3563*/        OPC_MoveChild, 1,
/*3565*/        OPC_CheckValueType, MVT::i16,
/*3567*/        OPC_MoveParent,
/*3568*/        OPC_MoveParent,
/*3569*/        OPC_MoveChild, 1,
/*3571*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3574*/        OPC_RecordChild0, // #2 = $Rm
/*3575*/        OPC_MoveChild, 1,
/*3577*/        OPC_CheckValueType, MVT::i16,
/*3579*/        OPC_MoveParent,
/*3580*/        OPC_MoveParent,
/*3581*/        OPC_MoveParent,
/*3582*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3584*/        OPC_EmitInteger, MVT::i32, 14, 
/*3587*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3602*/      /*Scope*/ 30, /*->3633*/
/*3603*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*3604*/        OPC_CheckType, MVT::i32,
/*3606*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3608*/        OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3611*/        OPC_EmitInteger, MVT::i32, 14, 
/*3614*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3617*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3620*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3633*/      /*Scope*/ 50, /*->3684*/
/*3634*/        OPC_MoveChild, 1,
/*3636*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3639*/        OPC_MoveChild, 0,
/*3641*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3644*/        OPC_RecordChild0, // #1 = $Rn
/*3645*/        OPC_MoveChild, 1,
/*3647*/        OPC_CheckValueType, MVT::i16,
/*3649*/        OPC_MoveParent,
/*3650*/        OPC_MoveParent,
/*3651*/        OPC_MoveChild, 1,
/*3653*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3656*/        OPC_RecordChild0, // #2 = $Rm
/*3657*/        OPC_MoveChild, 1,
/*3659*/        OPC_CheckValueType, MVT::i16,
/*3661*/        OPC_MoveParent,
/*3662*/        OPC_MoveParent,
/*3663*/        OPC_MoveParent,
/*3664*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3666*/        OPC_EmitInteger, MVT::i32, 14, 
/*3669*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3672*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3684*/      /*Scope*/ 30, /*->3715*/
/*3685*/        OPC_RecordChild1, // #1 = $Rn
/*3686*/        OPC_CheckType, MVT::i32,
/*3688*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3690*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3693*/        OPC_EmitInteger, MVT::i32, 14, 
/*3696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3702*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3715*/      0, /*End of Scope*/
/*3716*/    /*Scope*/ 51, /*->3768*/
/*3717*/      OPC_MoveChild, 0,
/*3719*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/      OPC_MoveChild, 0,
/*3724*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3727*/      OPC_RecordChild0, // #0 = $Rn
/*3728*/      OPC_MoveChild, 1,
/*3730*/      OPC_CheckValueType, MVT::i16,
/*3732*/      OPC_MoveParent,
/*3733*/      OPC_MoveParent,
/*3734*/      OPC_MoveChild, 1,
/*3736*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3739*/      OPC_RecordChild0, // #1 = $Rm
/*3740*/      OPC_MoveChild, 1,
/*3742*/      OPC_CheckValueType, MVT::i16,
/*3744*/      OPC_MoveParent,
/*3745*/      OPC_MoveParent,
/*3746*/      OPC_MoveParent,
/*3747*/      OPC_RecordChild1, // #2 = $Ra
/*3748*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3750*/      OPC_EmitInteger, MVT::i32, 14, 
/*3753*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3756*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3768*/    /*Scope*/ 31, /*->3800*/
/*3769*/      OPC_RecordChild0, // #0 = $ShiftedRm
/*3770*/      OPC_RecordChild1, // #1 = $Rn
/*3771*/      OPC_CheckType, MVT::i32,
/*3773*/      OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3775*/      OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3778*/      OPC_EmitInteger, MVT::i32, 14, 
/*3781*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3800*/    /*Scope*/ 51, /*->3852*/
/*3801*/      OPC_MoveChild, 0,
/*3803*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3806*/      OPC_MoveChild, 0,
/*3808*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3811*/      OPC_RecordChild0, // #0 = $Rn
/*3812*/      OPC_MoveChild, 1,
/*3814*/      OPC_CheckValueType, MVT::i16,
/*3816*/      OPC_MoveParent,
/*3817*/      OPC_MoveParent,
/*3818*/      OPC_MoveChild, 1,
/*3820*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3823*/      OPC_RecordChild0, // #1 = $Rm
/*3824*/      OPC_MoveChild, 1,
/*3826*/      OPC_CheckValueType, MVT::i16,
/*3828*/      OPC_MoveParent,
/*3829*/      OPC_MoveParent,
/*3830*/      OPC_MoveParent,
/*3831*/      OPC_RecordChild1, // #2 = $Ra
/*3832*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3834*/      OPC_EmitInteger, MVT::i32, 14, 
/*3837*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3840*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3852*/    /*Scope*/ 87|128,1/*215*/, /*->4069*/
/*3854*/      OPC_RecordChild0, // #0 = $src1
/*3855*/      OPC_MoveChild, 1,
/*3857*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3860*/      OPC_MoveChild, 0,
/*3862*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3865*/      OPC_MoveChild, 0,
/*3867*/      OPC_Scope, 99, /*->3968*/ // 2 children in Scope
/*3869*/        OPC_CheckInteger, 22, 
/*3871*/        OPC_MoveParent,
/*3872*/        OPC_RecordChild1, // #1 = $Vn
/*3873*/        OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->3905
/*3876*/          OPC_CheckChild1Type, MVT::v8i8,
/*3878*/          OPC_RecordChild2, // #2 = $Vm
/*3879*/          OPC_CheckChild2Type, MVT::v8i8,
/*3881*/          OPC_MoveParent,
/*3882*/          OPC_MoveParent,
/*3883*/          OPC_CheckType, MVT::v8i16,
/*3885*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3887*/          OPC_EmitInteger, MVT::i32, 14, 
/*3890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->3936
/*3907*/          OPC_CheckChild1Type, MVT::v4i16,
/*3909*/          OPC_RecordChild2, // #2 = $Vm
/*3910*/          OPC_CheckChild2Type, MVT::v4i16,
/*3912*/          OPC_MoveParent,
/*3913*/          OPC_MoveParent,
/*3914*/          OPC_CheckType, MVT::v4i32,
/*3916*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3918*/          OPC_EmitInteger, MVT::i32, 14, 
/*3921*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3924*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->3967
/*3938*/          OPC_CheckChild1Type, MVT::v2i32,
/*3940*/          OPC_RecordChild2, // #2 = $Vm
/*3941*/          OPC_CheckChild2Type, MVT::v2i32,
/*3943*/          OPC_MoveParent,
/*3944*/          OPC_MoveParent,
/*3945*/          OPC_CheckType, MVT::v2i64,
/*3947*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3949*/          OPC_EmitInteger, MVT::i32, 14, 
/*3952*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3955*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*3968*/      /*Scope*/ 99, /*->4068*/
/*3969*/        OPC_CheckInteger, 23, 
/*3971*/        OPC_MoveParent,
/*3972*/        OPC_RecordChild1, // #1 = $Vn
/*3973*/        OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->4005
/*3976*/          OPC_CheckChild1Type, MVT::v8i8,
/*3978*/          OPC_RecordChild2, // #2 = $Vm
/*3979*/          OPC_CheckChild2Type, MVT::v8i8,
/*3981*/          OPC_MoveParent,
/*3982*/          OPC_MoveParent,
/*3983*/          OPC_CheckType, MVT::v8i16,
/*3985*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3987*/          OPC_EmitInteger, MVT::i32, 14, 
/*3990*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3993*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->4036
/*4007*/          OPC_CheckChild1Type, MVT::v4i16,
/*4009*/          OPC_RecordChild2, // #2 = $Vm
/*4010*/          OPC_CheckChild2Type, MVT::v4i16,
/*4012*/          OPC_MoveParent,
/*4013*/          OPC_MoveParent,
/*4014*/          OPC_CheckType, MVT::v4i32,
/*4016*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4018*/          OPC_EmitInteger, MVT::i32, 14, 
/*4021*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4024*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->4067
/*4038*/          OPC_CheckChild1Type, MVT::v2i32,
/*4040*/          OPC_RecordChild2, // #2 = $Vm
/*4041*/          OPC_CheckChild2Type, MVT::v2i32,
/*4043*/          OPC_MoveParent,
/*4044*/          OPC_MoveParent,
/*4045*/          OPC_CheckType, MVT::v2i64,
/*4047*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4049*/          OPC_EmitInteger, MVT::i32, 14, 
/*4052*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4055*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4068*/      0, /*End of Scope*/
/*4069*/    /*Scope*/ 92|128,1/*220*/, /*->4291*/
/*4071*/      OPC_MoveChild, 0,
/*4073*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4076*/      OPC_MoveChild, 0,
/*4078*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4081*/      OPC_MoveChild, 0,
/*4083*/      OPC_Scope, 102, /*->4187*/ // 2 children in Scope
/*4085*/        OPC_CheckInteger, 22, 
/*4087*/        OPC_MoveParent,
/*4088*/        OPC_RecordChild1, // #0 = $Vn
/*4089*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->4122
/*4092*/          OPC_CheckChild1Type, MVT::v8i8,
/*4094*/          OPC_RecordChild2, // #1 = $Vm
/*4095*/          OPC_CheckChild2Type, MVT::v8i8,
/*4097*/          OPC_MoveParent,
/*4098*/          OPC_MoveParent,
/*4099*/          OPC_RecordChild1, // #2 = $src1
/*4100*/          OPC_CheckType, MVT::v8i16,
/*4102*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4104*/          OPC_EmitInteger, MVT::i32, 14, 
/*4107*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4110*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->4154
/*4124*/          OPC_CheckChild1Type, MVT::v4i16,
/*4126*/          OPC_RecordChild2, // #1 = $Vm
/*4127*/          OPC_CheckChild2Type, MVT::v4i16,
/*4129*/          OPC_MoveParent,
/*4130*/          OPC_MoveParent,
/*4131*/          OPC_RecordChild1, // #2 = $src1
/*4132*/          OPC_CheckType, MVT::v4i32,
/*4134*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4136*/          OPC_EmitInteger, MVT::i32, 14, 
/*4139*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4142*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->4186
/*4156*/          OPC_CheckChild1Type, MVT::v2i32,
/*4158*/          OPC_RecordChild2, // #1 = $Vm
/*4159*/          OPC_CheckChild2Type, MVT::v2i32,
/*4161*/          OPC_MoveParent,
/*4162*/          OPC_MoveParent,
/*4163*/          OPC_RecordChild1, // #2 = $src1
/*4164*/          OPC_CheckType, MVT::v2i64,
/*4166*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4168*/          OPC_EmitInteger, MVT::i32, 14, 
/*4171*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4174*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4187*/      /*Scope*/ 102, /*->4290*/
/*4188*/        OPC_CheckInteger, 23, 
/*4190*/        OPC_MoveParent,
/*4191*/        OPC_RecordChild1, // #0 = $Vn
/*4192*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->4225
/*4195*/          OPC_CheckChild1Type, MVT::v8i8,
/*4197*/          OPC_RecordChild2, // #1 = $Vm
/*4198*/          OPC_CheckChild2Type, MVT::v8i8,
/*4200*/          OPC_MoveParent,
/*4201*/          OPC_MoveParent,
/*4202*/          OPC_RecordChild1, // #2 = $src1
/*4203*/          OPC_CheckType, MVT::v8i16,
/*4205*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4207*/          OPC_EmitInteger, MVT::i32, 14, 
/*4210*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4213*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->4257
/*4227*/          OPC_CheckChild1Type, MVT::v4i16,
/*4229*/          OPC_RecordChild2, // #1 = $Vm
/*4230*/          OPC_CheckChild2Type, MVT::v4i16,
/*4232*/          OPC_MoveParent,
/*4233*/          OPC_MoveParent,
/*4234*/          OPC_RecordChild1, // #2 = $src1
/*4235*/          OPC_CheckType, MVT::v4i32,
/*4237*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4239*/          OPC_EmitInteger, MVT::i32, 14, 
/*4242*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4245*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->4289
/*4259*/          OPC_CheckChild1Type, MVT::v2i32,
/*4261*/          OPC_RecordChild2, // #1 = $Vm
/*4262*/          OPC_CheckChild2Type, MVT::v2i32,
/*4264*/          OPC_MoveParent,
/*4265*/          OPC_MoveParent,
/*4266*/          OPC_RecordChild1, // #2 = $src1
/*4267*/          OPC_CheckType, MVT::v2i64,
/*4269*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4271*/          OPC_EmitInteger, MVT::i32, 14, 
/*4274*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4277*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4290*/      0, /*End of Scope*/
/*4291*/    /*Scope*/ 2|128,3/*386*/, /*->4679*/
/*4293*/      OPC_RecordChild0, // #0 = $src1
/*4294*/      OPC_MoveChild, 1,
/*4296*/      OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->4486
/*4301*/        OPC_Scope, 9|128,1/*137*/, /*->4441*/ // 2 children in Scope
/*4304*/          OPC_RecordChild0, // #1 = $Vn
/*4305*/          OPC_MoveChild, 1,
/*4307*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4310*/          OPC_RecordChild0, // #2 = $Vm
/*4311*/          OPC_Scope, 63, /*->4376*/ // 2 children in Scope
/*4313*/            OPC_CheckChild0Type, MVT::v4i16,
/*4315*/            OPC_RecordChild1, // #3 = $lane
/*4316*/            OPC_MoveChild, 1,
/*4318*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4321*/            OPC_MoveParent,
/*4322*/            OPC_MoveParent,
/*4323*/            OPC_MoveParent,
/*4324*/            OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->4350
/*4327*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4329*/              OPC_EmitConvertToTarget, 3,
/*4331*/              OPC_EmitInteger, MVT::i32, 14, 
/*4334*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4337*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->4375
/*4352*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4354*/              OPC_EmitConvertToTarget, 3,
/*4356*/              OPC_EmitInteger, MVT::i32, 14, 
/*4359*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4362*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*4376*/          /*Scope*/ 63, /*->4440*/
/*4377*/            OPC_CheckChild0Type, MVT::v2i32,
/*4379*/            OPC_RecordChild1, // #3 = $lane
/*4380*/            OPC_MoveChild, 1,
/*4382*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4385*/            OPC_MoveParent,
/*4386*/            OPC_MoveParent,
/*4387*/            OPC_MoveParent,
/*4388*/            OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->4414
/*4391*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4393*/              OPC_EmitConvertToTarget, 3,
/*4395*/              OPC_EmitInteger, MVT::i32, 14, 
/*4398*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4401*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->4439
/*4416*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4418*/              OPC_EmitConvertToTarget, 3,
/*4420*/              OPC_EmitInteger, MVT::i32, 14, 
/*4423*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4426*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*4440*/          0, /*End of Scope*/
/*4441*/        /*Scope*/ 43, /*->4485*/
/*4442*/          OPC_MoveChild, 0,
/*4444*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4447*/          OPC_RecordChild0, // #1 = $Vm
/*4448*/          OPC_CheckChild0Type, MVT::v4i16,
/*4450*/          OPC_RecordChild1, // #2 = $lane
/*4451*/          OPC_MoveChild, 1,
/*4453*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4456*/          OPC_MoveParent,
/*4457*/          OPC_MoveParent,
/*4458*/          OPC_RecordChild1, // #3 = $Vn
/*4459*/          OPC_MoveParent,
/*4460*/          OPC_CheckType, MVT::v4i16,
/*4462*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4464*/          OPC_EmitConvertToTarget, 2,
/*4466*/          OPC_EmitInteger, MVT::i32, 14, 
/*4469*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4472*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4485*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->4582
/*4489*/        OPC_RecordChild0, // #1 = $Vn
/*4490*/        OPC_Scope, 44, /*->4536*/ // 2 children in Scope
/*4492*/          OPC_CheckChild0Type, MVT::v4i16,
/*4494*/          OPC_MoveChild, 1,
/*4496*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4499*/          OPC_RecordChild0, // #2 = $Vm
/*4500*/          OPC_CheckChild0Type, MVT::v4i16,
/*4502*/          OPC_RecordChild1, // #3 = $lane
/*4503*/          OPC_MoveChild, 1,
/*4505*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4508*/          OPC_MoveParent,
/*4509*/          OPC_MoveParent,
/*4510*/          OPC_MoveParent,
/*4511*/          OPC_CheckType, MVT::v4i32,
/*4513*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4515*/          OPC_EmitConvertToTarget, 3,
/*4517*/          OPC_EmitInteger, MVT::i32, 14, 
/*4520*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4523*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4536*/        /*Scope*/ 44, /*->4581*/
/*4537*/          OPC_CheckChild0Type, MVT::v2i32,
/*4539*/          OPC_MoveChild, 1,
/*4541*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4544*/          OPC_RecordChild0, // #2 = $Vm
/*4545*/          OPC_CheckChild0Type, MVT::v2i32,
/*4547*/          OPC_RecordChild1, // #3 = $lane
/*4548*/          OPC_MoveChild, 1,
/*4550*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4553*/          OPC_MoveParent,
/*4554*/          OPC_MoveParent,
/*4555*/          OPC_MoveParent,
/*4556*/          OPC_CheckType, MVT::v2i64,
/*4558*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4560*/          OPC_EmitConvertToTarget, 3,
/*4562*/          OPC_EmitInteger, MVT::i32, 14, 
/*4565*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4568*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4581*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->4678
/*4585*/        OPC_RecordChild0, // #1 = $Vn
/*4586*/        OPC_Scope, 44, /*->4632*/ // 2 children in Scope
/*4588*/          OPC_CheckChild0Type, MVT::v4i16,
/*4590*/          OPC_MoveChild, 1,
/*4592*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4595*/          OPC_RecordChild0, // #2 = $Vm
/*4596*/          OPC_CheckChild0Type, MVT::v4i16,
/*4598*/          OPC_RecordChild1, // #3 = $lane
/*4599*/          OPC_MoveChild, 1,
/*4601*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4604*/          OPC_MoveParent,
/*4605*/          OPC_MoveParent,
/*4606*/          OPC_MoveParent,
/*4607*/          OPC_CheckType, MVT::v4i32,
/*4609*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4611*/          OPC_EmitConvertToTarget, 3,
/*4613*/          OPC_EmitInteger, MVT::i32, 14, 
/*4616*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4619*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4632*/        /*Scope*/ 44, /*->4677*/
/*4633*/          OPC_CheckChild0Type, MVT::v2i32,
/*4635*/          OPC_MoveChild, 1,
/*4637*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4640*/          OPC_RecordChild0, // #2 = $Vm
/*4641*/          OPC_CheckChild0Type, MVT::v2i32,
/*4643*/          OPC_RecordChild1, // #3 = $lane
/*4644*/          OPC_MoveChild, 1,
/*4646*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4649*/          OPC_MoveParent,
/*4650*/          OPC_MoveParent,
/*4651*/          OPC_MoveParent,
/*4652*/          OPC_CheckType, MVT::v2i64,
/*4654*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4656*/          OPC_EmitConvertToTarget, 3,
/*4658*/          OPC_EmitInteger, MVT::i32, 14, 
/*4661*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4664*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4677*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4679*/    /*Scope*/ 97, /*->4777*/
/*4680*/      OPC_MoveChild, 0,
/*4682*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4685*/      OPC_Scope, 44, /*->4731*/ // 2 children in Scope
/*4687*/        OPC_RecordChild0, // #0 = $Vn
/*4688*/        OPC_MoveChild, 1,
/*4690*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4693*/        OPC_RecordChild0, // #1 = $Vm
/*4694*/        OPC_CheckChild0Type, MVT::v4i16,
/*4696*/        OPC_RecordChild1, // #2 = $lane
/*4697*/        OPC_MoveChild, 1,
/*4699*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4702*/        OPC_MoveParent,
/*4703*/        OPC_MoveParent,
/*4704*/        OPC_MoveParent,
/*4705*/        OPC_RecordChild1, // #3 = $src1
/*4706*/        OPC_CheckType, MVT::v4i16,
/*4708*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4710*/        OPC_EmitConvertToTarget, 2,
/*4712*/        OPC_EmitInteger, MVT::i32, 14, 
/*4715*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4718*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4731*/      /*Scope*/ 44, /*->4776*/
/*4732*/        OPC_MoveChild, 0,
/*4734*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4737*/        OPC_RecordChild0, // #0 = $Vm
/*4738*/        OPC_CheckChild0Type, MVT::v4i16,
/*4740*/        OPC_RecordChild1, // #1 = $lane
/*4741*/        OPC_MoveChild, 1,
/*4743*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4746*/        OPC_MoveParent,
/*4747*/        OPC_MoveParent,
/*4748*/        OPC_RecordChild1, // #2 = $Vn
/*4749*/        OPC_MoveParent,
/*4750*/        OPC_RecordChild1, // #3 = $src1
/*4751*/        OPC_CheckType, MVT::v4i16,
/*4753*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4755*/        OPC_EmitConvertToTarget, 1,
/*4757*/        OPC_EmitInteger, MVT::i32, 14, 
/*4760*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4763*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4776*/      0, /*End of Scope*/
/*4777*/    /*Scope*/ 49, /*->4827*/
/*4778*/      OPC_RecordChild0, // #0 = $src1
/*4779*/      OPC_MoveChild, 1,
/*4781*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4784*/      OPC_MoveChild, 0,
/*4786*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4789*/      OPC_RecordChild0, // #1 = $Vm
/*4790*/      OPC_CheckChild0Type, MVT::v2i32,
/*4792*/      OPC_RecordChild1, // #2 = $lane
/*4793*/      OPC_MoveChild, 1,
/*4795*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4798*/      OPC_MoveParent,
/*4799*/      OPC_MoveParent,
/*4800*/      OPC_RecordChild1, // #3 = $Vn
/*4801*/      OPC_MoveParent,
/*4802*/      OPC_CheckType, MVT::v2i32,
/*4804*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4806*/      OPC_EmitConvertToTarget, 2,
/*4808*/      OPC_EmitInteger, MVT::i32, 14, 
/*4811*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4814*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4827*/    /*Scope*/ 97, /*->4925*/
/*4828*/      OPC_MoveChild, 0,
/*4830*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4833*/      OPC_Scope, 44, /*->4879*/ // 2 children in Scope
/*4835*/        OPC_RecordChild0, // #0 = $Vn
/*4836*/        OPC_MoveChild, 1,
/*4838*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4841*/        OPC_RecordChild0, // #1 = $Vm
/*4842*/        OPC_CheckChild0Type, MVT::v2i32,
/*4844*/        OPC_RecordChild1, // #2 = $lane
/*4845*/        OPC_MoveChild, 1,
/*4847*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4850*/        OPC_MoveParent,
/*4851*/        OPC_MoveParent,
/*4852*/        OPC_MoveParent,
/*4853*/        OPC_RecordChild1, // #3 = $src1
/*4854*/        OPC_CheckType, MVT::v2i32,
/*4856*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4858*/        OPC_EmitConvertToTarget, 2,
/*4860*/        OPC_EmitInteger, MVT::i32, 14, 
/*4863*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4866*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4879*/      /*Scope*/ 44, /*->4924*/
/*4880*/        OPC_MoveChild, 0,
/*4882*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4885*/        OPC_RecordChild0, // #0 = $Vm
/*4886*/        OPC_CheckChild0Type, MVT::v2i32,
/*4888*/        OPC_RecordChild1, // #1 = $lane
/*4889*/        OPC_MoveChild, 1,
/*4891*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4894*/        OPC_MoveParent,
/*4895*/        OPC_MoveParent,
/*4896*/        OPC_RecordChild1, // #2 = $Vn
/*4897*/        OPC_MoveParent,
/*4898*/        OPC_RecordChild1, // #3 = $src1
/*4899*/        OPC_CheckType, MVT::v2i32,
/*4901*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4903*/        OPC_EmitConvertToTarget, 1,
/*4905*/        OPC_EmitInteger, MVT::i32, 14, 
/*4908*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4911*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4924*/      0, /*End of Scope*/
/*4925*/    /*Scope*/ 49, /*->4975*/
/*4926*/      OPC_RecordChild0, // #0 = $src1
/*4927*/      OPC_MoveChild, 1,
/*4929*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4932*/      OPC_MoveChild, 0,
/*4934*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4937*/      OPC_RecordChild0, // #1 = $Vm
/*4938*/      OPC_CheckChild0Type, MVT::v4i16,
/*4940*/      OPC_RecordChild1, // #2 = $lane
/*4941*/      OPC_MoveChild, 1,
/*4943*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4946*/      OPC_MoveParent,
/*4947*/      OPC_MoveParent,
/*4948*/      OPC_RecordChild1, // #3 = $Vn
/*4949*/      OPC_MoveParent,
/*4950*/      OPC_CheckType, MVT::v8i16,
/*4952*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4954*/      OPC_EmitConvertToTarget, 2,
/*4956*/      OPC_EmitInteger, MVT::i32, 14, 
/*4959*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4962*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4975*/    /*Scope*/ 97, /*->5073*/
/*4976*/      OPC_MoveChild, 0,
/*4978*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4981*/      OPC_Scope, 44, /*->5027*/ // 2 children in Scope
/*4983*/        OPC_RecordChild0, // #0 = $Vn
/*4984*/        OPC_MoveChild, 1,
/*4986*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4989*/        OPC_RecordChild0, // #1 = $Vm
/*4990*/        OPC_CheckChild0Type, MVT::v4i16,
/*4992*/        OPC_RecordChild1, // #2 = $lane
/*4993*/        OPC_MoveChild, 1,
/*4995*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4998*/        OPC_MoveParent,
/*4999*/        OPC_MoveParent,
/*5000*/        OPC_MoveParent,
/*5001*/        OPC_RecordChild1, // #3 = $src1
/*5002*/        OPC_CheckType, MVT::v8i16,
/*5004*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5006*/        OPC_EmitConvertToTarget, 2,
/*5008*/        OPC_EmitInteger, MVT::i32, 14, 
/*5011*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5014*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5027*/      /*Scope*/ 44, /*->5072*/
/*5028*/        OPC_MoveChild, 0,
/*5030*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5033*/        OPC_RecordChild0, // #0 = $Vm
/*5034*/        OPC_CheckChild0Type, MVT::v4i16,
/*5036*/        OPC_RecordChild1, // #1 = $lane
/*5037*/        OPC_MoveChild, 1,
/*5039*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5042*/        OPC_MoveParent,
/*5043*/        OPC_MoveParent,
/*5044*/        OPC_RecordChild1, // #2 = $Vn
/*5045*/        OPC_MoveParent,
/*5046*/        OPC_RecordChild1, // #3 = $src1
/*5047*/        OPC_CheckType, MVT::v8i16,
/*5049*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5051*/        OPC_EmitConvertToTarget, 1,
/*5053*/        OPC_EmitInteger, MVT::i32, 14, 
/*5056*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5059*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5072*/      0, /*End of Scope*/
/*5073*/    /*Scope*/ 49, /*->5123*/
/*5074*/      OPC_RecordChild0, // #0 = $src1
/*5075*/      OPC_MoveChild, 1,
/*5077*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5080*/      OPC_MoveChild, 0,
/*5082*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5085*/      OPC_RecordChild0, // #1 = $Vm
/*5086*/      OPC_CheckChild0Type, MVT::v2i32,
/*5088*/      OPC_RecordChild1, // #2 = $lane
/*5089*/      OPC_MoveChild, 1,
/*5091*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5094*/      OPC_MoveParent,
/*5095*/      OPC_MoveParent,
/*5096*/      OPC_RecordChild1, // #3 = $Vn
/*5097*/      OPC_MoveParent,
/*5098*/      OPC_CheckType, MVT::v4i32,
/*5100*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5102*/      OPC_EmitConvertToTarget, 2,
/*5104*/      OPC_EmitInteger, MVT::i32, 14, 
/*5107*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5110*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5123*/    /*Scope*/ 39|128,2/*295*/, /*->5420*/
/*5125*/      OPC_MoveChild, 0,
/*5127*/      OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->5223
/*5131*/        OPC_Scope, 44, /*->5177*/ // 2 children in Scope
/*5133*/          OPC_RecordChild0, // #0 = $Vn
/*5134*/          OPC_MoveChild, 1,
/*5136*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5139*/          OPC_RecordChild0, // #1 = $Vm
/*5140*/          OPC_CheckChild0Type, MVT::v2i32,
/*5142*/          OPC_RecordChild1, // #2 = $lane
/*5143*/          OPC_MoveChild, 1,
/*5145*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5148*/          OPC_MoveParent,
/*5149*/          OPC_MoveParent,
/*5150*/          OPC_MoveParent,
/*5151*/          OPC_RecordChild1, // #3 = $src1
/*5152*/          OPC_CheckType, MVT::v4i32,
/*5154*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5156*/          OPC_EmitConvertToTarget, 2,
/*5158*/          OPC_EmitInteger, MVT::i32, 14, 
/*5161*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5164*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5177*/        /*Scope*/ 44, /*->5222*/
/*5178*/          OPC_MoveChild, 0,
/*5180*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5183*/          OPC_RecordChild0, // #0 = $Vm
/*5184*/          OPC_CheckChild0Type, MVT::v2i32,
/*5186*/          OPC_RecordChild1, // #1 = $lane
/*5187*/          OPC_MoveChild, 1,
/*5189*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5192*/          OPC_MoveParent,
/*5193*/          OPC_MoveParent,
/*5194*/          OPC_RecordChild1, // #2 = $Vn
/*5195*/          OPC_MoveParent,
/*5196*/          OPC_RecordChild1, // #3 = $src1
/*5197*/          OPC_CheckType, MVT::v4i32,
/*5199*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5201*/          OPC_EmitConvertToTarget, 1,
/*5203*/          OPC_EmitInteger, MVT::i32, 14, 
/*5206*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5209*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5222*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->5321
/*5226*/        OPC_RecordChild0, // #0 = $Vn
/*5227*/        OPC_Scope, 45, /*->5274*/ // 2 children in Scope
/*5229*/          OPC_CheckChild0Type, MVT::v4i16,
/*5231*/          OPC_MoveChild, 1,
/*5233*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5236*/          OPC_RecordChild0, // #1 = $Vm
/*5237*/          OPC_CheckChild0Type, MVT::v4i16,
/*5239*/          OPC_RecordChild1, // #2 = $lane
/*5240*/          OPC_MoveChild, 1,
/*5242*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5245*/          OPC_MoveParent,
/*5246*/          OPC_MoveParent,
/*5247*/          OPC_MoveParent,
/*5248*/          OPC_RecordChild1, // #3 = $src1
/*5249*/          OPC_CheckType, MVT::v4i32,
/*5251*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5253*/          OPC_EmitConvertToTarget, 2,
/*5255*/          OPC_EmitInteger, MVT::i32, 14, 
/*5258*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5261*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5274*/        /*Scope*/ 45, /*->5320*/
/*5275*/          OPC_CheckChild0Type, MVT::v2i32,
/*5277*/          OPC_MoveChild, 1,
/*5279*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5282*/          OPC_RecordChild0, // #1 = $Vm
/*5283*/          OPC_CheckChild0Type, MVT::v2i32,
/*5285*/          OPC_RecordChild1, // #2 = $lane
/*5286*/          OPC_MoveChild, 1,
/*5288*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5291*/          OPC_MoveParent,
/*5292*/          OPC_MoveParent,
/*5293*/          OPC_MoveParent,
/*5294*/          OPC_RecordChild1, // #3 = $src1
/*5295*/          OPC_CheckType, MVT::v2i64,
/*5297*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5299*/          OPC_EmitConvertToTarget, 2,
/*5301*/          OPC_EmitInteger, MVT::i32, 14, 
/*5304*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5307*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5320*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->5419
/*5324*/        OPC_RecordChild0, // #0 = $Vn
/*5325*/        OPC_Scope, 45, /*->5372*/ // 2 children in Scope
/*5327*/          OPC_CheckChild0Type, MVT::v4i16,
/*5329*/          OPC_MoveChild, 1,
/*5331*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5334*/          OPC_RecordChild0, // #1 = $Vm
/*5335*/          OPC_CheckChild0Type, MVT::v4i16,
/*5337*/          OPC_RecordChild1, // #2 = $lane
/*5338*/          OPC_MoveChild, 1,
/*5340*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5343*/          OPC_MoveParent,
/*5344*/          OPC_MoveParent,
/*5345*/          OPC_MoveParent,
/*5346*/          OPC_RecordChild1, // #3 = $src1
/*5347*/          OPC_CheckType, MVT::v4i32,
/*5349*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5351*/          OPC_EmitConvertToTarget, 2,
/*5353*/          OPC_EmitInteger, MVT::i32, 14, 
/*5356*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5359*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5372*/        /*Scope*/ 45, /*->5418*/
/*5373*/          OPC_CheckChild0Type, MVT::v2i32,
/*5375*/          OPC_MoveChild, 1,
/*5377*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5380*/          OPC_RecordChild0, // #1 = $Vm
/*5381*/          OPC_CheckChild0Type, MVT::v2i32,
/*5383*/          OPC_RecordChild1, // #2 = $lane
/*5384*/          OPC_MoveChild, 1,
/*5386*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5389*/          OPC_MoveParent,
/*5390*/          OPC_MoveParent,
/*5391*/          OPC_MoveParent,
/*5392*/          OPC_RecordChild1, // #3 = $src1
/*5393*/          OPC_CheckType, MVT::v2i64,
/*5395*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5397*/          OPC_EmitConvertToTarget, 2,
/*5399*/          OPC_EmitInteger, MVT::i32, 14, 
/*5402*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5405*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5418*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*5420*/    /*Scope*/ 53|128,1/*181*/, /*->5603*/
/*5422*/      OPC_RecordChild0, // #0 = $src1
/*5423*/      OPC_MoveChild, 1,
/*5425*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5428*/      OPC_Scope, 113, /*->5543*/ // 2 children in Scope
/*5430*/        OPC_RecordChild0, // #1 = $src2
/*5431*/        OPC_MoveChild, 1,
/*5433*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5436*/        OPC_RecordChild0, // #2 = $src3
/*5437*/        OPC_Scope, 51, /*->5490*/ // 2 children in Scope
/*5439*/          OPC_CheckChild0Type, MVT::v8i16,
/*5441*/          OPC_RecordChild1, // #3 = $lane
/*5442*/          OPC_MoveChild, 1,
/*5444*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5447*/          OPC_MoveParent,
/*5448*/          OPC_MoveParent,
/*5449*/          OPC_MoveParent,
/*5450*/          OPC_CheckType, MVT::v8i16,
/*5452*/          OPC_EmitConvertToTarget, 3,
/*5454*/          OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5457*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5466*/          OPC_EmitConvertToTarget, 3,
/*5468*/          OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5471*/          OPC_EmitInteger, MVT::i32, 14, 
/*5474*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5477*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5490*/        /*Scope*/ 51, /*->5542*/
/*5491*/          OPC_CheckChild0Type, MVT::v4i32,
/*5493*/          OPC_RecordChild1, // #3 = $lane
/*5494*/          OPC_MoveChild, 1,
/*5496*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5499*/          OPC_MoveParent,
/*5500*/          OPC_MoveParent,
/*5501*/          OPC_MoveParent,
/*5502*/          OPC_CheckType, MVT::v4i32,
/*5504*/          OPC_EmitConvertToTarget, 3,
/*5506*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5509*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5518*/          OPC_EmitConvertToTarget, 3,
/*5520*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5523*/          OPC_EmitInteger, MVT::i32, 14, 
/*5526*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5529*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5542*/        0, /*End of Scope*/
/*5543*/      /*Scope*/ 58, /*->5602*/
/*5544*/        OPC_MoveChild, 0,
/*5546*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5549*/        OPC_RecordChild0, // #1 = $src3
/*5550*/        OPC_CheckChild0Type, MVT::v8i16,
/*5552*/        OPC_RecordChild1, // #2 = $lane
/*5553*/        OPC_MoveChild, 1,
/*5555*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5558*/        OPC_MoveParent,
/*5559*/        OPC_MoveParent,
/*5560*/        OPC_RecordChild1, // #3 = $src2
/*5561*/        OPC_MoveParent,
/*5562*/        OPC_CheckType, MVT::v8i16,
/*5564*/        OPC_EmitConvertToTarget, 2,
/*5566*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5569*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5578*/        OPC_EmitConvertToTarget, 2,
/*5580*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5583*/        OPC_EmitInteger, MVT::i32, 14, 
/*5586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5602*/      0, /*End of Scope*/
/*5603*/    /*Scope*/ 127, /*->5731*/
/*5604*/      OPC_MoveChild, 0,
/*5606*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5609*/      OPC_Scope, 59, /*->5670*/ // 2 children in Scope
/*5611*/        OPC_RecordChild0, // #0 = $src2
/*5612*/        OPC_MoveChild, 1,
/*5614*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5617*/        OPC_RecordChild0, // #1 = $src3
/*5618*/        OPC_CheckChild0Type, MVT::v8i16,
/*5620*/        OPC_RecordChild1, // #2 = $lane
/*5621*/        OPC_MoveChild, 1,
/*5623*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5626*/        OPC_MoveParent,
/*5627*/        OPC_MoveParent,
/*5628*/        OPC_MoveParent,
/*5629*/        OPC_RecordChild1, // #3 = $src1
/*5630*/        OPC_CheckType, MVT::v8i16,
/*5632*/        OPC_EmitConvertToTarget, 2,
/*5634*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5637*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5646*/        OPC_EmitConvertToTarget, 2,
/*5648*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5651*/        OPC_EmitInteger, MVT::i32, 14, 
/*5654*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5657*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5670*/      /*Scope*/ 59, /*->5730*/
/*5671*/        OPC_MoveChild, 0,
/*5673*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5676*/        OPC_RecordChild0, // #0 = $src3
/*5677*/        OPC_CheckChild0Type, MVT::v8i16,
/*5679*/        OPC_RecordChild1, // #1 = $lane
/*5680*/        OPC_MoveChild, 1,
/*5682*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5685*/        OPC_MoveParent,
/*5686*/        OPC_MoveParent,
/*5687*/        OPC_RecordChild1, // #2 = $src2
/*5688*/        OPC_MoveParent,
/*5689*/        OPC_RecordChild1, // #3 = $src1
/*5690*/        OPC_CheckType, MVT::v8i16,
/*5692*/        OPC_EmitConvertToTarget, 1,
/*5694*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5697*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5706*/        OPC_EmitConvertToTarget, 1,
/*5708*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5711*/        OPC_EmitInteger, MVT::i32, 14, 
/*5714*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5717*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5730*/      0, /*End of Scope*/
/*5731*/    /*Scope*/ 64, /*->5796*/
/*5732*/      OPC_RecordChild0, // #0 = $src1
/*5733*/      OPC_MoveChild, 1,
/*5735*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5738*/      OPC_MoveChild, 0,
/*5740*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5743*/      OPC_RecordChild0, // #1 = $src3
/*5744*/      OPC_CheckChild0Type, MVT::v4i32,
/*5746*/      OPC_RecordChild1, // #2 = $lane
/*5747*/      OPC_MoveChild, 1,
/*5749*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5752*/      OPC_MoveParent,
/*5753*/      OPC_MoveParent,
/*5754*/      OPC_RecordChild1, // #3 = $src2
/*5755*/      OPC_MoveParent,
/*5756*/      OPC_CheckType, MVT::v4i32,
/*5758*/      OPC_EmitConvertToTarget, 2,
/*5760*/      OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5763*/      OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5772*/      OPC_EmitConvertToTarget, 2,
/*5774*/      OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5777*/      OPC_EmitInteger, MVT::i32, 14, 
/*5780*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5783*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5796*/    /*Scope*/ 127, /*->5924*/
/*5797*/      OPC_MoveChild, 0,
/*5799*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5802*/      OPC_Scope, 59, /*->5863*/ // 2 children in Scope
/*5804*/        OPC_RecordChild0, // #0 = $src2
/*5805*/        OPC_MoveChild, 1,
/*5807*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5810*/        OPC_RecordChild0, // #1 = $src3
/*5811*/        OPC_CheckChild0Type, MVT::v4i32,
/*5813*/        OPC_RecordChild1, // #2 = $lane
/*5814*/        OPC_MoveChild, 1,
/*5816*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5819*/        OPC_MoveParent,
/*5820*/        OPC_MoveParent,
/*5821*/        OPC_MoveParent,
/*5822*/        OPC_RecordChild1, // #3 = $src1
/*5823*/        OPC_CheckType, MVT::v4i32,
/*5825*/        OPC_EmitConvertToTarget, 2,
/*5827*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5830*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5839*/        OPC_EmitConvertToTarget, 2,
/*5841*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5844*/        OPC_EmitInteger, MVT::i32, 14, 
/*5847*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5850*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5863*/      /*Scope*/ 59, /*->5923*/
/*5864*/        OPC_MoveChild, 0,
/*5866*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5869*/        OPC_RecordChild0, // #0 = $src3
/*5870*/        OPC_CheckChild0Type, MVT::v4i32,
/*5872*/        OPC_RecordChild1, // #1 = $lane
/*5873*/        OPC_MoveChild, 1,
/*5875*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5878*/        OPC_MoveParent,
/*5879*/        OPC_MoveParent,
/*5880*/        OPC_RecordChild1, // #2 = $src2
/*5881*/        OPC_MoveParent,
/*5882*/        OPC_RecordChild1, // #3 = $src1
/*5883*/        OPC_CheckType, MVT::v4i32,
/*5885*/        OPC_EmitConvertToTarget, 1,
/*5887*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5890*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*5899*/        OPC_EmitConvertToTarget, 1,
/*5901*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5904*/        OPC_EmitInteger, MVT::i32, 14, 
/*5907*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5910*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5923*/      0, /*End of Scope*/
/*5924*/    /*Scope*/ 118|128,2/*374*/, /*->6300*/
/*5926*/      OPC_RecordChild0, // #0 = $src1
/*5927*/      OPC_MoveChild, 1,
/*5929*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5932*/      OPC_MoveChild, 0,
/*5934*/      OPC_Scope, 52|128,1/*180*/, /*->6117*/ // 2 children in Scope
/*5937*/        OPC_CheckInteger, 22, 
/*5939*/        OPC_MoveParent,
/*5940*/        OPC_RecordChild1, // #1 = $Vn
/*5941*/        OPC_Scope, 28, /*->5971*/ // 6 children in Scope
/*5943*/          OPC_CheckChild1Type, MVT::v8i8,
/*5945*/          OPC_RecordChild2, // #2 = $Vm
/*5946*/          OPC_CheckChild2Type, MVT::v8i8,
/*5948*/          OPC_MoveParent,
/*5949*/          OPC_CheckType, MVT::v8i8,
/*5951*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5953*/          OPC_EmitInteger, MVT::i32, 14, 
/*5956*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5959*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5971*/        /*Scope*/ 28, /*->6000*/
/*5972*/          OPC_CheckChild1Type, MVT::v4i16,
/*5974*/          OPC_RecordChild2, // #2 = $Vm
/*5975*/          OPC_CheckChild2Type, MVT::v4i16,
/*5977*/          OPC_MoveParent,
/*5978*/          OPC_CheckType, MVT::v4i16,
/*5980*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5982*/          OPC_EmitInteger, MVT::i32, 14, 
/*5985*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5988*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6000*/        /*Scope*/ 28, /*->6029*/
/*6001*/          OPC_CheckChild1Type, MVT::v2i32,
/*6003*/          OPC_RecordChild2, // #2 = $Vm
/*6004*/          OPC_CheckChild2Type, MVT::v2i32,
/*6006*/          OPC_MoveParent,
/*6007*/          OPC_CheckType, MVT::v2i32,
/*6009*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6011*/          OPC_EmitInteger, MVT::i32, 14, 
/*6014*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6017*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6029*/        /*Scope*/ 28, /*->6058*/
/*6030*/          OPC_CheckChild1Type, MVT::v16i8,
/*6032*/          OPC_RecordChild2, // #2 = $Vm
/*6033*/          OPC_CheckChild2Type, MVT::v16i8,
/*6035*/          OPC_MoveParent,
/*6036*/          OPC_CheckType, MVT::v16i8,
/*6038*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6040*/          OPC_EmitInteger, MVT::i32, 14, 
/*6043*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6046*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6058*/        /*Scope*/ 28, /*->6087*/
/*6059*/          OPC_CheckChild1Type, MVT::v8i16,
/*6061*/          OPC_RecordChild2, // #2 = $Vm
/*6062*/          OPC_CheckChild2Type, MVT::v8i16,
/*6064*/          OPC_MoveParent,
/*6065*/          OPC_CheckType, MVT::v8i16,
/*6067*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6069*/          OPC_EmitInteger, MVT::i32, 14, 
/*6072*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6075*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6087*/        /*Scope*/ 28, /*->6116*/
/*6088*/          OPC_CheckChild1Type, MVT::v4i32,
/*6090*/          OPC_RecordChild2, // #2 = $Vm
/*6091*/          OPC_CheckChild2Type, MVT::v4i32,
/*6093*/          OPC_MoveParent,
/*6094*/          OPC_CheckType, MVT::v4i32,
/*6096*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6098*/          OPC_EmitInteger, MVT::i32, 14, 
/*6101*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6104*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6116*/        0, /*End of Scope*/
/*6117*/      /*Scope*/ 52|128,1/*180*/, /*->6299*/
/*6119*/        OPC_CheckInteger, 23, 
/*6121*/        OPC_MoveParent,
/*6122*/        OPC_RecordChild1, // #1 = $Vn
/*6123*/        OPC_Scope, 28, /*->6153*/ // 6 children in Scope
/*6125*/          OPC_CheckChild1Type, MVT::v8i8,
/*6127*/          OPC_RecordChild2, // #2 = $Vm
/*6128*/          OPC_CheckChild2Type, MVT::v8i8,
/*6130*/          OPC_MoveParent,
/*6131*/          OPC_CheckType, MVT::v8i8,
/*6133*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6135*/          OPC_EmitInteger, MVT::i32, 14, 
/*6138*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6141*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6153*/        /*Scope*/ 28, /*->6182*/
/*6154*/          OPC_CheckChild1Type, MVT::v4i16,
/*6156*/          OPC_RecordChild2, // #2 = $Vm
/*6157*/          OPC_CheckChild2Type, MVT::v4i16,
/*6159*/          OPC_MoveParent,
/*6160*/          OPC_CheckType, MVT::v4i16,
/*6162*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6164*/          OPC_EmitInteger, MVT::i32, 14, 
/*6167*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6170*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6182*/        /*Scope*/ 28, /*->6211*/
/*6183*/          OPC_CheckChild1Type, MVT::v2i32,
/*6185*/          OPC_RecordChild2, // #2 = $Vm
/*6186*/          OPC_CheckChild2Type, MVT::v2i32,
/*6188*/          OPC_MoveParent,
/*6189*/          OPC_CheckType, MVT::v2i32,
/*6191*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6193*/          OPC_EmitInteger, MVT::i32, 14, 
/*6196*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6199*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6211*/        /*Scope*/ 28, /*->6240*/
/*6212*/          OPC_CheckChild1Type, MVT::v16i8,
/*6214*/          OPC_RecordChild2, // #2 = $Vm
/*6215*/          OPC_CheckChild2Type, MVT::v16i8,
/*6217*/          OPC_MoveParent,
/*6218*/          OPC_CheckType, MVT::v16i8,
/*6220*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6222*/          OPC_EmitInteger, MVT::i32, 14, 
/*6225*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6228*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6240*/        /*Scope*/ 28, /*->6269*/
/*6241*/          OPC_CheckChild1Type, MVT::v8i16,
/*6243*/          OPC_RecordChild2, // #2 = $Vm
/*6244*/          OPC_CheckChild2Type, MVT::v8i16,
/*6246*/          OPC_MoveParent,
/*6247*/          OPC_CheckType, MVT::v8i16,
/*6249*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6251*/          OPC_EmitInteger, MVT::i32, 14, 
/*6254*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6257*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6269*/        /*Scope*/ 28, /*->6298*/
/*6270*/          OPC_CheckChild1Type, MVT::v4i32,
/*6272*/          OPC_RecordChild2, // #2 = $Vm
/*6273*/          OPC_CheckChild2Type, MVT::v4i32,
/*6275*/          OPC_MoveParent,
/*6276*/          OPC_CheckType, MVT::v4i32,
/*6278*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6280*/          OPC_EmitInteger, MVT::i32, 14, 
/*6283*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6286*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6298*/        0, /*End of Scope*/
/*6299*/      0, /*End of Scope*/
/*6300*/    /*Scope*/ 1|128,3/*385*/, /*->6687*/
/*6302*/      OPC_MoveChild, 0,
/*6304*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*6307*/      OPC_MoveChild, 0,
/*6309*/      OPC_Scope, 58|128,1/*186*/, /*->6498*/ // 2 children in Scope
/*6312*/        OPC_CheckInteger, 22, 
/*6314*/        OPC_MoveParent,
/*6315*/        OPC_RecordChild1, // #0 = $Vn
/*6316*/        OPC_Scope, 29, /*->6347*/ // 6 children in Scope
/*6318*/          OPC_CheckChild1Type, MVT::v8i8,
/*6320*/          OPC_RecordChild2, // #1 = $Vm
/*6321*/          OPC_CheckChild2Type, MVT::v8i8,
/*6323*/          OPC_MoveParent,
/*6324*/          OPC_RecordChild1, // #2 = $src1
/*6325*/          OPC_CheckType, MVT::v8i8,
/*6327*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6329*/          OPC_EmitInteger, MVT::i32, 14, 
/*6332*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6335*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6347*/        /*Scope*/ 29, /*->6377*/
/*6348*/          OPC_CheckChild1Type, MVT::v4i16,
/*6350*/          OPC_RecordChild2, // #1 = $Vm
/*6351*/          OPC_CheckChild2Type, MVT::v4i16,
/*6353*/          OPC_MoveParent,
/*6354*/          OPC_RecordChild1, // #2 = $src1
/*6355*/          OPC_CheckType, MVT::v4i16,
/*6357*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6359*/          OPC_EmitInteger, MVT::i32, 14, 
/*6362*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6365*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6377*/        /*Scope*/ 29, /*->6407*/
/*6378*/          OPC_CheckChild1Type, MVT::v2i32,
/*6380*/          OPC_RecordChild2, // #1 = $Vm
/*6381*/          OPC_CheckChild2Type, MVT::v2i32,
/*6383*/          OPC_MoveParent,
/*6384*/          OPC_RecordChild1, // #2 = $src1
/*6385*/          OPC_CheckType, MVT::v2i32,
/*6387*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6389*/          OPC_EmitInteger, MVT::i32, 14, 
/*6392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6407*/        /*Scope*/ 29, /*->6437*/
/*6408*/          OPC_CheckChild1Type, MVT::v16i8,
/*6410*/          OPC_RecordChild2, // #1 = $Vm
/*6411*/          OPC_CheckChild2Type, MVT::v16i8,
/*6413*/          OPC_MoveParent,
/*6414*/          OPC_RecordChild1, // #2 = $src1
/*6415*/          OPC_CheckType, MVT::v16i8,
/*6417*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6419*/          OPC_EmitInteger, MVT::i32, 14, 
/*6422*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6425*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6437*/        /*Scope*/ 29, /*->6467*/
/*6438*/          OPC_CheckChild1Type, MVT::v8i16,
/*6440*/          OPC_RecordChild2, // #1 = $Vm
/*6441*/          OPC_CheckChild2Type, MVT::v8i16,
/*6443*/          OPC_MoveParent,
/*6444*/          OPC_RecordChild1, // #2 = $src1
/*6445*/          OPC_CheckType, MVT::v8i16,
/*6447*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6449*/          OPC_EmitInteger, MVT::i32, 14, 
/*6452*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6455*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6467*/        /*Scope*/ 29, /*->6497*/
/*6468*/          OPC_CheckChild1Type, MVT::v4i32,
/*6470*/          OPC_RecordChild2, // #1 = $Vm
/*6471*/          OPC_CheckChild2Type, MVT::v4i32,
/*6473*/          OPC_MoveParent,
/*6474*/          OPC_RecordChild1, // #2 = $src1
/*6475*/          OPC_CheckType, MVT::v4i32,
/*6477*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6479*/          OPC_EmitInteger, MVT::i32, 14, 
/*6482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6497*/        0, /*End of Scope*/
/*6498*/      /*Scope*/ 58|128,1/*186*/, /*->6686*/
/*6500*/        OPC_CheckInteger, 23, 
/*6502*/        OPC_MoveParent,
/*6503*/        OPC_RecordChild1, // #0 = $Vn
/*6504*/        OPC_Scope, 29, /*->6535*/ // 6 children in Scope
/*6506*/          OPC_CheckChild1Type, MVT::v8i8,
/*6508*/          OPC_RecordChild2, // #1 = $Vm
/*6509*/          OPC_CheckChild2Type, MVT::v8i8,
/*6511*/          OPC_MoveParent,
/*6512*/          OPC_RecordChild1, // #2 = $src1
/*6513*/          OPC_CheckType, MVT::v8i8,
/*6515*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6517*/          OPC_EmitInteger, MVT::i32, 14, 
/*6520*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6523*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6535*/        /*Scope*/ 29, /*->6565*/
/*6536*/          OPC_CheckChild1Type, MVT::v4i16,
/*6538*/          OPC_RecordChild2, // #1 = $Vm
/*6539*/          OPC_CheckChild2Type, MVT::v4i16,
/*6541*/          OPC_MoveParent,
/*6542*/          OPC_RecordChild1, // #2 = $src1
/*6543*/          OPC_CheckType, MVT::v4i16,
/*6545*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6547*/          OPC_EmitInteger, MVT::i32, 14, 
/*6550*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6553*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6565*/        /*Scope*/ 29, /*->6595*/
/*6566*/          OPC_CheckChild1Type, MVT::v2i32,
/*6568*/          OPC_RecordChild2, // #1 = $Vm
/*6569*/          OPC_CheckChild2Type, MVT::v2i32,
/*6571*/          OPC_MoveParent,
/*6572*/          OPC_RecordChild1, // #2 = $src1
/*6573*/          OPC_CheckType, MVT::v2i32,
/*6575*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6577*/          OPC_EmitInteger, MVT::i32, 14, 
/*6580*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6583*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6595*/        /*Scope*/ 29, /*->6625*/
/*6596*/          OPC_CheckChild1Type, MVT::v16i8,
/*6598*/          OPC_RecordChild2, // #1 = $Vm
/*6599*/          OPC_CheckChild2Type, MVT::v16i8,
/*6601*/          OPC_MoveParent,
/*6602*/          OPC_RecordChild1, // #2 = $src1
/*6603*/          OPC_CheckType, MVT::v16i8,
/*6605*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6607*/          OPC_EmitInteger, MVT::i32, 14, 
/*6610*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6613*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6625*/        /*Scope*/ 29, /*->6655*/
/*6626*/          OPC_CheckChild1Type, MVT::v8i16,
/*6628*/          OPC_RecordChild2, // #1 = $Vm
/*6629*/          OPC_CheckChild2Type, MVT::v8i16,
/*6631*/          OPC_MoveParent,
/*6632*/          OPC_RecordChild1, // #2 = $src1
/*6633*/          OPC_CheckType, MVT::v8i16,
/*6635*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6637*/          OPC_EmitInteger, MVT::i32, 14, 
/*6640*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6643*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6655*/        /*Scope*/ 29, /*->6685*/
/*6656*/          OPC_CheckChild1Type, MVT::v4i32,
/*6658*/          OPC_RecordChild2, // #1 = $Vm
/*6659*/          OPC_CheckChild2Type, MVT::v4i32,
/*6661*/          OPC_MoveParent,
/*6662*/          OPC_RecordChild1, // #2 = $src1
/*6663*/          OPC_CheckType, MVT::v4i32,
/*6665*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6667*/          OPC_EmitInteger, MVT::i32, 14, 
/*6670*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6673*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6685*/        0, /*End of Scope*/
/*6686*/      0, /*End of Scope*/
/*6687*/    /*Scope*/ 84, /*->6772*/
/*6688*/      OPC_RecordChild0, // #0 = $acc
/*6689*/      OPC_Scope, 40, /*->6731*/ // 2 children in Scope
/*6691*/        OPC_MoveChild, 1,
/*6693*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6696*/        OPC_RecordChild0, // #1 = $a
/*6697*/        OPC_MoveChild, 0,
/*6699*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6701*/        OPC_MoveParent,
/*6702*/        OPC_RecordChild1, // #2 = $b
/*6703*/        OPC_MoveChild, 1,
/*6705*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6707*/        OPC_MoveParent,
/*6708*/        OPC_MoveParent,
/*6709*/        OPC_CheckType, MVT::i32,
/*6711*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*6713*/        OPC_EmitInteger, MVT::i32, 14, 
/*6716*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6719*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*6731*/      /*Scope*/ 39, /*->6771*/
/*6732*/        OPC_RecordChild1, // #1 = $imm
/*6733*/        OPC_MoveChild, 1,
/*6735*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6738*/        OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*6740*/        OPC_MoveParent,
/*6741*/        OPC_CheckType, MVT::i32,
/*6743*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*6745*/        OPC_EmitConvertToTarget, 1,
/*6747*/        OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*6750*/        OPC_EmitInteger, MVT::i32, 14, 
/*6753*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6756*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6759*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*6771*/      0, /*End of Scope*/
/*6772*/    /*Scope*/ 41, /*->6814*/
/*6773*/      OPC_MoveChild, 0,
/*6775*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6778*/      OPC_RecordChild0, // #0 = $a
/*6779*/      OPC_MoveChild, 0,
/*6781*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6783*/      OPC_MoveParent,
/*6784*/      OPC_RecordChild1, // #1 = $b
/*6785*/      OPC_MoveChild, 1,
/*6787*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6789*/      OPC_MoveParent,
/*6790*/      OPC_MoveParent,
/*6791*/      OPC_RecordChild1, // #2 = $acc
/*6792*/      OPC_CheckType, MVT::i32,
/*6794*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*6796*/      OPC_EmitInteger, MVT::i32, 14, 
/*6799*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6802*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*6814*/    /*Scope*/ 40|128,3/*424*/, /*->7240*/
/*6816*/      OPC_RecordChild0, // #0 = $Rn
/*6817*/      OPC_RecordChild1, // #1 = $imm
/*6818*/      OPC_MoveChild, 1,
/*6820*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6823*/      OPC_Scope, 30, /*->6855*/ // 11 children in Scope
/*6825*/        OPC_CheckPredicate, 3, // Predicate_so_imm
/*6827*/        OPC_MoveParent,
/*6828*/        OPC_CheckType, MVT::i32,
/*6830*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*6832*/        OPC_EmitConvertToTarget, 1,
/*6834*/        OPC_EmitInteger, MVT::i32, 14, 
/*6837*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6840*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6843*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*6855*/      /*Scope*/ 33, /*->6889*/
/*6856*/        OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*6858*/        OPC_MoveParent,
/*6859*/        OPC_CheckType, MVT::i32,
/*6861*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*6863*/        OPC_EmitConvertToTarget, 1,
/*6865*/        OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*6868*/        OPC_EmitInteger, MVT::i32, 14, 
/*6871*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6874*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6877*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*6889*/      /*Scope*/ 30, /*->6920*/
/*6890*/        OPC_CheckPredicate, 5, // Predicate_imm0_7
/*6892*/        OPC_MoveParent,
/*6893*/        OPC_CheckType, MVT::i32,
/*6895*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6897*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6900*/        OPC_EmitConvertToTarget, 1,
/*6902*/        OPC_EmitInteger, MVT::i32, 14, 
/*6905*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6908*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*6920*/      /*Scope*/ 30, /*->6951*/
/*6921*/        OPC_CheckPredicate, 6, // Predicate_imm8_255
/*6923*/        OPC_MoveParent,
/*6924*/        OPC_CheckType, MVT::i32,
/*6926*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6928*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6931*/        OPC_EmitConvertToTarget, 1,
/*6933*/        OPC_EmitInteger, MVT::i32, 14, 
/*6936*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6939*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*6951*/      /*Scope*/ 33, /*->6985*/
/*6952*/        OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*6954*/        OPC_MoveParent,
/*6955*/        OPC_CheckType, MVT::i32,
/*6957*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6959*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6962*/        OPC_EmitConvertToTarget, 1,
/*6964*/        OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*6967*/        OPC_EmitInteger, MVT::i32, 14, 
/*6970*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6973*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*6985*/      /*Scope*/ 33, /*->7019*/
/*6986*/        OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*6988*/        OPC_MoveParent,
/*6989*/        OPC_CheckType, MVT::i32,
/*6991*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6993*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6996*/        OPC_EmitConvertToTarget, 1,
/*6998*/        OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*7001*/        OPC_EmitInteger, MVT::i32, 14, 
/*7004*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7007*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*7019*/      /*Scope*/ 30, /*->7050*/
/*7020*/        OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*7022*/        OPC_MoveParent,
/*7023*/        OPC_CheckType, MVT::i32,
/*7025*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7027*/        OPC_EmitConvertToTarget, 1,
/*7029*/        OPC_EmitInteger, MVT::i32, 14, 
/*7032*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7035*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7038*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*7050*/      /*Scope*/ 26, /*->7077*/
/*7051*/        OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*7053*/        OPC_MoveParent,
/*7054*/        OPC_CheckType, MVT::i32,
/*7056*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7058*/        OPC_EmitConvertToTarget, 1,
/*7060*/        OPC_EmitInteger, MVT::i32, 14, 
/*7063*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7066*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*7077*/      /*Scope*/ 33, /*->7111*/
/*7078*/        OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*7080*/        OPC_MoveParent,
/*7081*/        OPC_CheckType, MVT::i32,
/*7083*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7085*/        OPC_EmitConvertToTarget, 1,
/*7087*/        OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*7090*/        OPC_EmitInteger, MVT::i32, 14, 
/*7093*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7096*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7099*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*7111*/      /*Scope*/ 29, /*->7141*/
/*7112*/        OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*7114*/        OPC_MoveParent,
/*7115*/        OPC_CheckType, MVT::i32,
/*7117*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7119*/        OPC_EmitConvertToTarget, 1,
/*7121*/        OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*7124*/        OPC_EmitInteger, MVT::i32, 14, 
/*7127*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7130*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*7141*/      /*Scope*/ 97, /*->7239*/
/*7142*/        OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*7144*/        OPC_MoveParent,
/*7145*/        OPC_CheckType, MVT::i32,
/*7147*/        OPC_Scope, 44, /*->7193*/ // 2 children in Scope
/*7149*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*7151*/          OPC_EmitConvertToTarget, 1,
/*7153*/          OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*7156*/          OPC_EmitInteger, MVT::i32, 14, 
/*7159*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7162*/          OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*7172*/          OPC_EmitInteger, MVT::i32, 14, 
/*7175*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7178*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7181*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*7193*/        /*Scope*/ 44, /*->7238*/
/*7194*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7196*/          OPC_EmitConvertToTarget, 1,
/*7198*/          OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*7201*/          OPC_EmitInteger, MVT::i32, 14, 
/*7204*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7207*/          OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*7217*/          OPC_EmitInteger, MVT::i32, 14, 
/*7220*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7223*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7226*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*7238*/        0, /*End of Scope*/
/*7239*/      0, /*End of Scope*/
/*7240*/    /*Scope*/ 94, /*->7335*/
/*7241*/      OPC_MoveChild, 0,
/*7243*/      OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->7305
/*7247*/        OPC_RecordChild0, // #0 = $Rn
/*7248*/        OPC_RecordChild1, // #1 = $Rm
/*7249*/        OPC_MoveParent,
/*7250*/        OPC_RecordChild1, // #2 = $Ra
/*7251*/        OPC_CheckType, MVT::i32,
/*7253*/        OPC_Scope, 24, /*->7279*/ // 2 children in Scope
/*7255*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*7257*/          OPC_EmitInteger, MVT::i32, 14, 
/*7260*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7263*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7266*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*7279*/        /*Scope*/ 24, /*->7304*/
/*7280*/          OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*7282*/          OPC_EmitInteger, MVT::i32, 14, 
/*7285*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7288*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7291*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*7304*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->7334
/*7308*/        OPC_RecordChild0, // #0 = $Rn
/*7309*/        OPC_RecordChild1, // #1 = $Rm
/*7310*/        OPC_MoveParent,
/*7311*/        OPC_RecordChild1, // #2 = $Ra
/*7312*/        OPC_CheckType, MVT::i32,
/*7314*/        OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*7316*/        OPC_EmitInteger, MVT::i32, 14, 
/*7319*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7322*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*7335*/    /*Scope*/ 67, /*->7403*/
/*7336*/      OPC_RecordChild0, // #0 = $Rn
/*7337*/      OPC_MoveChild, 1,
/*7339*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7342*/      OPC_RecordChild0, // #1 = $Rm
/*7343*/      OPC_MoveChild, 1,
/*7345*/      OPC_Scope, 27, /*->7374*/ // 2 children in Scope
/*7347*/        OPC_CheckValueType, MVT::i8,
/*7349*/        OPC_MoveParent,
/*7350*/        OPC_MoveParent,
/*7351*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7353*/        OPC_EmitInteger, MVT::i32, 0, 
/*7356*/        OPC_EmitInteger, MVT::i32, 14, 
/*7359*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7362*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*7374*/      /*Scope*/ 27, /*->7402*/
/*7375*/        OPC_CheckValueType, MVT::i16,
/*7377*/        OPC_MoveParent,
/*7378*/        OPC_MoveParent,
/*7379*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7381*/        OPC_EmitInteger, MVT::i32, 0, 
/*7384*/        OPC_EmitInteger, MVT::i32, 14, 
/*7387*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7390*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*7402*/      0, /*End of Scope*/
/*7403*/    /*Scope*/ 62, /*->7466*/
/*7404*/      OPC_MoveChild, 0,
/*7406*/      OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::MUL),// ->7436
/*7410*/        OPC_RecordChild0, // #0 = $Rn
/*7411*/        OPC_RecordChild1, // #1 = $Rm
/*7412*/        OPC_MoveParent,
/*7413*/        OPC_RecordChild1, // #2 = $Ra
/*7414*/        OPC_CheckType, MVT::i32,
/*7416*/        OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7418*/        OPC_EmitInteger, MVT::i32, 14, 
/*7421*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7424*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->7465
/*7439*/        OPC_RecordChild0, // #0 = $Rm
/*7440*/        OPC_RecordChild1, // #1 = $Rn
/*7441*/        OPC_MoveParent,
/*7442*/        OPC_RecordChild1, // #2 = $Ra
/*7443*/        OPC_CheckType, MVT::i32,
/*7445*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*7447*/        OPC_EmitInteger, MVT::i32, 14, 
/*7450*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7453*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*7466*/    /*Scope*/ 74|128,1/*202*/, /*->7670*/
/*7468*/      OPC_RecordChild0, // #0 = $Rn
/*7469*/      OPC_MoveChild, 1,
/*7471*/      OPC_SwitchOpcode /*3 cases */, 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7536
/*7475*/        OPC_RecordChild0, // #1 = $Rm
/*7476*/        OPC_MoveChild, 1,
/*7478*/        OPC_Scope, 27, /*->7507*/ // 2 children in Scope
/*7480*/          OPC_CheckValueType, MVT::i8,
/*7482*/          OPC_MoveParent,
/*7483*/          OPC_MoveParent,
/*7484*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7486*/          OPC_EmitInteger, MVT::i32, 0, 
/*7489*/          OPC_EmitInteger, MVT::i32, 14, 
/*7492*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7495*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*7507*/        /*Scope*/ 27, /*->7535*/
/*7508*/          OPC_CheckValueType, MVT::i16,
/*7510*/          OPC_MoveParent,
/*7511*/          OPC_MoveParent,
/*7512*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7514*/          OPC_EmitInteger, MVT::i32, 0, 
/*7517*/          OPC_EmitInteger, MVT::i32, 14, 
/*7520*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7523*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*7535*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::MUL),// ->7617
/*7539*/        OPC_RecordChild0, // #1 = $Rn
/*7540*/        OPC_RecordChild1, // #2 = $Rm
/*7541*/        OPC_MoveParent,
/*7542*/        OPC_CheckType, MVT::i32,
/*7544*/        OPC_Scope, 24, /*->7570*/ // 3 children in Scope
/*7546*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*7548*/          OPC_EmitInteger, MVT::i32, 14, 
/*7551*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7554*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7557*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*7570*/        /*Scope*/ 24, /*->7595*/
/*7571*/          OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*7573*/          OPC_EmitInteger, MVT::i32, 14, 
/*7576*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7579*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7582*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*7595*/        /*Scope*/ 20, /*->7616*/
/*7596*/          OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7598*/          OPC_EmitInteger, MVT::i32, 14, 
/*7601*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7604*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7616*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->7669
/*7620*/        OPC_RecordChild0, // #1 = $Rn
/*7621*/        OPC_RecordChild1, // #2 = $Rm
/*7622*/        OPC_MoveParent,
/*7623*/        OPC_CheckType, MVT::i32,
/*7625*/        OPC_Scope, 20, /*->7647*/ // 2 children in Scope
/*7627*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*7629*/          OPC_EmitInteger, MVT::i32, 14, 
/*7632*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7635*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*7647*/        /*Scope*/ 20, /*->7668*/
/*7648*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*7650*/          OPC_EmitInteger, MVT::i32, 14, 
/*7653*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7656*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7668*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*7670*/    /*Scope*/ 122, /*->7793*/
/*7671*/      OPC_MoveChild, 0,
/*7673*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7676*/      OPC_RecordChild0, // #0 = $Rm
/*7677*/      OPC_MoveChild, 1,
/*7679*/      OPC_Scope, 55, /*->7736*/ // 2 children in Scope
/*7681*/        OPC_CheckValueType, MVT::i8,
/*7683*/        OPC_MoveParent,
/*7684*/        OPC_MoveParent,
/*7685*/        OPC_RecordChild1, // #1 = $Rn
/*7686*/        OPC_Scope, 23, /*->7711*/ // 2 children in Scope
/*7688*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7690*/          OPC_EmitInteger, MVT::i32, 0, 
/*7693*/          OPC_EmitInteger, MVT::i32, 14, 
/*7696*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7699*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*7711*/        /*Scope*/ 23, /*->7735*/
/*7712*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7714*/          OPC_EmitInteger, MVT::i32, 0, 
/*7717*/          OPC_EmitInteger, MVT::i32, 14, 
/*7720*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7723*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*7735*/        0, /*End of Scope*/
/*7736*/      /*Scope*/ 55, /*->7792*/
/*7737*/        OPC_CheckValueType, MVT::i16,
/*7739*/        OPC_MoveParent,
/*7740*/        OPC_MoveParent,
/*7741*/        OPC_RecordChild1, // #1 = $Rn
/*7742*/        OPC_Scope, 23, /*->7767*/ // 2 children in Scope
/*7744*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7746*/          OPC_EmitInteger, MVT::i32, 0, 
/*7749*/          OPC_EmitInteger, MVT::i32, 14, 
/*7752*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7755*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*7767*/        /*Scope*/ 23, /*->7791*/
/*7768*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7770*/          OPC_EmitInteger, MVT::i32, 0, 
/*7773*/          OPC_EmitInteger, MVT::i32, 14, 
/*7776*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7779*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*7791*/        0, /*End of Scope*/
/*7792*/      0, /*End of Scope*/
/*7793*/    /*Scope*/ 27, /*->7821*/
/*7794*/      OPC_RecordChild0, // #0 = $Rn
/*7795*/      OPC_RecordChild1, // #1 = $Rm
/*7796*/      OPC_CheckType, MVT::i32,
/*7798*/      OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7800*/      OPC_EmitInteger, MVT::i32, 14, 
/*7803*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7806*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7809*/      OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*7821*/    /*Scope*/ 92|128,1/*220*/, /*->8043*/
/*7823*/      OPC_MoveChild, 0,
/*7825*/      OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->7934
/*7829*/        OPC_RecordChild0, // #0 = $Vn
/*7830*/        OPC_Scope, 33, /*->7865*/ // 3 children in Scope
/*7832*/          OPC_CheckChild0Type, MVT::v8i8,
/*7834*/          OPC_MoveParent,
/*7835*/          OPC_MoveChild, 1,
/*7837*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7840*/          OPC_RecordChild0, // #1 = $Vm
/*7841*/          OPC_CheckChild0Type, MVT::v8i8,
/*7843*/          OPC_MoveParent,
/*7844*/          OPC_CheckType, MVT::v8i16,
/*7846*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7848*/          OPC_EmitInteger, MVT::i32, 14, 
/*7851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7854*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7865*/        /*Scope*/ 33, /*->7899*/
/*7866*/          OPC_CheckChild0Type, MVT::v4i16,
/*7868*/          OPC_MoveParent,
/*7869*/          OPC_MoveChild, 1,
/*7871*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7874*/          OPC_RecordChild0, // #1 = $Vm
/*7875*/          OPC_CheckChild0Type, MVT::v4i16,
/*7877*/          OPC_MoveParent,
/*7878*/          OPC_CheckType, MVT::v4i32,
/*7880*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7882*/          OPC_EmitInteger, MVT::i32, 14, 
/*7885*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7888*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7899*/        /*Scope*/ 33, /*->7933*/
/*7900*/          OPC_CheckChild0Type, MVT::v2i32,
/*7902*/          OPC_MoveParent,
/*7903*/          OPC_MoveChild, 1,
/*7905*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7908*/          OPC_RecordChild0, // #1 = $Vm
/*7909*/          OPC_CheckChild0Type, MVT::v2i32,
/*7911*/          OPC_MoveParent,
/*7912*/          OPC_CheckType, MVT::v2i64,
/*7914*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7916*/          OPC_EmitInteger, MVT::i32, 14, 
/*7919*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7922*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7933*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->8042
/*7937*/        OPC_RecordChild0, // #0 = $Vn
/*7938*/        OPC_Scope, 33, /*->7973*/ // 3 children in Scope
/*7940*/          OPC_CheckChild0Type, MVT::v8i8,
/*7942*/          OPC_MoveParent,
/*7943*/          OPC_MoveChild, 1,
/*7945*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7948*/          OPC_RecordChild0, // #1 = $Vm
/*7949*/          OPC_CheckChild0Type, MVT::v8i8,
/*7951*/          OPC_MoveParent,
/*7952*/          OPC_CheckType, MVT::v8i16,
/*7954*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7956*/          OPC_EmitInteger, MVT::i32, 14, 
/*7959*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7962*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7973*/        /*Scope*/ 33, /*->8007*/
/*7974*/          OPC_CheckChild0Type, MVT::v4i16,
/*7976*/          OPC_MoveParent,
/*7977*/          OPC_MoveChild, 1,
/*7979*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7982*/          OPC_RecordChild0, // #1 = $Vm
/*7983*/          OPC_CheckChild0Type, MVT::v4i16,
/*7985*/          OPC_MoveParent,
/*7986*/          OPC_CheckType, MVT::v4i32,
/*7988*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7990*/          OPC_EmitInteger, MVT::i32, 14, 
/*7993*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7996*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8007*/        /*Scope*/ 33, /*->8041*/
/*8008*/          OPC_CheckChild0Type, MVT::v2i32,
/*8010*/          OPC_MoveParent,
/*8011*/          OPC_MoveChild, 1,
/*8013*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8016*/          OPC_RecordChild0, // #1 = $Vm
/*8017*/          OPC_CheckChild0Type, MVT::v2i32,
/*8019*/          OPC_MoveParent,
/*8020*/          OPC_CheckType, MVT::v2i64,
/*8022*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8024*/          OPC_EmitInteger, MVT::i32, 14, 
/*8027*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8030*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8041*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*8043*/    /*Scope*/ 65|128,6/*833*/, /*->8878*/
/*8045*/      OPC_RecordChild0, // #0 = $src1
/*8046*/      OPC_MoveChild, 1,
/*8048*/      OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->8256
/*8053*/        OPC_RecordChild0, // #1 = $Vm
/*8054*/        OPC_RecordChild1, // #2 = $SIMM
/*8055*/        OPC_MoveChild, 1,
/*8057*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8060*/        OPC_MoveParent,
/*8061*/        OPC_MoveParent,
/*8062*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8087
/*8065*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8067*/          OPC_EmitConvertToTarget, 2,
/*8069*/          OPC_EmitInteger, MVT::i32, 14, 
/*8072*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8075*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8111
/*8089*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8091*/          OPC_EmitConvertToTarget, 2,
/*8093*/          OPC_EmitInteger, MVT::i32, 14, 
/*8096*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8099*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8135
/*8113*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8115*/          OPC_EmitConvertToTarget, 2,
/*8117*/          OPC_EmitInteger, MVT::i32, 14, 
/*8120*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8123*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8159
/*8137*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8139*/          OPC_EmitConvertToTarget, 2,
/*8141*/          OPC_EmitInteger, MVT::i32, 14, 
/*8144*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8147*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8183
/*8161*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8163*/          OPC_EmitConvertToTarget, 2,
/*8165*/          OPC_EmitInteger, MVT::i32, 14, 
/*8168*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8171*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8207
/*8185*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8187*/          OPC_EmitConvertToTarget, 2,
/*8189*/          OPC_EmitInteger, MVT::i32, 14, 
/*8192*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8195*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8231
/*8209*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8211*/          OPC_EmitConvertToTarget, 2,
/*8213*/          OPC_EmitInteger, MVT::i32, 14, 
/*8216*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8219*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8255
/*8233*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8235*/          OPC_EmitConvertToTarget, 2,
/*8237*/          OPC_EmitInteger, MVT::i32, 14, 
/*8240*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8243*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->8463
/*8260*/        OPC_RecordChild0, // #1 = $Vm
/*8261*/        OPC_RecordChild1, // #2 = $SIMM
/*8262*/        OPC_MoveChild, 1,
/*8264*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8267*/        OPC_MoveParent,
/*8268*/        OPC_MoveParent,
/*8269*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8294
/*8272*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8274*/          OPC_EmitConvertToTarget, 2,
/*8276*/          OPC_EmitInteger, MVT::i32, 14, 
/*8279*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8282*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8318
/*8296*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8298*/          OPC_EmitConvertToTarget, 2,
/*8300*/          OPC_EmitInteger, MVT::i32, 14, 
/*8303*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8306*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8342
/*8320*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8322*/          OPC_EmitConvertToTarget, 2,
/*8324*/          OPC_EmitInteger, MVT::i32, 14, 
/*8327*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8330*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8366
/*8344*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8346*/          OPC_EmitConvertToTarget, 2,
/*8348*/          OPC_EmitInteger, MVT::i32, 14, 
/*8351*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8354*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8390
/*8368*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8370*/          OPC_EmitConvertToTarget, 2,
/*8372*/          OPC_EmitInteger, MVT::i32, 14, 
/*8375*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8378*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8414
/*8392*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8394*/          OPC_EmitConvertToTarget, 2,
/*8396*/          OPC_EmitInteger, MVT::i32, 14, 
/*8399*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8402*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8438
/*8416*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8418*/          OPC_EmitConvertToTarget, 2,
/*8420*/          OPC_EmitInteger, MVT::i32, 14, 
/*8423*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8426*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8462
/*8440*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8442*/          OPC_EmitConvertToTarget, 2,
/*8444*/          OPC_EmitInteger, MVT::i32, 14, 
/*8447*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8450*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8670
/*8467*/        OPC_RecordChild0, // #1 = $Vm
/*8468*/        OPC_RecordChild1, // #2 = $SIMM
/*8469*/        OPC_MoveChild, 1,
/*8471*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8474*/        OPC_MoveParent,
/*8475*/        OPC_MoveParent,
/*8476*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8501
/*8479*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8481*/          OPC_EmitConvertToTarget, 2,
/*8483*/          OPC_EmitInteger, MVT::i32, 14, 
/*8486*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8489*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8525
/*8503*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8505*/          OPC_EmitConvertToTarget, 2,
/*8507*/          OPC_EmitInteger, MVT::i32, 14, 
/*8510*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8513*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8549
/*8527*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8529*/          OPC_EmitConvertToTarget, 2,
/*8531*/          OPC_EmitInteger, MVT::i32, 14, 
/*8534*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8537*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8573
/*8551*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8553*/          OPC_EmitConvertToTarget, 2,
/*8555*/          OPC_EmitInteger, MVT::i32, 14, 
/*8558*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8561*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8597
/*8575*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8577*/          OPC_EmitConvertToTarget, 2,
/*8579*/          OPC_EmitInteger, MVT::i32, 14, 
/*8582*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8585*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8621
/*8599*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8601*/          OPC_EmitConvertToTarget, 2,
/*8603*/          OPC_EmitInteger, MVT::i32, 14, 
/*8606*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8609*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8645
/*8623*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8625*/          OPC_EmitConvertToTarget, 2,
/*8627*/          OPC_EmitInteger, MVT::i32, 14, 
/*8630*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8633*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8669
/*8647*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8649*/          OPC_EmitConvertToTarget, 2,
/*8651*/          OPC_EmitInteger, MVT::i32, 14, 
/*8654*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8657*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->8877
/*8674*/        OPC_RecordChild0, // #1 = $Vm
/*8675*/        OPC_RecordChild1, // #2 = $SIMM
/*8676*/        OPC_MoveChild, 1,
/*8678*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8681*/        OPC_MoveParent,
/*8682*/        OPC_MoveParent,
/*8683*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8708
/*8686*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8688*/          OPC_EmitConvertToTarget, 2,
/*8690*/          OPC_EmitInteger, MVT::i32, 14, 
/*8693*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8696*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8732
/*8710*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8712*/          OPC_EmitConvertToTarget, 2,
/*8714*/          OPC_EmitInteger, MVT::i32, 14, 
/*8717*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8720*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8756
/*8734*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8736*/          OPC_EmitConvertToTarget, 2,
/*8738*/          OPC_EmitInteger, MVT::i32, 14, 
/*8741*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8744*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8780
/*8758*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8760*/          OPC_EmitConvertToTarget, 2,
/*8762*/          OPC_EmitInteger, MVT::i32, 14, 
/*8765*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8768*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8804
/*8782*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8784*/          OPC_EmitConvertToTarget, 2,
/*8786*/          OPC_EmitInteger, MVT::i32, 14, 
/*8789*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8792*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8828
/*8806*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8808*/          OPC_EmitConvertToTarget, 2,
/*8810*/          OPC_EmitInteger, MVT::i32, 14, 
/*8813*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8816*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8852
/*8830*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8832*/          OPC_EmitConvertToTarget, 2,
/*8834*/          OPC_EmitInteger, MVT::i32, 14, 
/*8837*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8840*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8876
/*8854*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8856*/          OPC_EmitConvertToTarget, 2,
/*8858*/          OPC_EmitInteger, MVT::i32, 14, 
/*8861*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8864*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*8878*/    /*Scope*/ 68|128,6/*836*/, /*->9716*/
/*8880*/      OPC_MoveChild, 0,
/*8882*/      OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->9091
/*8887*/        OPC_RecordChild0, // #0 = $Vm
/*8888*/        OPC_RecordChild1, // #1 = $SIMM
/*8889*/        OPC_MoveChild, 1,
/*8891*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8894*/        OPC_MoveParent,
/*8895*/        OPC_MoveParent,
/*8896*/        OPC_RecordChild1, // #2 = $src1
/*8897*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8922
/*8900*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8902*/          OPC_EmitConvertToTarget, 1,
/*8904*/          OPC_EmitInteger, MVT::i32, 14, 
/*8907*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8910*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8946
/*8924*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8926*/          OPC_EmitConvertToTarget, 1,
/*8928*/          OPC_EmitInteger, MVT::i32, 14, 
/*8931*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8934*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8970
/*8948*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8950*/          OPC_EmitConvertToTarget, 1,
/*8952*/          OPC_EmitInteger, MVT::i32, 14, 
/*8955*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8958*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8994
/*8972*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8974*/          OPC_EmitConvertToTarget, 1,
/*8976*/          OPC_EmitInteger, MVT::i32, 14, 
/*8979*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8982*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9018
/*8996*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8998*/          OPC_EmitConvertToTarget, 1,
/*9000*/          OPC_EmitInteger, MVT::i32, 14, 
/*9003*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9006*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9042
/*9020*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9022*/          OPC_EmitConvertToTarget, 1,
/*9024*/          OPC_EmitInteger, MVT::i32, 14, 
/*9027*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9030*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9066
/*9044*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9046*/          OPC_EmitConvertToTarget, 1,
/*9048*/          OPC_EmitInteger, MVT::i32, 14, 
/*9051*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9054*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9090
/*9068*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9070*/          OPC_EmitConvertToTarget, 1,
/*9072*/          OPC_EmitInteger, MVT::i32, 14, 
/*9075*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9078*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->9299
/*9095*/        OPC_RecordChild0, // #0 = $Vm
/*9096*/        OPC_RecordChild1, // #1 = $SIMM
/*9097*/        OPC_MoveChild, 1,
/*9099*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9102*/        OPC_MoveParent,
/*9103*/        OPC_MoveParent,
/*9104*/        OPC_RecordChild1, // #2 = $src1
/*9105*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9130
/*9108*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9110*/          OPC_EmitConvertToTarget, 1,
/*9112*/          OPC_EmitInteger, MVT::i32, 14, 
/*9115*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9118*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9154
/*9132*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9134*/          OPC_EmitConvertToTarget, 1,
/*9136*/          OPC_EmitInteger, MVT::i32, 14, 
/*9139*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9142*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9178
/*9156*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9158*/          OPC_EmitConvertToTarget, 1,
/*9160*/          OPC_EmitInteger, MVT::i32, 14, 
/*9163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9202
/*9180*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9182*/          OPC_EmitConvertToTarget, 1,
/*9184*/          OPC_EmitInteger, MVT::i32, 14, 
/*9187*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9190*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9226
/*9204*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9206*/          OPC_EmitConvertToTarget, 1,
/*9208*/          OPC_EmitInteger, MVT::i32, 14, 
/*9211*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9214*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9250
/*9228*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9230*/          OPC_EmitConvertToTarget, 1,
/*9232*/          OPC_EmitInteger, MVT::i32, 14, 
/*9235*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9238*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9274
/*9252*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9254*/          OPC_EmitConvertToTarget, 1,
/*9256*/          OPC_EmitInteger, MVT::i32, 14, 
/*9259*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9262*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9298
/*9276*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9278*/          OPC_EmitConvertToTarget, 1,
/*9280*/          OPC_EmitInteger, MVT::i32, 14, 
/*9283*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9286*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->9507
/*9303*/        OPC_RecordChild0, // #0 = $Vm
/*9304*/        OPC_RecordChild1, // #1 = $SIMM
/*9305*/        OPC_MoveChild, 1,
/*9307*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9310*/        OPC_MoveParent,
/*9311*/        OPC_MoveParent,
/*9312*/        OPC_RecordChild1, // #2 = $src1
/*9313*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9338
/*9316*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9318*/          OPC_EmitConvertToTarget, 1,
/*9320*/          OPC_EmitInteger, MVT::i32, 14, 
/*9323*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9326*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9362
/*9340*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9342*/          OPC_EmitConvertToTarget, 1,
/*9344*/          OPC_EmitInteger, MVT::i32, 14, 
/*9347*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9350*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9386
/*9364*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9366*/          OPC_EmitConvertToTarget, 1,
/*9368*/          OPC_EmitInteger, MVT::i32, 14, 
/*9371*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9374*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9410
/*9388*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9390*/          OPC_EmitConvertToTarget, 1,
/*9392*/          OPC_EmitInteger, MVT::i32, 14, 
/*9395*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9398*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9434
/*9412*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9414*/          OPC_EmitConvertToTarget, 1,
/*9416*/          OPC_EmitInteger, MVT::i32, 14, 
/*9419*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9422*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9458
/*9436*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9438*/          OPC_EmitConvertToTarget, 1,
/*9440*/          OPC_EmitInteger, MVT::i32, 14, 
/*9443*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9446*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9482
/*9460*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9462*/          OPC_EmitConvertToTarget, 1,
/*9464*/          OPC_EmitInteger, MVT::i32, 14, 
/*9467*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9470*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9506
/*9484*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9486*/          OPC_EmitConvertToTarget, 1,
/*9488*/          OPC_EmitInteger, MVT::i32, 14, 
/*9491*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9494*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->9715
/*9511*/        OPC_RecordChild0, // #0 = $Vm
/*9512*/        OPC_RecordChild1, // #1 = $SIMM
/*9513*/        OPC_MoveChild, 1,
/*9515*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9518*/        OPC_MoveParent,
/*9519*/        OPC_MoveParent,
/*9520*/        OPC_RecordChild1, // #2 = $src1
/*9521*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9546
/*9524*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9526*/          OPC_EmitConvertToTarget, 1,
/*9528*/          OPC_EmitInteger, MVT::i32, 14, 
/*9531*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9534*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9570
/*9548*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9550*/          OPC_EmitConvertToTarget, 1,
/*9552*/          OPC_EmitInteger, MVT::i32, 14, 
/*9555*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9558*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9594
/*9572*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9574*/          OPC_EmitConvertToTarget, 1,
/*9576*/          OPC_EmitInteger, MVT::i32, 14, 
/*9579*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9582*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9618
/*9596*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9598*/          OPC_EmitConvertToTarget, 1,
/*9600*/          OPC_EmitInteger, MVT::i32, 14, 
/*9603*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9606*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9642
/*9620*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9622*/          OPC_EmitConvertToTarget, 1,
/*9624*/          OPC_EmitInteger, MVT::i32, 14, 
/*9627*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9630*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9666
/*9644*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9646*/          OPC_EmitConvertToTarget, 1,
/*9648*/          OPC_EmitInteger, MVT::i32, 14, 
/*9651*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9654*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9690
/*9668*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9670*/          OPC_EmitConvertToTarget, 1,
/*9672*/          OPC_EmitInteger, MVT::i32, 14, 
/*9675*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9678*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9714
/*9692*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9694*/          OPC_EmitConvertToTarget, 1,
/*9696*/          OPC_EmitInteger, MVT::i32, 14, 
/*9699*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9702*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*9716*/    /*Scope*/ 98|128,3/*482*/, /*->10200*/
/*9718*/      OPC_RecordChild0, // #0 = $Vn
/*9719*/      OPC_MoveChild, 1,
/*9721*/      OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->9803
/*9725*/        OPC_RecordChild0, // #1 = $Vm
/*9726*/        OPC_Scope, 24, /*->9752*/ // 3 children in Scope
/*9728*/          OPC_CheckChild0Type, MVT::v8i8,
/*9730*/          OPC_MoveParent,
/*9731*/          OPC_CheckType, MVT::v8i16,
/*9733*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9735*/          OPC_EmitInteger, MVT::i32, 14, 
/*9738*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9741*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9752*/        /*Scope*/ 24, /*->9777*/
/*9753*/          OPC_CheckChild0Type, MVT::v4i16,
/*9755*/          OPC_MoveParent,
/*9756*/          OPC_CheckType, MVT::v4i32,
/*9758*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9760*/          OPC_EmitInteger, MVT::i32, 14, 
/*9763*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9766*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9777*/        /*Scope*/ 24, /*->9802*/
/*9778*/          OPC_CheckChild0Type, MVT::v2i32,
/*9780*/          OPC_MoveParent,
/*9781*/          OPC_CheckType, MVT::v2i64,
/*9783*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9785*/          OPC_EmitInteger, MVT::i32, 14, 
/*9788*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9791*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9802*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->9884
/*9806*/        OPC_RecordChild0, // #1 = $Vm
/*9807*/        OPC_Scope, 24, /*->9833*/ // 3 children in Scope
/*9809*/          OPC_CheckChild0Type, MVT::v8i8,
/*9811*/          OPC_MoveParent,
/*9812*/          OPC_CheckType, MVT::v8i16,
/*9814*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9816*/          OPC_EmitInteger, MVT::i32, 14, 
/*9819*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9822*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9833*/        /*Scope*/ 24, /*->9858*/
/*9834*/          OPC_CheckChild0Type, MVT::v4i16,
/*9836*/          OPC_MoveParent,
/*9837*/          OPC_CheckType, MVT::v4i32,
/*9839*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9841*/          OPC_EmitInteger, MVT::i32, 14, 
/*9844*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9847*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9858*/        /*Scope*/ 24, /*->9883*/
/*9859*/          OPC_CheckChild0Type, MVT::v2i32,
/*9861*/          OPC_MoveParent,
/*9862*/          OPC_CheckType, MVT::v2i64,
/*9864*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9866*/          OPC_EmitInteger, MVT::i32, 14, 
/*9869*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9872*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9883*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->10025
/*9888*/        OPC_RecordChild0, // #1 = $Vn
/*9889*/        OPC_RecordChild1, // #2 = $Vm
/*9890*/        OPC_MoveParent,
/*9891*/        OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->9914
/*9894*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9896*/          OPC_EmitInteger, MVT::i32, 14, 
/*9899*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9902*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->9936
/*9916*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9918*/          OPC_EmitInteger, MVT::i32, 14, 
/*9921*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9924*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->9958
/*9938*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9940*/          OPC_EmitInteger, MVT::i32, 14, 
/*9943*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9946*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->9980
/*9960*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9962*/          OPC_EmitInteger, MVT::i32, 14, 
/*9965*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9968*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10002
/*9982*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9984*/          OPC_EmitInteger, MVT::i32, 14, 
/*9987*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9990*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10024
/*10004*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10006*/         OPC_EmitInteger, MVT::i32, 14, 
/*10009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->10112
/*10028*/       OPC_RecordChild0, // #1 = $Vn
/*10029*/       OPC_Scope, 26, /*->10057*/ // 3 children in Scope
/*10031*/         OPC_CheckChild0Type, MVT::v8i8,
/*10033*/         OPC_RecordChild1, // #2 = $Vm
/*10034*/         OPC_MoveParent,
/*10035*/         OPC_CheckType, MVT::v8i16,
/*10037*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10039*/         OPC_EmitInteger, MVT::i32, 14, 
/*10042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10057*/       /*Scope*/ 26, /*->10084*/
/*10058*/         OPC_CheckChild0Type, MVT::v4i16,
/*10060*/         OPC_RecordChild1, // #2 = $Vm
/*10061*/         OPC_MoveParent,
/*10062*/         OPC_CheckType, MVT::v4i32,
/*10064*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10066*/         OPC_EmitInteger, MVT::i32, 14, 
/*10069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10084*/       /*Scope*/ 26, /*->10111*/
/*10085*/         OPC_CheckChild0Type, MVT::v2i32,
/*10087*/         OPC_RecordChild1, // #2 = $Vm
/*10088*/         OPC_MoveParent,
/*10089*/         OPC_CheckType, MVT::v2i64,
/*10091*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10093*/         OPC_EmitInteger, MVT::i32, 14, 
/*10096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10111*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->10199
/*10115*/       OPC_RecordChild0, // #1 = $Vn
/*10116*/       OPC_Scope, 26, /*->10144*/ // 3 children in Scope
/*10118*/         OPC_CheckChild0Type, MVT::v8i8,
/*10120*/         OPC_RecordChild1, // #2 = $Vm
/*10121*/         OPC_MoveParent,
/*10122*/         OPC_CheckType, MVT::v8i16,
/*10124*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10126*/         OPC_EmitInteger, MVT::i32, 14, 
/*10129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10144*/       /*Scope*/ 26, /*->10171*/
/*10145*/         OPC_CheckChild0Type, MVT::v4i16,
/*10147*/         OPC_RecordChild1, // #2 = $Vm
/*10148*/         OPC_MoveParent,
/*10149*/         OPC_CheckType, MVT::v4i32,
/*10151*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10153*/         OPC_EmitInteger, MVT::i32, 14, 
/*10156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10171*/       /*Scope*/ 26, /*->10198*/
/*10172*/         OPC_CheckChild0Type, MVT::v2i32,
/*10174*/         OPC_RecordChild1, // #2 = $Vm
/*10175*/         OPC_MoveParent,
/*10176*/         OPC_CheckType, MVT::v2i64,
/*10178*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10180*/         OPC_EmitInteger, MVT::i32, 14, 
/*10183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10186*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10198*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10200*/   /*Scope*/ 110|128,3/*494*/, /*->10696*/
/*10202*/     OPC_MoveChild, 0,
/*10204*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->10289
/*10208*/       OPC_RecordChild0, // #0 = $Vm
/*10209*/       OPC_Scope, 25, /*->10236*/ // 3 children in Scope
/*10211*/         OPC_CheckChild0Type, MVT::v8i8,
/*10213*/         OPC_MoveParent,
/*10214*/         OPC_RecordChild1, // #1 = $Vn
/*10215*/         OPC_CheckType, MVT::v8i16,
/*10217*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10219*/         OPC_EmitInteger, MVT::i32, 14, 
/*10222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10236*/       /*Scope*/ 25, /*->10262*/
/*10237*/         OPC_CheckChild0Type, MVT::v4i16,
/*10239*/         OPC_MoveParent,
/*10240*/         OPC_RecordChild1, // #1 = $Vn
/*10241*/         OPC_CheckType, MVT::v4i32,
/*10243*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10245*/         OPC_EmitInteger, MVT::i32, 14, 
/*10248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10251*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10262*/       /*Scope*/ 25, /*->10288*/
/*10263*/         OPC_CheckChild0Type, MVT::v2i32,
/*10265*/         OPC_MoveParent,
/*10266*/         OPC_RecordChild1, // #1 = $Vn
/*10267*/         OPC_CheckType, MVT::v2i64,
/*10269*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10271*/         OPC_EmitInteger, MVT::i32, 14, 
/*10274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10288*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->10373
/*10292*/       OPC_RecordChild0, // #0 = $Vm
/*10293*/       OPC_Scope, 25, /*->10320*/ // 3 children in Scope
/*10295*/         OPC_CheckChild0Type, MVT::v8i8,
/*10297*/         OPC_MoveParent,
/*10298*/         OPC_RecordChild1, // #1 = $Vn
/*10299*/         OPC_CheckType, MVT::v8i16,
/*10301*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10303*/         OPC_EmitInteger, MVT::i32, 14, 
/*10306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10320*/       /*Scope*/ 25, /*->10346*/
/*10321*/         OPC_CheckChild0Type, MVT::v4i16,
/*10323*/         OPC_MoveParent,
/*10324*/         OPC_RecordChild1, // #1 = $Vn
/*10325*/         OPC_CheckType, MVT::v4i32,
/*10327*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10329*/         OPC_EmitInteger, MVT::i32, 14, 
/*10332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10335*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10346*/       /*Scope*/ 25, /*->10372*/
/*10347*/         OPC_CheckChild0Type, MVT::v2i32,
/*10349*/         OPC_MoveParent,
/*10350*/         OPC_RecordChild1, // #1 = $Vn
/*10351*/         OPC_CheckType, MVT::v2i64,
/*10353*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10355*/         OPC_EmitInteger, MVT::i32, 14, 
/*10358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10372*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->10515
/*10377*/       OPC_RecordChild0, // #0 = $Vn
/*10378*/       OPC_RecordChild1, // #1 = $Vm
/*10379*/       OPC_MoveParent,
/*10380*/       OPC_RecordChild1, // #2 = $src1
/*10381*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->10404
/*10384*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10386*/         OPC_EmitInteger, MVT::i32, 14, 
/*10389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10392*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10426
/*10406*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10408*/         OPC_EmitInteger, MVT::i32, 14, 
/*10411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10448
/*10428*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10430*/         OPC_EmitInteger, MVT::i32, 14, 
/*10433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10470
/*10450*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10452*/         OPC_EmitInteger, MVT::i32, 14, 
/*10455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10492
/*10472*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10474*/         OPC_EmitInteger, MVT::i32, 14, 
/*10477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10514
/*10494*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10496*/         OPC_EmitInteger, MVT::i32, 14, 
/*10499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->10605
/*10518*/       OPC_RecordChild0, // #0 = $Vn
/*10519*/       OPC_Scope, 27, /*->10548*/ // 3 children in Scope
/*10521*/         OPC_CheckChild0Type, MVT::v8i8,
/*10523*/         OPC_RecordChild1, // #1 = $Vm
/*10524*/         OPC_MoveParent,
/*10525*/         OPC_RecordChild1, // #2 = $src1
/*10526*/         OPC_CheckType, MVT::v8i16,
/*10528*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10530*/         OPC_EmitInteger, MVT::i32, 14, 
/*10533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10548*/       /*Scope*/ 27, /*->10576*/
/*10549*/         OPC_CheckChild0Type, MVT::v4i16,
/*10551*/         OPC_RecordChild1, // #1 = $Vm
/*10552*/         OPC_MoveParent,
/*10553*/         OPC_RecordChild1, // #2 = $src1
/*10554*/         OPC_CheckType, MVT::v4i32,
/*10556*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10558*/         OPC_EmitInteger, MVT::i32, 14, 
/*10561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10576*/       /*Scope*/ 27, /*->10604*/
/*10577*/         OPC_CheckChild0Type, MVT::v2i32,
/*10579*/         OPC_RecordChild1, // #1 = $Vm
/*10580*/         OPC_MoveParent,
/*10581*/         OPC_RecordChild1, // #2 = $src1
/*10582*/         OPC_CheckType, MVT::v2i64,
/*10584*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10586*/         OPC_EmitInteger, MVT::i32, 14, 
/*10589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10604*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->10695
/*10608*/       OPC_RecordChild0, // #0 = $Vn
/*10609*/       OPC_Scope, 27, /*->10638*/ // 3 children in Scope
/*10611*/         OPC_CheckChild0Type, MVT::v8i8,
/*10613*/         OPC_RecordChild1, // #1 = $Vm
/*10614*/         OPC_MoveParent,
/*10615*/         OPC_RecordChild1, // #2 = $src1
/*10616*/         OPC_CheckType, MVT::v8i16,
/*10618*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10620*/         OPC_EmitInteger, MVT::i32, 14, 
/*10623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10638*/       /*Scope*/ 27, /*->10666*/
/*10639*/         OPC_CheckChild0Type, MVT::v4i16,
/*10641*/         OPC_RecordChild1, // #1 = $Vm
/*10642*/         OPC_MoveParent,
/*10643*/         OPC_RecordChild1, // #2 = $src1
/*10644*/         OPC_CheckType, MVT::v4i32,
/*10646*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10648*/         OPC_EmitInteger, MVT::i32, 14, 
/*10651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10654*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10666*/       /*Scope*/ 27, /*->10694*/
/*10667*/         OPC_CheckChild0Type, MVT::v2i32,
/*10669*/         OPC_RecordChild1, // #1 = $Vm
/*10670*/         OPC_MoveParent,
/*10671*/         OPC_RecordChild1, // #2 = $src1
/*10672*/         OPC_CheckType, MVT::v2i64,
/*10674*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10676*/         OPC_EmitInteger, MVT::i32, 14, 
/*10679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10694*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10696*/   /*Scope*/ 112|128,1/*240*/, /*->10938*/
/*10698*/     OPC_RecordChild0, // #0 = $Rn
/*10699*/     OPC_RecordChild1, // #1 = $Rm
/*10700*/     OPC_SwitchType /*9 cases */, 66,  MVT::i32,// ->10769
/*10703*/       OPC_Scope, 23, /*->10728*/ // 2 children in Scope
/*10705*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*10707*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*10710*/         OPC_EmitInteger, MVT::i32, 14, 
/*10713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10716*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*10728*/       /*Scope*/ 39, /*->10768*/
/*10729*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10731*/         OPC_EmitInteger, MVT::i32, 14, 
/*10734*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10740*/         OPC_Scope, 12, /*->10754*/ // 2 children in Scope
/*10742*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*10754*/         /*Scope*/ 12, /*->10767*/
/*10755*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*10767*/         0, /*End of Scope*/
/*10768*/       0, /*End of Scope*/
              /*SwitchType*/ 19,  MVT::v8i8,// ->10790
/*10771*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10773*/       OPC_EmitInteger, MVT::i32, 14, 
/*10776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->10811
/*10792*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10794*/       OPC_EmitInteger, MVT::i32, 14, 
/*10797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->10832
/*10813*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10815*/       OPC_EmitInteger, MVT::i32, 14, 
/*10818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->10853
/*10834*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10836*/       OPC_EmitInteger, MVT::i32, 14, 
/*10839*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10842*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->10874
/*10855*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10857*/       OPC_EmitInteger, MVT::i32, 14, 
/*10860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->10895
/*10876*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10878*/       OPC_EmitInteger, MVT::i32, 14, 
/*10881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->10916
/*10897*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10899*/       OPC_EmitInteger, MVT::i32, 14, 
/*10902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->10937
/*10918*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10920*/       OPC_EmitInteger, MVT::i32, 14, 
/*10923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*10938*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 61|128,48/*6205*/,  TARGET_VAL(ISD::OR),// ->17148
/*10943*/   OPC_Scope, 48|128,6/*816*/, /*->11762*/ // 15 children in Scope
/*10946*/     OPC_MoveChild, 0,
/*10948*/     OPC_Scope, 91, /*->11041*/ // 9 children in Scope
/*10950*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10953*/       OPC_MoveChild, 0,
/*10955*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10958*/       OPC_RecordChild0, // #0 = $Rm
/*10959*/       OPC_MoveChild, 1,
/*10961*/       OPC_CheckInteger, 24, 
/*10963*/       OPC_CheckType, MVT::i32,
/*10965*/       OPC_MoveParent,
/*10966*/       OPC_MoveParent,
/*10967*/       OPC_MoveChild, 1,
/*10969*/       OPC_CheckInteger, 16, 
/*10971*/       OPC_CheckType, MVT::i32,
/*10973*/       OPC_MoveParent,
/*10974*/       OPC_MoveParent,
/*10975*/       OPC_MoveChild, 1,
/*10977*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10980*/       OPC_MoveChild, 0,
/*10982*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10985*/       OPC_MoveChild, 0,
/*10987*/       OPC_CheckSame, 0,
/*10989*/       OPC_MoveParent,
/*10990*/       OPC_MoveChild, 1,
/*10992*/       OPC_CheckInteger, 8, 
/*10994*/       OPC_CheckType, MVT::i32,
/*10996*/       OPC_MoveParent,
/*10997*/       OPC_MoveParent,
/*10998*/       OPC_MoveParent,
/*10999*/       OPC_CheckType, MVT::i32,
/*11001*/       OPC_Scope, 18, /*->11021*/ // 2 children in Scope
/*11003*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11005*/         OPC_EmitInteger, MVT::i32, 14, 
/*11008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11021*/       /*Scope*/ 18, /*->11040*/
/*11022*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11024*/         OPC_EmitInteger, MVT::i32, 14, 
/*11027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11040*/       0, /*End of Scope*/
/*11041*/     /*Scope*/ 91, /*->11133*/
/*11042*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11045*/       OPC_MoveChild, 0,
/*11047*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11050*/       OPC_RecordChild0, // #0 = $Rm
/*11051*/       OPC_MoveChild, 1,
/*11053*/       OPC_CheckInteger, 8, 
/*11055*/       OPC_CheckType, MVT::i32,
/*11057*/       OPC_MoveParent,
/*11058*/       OPC_MoveParent,
/*11059*/       OPC_MoveParent,
/*11060*/       OPC_MoveChild, 1,
/*11062*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11065*/       OPC_MoveChild, 0,
/*11067*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11070*/       OPC_MoveChild, 0,
/*11072*/       OPC_CheckSame, 0,
/*11074*/       OPC_MoveParent,
/*11075*/       OPC_MoveChild, 1,
/*11077*/       OPC_CheckInteger, 24, 
/*11079*/       OPC_CheckType, MVT::i32,
/*11081*/       OPC_MoveParent,
/*11082*/       OPC_MoveParent,
/*11083*/       OPC_MoveChild, 1,
/*11085*/       OPC_CheckInteger, 16, 
/*11087*/       OPC_CheckType, MVT::i32,
/*11089*/       OPC_MoveParent,
/*11090*/       OPC_MoveParent,
/*11091*/       OPC_CheckType, MVT::i32,
/*11093*/       OPC_Scope, 18, /*->11113*/ // 2 children in Scope
/*11095*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11097*/         OPC_EmitInteger, MVT::i32, 14, 
/*11100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11103*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11113*/       /*Scope*/ 18, /*->11132*/
/*11114*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11116*/         OPC_EmitInteger, MVT::i32, 14, 
/*11119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11132*/       0, /*End of Scope*/
/*11133*/     /*Scope*/ 57, /*->11191*/
/*11134*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11138*/       OPC_RecordChild0, // #0 = $Rn
/*11139*/       OPC_MoveParent,
/*11140*/       OPC_MoveChild, 1,
/*11142*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11148*/       OPC_MoveChild, 0,
/*11150*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11153*/       OPC_RecordChild0, // #1 = $Rm
/*11154*/       OPC_RecordChild1, // #2 = $sh
/*11155*/       OPC_MoveChild, 1,
/*11157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11160*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11162*/       OPC_CheckType, MVT::i32,
/*11164*/       OPC_MoveParent,
/*11165*/       OPC_MoveParent,
/*11166*/       OPC_MoveParent,
/*11167*/       OPC_CheckType, MVT::i32,
/*11169*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11171*/       OPC_EmitConvertToTarget, 2,
/*11173*/       OPC_EmitInteger, MVT::i32, 14, 
/*11176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11191*/     /*Scope*/ 100, /*->11292*/
/*11192*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11198*/       OPC_RecordChild0, // #0 = $Rn
/*11199*/       OPC_MoveParent,
/*11200*/       OPC_MoveChild, 1,
/*11202*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11206*/       OPC_MoveChild, 0,
/*11208*/       OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11250
/*11212*/         OPC_RecordChild0, // #1 = $Rm
/*11213*/         OPC_RecordChild1, // #2 = $sh
/*11214*/         OPC_MoveChild, 1,
/*11216*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11219*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11221*/         OPC_CheckType, MVT::i32,
/*11223*/         OPC_MoveParent,
/*11224*/         OPC_MoveParent,
/*11225*/         OPC_MoveParent,
/*11226*/         OPC_CheckType, MVT::i32,
/*11228*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11230*/         OPC_EmitConvertToTarget, 2,
/*11232*/         OPC_EmitInteger, MVT::i32, 14, 
/*11235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11291
/*11253*/         OPC_RecordChild0, // #1 = $src2
/*11254*/         OPC_RecordChild1, // #2 = $sh
/*11255*/         OPC_MoveChild, 1,
/*11257*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11260*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11262*/         OPC_CheckType, MVT::i32,
/*11264*/         OPC_MoveParent,
/*11265*/         OPC_MoveParent,
/*11266*/         OPC_MoveParent,
/*11267*/         OPC_CheckType, MVT::i32,
/*11269*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11271*/         OPC_EmitConvertToTarget, 2,
/*11273*/         OPC_EmitInteger, MVT::i32, 14, 
/*11276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                0, // EndSwitchOpcode
/*11292*/     /*Scope*/ 57, /*->11350*/
/*11293*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11297*/       OPC_RecordChild0, // #0 = $Rn
/*11298*/       OPC_MoveParent,
/*11299*/       OPC_MoveChild, 1,
/*11301*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11307*/       OPC_MoveChild, 0,
/*11309*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11312*/       OPC_RecordChild0, // #1 = $Rm
/*11313*/       OPC_RecordChild1, // #2 = $sh
/*11314*/       OPC_MoveChild, 1,
/*11316*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11319*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11321*/       OPC_CheckType, MVT::i32,
/*11323*/       OPC_MoveParent,
/*11324*/       OPC_MoveParent,
/*11325*/       OPC_MoveParent,
/*11326*/       OPC_CheckType, MVT::i32,
/*11328*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11330*/       OPC_EmitConvertToTarget, 2,
/*11332*/       OPC_EmitInteger, MVT::i32, 14, 
/*11335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11338*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11350*/     /*Scope*/ 27|128,1/*155*/, /*->11507*/
/*11352*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11358*/       OPC_Scope, 94, /*->11454*/ // 2 children in Scope
/*11360*/         OPC_RecordChild0, // #0 = $Rn
/*11361*/         OPC_MoveParent,
/*11362*/         OPC_MoveChild, 1,
/*11364*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11368*/         OPC_MoveChild, 0,
/*11370*/         OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11412
/*11374*/           OPC_RecordChild0, // #1 = $Rm
/*11375*/           OPC_RecordChild1, // #2 = $sh
/*11376*/           OPC_MoveChild, 1,
/*11378*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11381*/           OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11383*/           OPC_CheckType, MVT::i32,
/*11385*/           OPC_MoveParent,
/*11386*/           OPC_MoveParent,
/*11387*/           OPC_MoveParent,
/*11388*/           OPC_CheckType, MVT::i32,
/*11390*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11392*/           OPC_EmitConvertToTarget, 2,
/*11394*/           OPC_EmitInteger, MVT::i32, 14, 
/*11397*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11400*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                  /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11453
/*11415*/           OPC_RecordChild0, // #1 = $src2
/*11416*/           OPC_RecordChild1, // #2 = $sh
/*11417*/           OPC_MoveChild, 1,
/*11419*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11422*/           OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11424*/           OPC_CheckType, MVT::i32,
/*11426*/           OPC_MoveParent,
/*11427*/           OPC_MoveParent,
/*11428*/           OPC_MoveParent,
/*11429*/           OPC_CheckType, MVT::i32,
/*11431*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11433*/           OPC_EmitConvertToTarget, 2,
/*11435*/           OPC_EmitInteger, MVT::i32, 14, 
/*11438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11441*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                  0, // EndSwitchOpcode
/*11454*/       /*Scope*/ 51, /*->11506*/
/*11455*/         OPC_MoveChild, 0,
/*11457*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11460*/         OPC_RecordChild0, // #0 = $Rm
/*11461*/         OPC_RecordChild1, // #1 = $sh
/*11462*/         OPC_MoveChild, 1,
/*11464*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11467*/         OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11469*/         OPC_CheckType, MVT::i32,
/*11471*/         OPC_MoveParent,
/*11472*/         OPC_MoveParent,
/*11473*/         OPC_MoveParent,
/*11474*/         OPC_MoveChild, 1,
/*11476*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11480*/         OPC_RecordChild0, // #2 = $Rn
/*11481*/         OPC_MoveParent,
/*11482*/         OPC_CheckType, MVT::i32,
/*11484*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11486*/         OPC_EmitConvertToTarget, 1,
/*11488*/         OPC_EmitInteger, MVT::i32, 14, 
/*11491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11506*/       0, /*End of Scope*/
/*11507*/     /*Scope*/ 57, /*->11565*/
/*11508*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11512*/       OPC_MoveChild, 0,
/*11514*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11517*/       OPC_RecordChild0, // #0 = $Rm
/*11518*/       OPC_RecordChild1, // #1 = $sh
/*11519*/       OPC_MoveChild, 1,
/*11521*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11524*/       OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11526*/       OPC_CheckType, MVT::i32,
/*11528*/       OPC_MoveParent,
/*11529*/       OPC_MoveParent,
/*11530*/       OPC_MoveParent,
/*11531*/       OPC_MoveChild, 1,
/*11533*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11539*/       OPC_RecordChild0, // #2 = $Rn
/*11540*/       OPC_MoveParent,
/*11541*/       OPC_CheckType, MVT::i32,
/*11543*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11545*/       OPC_EmitConvertToTarget, 1,
/*11547*/       OPC_EmitInteger, MVT::i32, 14, 
/*11550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11565*/     /*Scope*/ 57, /*->11623*/
/*11566*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11572*/       OPC_MoveChild, 0,
/*11574*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11577*/       OPC_RecordChild0, // #0 = $Rm
/*11578*/       OPC_RecordChild1, // #1 = $sh
/*11579*/       OPC_MoveChild, 1,
/*11581*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11584*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11586*/       OPC_CheckType, MVT::i32,
/*11588*/       OPC_MoveParent,
/*11589*/       OPC_MoveParent,
/*11590*/       OPC_MoveParent,
/*11591*/       OPC_MoveChild, 1,
/*11593*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11597*/       OPC_RecordChild0, // #2 = $Rn
/*11598*/       OPC_MoveParent,
/*11599*/       OPC_CheckType, MVT::i32,
/*11601*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11603*/       OPC_EmitConvertToTarget, 1,
/*11605*/       OPC_EmitInteger, MVT::i32, 14, 
/*11608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11623*/     /*Scope*/ 8|128,1/*136*/, /*->11761*/
/*11625*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11629*/       OPC_MoveChild, 0,
/*11631*/       OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::SRA),// ->11683
/*11635*/         OPC_RecordChild0, // #0 = $Rm
/*11636*/         OPC_RecordChild1, // #1 = $sh
/*11637*/         OPC_MoveChild, 1,
/*11639*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11642*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11644*/         OPC_CheckType, MVT::i32,
/*11646*/         OPC_MoveParent,
/*11647*/         OPC_MoveParent,
/*11648*/         OPC_MoveParent,
/*11649*/         OPC_MoveChild, 1,
/*11651*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11657*/         OPC_RecordChild0, // #2 = $Rn
/*11658*/         OPC_MoveParent,
/*11659*/         OPC_CheckType, MVT::i32,
/*11661*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11663*/         OPC_EmitConvertToTarget, 1,
/*11665*/         OPC_EmitInteger, MVT::i32, 14, 
/*11668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::SRL),// ->11760
/*11686*/         OPC_RecordChild0, // #0 = $src2
/*11687*/         OPC_RecordChild1, // #1 = $sh
/*11688*/         OPC_MoveChild, 1,
/*11690*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11693*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11695*/         OPC_CheckType, MVT::i32,
/*11697*/         OPC_MoveParent,
/*11698*/         OPC_MoveParent,
/*11699*/         OPC_MoveParent,
/*11700*/         OPC_MoveChild, 1,
/*11702*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11708*/         OPC_RecordChild0, // #2 = $src1
/*11709*/         OPC_MoveParent,
/*11710*/         OPC_CheckType, MVT::i32,
/*11712*/         OPC_Scope, 22, /*->11736*/ // 2 children in Scope
/*11714*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11716*/           OPC_EmitConvertToTarget, 1,
/*11718*/           OPC_EmitInteger, MVT::i32, 14, 
/*11721*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11724*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11736*/         /*Scope*/ 22, /*->11759*/
/*11737*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11739*/           OPC_EmitConvertToTarget, 1,
/*11741*/           OPC_EmitInteger, MVT::i32, 14, 
/*11744*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11747*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11759*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*11761*/     0, /*End of Scope*/
/*11762*/   /*Scope*/ 51, /*->11814*/
/*11763*/     OPC_RecordChild0, // #0 = $Rn
/*11764*/     OPC_MoveChild, 1,
/*11766*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11769*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*11770*/     OPC_MoveChild, 1,
/*11772*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11783*/     OPC_MoveParent,
/*11784*/     OPC_MoveParent,
/*11785*/     OPC_CheckType, MVT::i32,
/*11787*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11789*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11792*/     OPC_EmitInteger, MVT::i32, 14, 
/*11795*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11798*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11801*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11814*/   /*Scope*/ 107|128,5/*747*/, /*->12563*/
/*11816*/     OPC_MoveChild, 0,
/*11818*/     OPC_Scope, 49, /*->11869*/ // 11 children in Scope
/*11820*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11823*/       OPC_RecordChild0, // #0 = $ShiftedRm
/*11824*/       OPC_MoveChild, 1,
/*11826*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11837*/       OPC_MoveParent,
/*11838*/       OPC_MoveParent,
/*11839*/       OPC_RecordChild1, // #1 = $Rn
/*11840*/       OPC_CheckType, MVT::i32,
/*11842*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11844*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11847*/       OPC_EmitInteger, MVT::i32, 14, 
/*11850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11856*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11869*/     /*Scope*/ 68, /*->11938*/
/*11870*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11874*/       OPC_RecordChild0, // #0 = $Rn
/*11875*/       OPC_MoveParent,
/*11876*/       OPC_MoveChild, 1,
/*11878*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11884*/       OPC_RecordChild0, // #1 = $Rm
/*11885*/       OPC_MoveParent,
/*11886*/       OPC_CheckType, MVT::i32,
/*11888*/       OPC_Scope, 23, /*->11913*/ // 2 children in Scope
/*11890*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11892*/         OPC_EmitInteger, MVT::i32, 0, 
/*11895*/         OPC_EmitInteger, MVT::i32, 14, 
/*11898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11901*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11913*/       /*Scope*/ 23, /*->11937*/
/*11914*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11916*/         OPC_EmitInteger, MVT::i32, 0, 
/*11919*/         OPC_EmitInteger, MVT::i32, 14, 
/*11922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11937*/       0, /*End of Scope*/
/*11938*/     /*Scope*/ 68, /*->12007*/
/*11939*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11945*/       OPC_RecordChild0, // #0 = $Rm
/*11946*/       OPC_MoveParent,
/*11947*/       OPC_MoveChild, 1,
/*11949*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11953*/       OPC_RecordChild0, // #1 = $Rn
/*11954*/       OPC_MoveParent,
/*11955*/       OPC_CheckType, MVT::i32,
/*11957*/       OPC_Scope, 23, /*->11982*/ // 2 children in Scope
/*11959*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11961*/         OPC_EmitInteger, MVT::i32, 0, 
/*11964*/         OPC_EmitInteger, MVT::i32, 14, 
/*11967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11970*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11982*/       /*Scope*/ 23, /*->12006*/
/*11983*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11985*/         OPC_EmitInteger, MVT::i32, 0, 
/*11988*/         OPC_EmitInteger, MVT::i32, 14, 
/*11991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*12006*/       0, /*End of Scope*/
/*12007*/     /*Scope*/ 48, /*->12056*/
/*12008*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12012*/       OPC_RecordChild0, // #0 = $Rn
/*12013*/       OPC_MoveParent,
/*12014*/       OPC_MoveChild, 1,
/*12016*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12019*/       OPC_RecordChild0, // #1 = $Rm
/*12020*/       OPC_RecordChild1, // #2 = $sh
/*12021*/       OPC_MoveChild, 1,
/*12023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12026*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12028*/       OPC_CheckType, MVT::i32,
/*12030*/       OPC_MoveParent,
/*12031*/       OPC_MoveParent,
/*12032*/       OPC_CheckType, MVT::i32,
/*12034*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12036*/       OPC_EmitConvertToTarget, 2,
/*12038*/       OPC_EmitInteger, MVT::i32, 14, 
/*12041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12056*/     /*Scope*/ 92, /*->12149*/
/*12057*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12063*/       OPC_RecordChild0, // #0 = $src1
/*12064*/       OPC_MoveParent,
/*12065*/       OPC_MoveChild, 1,
/*12067*/       OPC_SwitchOpcode /*2 cases */, 37,  TARGET_VAL(ISD::SRL),// ->12108
/*12071*/         OPC_RecordChild0, // #1 = $src2
/*12072*/         OPC_RecordChild1, // #2 = $sh
/*12073*/         OPC_MoveChild, 1,
/*12075*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12078*/         OPC_CheckPredicate, 18, // Predicate_imm16
/*12080*/         OPC_CheckType, MVT::i32,
/*12082*/         OPC_MoveParent,
/*12083*/         OPC_MoveParent,
/*12084*/         OPC_CheckType, MVT::i32,
/*12086*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12088*/         OPC_EmitConvertToTarget, 2,
/*12090*/         OPC_EmitInteger, MVT::i32, 14, 
/*12093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
                /*SwitchOpcode*/ 37,  TARGET_VAL(ISD::SRA),// ->12148
/*12111*/         OPC_RecordChild0, // #1 = $src2
/*12112*/         OPC_RecordChild1, // #2 = $sh
/*12113*/         OPC_MoveChild, 1,
/*12115*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12118*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12120*/         OPC_CheckType, MVT::i32,
/*12122*/         OPC_MoveParent,
/*12123*/         OPC_MoveParent,
/*12124*/         OPC_CheckType, MVT::i32,
/*12126*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12128*/         OPC_EmitConvertToTarget, 2,
/*12130*/         OPC_EmitInteger, MVT::i32, 14, 
/*12133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
                0, // EndSwitchOpcode
/*12149*/     /*Scope*/ 48, /*->12198*/
/*12150*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12154*/       OPC_RecordChild0, // #0 = $src1
/*12155*/       OPC_MoveParent,
/*12156*/       OPC_MoveChild, 1,
/*12158*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12161*/       OPC_RecordChild0, // #1 = $src2
/*12162*/       OPC_RecordChild1, // #2 = $sh
/*12163*/       OPC_MoveChild, 1,
/*12165*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12168*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12170*/       OPC_CheckType, MVT::i32,
/*12172*/       OPC_MoveParent,
/*12173*/       OPC_MoveParent,
/*12174*/       OPC_CheckType, MVT::i32,
/*12176*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12178*/       OPC_EmitConvertToTarget, 2,
/*12180*/       OPC_EmitInteger, MVT::i32, 14, 
/*12183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12198*/     /*Scope*/ 92, /*->12291*/
/*12199*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12205*/       OPC_RecordChild0, // #0 = $src1
/*12206*/       OPC_MoveParent,
/*12207*/       OPC_MoveChild, 1,
/*12209*/       OPC_SwitchOpcode /*2 cases */, 37,  TARGET_VAL(ISD::SRL),// ->12250
/*12213*/         OPC_RecordChild0, // #1 = $src2
/*12214*/         OPC_RecordChild1, // #2 = $sh
/*12215*/         OPC_MoveChild, 1,
/*12217*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12220*/         OPC_CheckPredicate, 18, // Predicate_imm16
/*12222*/         OPC_CheckType, MVT::i32,
/*12224*/         OPC_MoveParent,
/*12225*/         OPC_MoveParent,
/*12226*/         OPC_CheckType, MVT::i32,
/*12228*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12230*/         OPC_EmitConvertToTarget, 2,
/*12232*/         OPC_EmitInteger, MVT::i32, 14, 
/*12235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
                /*SwitchOpcode*/ 37,  TARGET_VAL(ISD::SRA),// ->12290
/*12253*/         OPC_RecordChild0, // #1 = $src2
/*12254*/         OPC_RecordChild1, // #2 = $sh
/*12255*/         OPC_MoveChild, 1,
/*12257*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12260*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12262*/         OPC_CheckType, MVT::i32,
/*12264*/         OPC_MoveParent,
/*12265*/         OPC_MoveParent,
/*12266*/         OPC_CheckType, MVT::i32,
/*12268*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12270*/         OPC_EmitConvertToTarget, 2,
/*12272*/         OPC_EmitInteger, MVT::i32, 14, 
/*12275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
                0, // EndSwitchOpcode
/*12291*/     /*Scope*/ 74, /*->12366*/
/*12292*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12295*/       OPC_RecordChild0, // #0 = $Rm
/*12296*/       OPC_RecordChild1, // #1 = $sh
/*12297*/       OPC_MoveChild, 1,
/*12299*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12302*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12304*/       OPC_CheckType, MVT::i32,
/*12306*/       OPC_MoveParent,
/*12307*/       OPC_MoveParent,
/*12308*/       OPC_MoveChild, 1,
/*12310*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12314*/       OPC_RecordChild0, // #2 = $Rn
/*12315*/       OPC_MoveParent,
/*12316*/       OPC_CheckType, MVT::i32,
/*12318*/       OPC_Scope, 22, /*->12342*/ // 2 children in Scope
/*12320*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12322*/         OPC_EmitConvertToTarget, 1,
/*12324*/         OPC_EmitInteger, MVT::i32, 14, 
/*12327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12342*/       /*Scope*/ 22, /*->12365*/
/*12343*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12345*/         OPC_EmitConvertToTarget, 1,
/*12347*/         OPC_EmitInteger, MVT::i32, 14, 
/*12350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12353*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12365*/       0, /*End of Scope*/
/*12366*/     /*Scope*/ 76, /*->12443*/
/*12367*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12370*/       OPC_RecordChild0, // #0 = $src2
/*12371*/       OPC_RecordChild1, // #1 = $sh
/*12372*/       OPC_MoveChild, 1,
/*12374*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12377*/       OPC_CheckPredicate, 18, // Predicate_imm16
/*12379*/       OPC_CheckType, MVT::i32,
/*12381*/       OPC_MoveParent,
/*12382*/       OPC_MoveParent,
/*12383*/       OPC_MoveChild, 1,
/*12385*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12391*/       OPC_RecordChild0, // #2 = $src1
/*12392*/       OPC_MoveParent,
/*12393*/       OPC_CheckType, MVT::i32,
/*12395*/       OPC_Scope, 22, /*->12419*/ // 2 children in Scope
/*12397*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12399*/         OPC_EmitConvertToTarget, 1,
/*12401*/         OPC_EmitInteger, MVT::i32, 14, 
/*12404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12419*/       /*Scope*/ 22, /*->12442*/
/*12420*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12422*/         OPC_EmitConvertToTarget, 1,
/*12424*/         OPC_EmitInteger, MVT::i32, 14, 
/*12427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12442*/       0, /*End of Scope*/
/*12443*/     /*Scope*/ 76, /*->12520*/
/*12444*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12447*/       OPC_RecordChild0, // #0 = $src2
/*12448*/       OPC_RecordChild1, // #1 = $sh
/*12449*/       OPC_MoveChild, 1,
/*12451*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12454*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12456*/       OPC_CheckType, MVT::i32,
/*12458*/       OPC_MoveParent,
/*12459*/       OPC_MoveParent,
/*12460*/       OPC_MoveChild, 1,
/*12462*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12468*/       OPC_RecordChild0, // #2 = $src1
/*12469*/       OPC_MoveParent,
/*12470*/       OPC_CheckType, MVT::i32,
/*12472*/       OPC_Scope, 22, /*->12496*/ // 2 children in Scope
/*12474*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12476*/         OPC_EmitConvertToTarget, 1,
/*12478*/         OPC_EmitInteger, MVT::i32, 14, 
/*12481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12496*/       /*Scope*/ 22, /*->12519*/
/*12497*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12499*/         OPC_EmitConvertToTarget, 1,
/*12501*/         OPC_EmitInteger, MVT::i32, 14, 
/*12504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12519*/       0, /*End of Scope*/
/*12520*/     /*Scope*/ 41, /*->12562*/
/*12521*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12525*/       OPC_RecordChild0, // #0 = $src
/*12526*/       OPC_MoveParent,
/*12527*/       OPC_RecordChild1, // #1 = $imm
/*12528*/       OPC_MoveChild, 1,
/*12530*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12533*/       OPC_CheckPredicate, 19, // Predicate_lo16AllZero
/*12535*/       OPC_MoveParent,
/*12536*/       OPC_CheckType, MVT::i32,
/*12538*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12540*/       OPC_EmitConvertToTarget, 1,
/*12542*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*12545*/       OPC_EmitInteger, MVT::i32, 14, 
/*12548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12562*/     0, /*End of Scope*/
/*12563*/   /*Scope*/ 32, /*->12596*/
/*12564*/     OPC_RecordChild0, // #0 = $Rn
/*12565*/     OPC_RecordChild1, // #1 = $shift
/*12566*/     OPC_CheckType, MVT::i32,
/*12568*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12570*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12573*/     OPC_EmitInteger, MVT::i32, 14, 
/*12576*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12579*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12582*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12596*/   /*Scope*/ 43, /*->12640*/
/*12597*/     OPC_MoveChild, 0,
/*12599*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12603*/     OPC_RecordChild0, // #0 = $src
/*12604*/     OPC_MoveParent,
/*12605*/     OPC_RecordChild1, // #1 = $imm
/*12606*/     OPC_MoveChild, 1,
/*12608*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12611*/     OPC_CheckPredicate, 19, // Predicate_lo16AllZero
/*12613*/     OPC_MoveParent,
/*12614*/     OPC_CheckType, MVT::i32,
/*12616*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12618*/     OPC_EmitConvertToTarget, 1,
/*12620*/     OPC_EmitNodeXForm, 7, 2, // hi16
/*12623*/     OPC_EmitInteger, MVT::i32, 14, 
/*12626*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12629*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12640*/   /*Scope*/ 21|128,1/*149*/, /*->12791*/
/*12642*/     OPC_RecordChild0, // #0 = $Rn
/*12643*/     OPC_Scope, 56, /*->12701*/ // 3 children in Scope
/*12645*/       OPC_MoveChild, 1,
/*12647*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12650*/       OPC_RecordChild0, // #1 = $imm
/*12651*/       OPC_MoveChild, 0,
/*12653*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12656*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12658*/       OPC_MoveParent,
/*12659*/       OPC_MoveChild, 1,
/*12661*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12672*/       OPC_MoveParent,
/*12673*/       OPC_MoveParent,
/*12674*/       OPC_CheckType, MVT::i32,
/*12676*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12678*/       OPC_EmitConvertToTarget, 1,
/*12680*/       OPC_EmitInteger, MVT::i32, 14, 
/*12683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12689*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12701*/     /*Scope*/ 31, /*->12733*/
/*12702*/       OPC_RecordChild1, // #1 = $Rn
/*12703*/       OPC_CheckType, MVT::i32,
/*12705*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12707*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12710*/       OPC_EmitInteger, MVT::i32, 14, 
/*12713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12733*/     /*Scope*/ 56, /*->12790*/
/*12734*/       OPC_MoveChild, 1,
/*12736*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12739*/       OPC_MoveChild, 0,
/*12741*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12752*/       OPC_MoveParent,
/*12753*/       OPC_RecordChild1, // #1 = $imm
/*12754*/       OPC_MoveChild, 1,
/*12756*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12759*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12761*/       OPC_MoveParent,
/*12762*/       OPC_MoveParent,
/*12763*/       OPC_CheckType, MVT::i32,
/*12765*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12767*/       OPC_EmitConvertToTarget, 1,
/*12769*/       OPC_EmitInteger, MVT::i32, 14, 
/*12772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12790*/     0, /*End of Scope*/
/*12791*/   /*Scope*/ 113, /*->12905*/
/*12792*/     OPC_MoveChild, 0,
/*12794*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12797*/     OPC_Scope, 52, /*->12851*/ // 2 children in Scope
/*12799*/       OPC_RecordChild0, // #0 = $imm
/*12800*/       OPC_MoveChild, 0,
/*12802*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12805*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12807*/       OPC_MoveParent,
/*12808*/       OPC_MoveChild, 1,
/*12810*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12821*/       OPC_MoveParent,
/*12822*/       OPC_MoveParent,
/*12823*/       OPC_RecordChild1, // #1 = $Rn
/*12824*/       OPC_CheckType, MVT::i32,
/*12826*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12828*/       OPC_EmitConvertToTarget, 0,
/*12830*/       OPC_EmitInteger, MVT::i32, 14, 
/*12833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12851*/     /*Scope*/ 52, /*->12904*/
/*12852*/       OPC_MoveChild, 0,
/*12854*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12865*/       OPC_MoveParent,
/*12866*/       OPC_RecordChild1, // #0 = $imm
/*12867*/       OPC_MoveChild, 1,
/*12869*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12872*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12874*/       OPC_MoveParent,
/*12875*/       OPC_MoveParent,
/*12876*/       OPC_RecordChild1, // #1 = $Rn
/*12877*/       OPC_CheckType, MVT::i32,
/*12879*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12881*/       OPC_EmitConvertToTarget, 0,
/*12883*/       OPC_EmitInteger, MVT::i32, 14, 
/*12886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12904*/     0, /*End of Scope*/
/*12905*/   /*Scope*/ 40|128,1/*168*/, /*->13075*/
/*12907*/     OPC_RecordChild0, // #0 = $Rn
/*12908*/     OPC_Scope, 117, /*->13027*/ // 2 children in Scope
/*12910*/       OPC_RecordChild1, // #1 = $shift
/*12911*/       OPC_CheckType, MVT::i32,
/*12913*/       OPC_Scope, 27, /*->12942*/ // 4 children in Scope
/*12915*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12917*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12920*/         OPC_EmitInteger, MVT::i32, 14, 
/*12923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12929*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12942*/       /*Scope*/ 27, /*->12970*/
/*12943*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12945*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12948*/         OPC_EmitInteger, MVT::i32, 14, 
/*12951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12957*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12970*/       /*Scope*/ 27, /*->12998*/
/*12971*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12973*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12976*/         OPC_EmitInteger, MVT::i32, 14, 
/*12979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12998*/       /*Scope*/ 27, /*->13026*/
/*12999*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13001*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*13004*/         OPC_EmitInteger, MVT::i32, 14, 
/*13007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*13026*/       0, /*End of Scope*/
/*13027*/     /*Scope*/ 46, /*->13074*/
/*13028*/       OPC_MoveChild, 1,
/*13030*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13033*/       OPC_RecordChild0, // #1 = $Rm
/*13034*/       OPC_MoveChild, 1,
/*13036*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13047*/       OPC_MoveParent,
/*13048*/       OPC_MoveParent,
/*13049*/       OPC_CheckType, MVT::i32,
/*13051*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13053*/       OPC_EmitInteger, MVT::i32, 14, 
/*13056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13074*/     0, /*End of Scope*/
/*13075*/   /*Scope*/ 63|128,26/*3391*/, /*->16468*/
/*13077*/     OPC_MoveChild, 0,
/*13079*/     OPC_SwitchOpcode /*2 cases */, 42,  TARGET_VAL(ISD::XOR),// ->13125
/*13083*/       OPC_RecordChild0, // #0 = $Rm
/*13084*/       OPC_MoveChild, 1,
/*13086*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13097*/       OPC_MoveParent,
/*13098*/       OPC_MoveParent,
/*13099*/       OPC_RecordChild1, // #1 = $Rn
/*13100*/       OPC_CheckType, MVT::i32,
/*13102*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13104*/       OPC_EmitInteger, MVT::i32, 14, 
/*13107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
              /*SwitchOpcode*/ 10|128,26/*3338*/,  TARGET_VAL(ISD::AND),// ->16467
/*13129*/       OPC_Scope, 94|128,5/*734*/, /*->13866*/ // 8 children in Scope
/*13132*/         OPC_RecordChild0, // #0 = $Vn
/*13133*/         OPC_Scope, 22|128,4/*534*/, /*->13670*/ // 2 children in Scope
/*13136*/           OPC_RecordChild1, // #1 = $Vd
/*13137*/           OPC_MoveParent,
/*13138*/           OPC_MoveChild, 1,
/*13140*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13143*/           OPC_Scope, 60|128,1/*188*/, /*->13334*/ // 4 children in Scope
/*13146*/             OPC_RecordChild0, // #2 = $Vm
/*13147*/             OPC_MoveChild, 1,
/*13149*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13152*/             OPC_MoveChild, 0,
/*13154*/             OPC_Scope, 127, /*->13283*/ // 2 children in Scope
/*13156*/               OPC_CheckSame, 1,
/*13158*/               OPC_MoveParent,
/*13159*/               OPC_MoveChild, 1,
/*13161*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13164*/               OPC_MoveChild, 0,
/*13166*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13169*/               OPC_MoveChild, 0,
/*13171*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13174*/               OPC_MoveParent,
/*13175*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13177*/               OPC_SwitchType /*2 cases */, 50,  MVT::v8i8,// ->13230
/*13180*/                 OPC_MoveParent,
/*13181*/                 OPC_MoveParent,
/*13182*/                 OPC_MoveParent,
/*13183*/                 OPC_MoveParent,
/*13184*/                 OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->13207
/*13187*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13189*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13192*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13195*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                          /*SwitchType*/ 20,  MVT::v1i64,// ->13229
/*13209*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13211*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13214*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13217*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                          0, // EndSwitchType
                        /*SwitchType*/ 50,  MVT::v16i8,// ->13282
/*13232*/                 OPC_MoveParent,
/*13233*/                 OPC_MoveParent,
/*13234*/                 OPC_MoveParent,
/*13235*/                 OPC_MoveParent,
/*13236*/                 OPC_SwitchType /*2 cases */, 20,  MVT::v4i32,// ->13259
/*13239*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13241*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13244*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13247*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                          /*SwitchType*/ 20,  MVT::v2i64,// ->13281
/*13261*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13263*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13266*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13269*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                          0, // EndSwitchType
                        0, // EndSwitchType
/*13283*/             /*Scope*/ 49, /*->13333*/
/*13284*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13287*/               OPC_MoveChild, 0,
/*13289*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13292*/               OPC_MoveChild, 0,
/*13294*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13297*/               OPC_MoveParent,
/*13298*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13300*/               OPC_CheckType, MVT::v8i8,
/*13302*/               OPC_MoveParent,
/*13303*/               OPC_MoveParent,
/*13304*/               OPC_MoveChild, 1,
/*13306*/               OPC_CheckSame, 1,
/*13308*/               OPC_MoveParent,
/*13309*/               OPC_MoveParent,
/*13310*/               OPC_MoveParent,
/*13311*/               OPC_CheckType, MVT::v2i32,
/*13313*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13315*/               OPC_EmitInteger, MVT::i32, 14, 
/*13318*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13321*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13333*/             0, /*End of Scope*/
/*13334*/           /*Scope*/ 111, /*->13446*/
/*13335*/             OPC_MoveChild, 0,
/*13337*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13340*/             OPC_MoveChild, 0,
/*13342*/             OPC_Scope, 50, /*->13394*/ // 2 children in Scope
/*13344*/               OPC_CheckSame, 1,
/*13346*/               OPC_MoveParent,
/*13347*/               OPC_MoveChild, 1,
/*13349*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13352*/               OPC_MoveChild, 0,
/*13354*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13357*/               OPC_MoveChild, 0,
/*13359*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13362*/               OPC_MoveParent,
/*13363*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13365*/               OPC_CheckType, MVT::v8i8,
/*13367*/               OPC_MoveParent,
/*13368*/               OPC_MoveParent,
/*13369*/               OPC_MoveParent,
/*13370*/               OPC_RecordChild1, // #2 = $Vm
/*13371*/               OPC_MoveParent,
/*13372*/               OPC_CheckType, MVT::v2i32,
/*13374*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13376*/               OPC_EmitInteger, MVT::i32, 14, 
/*13379*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13382*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13394*/             /*Scope*/ 50, /*->13445*/
/*13395*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13398*/               OPC_MoveChild, 0,
/*13400*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13403*/               OPC_MoveChild, 0,
/*13405*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13408*/               OPC_MoveParent,
/*13409*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13411*/               OPC_CheckType, MVT::v8i8,
/*13413*/               OPC_MoveParent,
/*13414*/               OPC_MoveParent,
/*13415*/               OPC_MoveChild, 1,
/*13417*/               OPC_CheckSame, 1,
/*13419*/               OPC_MoveParent,
/*13420*/               OPC_MoveParent,
/*13421*/               OPC_RecordChild1, // #2 = $Vm
/*13422*/               OPC_MoveParent,
/*13423*/               OPC_CheckType, MVT::v2i32,
/*13425*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13427*/               OPC_EmitInteger, MVT::i32, 14, 
/*13430*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13433*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13445*/             0, /*End of Scope*/
/*13446*/           /*Scope*/ 110, /*->13557*/
/*13447*/             OPC_RecordChild0, // #2 = $Vm
/*13448*/             OPC_MoveChild, 1,
/*13450*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13453*/             OPC_MoveChild, 0,
/*13455*/             OPC_Scope, 49, /*->13506*/ // 2 children in Scope
/*13457*/               OPC_CheckSame, 0,
/*13459*/               OPC_MoveParent,
/*13460*/               OPC_MoveChild, 1,
/*13462*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13465*/               OPC_MoveChild, 0,
/*13467*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13470*/               OPC_MoveChild, 0,
/*13472*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13475*/               OPC_MoveParent,
/*13476*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13478*/               OPC_CheckType, MVT::v8i8,
/*13480*/               OPC_MoveParent,
/*13481*/               OPC_MoveParent,
/*13482*/               OPC_MoveParent,
/*13483*/               OPC_MoveParent,
/*13484*/               OPC_CheckType, MVT::v2i32,
/*13486*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13488*/               OPC_EmitInteger, MVT::i32, 14, 
/*13491*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13494*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13506*/             /*Scope*/ 49, /*->13556*/
/*13507*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13510*/               OPC_MoveChild, 0,
/*13512*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13515*/               OPC_MoveChild, 0,
/*13517*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13520*/               OPC_MoveParent,
/*13521*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13523*/               OPC_CheckType, MVT::v8i8,
/*13525*/               OPC_MoveParent,
/*13526*/               OPC_MoveParent,
/*13527*/               OPC_MoveChild, 1,
/*13529*/               OPC_CheckSame, 0,
/*13531*/               OPC_MoveParent,
/*13532*/               OPC_MoveParent,
/*13533*/               OPC_MoveParent,
/*13534*/               OPC_CheckType, MVT::v2i32,
/*13536*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13538*/               OPC_EmitInteger, MVT::i32, 14, 
/*13541*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13544*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13556*/             0, /*End of Scope*/
/*13557*/           /*Scope*/ 111, /*->13669*/
/*13558*/             OPC_MoveChild, 0,
/*13560*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13563*/             OPC_MoveChild, 0,
/*13565*/             OPC_Scope, 50, /*->13617*/ // 2 children in Scope
/*13567*/               OPC_CheckSame, 0,
/*13569*/               OPC_MoveParent,
/*13570*/               OPC_MoveChild, 1,
/*13572*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13575*/               OPC_MoveChild, 0,
/*13577*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13580*/               OPC_MoveChild, 0,
/*13582*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13585*/               OPC_MoveParent,
/*13586*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13588*/               OPC_CheckType, MVT::v8i8,
/*13590*/               OPC_MoveParent,
/*13591*/               OPC_MoveParent,
/*13592*/               OPC_MoveParent,
/*13593*/               OPC_RecordChild1, // #2 = $Vm
/*13594*/               OPC_MoveParent,
/*13595*/               OPC_CheckType, MVT::v2i32,
/*13597*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13599*/               OPC_EmitInteger, MVT::i32, 14, 
/*13602*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13605*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13617*/             /*Scope*/ 50, /*->13668*/
/*13618*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13621*/               OPC_MoveChild, 0,
/*13623*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13626*/               OPC_MoveChild, 0,
/*13628*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13631*/               OPC_MoveParent,
/*13632*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13634*/               OPC_CheckType, MVT::v8i8,
/*13636*/               OPC_MoveParent,
/*13637*/               OPC_MoveParent,
/*13638*/               OPC_MoveChild, 1,
/*13640*/               OPC_CheckSame, 0,
/*13642*/               OPC_MoveParent,
/*13643*/               OPC_MoveParent,
/*13644*/               OPC_RecordChild1, // #2 = $Vm
/*13645*/               OPC_MoveParent,
/*13646*/               OPC_CheckType, MVT::v2i32,
/*13648*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13650*/               OPC_EmitInteger, MVT::i32, 14, 
/*13653*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13656*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13668*/             0, /*End of Scope*/
/*13669*/           0, /*End of Scope*/
/*13670*/         /*Scope*/ 65|128,1/*193*/, /*->13865*/
/*13672*/           OPC_MoveChild, 1,
/*13674*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13677*/           OPC_Scope, 92, /*->13771*/ // 2 children in Scope
/*13679*/             OPC_RecordChild0, // #1 = $Vd
/*13680*/             OPC_MoveChild, 1,
/*13682*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13685*/             OPC_MoveChild, 0,
/*13687*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13690*/             OPC_MoveChild, 0,
/*13692*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13695*/             OPC_MoveParent,
/*13696*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13698*/             OPC_CheckType, MVT::v8i8,
/*13700*/             OPC_MoveParent,
/*13701*/             OPC_MoveParent,
/*13702*/             OPC_MoveParent,
/*13703*/             OPC_MoveParent,
/*13704*/             OPC_MoveChild, 1,
/*13706*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13709*/             OPC_Scope, 29, /*->13740*/ // 2 children in Scope
/*13711*/               OPC_RecordChild0, // #2 = $Vn
/*13712*/               OPC_MoveChild, 1,
/*13714*/               OPC_CheckSame, 1,
/*13716*/               OPC_MoveParent,
/*13717*/               OPC_MoveParent,
/*13718*/               OPC_CheckType, MVT::v2i32,
/*13720*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13722*/               OPC_EmitInteger, MVT::i32, 14, 
/*13725*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13728*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13740*/             /*Scope*/ 29, /*->13770*/
/*13741*/               OPC_MoveChild, 0,
/*13743*/               OPC_CheckSame, 1,
/*13745*/               OPC_MoveParent,
/*13746*/               OPC_RecordChild1, // #2 = $Vn
/*13747*/               OPC_MoveParent,
/*13748*/               OPC_CheckType, MVT::v2i32,
/*13750*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13752*/               OPC_EmitInteger, MVT::i32, 14, 
/*13755*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13758*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13770*/             0, /*End of Scope*/
/*13771*/           /*Scope*/ 92, /*->13864*/
/*13772*/             OPC_MoveChild, 0,
/*13774*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13777*/             OPC_MoveChild, 0,
/*13779*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13782*/             OPC_MoveChild, 0,
/*13784*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13787*/             OPC_MoveParent,
/*13788*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13790*/             OPC_CheckType, MVT::v8i8,
/*13792*/             OPC_MoveParent,
/*13793*/             OPC_MoveParent,
/*13794*/             OPC_RecordChild1, // #1 = $Vd
/*13795*/             OPC_MoveParent,
/*13796*/             OPC_MoveParent,
/*13797*/             OPC_MoveChild, 1,
/*13799*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13802*/             OPC_Scope, 29, /*->13833*/ // 2 children in Scope
/*13804*/               OPC_RecordChild0, // #2 = $Vn
/*13805*/               OPC_MoveChild, 1,
/*13807*/               OPC_CheckSame, 1,
/*13809*/               OPC_MoveParent,
/*13810*/               OPC_MoveParent,
/*13811*/               OPC_CheckType, MVT::v2i32,
/*13813*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13815*/               OPC_EmitInteger, MVT::i32, 14, 
/*13818*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13821*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13833*/             /*Scope*/ 29, /*->13863*/
/*13834*/               OPC_MoveChild, 0,
/*13836*/               OPC_CheckSame, 1,
/*13838*/               OPC_MoveParent,
/*13839*/               OPC_RecordChild1, // #2 = $Vn
/*13840*/               OPC_MoveParent,
/*13841*/               OPC_CheckType, MVT::v2i32,
/*13843*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13845*/               OPC_EmitInteger, MVT::i32, 14, 
/*13848*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13851*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13863*/             0, /*End of Scope*/
/*13864*/           0, /*End of Scope*/
/*13865*/         0, /*End of Scope*/
/*13866*/       /*Scope*/ 67|128,1/*195*/, /*->14063*/
/*13868*/         OPC_MoveChild, 0,
/*13870*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13873*/         OPC_Scope, 93, /*->13968*/ // 2 children in Scope
/*13875*/           OPC_RecordChild0, // #0 = $Vd
/*13876*/           OPC_MoveChild, 1,
/*13878*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13881*/           OPC_MoveChild, 0,
/*13883*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13886*/           OPC_MoveChild, 0,
/*13888*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13891*/           OPC_MoveParent,
/*13892*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13894*/           OPC_CheckType, MVT::v8i8,
/*13896*/           OPC_MoveParent,
/*13897*/           OPC_MoveParent,
/*13898*/           OPC_MoveParent,
/*13899*/           OPC_RecordChild1, // #1 = $Vm
/*13900*/           OPC_MoveParent,
/*13901*/           OPC_MoveChild, 1,
/*13903*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13906*/           OPC_Scope, 29, /*->13937*/ // 2 children in Scope
/*13908*/             OPC_RecordChild0, // #2 = $Vn
/*13909*/             OPC_MoveChild, 1,
/*13911*/             OPC_CheckSame, 0,
/*13913*/             OPC_MoveParent,
/*13914*/             OPC_MoveParent,
/*13915*/             OPC_CheckType, MVT::v2i32,
/*13917*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13919*/             OPC_EmitInteger, MVT::i32, 14, 
/*13922*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13925*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13937*/           /*Scope*/ 29, /*->13967*/
/*13938*/             OPC_MoveChild, 0,
/*13940*/             OPC_CheckSame, 0,
/*13942*/             OPC_MoveParent,
/*13943*/             OPC_RecordChild1, // #2 = $Vn
/*13944*/             OPC_MoveParent,
/*13945*/             OPC_CheckType, MVT::v2i32,
/*13947*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13949*/             OPC_EmitInteger, MVT::i32, 14, 
/*13952*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13955*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13967*/           0, /*End of Scope*/
/*13968*/         /*Scope*/ 93, /*->14062*/
/*13969*/           OPC_MoveChild, 0,
/*13971*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13974*/           OPC_MoveChild, 0,
/*13976*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13979*/           OPC_MoveChild, 0,
/*13981*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13984*/           OPC_MoveParent,
/*13985*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13987*/           OPC_CheckType, MVT::v8i8,
/*13989*/           OPC_MoveParent,
/*13990*/           OPC_MoveParent,
/*13991*/           OPC_RecordChild1, // #0 = $Vd
/*13992*/           OPC_MoveParent,
/*13993*/           OPC_RecordChild1, // #1 = $Vm
/*13994*/           OPC_MoveParent,
/*13995*/           OPC_MoveChild, 1,
/*13997*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14000*/           OPC_Scope, 29, /*->14031*/ // 2 children in Scope
/*14002*/             OPC_RecordChild0, // #2 = $Vn
/*14003*/             OPC_MoveChild, 1,
/*14005*/             OPC_CheckSame, 0,
/*14007*/             OPC_MoveParent,
/*14008*/             OPC_MoveParent,
/*14009*/             OPC_CheckType, MVT::v2i32,
/*14011*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14013*/             OPC_EmitInteger, MVT::i32, 14, 
/*14016*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14019*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14031*/           /*Scope*/ 29, /*->14061*/
/*14032*/             OPC_MoveChild, 0,
/*14034*/             OPC_CheckSame, 0,
/*14036*/             OPC_MoveParent,
/*14037*/             OPC_RecordChild1, // #2 = $Vn
/*14038*/             OPC_MoveParent,
/*14039*/             OPC_CheckType, MVT::v2i32,
/*14041*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14043*/             OPC_EmitInteger, MVT::i32, 14, 
/*14046*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14049*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14061*/           0, /*End of Scope*/
/*14062*/         0, /*End of Scope*/
/*14063*/       /*Scope*/ 90|128,4/*602*/, /*->14667*/
/*14065*/         OPC_RecordChild0, // #0 = $Vn
/*14066*/         OPC_Scope, 18|128,3/*402*/, /*->14471*/ // 2 children in Scope
/*14069*/           OPC_RecordChild1, // #1 = $Vd
/*14070*/           OPC_MoveParent,
/*14071*/           OPC_MoveChild, 1,
/*14073*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14076*/           OPC_Scope, 57, /*->14135*/ // 4 children in Scope
/*14078*/             OPC_RecordChild0, // #2 = $Vm
/*14079*/             OPC_MoveChild, 1,
/*14081*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14084*/             OPC_MoveChild, 0,
/*14086*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14089*/             OPC_MoveChild, 0,
/*14091*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14094*/             OPC_MoveChild, 0,
/*14096*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14099*/             OPC_MoveParent,
/*14100*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14102*/             OPC_CheckType, MVT::v8i8,
/*14104*/             OPC_MoveParent,
/*14105*/             OPC_MoveParent,
/*14106*/             OPC_MoveChild, 1,
/*14108*/             OPC_CheckSame, 1,
/*14110*/             OPC_MoveParent,
/*14111*/             OPC_MoveParent,
/*14112*/             OPC_MoveParent,
/*14113*/             OPC_CheckType, MVT::v1i64,
/*14115*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14117*/             OPC_EmitInteger, MVT::i32, 14, 
/*14120*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14123*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14135*/           /*Scope*/ 111, /*->14247*/
/*14136*/             OPC_MoveChild, 0,
/*14138*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14141*/             OPC_MoveChild, 0,
/*14143*/             OPC_Scope, 50, /*->14195*/ // 2 children in Scope
/*14145*/               OPC_CheckSame, 1,
/*14147*/               OPC_MoveParent,
/*14148*/               OPC_MoveChild, 1,
/*14150*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14153*/               OPC_MoveChild, 0,
/*14155*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14158*/               OPC_MoveChild, 0,
/*14160*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14163*/               OPC_MoveParent,
/*14164*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14166*/               OPC_CheckType, MVT::v8i8,
/*14168*/               OPC_MoveParent,
/*14169*/               OPC_MoveParent,
/*14170*/               OPC_MoveParent,
/*14171*/               OPC_RecordChild1, // #2 = $Vm
/*14172*/               OPC_MoveParent,
/*14173*/               OPC_CheckType, MVT::v1i64,
/*14175*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14177*/               OPC_EmitInteger, MVT::i32, 14, 
/*14180*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14183*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14195*/             /*Scope*/ 50, /*->14246*/
/*14196*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14199*/               OPC_MoveChild, 0,
/*14201*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14204*/               OPC_MoveChild, 0,
/*14206*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14209*/               OPC_MoveParent,
/*14210*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14212*/               OPC_CheckType, MVT::v8i8,
/*14214*/               OPC_MoveParent,
/*14215*/               OPC_MoveParent,
/*14216*/               OPC_MoveChild, 1,
/*14218*/               OPC_CheckSame, 1,
/*14220*/               OPC_MoveParent,
/*14221*/               OPC_MoveParent,
/*14222*/               OPC_RecordChild1, // #2 = $Vm
/*14223*/               OPC_MoveParent,
/*14224*/               OPC_CheckType, MVT::v1i64,
/*14226*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14228*/               OPC_EmitInteger, MVT::i32, 14, 
/*14231*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14234*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14246*/             0, /*End of Scope*/
/*14247*/           /*Scope*/ 110, /*->14358*/
/*14248*/             OPC_RecordChild0, // #2 = $Vm
/*14249*/             OPC_MoveChild, 1,
/*14251*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14254*/             OPC_MoveChild, 0,
/*14256*/             OPC_Scope, 49, /*->14307*/ // 2 children in Scope
/*14258*/               OPC_CheckSame, 0,
/*14260*/               OPC_MoveParent,
/*14261*/               OPC_MoveChild, 1,
/*14263*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14266*/               OPC_MoveChild, 0,
/*14268*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14271*/               OPC_MoveChild, 0,
/*14273*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14276*/               OPC_MoveParent,
/*14277*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14279*/               OPC_CheckType, MVT::v8i8,
/*14281*/               OPC_MoveParent,
/*14282*/               OPC_MoveParent,
/*14283*/               OPC_MoveParent,
/*14284*/               OPC_MoveParent,
/*14285*/               OPC_CheckType, MVT::v1i64,
/*14287*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14289*/               OPC_EmitInteger, MVT::i32, 14, 
/*14292*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14295*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14307*/             /*Scope*/ 49, /*->14357*/
/*14308*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14311*/               OPC_MoveChild, 0,
/*14313*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14316*/               OPC_MoveChild, 0,
/*14318*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14321*/               OPC_MoveParent,
/*14322*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14324*/               OPC_CheckType, MVT::v8i8,
/*14326*/               OPC_MoveParent,
/*14327*/               OPC_MoveParent,
/*14328*/               OPC_MoveChild, 1,
/*14330*/               OPC_CheckSame, 0,
/*14332*/               OPC_MoveParent,
/*14333*/               OPC_MoveParent,
/*14334*/               OPC_MoveParent,
/*14335*/               OPC_CheckType, MVT::v1i64,
/*14337*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14339*/               OPC_EmitInteger, MVT::i32, 14, 
/*14342*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14345*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14357*/             0, /*End of Scope*/
/*14358*/           /*Scope*/ 111, /*->14470*/
/*14359*/             OPC_MoveChild, 0,
/*14361*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14364*/             OPC_MoveChild, 0,
/*14366*/             OPC_Scope, 50, /*->14418*/ // 2 children in Scope
/*14368*/               OPC_CheckSame, 0,
/*14370*/               OPC_MoveParent,
/*14371*/               OPC_MoveChild, 1,
/*14373*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14376*/               OPC_MoveChild, 0,
/*14378*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14381*/               OPC_MoveChild, 0,
/*14383*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14386*/               OPC_MoveParent,
/*14387*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14389*/               OPC_CheckType, MVT::v8i8,
/*14391*/               OPC_MoveParent,
/*14392*/               OPC_MoveParent,
/*14393*/               OPC_MoveParent,
/*14394*/               OPC_RecordChild1, // #2 = $Vm
/*14395*/               OPC_MoveParent,
/*14396*/               OPC_CheckType, MVT::v1i64,
/*14398*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14400*/               OPC_EmitInteger, MVT::i32, 14, 
/*14403*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14406*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14418*/             /*Scope*/ 50, /*->14469*/
/*14419*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14422*/               OPC_MoveChild, 0,
/*14424*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14427*/               OPC_MoveChild, 0,
/*14429*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14432*/               OPC_MoveParent,
/*14433*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14435*/               OPC_CheckType, MVT::v8i8,
/*14437*/               OPC_MoveParent,
/*14438*/               OPC_MoveParent,
/*14439*/               OPC_MoveChild, 1,
/*14441*/               OPC_CheckSame, 0,
/*14443*/               OPC_MoveParent,
/*14444*/               OPC_MoveParent,
/*14445*/               OPC_RecordChild1, // #2 = $Vm
/*14446*/               OPC_MoveParent,
/*14447*/               OPC_CheckType, MVT::v1i64,
/*14449*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14451*/               OPC_EmitInteger, MVT::i32, 14, 
/*14454*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14457*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14469*/             0, /*End of Scope*/
/*14470*/           0, /*End of Scope*/
/*14471*/         /*Scope*/ 65|128,1/*193*/, /*->14666*/
/*14473*/           OPC_MoveChild, 1,
/*14475*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14478*/           OPC_Scope, 92, /*->14572*/ // 2 children in Scope
/*14480*/             OPC_RecordChild0, // #1 = $Vd
/*14481*/             OPC_MoveChild, 1,
/*14483*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14486*/             OPC_MoveChild, 0,
/*14488*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14491*/             OPC_MoveChild, 0,
/*14493*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14496*/             OPC_MoveParent,
/*14497*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14499*/             OPC_CheckType, MVT::v8i8,
/*14501*/             OPC_MoveParent,
/*14502*/             OPC_MoveParent,
/*14503*/             OPC_MoveParent,
/*14504*/             OPC_MoveParent,
/*14505*/             OPC_MoveChild, 1,
/*14507*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14510*/             OPC_Scope, 29, /*->14541*/ // 2 children in Scope
/*14512*/               OPC_RecordChild0, // #2 = $Vn
/*14513*/               OPC_MoveChild, 1,
/*14515*/               OPC_CheckSame, 1,
/*14517*/               OPC_MoveParent,
/*14518*/               OPC_MoveParent,
/*14519*/               OPC_CheckType, MVT::v1i64,
/*14521*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14523*/               OPC_EmitInteger, MVT::i32, 14, 
/*14526*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14529*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14541*/             /*Scope*/ 29, /*->14571*/
/*14542*/               OPC_MoveChild, 0,
/*14544*/               OPC_CheckSame, 1,
/*14546*/               OPC_MoveParent,
/*14547*/               OPC_RecordChild1, // #2 = $Vn
/*14548*/               OPC_MoveParent,
/*14549*/               OPC_CheckType, MVT::v1i64,
/*14551*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14553*/               OPC_EmitInteger, MVT::i32, 14, 
/*14556*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14559*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14571*/             0, /*End of Scope*/
/*14572*/           /*Scope*/ 92, /*->14665*/
/*14573*/             OPC_MoveChild, 0,
/*14575*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14578*/             OPC_MoveChild, 0,
/*14580*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14583*/             OPC_MoveChild, 0,
/*14585*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14588*/             OPC_MoveParent,
/*14589*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14591*/             OPC_CheckType, MVT::v8i8,
/*14593*/             OPC_MoveParent,
/*14594*/             OPC_MoveParent,
/*14595*/             OPC_RecordChild1, // #1 = $Vd
/*14596*/             OPC_MoveParent,
/*14597*/             OPC_MoveParent,
/*14598*/             OPC_MoveChild, 1,
/*14600*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14603*/             OPC_Scope, 29, /*->14634*/ // 2 children in Scope
/*14605*/               OPC_RecordChild0, // #2 = $Vn
/*14606*/               OPC_MoveChild, 1,
/*14608*/               OPC_CheckSame, 1,
/*14610*/               OPC_MoveParent,
/*14611*/               OPC_MoveParent,
/*14612*/               OPC_CheckType, MVT::v1i64,
/*14614*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14616*/               OPC_EmitInteger, MVT::i32, 14, 
/*14619*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14622*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14634*/             /*Scope*/ 29, /*->14664*/
/*14635*/               OPC_MoveChild, 0,
/*14637*/               OPC_CheckSame, 1,
/*14639*/               OPC_MoveParent,
/*14640*/               OPC_RecordChild1, // #2 = $Vn
/*14641*/               OPC_MoveParent,
/*14642*/               OPC_CheckType, MVT::v1i64,
/*14644*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14646*/               OPC_EmitInteger, MVT::i32, 14, 
/*14649*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14652*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14664*/             0, /*End of Scope*/
/*14665*/           0, /*End of Scope*/
/*14666*/         0, /*End of Scope*/
/*14667*/       /*Scope*/ 67|128,1/*195*/, /*->14864*/
/*14669*/         OPC_MoveChild, 0,
/*14671*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14674*/         OPC_Scope, 93, /*->14769*/ // 2 children in Scope
/*14676*/           OPC_RecordChild0, // #0 = $Vd
/*14677*/           OPC_MoveChild, 1,
/*14679*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14682*/           OPC_MoveChild, 0,
/*14684*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14687*/           OPC_MoveChild, 0,
/*14689*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14692*/           OPC_MoveParent,
/*14693*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14695*/           OPC_CheckType, MVT::v8i8,
/*14697*/           OPC_MoveParent,
/*14698*/           OPC_MoveParent,
/*14699*/           OPC_MoveParent,
/*14700*/           OPC_RecordChild1, // #1 = $Vm
/*14701*/           OPC_MoveParent,
/*14702*/           OPC_MoveChild, 1,
/*14704*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14707*/           OPC_Scope, 29, /*->14738*/ // 2 children in Scope
/*14709*/             OPC_RecordChild0, // #2 = $Vn
/*14710*/             OPC_MoveChild, 1,
/*14712*/             OPC_CheckSame, 0,
/*14714*/             OPC_MoveParent,
/*14715*/             OPC_MoveParent,
/*14716*/             OPC_CheckType, MVT::v1i64,
/*14718*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14720*/             OPC_EmitInteger, MVT::i32, 14, 
/*14723*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14726*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14738*/           /*Scope*/ 29, /*->14768*/
/*14739*/             OPC_MoveChild, 0,
/*14741*/             OPC_CheckSame, 0,
/*14743*/             OPC_MoveParent,
/*14744*/             OPC_RecordChild1, // #2 = $Vn
/*14745*/             OPC_MoveParent,
/*14746*/             OPC_CheckType, MVT::v1i64,
/*14748*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14750*/             OPC_EmitInteger, MVT::i32, 14, 
/*14753*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14756*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14768*/           0, /*End of Scope*/
/*14769*/         /*Scope*/ 93, /*->14863*/
/*14770*/           OPC_MoveChild, 0,
/*14772*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14775*/           OPC_MoveChild, 0,
/*14777*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14780*/           OPC_MoveChild, 0,
/*14782*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14785*/           OPC_MoveParent,
/*14786*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14788*/           OPC_CheckType, MVT::v8i8,
/*14790*/           OPC_MoveParent,
/*14791*/           OPC_MoveParent,
/*14792*/           OPC_RecordChild1, // #0 = $Vd
/*14793*/           OPC_MoveParent,
/*14794*/           OPC_RecordChild1, // #1 = $Vm
/*14795*/           OPC_MoveParent,
/*14796*/           OPC_MoveChild, 1,
/*14798*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14801*/           OPC_Scope, 29, /*->14832*/ // 2 children in Scope
/*14803*/             OPC_RecordChild0, // #2 = $Vn
/*14804*/             OPC_MoveChild, 1,
/*14806*/             OPC_CheckSame, 0,
/*14808*/             OPC_MoveParent,
/*14809*/             OPC_MoveParent,
/*14810*/             OPC_CheckType, MVT::v1i64,
/*14812*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14814*/             OPC_EmitInteger, MVT::i32, 14, 
/*14817*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14820*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14832*/           /*Scope*/ 29, /*->14862*/
/*14833*/             OPC_MoveChild, 0,
/*14835*/             OPC_CheckSame, 0,
/*14837*/             OPC_MoveParent,
/*14838*/             OPC_RecordChild1, // #2 = $Vn
/*14839*/             OPC_MoveParent,
/*14840*/             OPC_CheckType, MVT::v1i64,
/*14842*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14844*/             OPC_EmitInteger, MVT::i32, 14, 
/*14847*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14850*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14862*/           0, /*End of Scope*/
/*14863*/         0, /*End of Scope*/
/*14864*/       /*Scope*/ 90|128,4/*602*/, /*->15468*/
/*14866*/         OPC_RecordChild0, // #0 = $Vn
/*14867*/         OPC_Scope, 18|128,3/*402*/, /*->15272*/ // 2 children in Scope
/*14870*/           OPC_RecordChild1, // #1 = $Vd
/*14871*/           OPC_MoveParent,
/*14872*/           OPC_MoveChild, 1,
/*14874*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14877*/           OPC_Scope, 57, /*->14936*/ // 4 children in Scope
/*14879*/             OPC_RecordChild0, // #2 = $Vm
/*14880*/             OPC_MoveChild, 1,
/*14882*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14885*/             OPC_MoveChild, 0,
/*14887*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14890*/             OPC_MoveChild, 0,
/*14892*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14895*/             OPC_MoveChild, 0,
/*14897*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14900*/             OPC_MoveParent,
/*14901*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14903*/             OPC_CheckType, MVT::v16i8,
/*14905*/             OPC_MoveParent,
/*14906*/             OPC_MoveParent,
/*14907*/             OPC_MoveChild, 1,
/*14909*/             OPC_CheckSame, 1,
/*14911*/             OPC_MoveParent,
/*14912*/             OPC_MoveParent,
/*14913*/             OPC_MoveParent,
/*14914*/             OPC_CheckType, MVT::v4i32,
/*14916*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14918*/             OPC_EmitInteger, MVT::i32, 14, 
/*14921*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14924*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14936*/           /*Scope*/ 111, /*->15048*/
/*14937*/             OPC_MoveChild, 0,
/*14939*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14942*/             OPC_MoveChild, 0,
/*14944*/             OPC_Scope, 50, /*->14996*/ // 2 children in Scope
/*14946*/               OPC_CheckSame, 1,
/*14948*/               OPC_MoveParent,
/*14949*/               OPC_MoveChild, 1,
/*14951*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14954*/               OPC_MoveChild, 0,
/*14956*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14959*/               OPC_MoveChild, 0,
/*14961*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14964*/               OPC_MoveParent,
/*14965*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14967*/               OPC_CheckType, MVT::v16i8,
/*14969*/               OPC_MoveParent,
/*14970*/               OPC_MoveParent,
/*14971*/               OPC_MoveParent,
/*14972*/               OPC_RecordChild1, // #2 = $Vm
/*14973*/               OPC_MoveParent,
/*14974*/               OPC_CheckType, MVT::v4i32,
/*14976*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14978*/               OPC_EmitInteger, MVT::i32, 14, 
/*14981*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14984*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14996*/             /*Scope*/ 50, /*->15047*/
/*14997*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15000*/               OPC_MoveChild, 0,
/*15002*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15005*/               OPC_MoveChild, 0,
/*15007*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15010*/               OPC_MoveParent,
/*15011*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15013*/               OPC_CheckType, MVT::v16i8,
/*15015*/               OPC_MoveParent,
/*15016*/               OPC_MoveParent,
/*15017*/               OPC_MoveChild, 1,
/*15019*/               OPC_CheckSame, 1,
/*15021*/               OPC_MoveParent,
/*15022*/               OPC_MoveParent,
/*15023*/               OPC_RecordChild1, // #2 = $Vm
/*15024*/               OPC_MoveParent,
/*15025*/               OPC_CheckType, MVT::v4i32,
/*15027*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15029*/               OPC_EmitInteger, MVT::i32, 14, 
/*15032*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15035*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15047*/             0, /*End of Scope*/
/*15048*/           /*Scope*/ 110, /*->15159*/
/*15049*/             OPC_RecordChild0, // #2 = $Vm
/*15050*/             OPC_MoveChild, 1,
/*15052*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15055*/             OPC_MoveChild, 0,
/*15057*/             OPC_Scope, 49, /*->15108*/ // 2 children in Scope
/*15059*/               OPC_CheckSame, 0,
/*15061*/               OPC_MoveParent,
/*15062*/               OPC_MoveChild, 1,
/*15064*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15067*/               OPC_MoveChild, 0,
/*15069*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15072*/               OPC_MoveChild, 0,
/*15074*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15077*/               OPC_MoveParent,
/*15078*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15080*/               OPC_CheckType, MVT::v16i8,
/*15082*/               OPC_MoveParent,
/*15083*/               OPC_MoveParent,
/*15084*/               OPC_MoveParent,
/*15085*/               OPC_MoveParent,
/*15086*/               OPC_CheckType, MVT::v4i32,
/*15088*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15090*/               OPC_EmitInteger, MVT::i32, 14, 
/*15093*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15096*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15108*/             /*Scope*/ 49, /*->15158*/
/*15109*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15112*/               OPC_MoveChild, 0,
/*15114*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15117*/               OPC_MoveChild, 0,
/*15119*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15122*/               OPC_MoveParent,
/*15123*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15125*/               OPC_CheckType, MVT::v16i8,
/*15127*/               OPC_MoveParent,
/*15128*/               OPC_MoveParent,
/*15129*/               OPC_MoveChild, 1,
/*15131*/               OPC_CheckSame, 0,
/*15133*/               OPC_MoveParent,
/*15134*/               OPC_MoveParent,
/*15135*/               OPC_MoveParent,
/*15136*/               OPC_CheckType, MVT::v4i32,
/*15138*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15140*/               OPC_EmitInteger, MVT::i32, 14, 
/*15143*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15146*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15158*/             0, /*End of Scope*/
/*15159*/           /*Scope*/ 111, /*->15271*/
/*15160*/             OPC_MoveChild, 0,
/*15162*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15165*/             OPC_MoveChild, 0,
/*15167*/             OPC_Scope, 50, /*->15219*/ // 2 children in Scope
/*15169*/               OPC_CheckSame, 0,
/*15171*/               OPC_MoveParent,
/*15172*/               OPC_MoveChild, 1,
/*15174*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15177*/               OPC_MoveChild, 0,
/*15179*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15182*/               OPC_MoveChild, 0,
/*15184*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15187*/               OPC_MoveParent,
/*15188*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15190*/               OPC_CheckType, MVT::v16i8,
/*15192*/               OPC_MoveParent,
/*15193*/               OPC_MoveParent,
/*15194*/               OPC_MoveParent,
/*15195*/               OPC_RecordChild1, // #2 = $Vm
/*15196*/               OPC_MoveParent,
/*15197*/               OPC_CheckType, MVT::v4i32,
/*15199*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15201*/               OPC_EmitInteger, MVT::i32, 14, 
/*15204*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15207*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15219*/             /*Scope*/ 50, /*->15270*/
/*15220*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15223*/               OPC_MoveChild, 0,
/*15225*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15228*/               OPC_MoveChild, 0,
/*15230*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15233*/               OPC_MoveParent,
/*15234*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15236*/               OPC_CheckType, MVT::v16i8,
/*15238*/               OPC_MoveParent,
/*15239*/               OPC_MoveParent,
/*15240*/               OPC_MoveChild, 1,
/*15242*/               OPC_CheckSame, 0,
/*15244*/               OPC_MoveParent,
/*15245*/               OPC_MoveParent,
/*15246*/               OPC_RecordChild1, // #2 = $Vm
/*15247*/               OPC_MoveParent,
/*15248*/               OPC_CheckType, MVT::v4i32,
/*15250*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15252*/               OPC_EmitInteger, MVT::i32, 14, 
/*15255*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15258*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15270*/             0, /*End of Scope*/
/*15271*/           0, /*End of Scope*/
/*15272*/         /*Scope*/ 65|128,1/*193*/, /*->15467*/
/*15274*/           OPC_MoveChild, 1,
/*15276*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15279*/           OPC_Scope, 92, /*->15373*/ // 2 children in Scope
/*15281*/             OPC_RecordChild0, // #1 = $Vd
/*15282*/             OPC_MoveChild, 1,
/*15284*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15287*/             OPC_MoveChild, 0,
/*15289*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15292*/             OPC_MoveChild, 0,
/*15294*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15297*/             OPC_MoveParent,
/*15298*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15300*/             OPC_CheckType, MVT::v16i8,
/*15302*/             OPC_MoveParent,
/*15303*/             OPC_MoveParent,
/*15304*/             OPC_MoveParent,
/*15305*/             OPC_MoveParent,
/*15306*/             OPC_MoveChild, 1,
/*15308*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15311*/             OPC_Scope, 29, /*->15342*/ // 2 children in Scope
/*15313*/               OPC_RecordChild0, // #2 = $Vn
/*15314*/               OPC_MoveChild, 1,
/*15316*/               OPC_CheckSame, 1,
/*15318*/               OPC_MoveParent,
/*15319*/               OPC_MoveParent,
/*15320*/               OPC_CheckType, MVT::v4i32,
/*15322*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15324*/               OPC_EmitInteger, MVT::i32, 14, 
/*15327*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15330*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15342*/             /*Scope*/ 29, /*->15372*/
/*15343*/               OPC_MoveChild, 0,
/*15345*/               OPC_CheckSame, 1,
/*15347*/               OPC_MoveParent,
/*15348*/               OPC_RecordChild1, // #2 = $Vn
/*15349*/               OPC_MoveParent,
/*15350*/               OPC_CheckType, MVT::v4i32,
/*15352*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15354*/               OPC_EmitInteger, MVT::i32, 14, 
/*15357*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15360*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15372*/             0, /*End of Scope*/
/*15373*/           /*Scope*/ 92, /*->15466*/
/*15374*/             OPC_MoveChild, 0,
/*15376*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15379*/             OPC_MoveChild, 0,
/*15381*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15384*/             OPC_MoveChild, 0,
/*15386*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15389*/             OPC_MoveParent,
/*15390*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15392*/             OPC_CheckType, MVT::v16i8,
/*15394*/             OPC_MoveParent,
/*15395*/             OPC_MoveParent,
/*15396*/             OPC_RecordChild1, // #1 = $Vd
/*15397*/             OPC_MoveParent,
/*15398*/             OPC_MoveParent,
/*15399*/             OPC_MoveChild, 1,
/*15401*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15404*/             OPC_Scope, 29, /*->15435*/ // 2 children in Scope
/*15406*/               OPC_RecordChild0, // #2 = $Vn
/*15407*/               OPC_MoveChild, 1,
/*15409*/               OPC_CheckSame, 1,
/*15411*/               OPC_MoveParent,
/*15412*/               OPC_MoveParent,
/*15413*/               OPC_CheckType, MVT::v4i32,
/*15415*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15417*/               OPC_EmitInteger, MVT::i32, 14, 
/*15420*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15423*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15435*/             /*Scope*/ 29, /*->15465*/
/*15436*/               OPC_MoveChild, 0,
/*15438*/               OPC_CheckSame, 1,
/*15440*/               OPC_MoveParent,
/*15441*/               OPC_RecordChild1, // #2 = $Vn
/*15442*/               OPC_MoveParent,
/*15443*/               OPC_CheckType, MVT::v4i32,
/*15445*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15447*/               OPC_EmitInteger, MVT::i32, 14, 
/*15450*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15453*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15465*/             0, /*End of Scope*/
/*15466*/           0, /*End of Scope*/
/*15467*/         0, /*End of Scope*/
/*15468*/       /*Scope*/ 67|128,1/*195*/, /*->15665*/
/*15470*/         OPC_MoveChild, 0,
/*15472*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15475*/         OPC_Scope, 93, /*->15570*/ // 2 children in Scope
/*15477*/           OPC_RecordChild0, // #0 = $Vd
/*15478*/           OPC_MoveChild, 1,
/*15480*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15483*/           OPC_MoveChild, 0,
/*15485*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15488*/           OPC_MoveChild, 0,
/*15490*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15493*/           OPC_MoveParent,
/*15494*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15496*/           OPC_CheckType, MVT::v16i8,
/*15498*/           OPC_MoveParent,
/*15499*/           OPC_MoveParent,
/*15500*/           OPC_MoveParent,
/*15501*/           OPC_RecordChild1, // #1 = $Vm
/*15502*/           OPC_MoveParent,
/*15503*/           OPC_MoveChild, 1,
/*15505*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15508*/           OPC_Scope, 29, /*->15539*/ // 2 children in Scope
/*15510*/             OPC_RecordChild0, // #2 = $Vn
/*15511*/             OPC_MoveChild, 1,
/*15513*/             OPC_CheckSame, 0,
/*15515*/             OPC_MoveParent,
/*15516*/             OPC_MoveParent,
/*15517*/             OPC_CheckType, MVT::v4i32,
/*15519*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15521*/             OPC_EmitInteger, MVT::i32, 14, 
/*15524*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15527*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15539*/           /*Scope*/ 29, /*->15569*/
/*15540*/             OPC_MoveChild, 0,
/*15542*/             OPC_CheckSame, 0,
/*15544*/             OPC_MoveParent,
/*15545*/             OPC_RecordChild1, // #2 = $Vn
/*15546*/             OPC_MoveParent,
/*15547*/             OPC_CheckType, MVT::v4i32,
/*15549*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15551*/             OPC_EmitInteger, MVT::i32, 14, 
/*15554*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15557*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15569*/           0, /*End of Scope*/
/*15570*/         /*Scope*/ 93, /*->15664*/
/*15571*/           OPC_MoveChild, 0,
/*15573*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15576*/           OPC_MoveChild, 0,
/*15578*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15581*/           OPC_MoveChild, 0,
/*15583*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15586*/           OPC_MoveParent,
/*15587*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15589*/           OPC_CheckType, MVT::v16i8,
/*15591*/           OPC_MoveParent,
/*15592*/           OPC_MoveParent,
/*15593*/           OPC_RecordChild1, // #0 = $Vd
/*15594*/           OPC_MoveParent,
/*15595*/           OPC_RecordChild1, // #1 = $Vm
/*15596*/           OPC_MoveParent,
/*15597*/           OPC_MoveChild, 1,
/*15599*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15602*/           OPC_Scope, 29, /*->15633*/ // 2 children in Scope
/*15604*/             OPC_RecordChild0, // #2 = $Vn
/*15605*/             OPC_MoveChild, 1,
/*15607*/             OPC_CheckSame, 0,
/*15609*/             OPC_MoveParent,
/*15610*/             OPC_MoveParent,
/*15611*/             OPC_CheckType, MVT::v4i32,
/*15613*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15615*/             OPC_EmitInteger, MVT::i32, 14, 
/*15618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15633*/           /*Scope*/ 29, /*->15663*/
/*15634*/             OPC_MoveChild, 0,
/*15636*/             OPC_CheckSame, 0,
/*15638*/             OPC_MoveParent,
/*15639*/             OPC_RecordChild1, // #2 = $Vn
/*15640*/             OPC_MoveParent,
/*15641*/             OPC_CheckType, MVT::v4i32,
/*15643*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15645*/             OPC_EmitInteger, MVT::i32, 14, 
/*15648*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15651*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15663*/           0, /*End of Scope*/
/*15664*/         0, /*End of Scope*/
/*15665*/       /*Scope*/ 90|128,4/*602*/, /*->16269*/
/*15667*/         OPC_RecordChild0, // #0 = $Vn
/*15668*/         OPC_Scope, 18|128,3/*402*/, /*->16073*/ // 2 children in Scope
/*15671*/           OPC_RecordChild1, // #1 = $Vd
/*15672*/           OPC_MoveParent,
/*15673*/           OPC_MoveChild, 1,
/*15675*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15678*/           OPC_Scope, 57, /*->15737*/ // 4 children in Scope
/*15680*/             OPC_RecordChild0, // #2 = $Vm
/*15681*/             OPC_MoveChild, 1,
/*15683*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15686*/             OPC_MoveChild, 0,
/*15688*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15691*/             OPC_MoveChild, 0,
/*15693*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15696*/             OPC_MoveChild, 0,
/*15698*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15701*/             OPC_MoveParent,
/*15702*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15704*/             OPC_CheckType, MVT::v16i8,
/*15706*/             OPC_MoveParent,
/*15707*/             OPC_MoveParent,
/*15708*/             OPC_MoveChild, 1,
/*15710*/             OPC_CheckSame, 1,
/*15712*/             OPC_MoveParent,
/*15713*/             OPC_MoveParent,
/*15714*/             OPC_MoveParent,
/*15715*/             OPC_CheckType, MVT::v2i64,
/*15717*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15719*/             OPC_EmitInteger, MVT::i32, 14, 
/*15722*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15725*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15737*/           /*Scope*/ 111, /*->15849*/
/*15738*/             OPC_MoveChild, 0,
/*15740*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15743*/             OPC_MoveChild, 0,
/*15745*/             OPC_Scope, 50, /*->15797*/ // 2 children in Scope
/*15747*/               OPC_CheckSame, 1,
/*15749*/               OPC_MoveParent,
/*15750*/               OPC_MoveChild, 1,
/*15752*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15755*/               OPC_MoveChild, 0,
/*15757*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15760*/               OPC_MoveChild, 0,
/*15762*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15765*/               OPC_MoveParent,
/*15766*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15768*/               OPC_CheckType, MVT::v16i8,
/*15770*/               OPC_MoveParent,
/*15771*/               OPC_MoveParent,
/*15772*/               OPC_MoveParent,
/*15773*/               OPC_RecordChild1, // #2 = $Vm
/*15774*/               OPC_MoveParent,
/*15775*/               OPC_CheckType, MVT::v2i64,
/*15777*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15779*/               OPC_EmitInteger, MVT::i32, 14, 
/*15782*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15785*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15797*/             /*Scope*/ 50, /*->15848*/
/*15798*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15801*/               OPC_MoveChild, 0,
/*15803*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15806*/               OPC_MoveChild, 0,
/*15808*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15811*/               OPC_MoveParent,
/*15812*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15814*/               OPC_CheckType, MVT::v16i8,
/*15816*/               OPC_MoveParent,
/*15817*/               OPC_MoveParent,
/*15818*/               OPC_MoveChild, 1,
/*15820*/               OPC_CheckSame, 1,
/*15822*/               OPC_MoveParent,
/*15823*/               OPC_MoveParent,
/*15824*/               OPC_RecordChild1, // #2 = $Vm
/*15825*/               OPC_MoveParent,
/*15826*/               OPC_CheckType, MVT::v2i64,
/*15828*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15830*/               OPC_EmitInteger, MVT::i32, 14, 
/*15833*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15836*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15848*/             0, /*End of Scope*/
/*15849*/           /*Scope*/ 110, /*->15960*/
/*15850*/             OPC_RecordChild0, // #2 = $Vm
/*15851*/             OPC_MoveChild, 1,
/*15853*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15856*/             OPC_MoveChild, 0,
/*15858*/             OPC_Scope, 49, /*->15909*/ // 2 children in Scope
/*15860*/               OPC_CheckSame, 0,
/*15862*/               OPC_MoveParent,
/*15863*/               OPC_MoveChild, 1,
/*15865*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15868*/               OPC_MoveChild, 0,
/*15870*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15873*/               OPC_MoveChild, 0,
/*15875*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15878*/               OPC_MoveParent,
/*15879*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15881*/               OPC_CheckType, MVT::v16i8,
/*15883*/               OPC_MoveParent,
/*15884*/               OPC_MoveParent,
/*15885*/               OPC_MoveParent,
/*15886*/               OPC_MoveParent,
/*15887*/               OPC_CheckType, MVT::v2i64,
/*15889*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15891*/               OPC_EmitInteger, MVT::i32, 14, 
/*15894*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15897*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15909*/             /*Scope*/ 49, /*->15959*/
/*15910*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15913*/               OPC_MoveChild, 0,
/*15915*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15918*/               OPC_MoveChild, 0,
/*15920*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15923*/               OPC_MoveParent,
/*15924*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15926*/               OPC_CheckType, MVT::v16i8,
/*15928*/               OPC_MoveParent,
/*15929*/               OPC_MoveParent,
/*15930*/               OPC_MoveChild, 1,
/*15932*/               OPC_CheckSame, 0,
/*15934*/               OPC_MoveParent,
/*15935*/               OPC_MoveParent,
/*15936*/               OPC_MoveParent,
/*15937*/               OPC_CheckType, MVT::v2i64,
/*15939*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15941*/               OPC_EmitInteger, MVT::i32, 14, 
/*15944*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15947*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15959*/             0, /*End of Scope*/
/*15960*/           /*Scope*/ 111, /*->16072*/
/*15961*/             OPC_MoveChild, 0,
/*15963*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15966*/             OPC_MoveChild, 0,
/*15968*/             OPC_Scope, 50, /*->16020*/ // 2 children in Scope
/*15970*/               OPC_CheckSame, 0,
/*15972*/               OPC_MoveParent,
/*15973*/               OPC_MoveChild, 1,
/*15975*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15978*/               OPC_MoveChild, 0,
/*15980*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15983*/               OPC_MoveChild, 0,
/*15985*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15988*/               OPC_MoveParent,
/*15989*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15991*/               OPC_CheckType, MVT::v16i8,
/*15993*/               OPC_MoveParent,
/*15994*/               OPC_MoveParent,
/*15995*/               OPC_MoveParent,
/*15996*/               OPC_RecordChild1, // #2 = $Vm
/*15997*/               OPC_MoveParent,
/*15998*/               OPC_CheckType, MVT::v2i64,
/*16000*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16002*/               OPC_EmitInteger, MVT::i32, 14, 
/*16005*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16008*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16020*/             /*Scope*/ 50, /*->16071*/
/*16021*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16024*/               OPC_MoveChild, 0,
/*16026*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16029*/               OPC_MoveChild, 0,
/*16031*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16034*/               OPC_MoveParent,
/*16035*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16037*/               OPC_CheckType, MVT::v16i8,
/*16039*/               OPC_MoveParent,
/*16040*/               OPC_MoveParent,
/*16041*/               OPC_MoveChild, 1,
/*16043*/               OPC_CheckSame, 0,
/*16045*/               OPC_MoveParent,
/*16046*/               OPC_MoveParent,
/*16047*/               OPC_RecordChild1, // #2 = $Vm
/*16048*/               OPC_MoveParent,
/*16049*/               OPC_CheckType, MVT::v2i64,
/*16051*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16053*/               OPC_EmitInteger, MVT::i32, 14, 
/*16056*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16059*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16071*/             0, /*End of Scope*/
/*16072*/           0, /*End of Scope*/
/*16073*/         /*Scope*/ 65|128,1/*193*/, /*->16268*/
/*16075*/           OPC_MoveChild, 1,
/*16077*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16080*/           OPC_Scope, 92, /*->16174*/ // 2 children in Scope
/*16082*/             OPC_RecordChild0, // #1 = $Vd
/*16083*/             OPC_MoveChild, 1,
/*16085*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16088*/             OPC_MoveChild, 0,
/*16090*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16093*/             OPC_MoveChild, 0,
/*16095*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16098*/             OPC_MoveParent,
/*16099*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16101*/             OPC_CheckType, MVT::v16i8,
/*16103*/             OPC_MoveParent,
/*16104*/             OPC_MoveParent,
/*16105*/             OPC_MoveParent,
/*16106*/             OPC_MoveParent,
/*16107*/             OPC_MoveChild, 1,
/*16109*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16112*/             OPC_Scope, 29, /*->16143*/ // 2 children in Scope
/*16114*/               OPC_RecordChild0, // #2 = $Vn
/*16115*/               OPC_MoveChild, 1,
/*16117*/               OPC_CheckSame, 1,
/*16119*/               OPC_MoveParent,
/*16120*/               OPC_MoveParent,
/*16121*/               OPC_CheckType, MVT::v2i64,
/*16123*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16125*/               OPC_EmitInteger, MVT::i32, 14, 
/*16128*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16131*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16143*/             /*Scope*/ 29, /*->16173*/
/*16144*/               OPC_MoveChild, 0,
/*16146*/               OPC_CheckSame, 1,
/*16148*/               OPC_MoveParent,
/*16149*/               OPC_RecordChild1, // #2 = $Vn
/*16150*/               OPC_MoveParent,
/*16151*/               OPC_CheckType, MVT::v2i64,
/*16153*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16155*/               OPC_EmitInteger, MVT::i32, 14, 
/*16158*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16161*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16173*/             0, /*End of Scope*/
/*16174*/           /*Scope*/ 92, /*->16267*/
/*16175*/             OPC_MoveChild, 0,
/*16177*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16180*/             OPC_MoveChild, 0,
/*16182*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16185*/             OPC_MoveChild, 0,
/*16187*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16190*/             OPC_MoveParent,
/*16191*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16193*/             OPC_CheckType, MVT::v16i8,
/*16195*/             OPC_MoveParent,
/*16196*/             OPC_MoveParent,
/*16197*/             OPC_RecordChild1, // #1 = $Vd
/*16198*/             OPC_MoveParent,
/*16199*/             OPC_MoveParent,
/*16200*/             OPC_MoveChild, 1,
/*16202*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16205*/             OPC_Scope, 29, /*->16236*/ // 2 children in Scope
/*16207*/               OPC_RecordChild0, // #2 = $Vn
/*16208*/               OPC_MoveChild, 1,
/*16210*/               OPC_CheckSame, 1,
/*16212*/               OPC_MoveParent,
/*16213*/               OPC_MoveParent,
/*16214*/               OPC_CheckType, MVT::v2i64,
/*16216*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16218*/               OPC_EmitInteger, MVT::i32, 14, 
/*16221*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16224*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16236*/             /*Scope*/ 29, /*->16266*/
/*16237*/               OPC_MoveChild, 0,
/*16239*/               OPC_CheckSame, 1,
/*16241*/               OPC_MoveParent,
/*16242*/               OPC_RecordChild1, // #2 = $Vn
/*16243*/               OPC_MoveParent,
/*16244*/               OPC_CheckType, MVT::v2i64,
/*16246*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16248*/               OPC_EmitInteger, MVT::i32, 14, 
/*16251*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16254*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16266*/             0, /*End of Scope*/
/*16267*/           0, /*End of Scope*/
/*16268*/         0, /*End of Scope*/
/*16269*/       /*Scope*/ 67|128,1/*195*/, /*->16466*/
/*16271*/         OPC_MoveChild, 0,
/*16273*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16276*/         OPC_Scope, 93, /*->16371*/ // 2 children in Scope
/*16278*/           OPC_RecordChild0, // #0 = $Vd
/*16279*/           OPC_MoveChild, 1,
/*16281*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16284*/           OPC_MoveChild, 0,
/*16286*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16289*/           OPC_MoveChild, 0,
/*16291*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16294*/           OPC_MoveParent,
/*16295*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16297*/           OPC_CheckType, MVT::v16i8,
/*16299*/           OPC_MoveParent,
/*16300*/           OPC_MoveParent,
/*16301*/           OPC_MoveParent,
/*16302*/           OPC_RecordChild1, // #1 = $Vm
/*16303*/           OPC_MoveParent,
/*16304*/           OPC_MoveChild, 1,
/*16306*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16309*/           OPC_Scope, 29, /*->16340*/ // 2 children in Scope
/*16311*/             OPC_RecordChild0, // #2 = $Vn
/*16312*/             OPC_MoveChild, 1,
/*16314*/             OPC_CheckSame, 0,
/*16316*/             OPC_MoveParent,
/*16317*/             OPC_MoveParent,
/*16318*/             OPC_CheckType, MVT::v2i64,
/*16320*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16322*/             OPC_EmitInteger, MVT::i32, 14, 
/*16325*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16328*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16340*/           /*Scope*/ 29, /*->16370*/
/*16341*/             OPC_MoveChild, 0,
/*16343*/             OPC_CheckSame, 0,
/*16345*/             OPC_MoveParent,
/*16346*/             OPC_RecordChild1, // #2 = $Vn
/*16347*/             OPC_MoveParent,
/*16348*/             OPC_CheckType, MVT::v2i64,
/*16350*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16352*/             OPC_EmitInteger, MVT::i32, 14, 
/*16355*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16358*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16370*/           0, /*End of Scope*/
/*16371*/         /*Scope*/ 93, /*->16465*/
/*16372*/           OPC_MoveChild, 0,
/*16374*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16377*/           OPC_MoveChild, 0,
/*16379*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16382*/           OPC_MoveChild, 0,
/*16384*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16387*/           OPC_MoveParent,
/*16388*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16390*/           OPC_CheckType, MVT::v16i8,
/*16392*/           OPC_MoveParent,
/*16393*/           OPC_MoveParent,
/*16394*/           OPC_RecordChild1, // #0 = $Vd
/*16395*/           OPC_MoveParent,
/*16396*/           OPC_RecordChild1, // #1 = $Vm
/*16397*/           OPC_MoveParent,
/*16398*/           OPC_MoveChild, 1,
/*16400*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16403*/           OPC_Scope, 29, /*->16434*/ // 2 children in Scope
/*16405*/             OPC_RecordChild0, // #2 = $Vn
/*16406*/             OPC_MoveChild, 1,
/*16408*/             OPC_CheckSame, 0,
/*16410*/             OPC_MoveParent,
/*16411*/             OPC_MoveParent,
/*16412*/             OPC_CheckType, MVT::v2i64,
/*16414*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16416*/             OPC_EmitInteger, MVT::i32, 14, 
/*16419*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16422*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16434*/           /*Scope*/ 29, /*->16464*/
/*16435*/             OPC_MoveChild, 0,
/*16437*/             OPC_CheckSame, 0,
/*16439*/             OPC_MoveParent,
/*16440*/             OPC_RecordChild1, // #2 = $Vn
/*16441*/             OPC_MoveParent,
/*16442*/             OPC_CheckType, MVT::v2i64,
/*16444*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16446*/             OPC_EmitInteger, MVT::i32, 14, 
/*16449*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16452*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16464*/           0, /*End of Scope*/
/*16465*/         0, /*End of Scope*/
/*16466*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*16468*/   /*Scope*/ 0|128,1/*128*/, /*->16598*/
/*16470*/     OPC_RecordChild0, // #0 = $Vn
/*16471*/     OPC_MoveChild, 1,
/*16473*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16476*/     OPC_Scope, 73, /*->16551*/ // 2 children in Scope
/*16478*/       OPC_RecordChild0, // #1 = $Vm
/*16479*/       OPC_MoveChild, 1,
/*16481*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16484*/       OPC_MoveChild, 0,
/*16486*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16489*/       OPC_MoveChild, 0,
/*16491*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16494*/       OPC_MoveParent,
/*16495*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16497*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->16524
/*16500*/         OPC_MoveParent,
/*16501*/         OPC_MoveParent,
/*16502*/         OPC_MoveParent,
/*16503*/         OPC_CheckType, MVT::v2i32,
/*16505*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16507*/         OPC_EmitInteger, MVT::i32, 14, 
/*16510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->16550
/*16526*/         OPC_MoveParent,
/*16527*/         OPC_MoveParent,
/*16528*/         OPC_MoveParent,
/*16529*/         OPC_CheckType, MVT::v4i32,
/*16531*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16533*/         OPC_EmitInteger, MVT::i32, 14, 
/*16536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*16551*/     /*Scope*/ 45, /*->16597*/
/*16552*/       OPC_MoveChild, 0,
/*16554*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16557*/       OPC_MoveChild, 0,
/*16559*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16562*/       OPC_MoveChild, 0,
/*16564*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16567*/       OPC_MoveParent,
/*16568*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16570*/       OPC_CheckType, MVT::v8i8,
/*16572*/       OPC_MoveParent,
/*16573*/       OPC_MoveParent,
/*16574*/       OPC_RecordChild1, // #1 = $Vm
/*16575*/       OPC_MoveParent,
/*16576*/       OPC_CheckType, MVT::v2i32,
/*16578*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16580*/       OPC_EmitInteger, MVT::i32, 14, 
/*16583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16597*/     0, /*End of Scope*/
/*16598*/   /*Scope*/ 101, /*->16700*/
/*16599*/     OPC_MoveChild, 0,
/*16601*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16604*/     OPC_Scope, 46, /*->16652*/ // 2 children in Scope
/*16606*/       OPC_RecordChild0, // #0 = $Vm
/*16607*/       OPC_MoveChild, 1,
/*16609*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16612*/       OPC_MoveChild, 0,
/*16614*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16617*/       OPC_MoveChild, 0,
/*16619*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16622*/       OPC_MoveParent,
/*16623*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16625*/       OPC_CheckType, MVT::v8i8,
/*16627*/       OPC_MoveParent,
/*16628*/       OPC_MoveParent,
/*16629*/       OPC_MoveParent,
/*16630*/       OPC_RecordChild1, // #1 = $Vn
/*16631*/       OPC_CheckType, MVT::v2i32,
/*16633*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16635*/       OPC_EmitInteger, MVT::i32, 14, 
/*16638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16652*/     /*Scope*/ 46, /*->16699*/
/*16653*/       OPC_MoveChild, 0,
/*16655*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16658*/       OPC_MoveChild, 0,
/*16660*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16663*/       OPC_MoveChild, 0,
/*16665*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16668*/       OPC_MoveParent,
/*16669*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16671*/       OPC_CheckType, MVT::v8i8,
/*16673*/       OPC_MoveParent,
/*16674*/       OPC_MoveParent,
/*16675*/       OPC_RecordChild1, // #0 = $Vm
/*16676*/       OPC_MoveParent,
/*16677*/       OPC_RecordChild1, // #1 = $Vn
/*16678*/       OPC_CheckType, MVT::v2i32,
/*16680*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16682*/       OPC_EmitInteger, MVT::i32, 14, 
/*16685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16699*/     0, /*End of Scope*/
/*16700*/   /*Scope*/ 51, /*->16752*/
/*16701*/     OPC_RecordChild0, // #0 = $Vn
/*16702*/     OPC_MoveChild, 1,
/*16704*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16707*/     OPC_MoveChild, 0,
/*16709*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16712*/     OPC_MoveChild, 0,
/*16714*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16717*/     OPC_MoveChild, 0,
/*16719*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16722*/     OPC_MoveParent,
/*16723*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16725*/     OPC_CheckType, MVT::v16i8,
/*16727*/     OPC_MoveParent,
/*16728*/     OPC_MoveParent,
/*16729*/     OPC_RecordChild1, // #1 = $Vm
/*16730*/     OPC_MoveParent,
/*16731*/     OPC_CheckType, MVT::v4i32,
/*16733*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16735*/     OPC_EmitInteger, MVT::i32, 14, 
/*16738*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16741*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16752*/   /*Scope*/ 101, /*->16854*/
/*16753*/     OPC_MoveChild, 0,
/*16755*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16758*/     OPC_Scope, 46, /*->16806*/ // 2 children in Scope
/*16760*/       OPC_RecordChild0, // #0 = $Vm
/*16761*/       OPC_MoveChild, 1,
/*16763*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16766*/       OPC_MoveChild, 0,
/*16768*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16771*/       OPC_MoveChild, 0,
/*16773*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16776*/       OPC_MoveParent,
/*16777*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16779*/       OPC_CheckType, MVT::v16i8,
/*16781*/       OPC_MoveParent,
/*16782*/       OPC_MoveParent,
/*16783*/       OPC_MoveParent,
/*16784*/       OPC_RecordChild1, // #1 = $Vn
/*16785*/       OPC_CheckType, MVT::v4i32,
/*16787*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16789*/       OPC_EmitInteger, MVT::i32, 14, 
/*16792*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16806*/     /*Scope*/ 46, /*->16853*/
/*16807*/       OPC_MoveChild, 0,
/*16809*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16812*/       OPC_MoveChild, 0,
/*16814*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16817*/       OPC_MoveChild, 0,
/*16819*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16822*/       OPC_MoveParent,
/*16823*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16825*/       OPC_CheckType, MVT::v16i8,
/*16827*/       OPC_MoveParent,
/*16828*/       OPC_MoveParent,
/*16829*/       OPC_RecordChild1, // #0 = $Vm
/*16830*/       OPC_MoveParent,
/*16831*/       OPC_RecordChild1, // #1 = $Vn
/*16832*/       OPC_CheckType, MVT::v4i32,
/*16834*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16836*/       OPC_EmitInteger, MVT::i32, 14, 
/*16839*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16842*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16853*/     0, /*End of Scope*/
/*16854*/   /*Scope*/ 61, /*->16916*/
/*16855*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*16861*/     OPC_RecordChild0, // #0 = $src
/*16862*/     OPC_CheckType, MVT::i32,
/*16864*/     OPC_Scope, 24, /*->16890*/ // 2 children in Scope
/*16866*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*16868*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*16873*/       OPC_EmitInteger, MVT::i32, 14, 
/*16876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*16890*/     /*Scope*/ 24, /*->16915*/
/*16891*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16893*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*16898*/       OPC_EmitInteger, MVT::i32, 14, 
/*16901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*16915*/     0, /*End of Scope*/
/*16916*/   /*Scope*/ 101|128,1/*229*/, /*->17147*/
/*16918*/     OPC_RecordChild0, // #0 = $Rn
/*16919*/     OPC_RecordChild1, // #1 = $imm
/*16920*/     OPC_Scope, 103, /*->17025*/ // 4 children in Scope
/*16922*/       OPC_MoveChild, 1,
/*16924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16927*/       OPC_Scope, 30, /*->16959*/ // 3 children in Scope
/*16929*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*16931*/         OPC_MoveParent,
/*16932*/         OPC_CheckType, MVT::i32,
/*16934*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16936*/         OPC_EmitConvertToTarget, 1,
/*16938*/         OPC_EmitInteger, MVT::i32, 14, 
/*16941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16959*/       /*Scope*/ 30, /*->16990*/
/*16960*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*16962*/         OPC_MoveParent,
/*16963*/         OPC_CheckType, MVT::i32,
/*16965*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16967*/         OPC_EmitConvertToTarget, 1,
/*16969*/         OPC_EmitInteger, MVT::i32, 14, 
/*16972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16978*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16990*/       /*Scope*/ 33, /*->17024*/
/*16991*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*16993*/         OPC_MoveParent,
/*16994*/         OPC_CheckType, MVT::i32,
/*16996*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16998*/         OPC_EmitConvertToTarget, 1,
/*17000*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*17003*/         OPC_EmitInteger, MVT::i32, 14, 
/*17006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*17024*/       0, /*End of Scope*/
/*17025*/     /*Scope*/ 76, /*->17102*/
/*17026*/       OPC_CheckType, MVT::i32,
/*17028*/       OPC_Scope, 23, /*->17053*/ // 3 children in Scope
/*17030*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17032*/         OPC_EmitInteger, MVT::i32, 14, 
/*17035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17053*/       /*Scope*/ 23, /*->17077*/
/*17054*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17056*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17059*/         OPC_EmitInteger, MVT::i32, 14, 
/*17062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17077*/       /*Scope*/ 23, /*->17101*/
/*17078*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17080*/         OPC_EmitInteger, MVT::i32, 14, 
/*17083*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17089*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17101*/       0, /*End of Scope*/
/*17102*/     /*Scope*/ 21, /*->17124*/
/*17103*/       OPC_CheckType, MVT::v2i32,
/*17105*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17107*/       OPC_EmitInteger, MVT::i32, 14, 
/*17110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17124*/     /*Scope*/ 21, /*->17146*/
/*17125*/       OPC_CheckType, MVT::v4i32,
/*17127*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17129*/       OPC_EmitInteger, MVT::i32, 14, 
/*17132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17146*/     0, /*End of Scope*/
/*17147*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 112|128,9/*1264*/,  TARGET_VAL(ISD::MUL),// ->18416
/*17152*/   OPC_Scope, 95|128,2/*351*/, /*->17506*/ // 8 children in Scope
/*17155*/     OPC_MoveChild, 0,
/*17157*/     OPC_SwitchOpcode /*2 cases */, 21|128,2/*277*/,  TARGET_VAL(ISD::SRA),// ->17439
/*17162*/       OPC_Scope, 104, /*->17268*/ // 2 children in Scope
/*17164*/         OPC_MoveChild, 0,
/*17166*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17169*/         OPC_RecordChild0, // #0 = $a
/*17170*/         OPC_MoveChild, 1,
/*17172*/         OPC_CheckInteger, 16, 
/*17174*/         OPC_CheckType, MVT::i32,
/*17176*/         OPC_MoveParent,
/*17177*/         OPC_MoveParent,
/*17178*/         OPC_MoveChild, 1,
/*17180*/         OPC_CheckInteger, 16, 
/*17182*/         OPC_CheckType, MVT::i32,
/*17184*/         OPC_MoveParent,
/*17185*/         OPC_MoveParent,
/*17186*/         OPC_MoveChild, 1,
/*17188*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17191*/         OPC_Scope, 43, /*->17236*/ // 2 children in Scope
/*17193*/           OPC_MoveChild, 0,
/*17195*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17198*/           OPC_RecordChild0, // #1 = $b
/*17199*/           OPC_MoveChild, 1,
/*17201*/           OPC_CheckInteger, 16, 
/*17203*/           OPC_CheckType, MVT::i32,
/*17205*/           OPC_MoveParent,
/*17206*/           OPC_MoveParent,
/*17207*/           OPC_MoveChild, 1,
/*17209*/           OPC_CheckInteger, 16, 
/*17211*/           OPC_CheckType, MVT::i32,
/*17213*/           OPC_MoveParent,
/*17214*/           OPC_MoveParent,
/*17215*/           OPC_CheckType, MVT::i32,
/*17217*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17219*/           OPC_EmitInteger, MVT::i32, 14, 
/*17222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17225*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17236*/         /*Scope*/ 30, /*->17267*/
/*17237*/           OPC_RecordChild0, // #1 = $b
/*17238*/           OPC_MoveChild, 1,
/*17240*/           OPC_CheckInteger, 16, 
/*17242*/           OPC_CheckType, MVT::i32,
/*17244*/           OPC_MoveParent,
/*17245*/           OPC_MoveParent,
/*17246*/           OPC_CheckType, MVT::i32,
/*17248*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17250*/           OPC_EmitInteger, MVT::i32, 14, 
/*17253*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17256*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17267*/         0, /*End of Scope*/
/*17268*/       /*Scope*/ 40|128,1/*168*/, /*->17438*/
/*17270*/         OPC_RecordChild0, // #0 = $a
/*17271*/         OPC_MoveChild, 1,
/*17273*/         OPC_CheckInteger, 16, 
/*17275*/         OPC_CheckType, MVT::i32,
/*17277*/         OPC_MoveParent,
/*17278*/         OPC_MoveParent,
/*17279*/         OPC_MoveChild, 1,
/*17281*/         OPC_SwitchOpcode /*2 cases */, 100,  TARGET_VAL(ISD::SRA),// ->17385
/*17285*/           OPC_Scope, 43, /*->17330*/ // 2 children in Scope
/*17287*/             OPC_MoveChild, 0,
/*17289*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17292*/             OPC_RecordChild0, // #1 = $b
/*17293*/             OPC_MoveChild, 1,
/*17295*/             OPC_CheckInteger, 16, 
/*17297*/             OPC_CheckType, MVT::i32,
/*17299*/             OPC_MoveParent,
/*17300*/             OPC_MoveParent,
/*17301*/             OPC_MoveChild, 1,
/*17303*/             OPC_CheckInteger, 16, 
/*17305*/             OPC_CheckType, MVT::i32,
/*17307*/             OPC_MoveParent,
/*17308*/             OPC_MoveParent,
/*17309*/             OPC_CheckType, MVT::i32,
/*17311*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17313*/             OPC_EmitInteger, MVT::i32, 14, 
/*17316*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17319*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17330*/           /*Scope*/ 53, /*->17384*/
/*17331*/             OPC_RecordChild0, // #1 = $Rm
/*17332*/             OPC_MoveChild, 1,
/*17334*/             OPC_CheckInteger, 16, 
/*17336*/             OPC_CheckType, MVT::i32,
/*17338*/             OPC_MoveParent,
/*17339*/             OPC_MoveParent,
/*17340*/             OPC_CheckType, MVT::i32,
/*17342*/             OPC_Scope, 19, /*->17363*/ // 2 children in Scope
/*17344*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17346*/               OPC_EmitInteger, MVT::i32, 14, 
/*17349*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17352*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17363*/             /*Scope*/ 19, /*->17383*/
/*17364*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17366*/               OPC_EmitInteger, MVT::i32, 14, 
/*17369*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17372*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17383*/             0, /*End of Scope*/
/*17384*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17437
/*17388*/           OPC_RecordChild0, // #1 = $Rm
/*17389*/           OPC_MoveChild, 1,
/*17391*/           OPC_CheckValueType, MVT::i16,
/*17393*/           OPC_MoveParent,
/*17394*/           OPC_MoveParent,
/*17395*/           OPC_Scope, 19, /*->17416*/ // 2 children in Scope
/*17397*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17399*/             OPC_EmitInteger, MVT::i32, 14, 
/*17402*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17405*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17416*/           /*Scope*/ 19, /*->17436*/
/*17417*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17419*/             OPC_EmitInteger, MVT::i32, 14, 
/*17422*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17425*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17436*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*17438*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17505
/*17442*/       OPC_RecordChild0, // #0 = $Rn
/*17443*/       OPC_MoveChild, 1,
/*17445*/       OPC_CheckValueType, MVT::i16,
/*17447*/       OPC_MoveParent,
/*17448*/       OPC_MoveParent,
/*17449*/       OPC_MoveChild, 1,
/*17451*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17454*/       OPC_RecordChild0, // #1 = $Rm
/*17455*/       OPC_MoveChild, 1,
/*17457*/       OPC_CheckInteger, 16, 
/*17459*/       OPC_CheckType, MVT::i32,
/*17461*/       OPC_MoveParent,
/*17462*/       OPC_MoveParent,
/*17463*/       OPC_Scope, 19, /*->17484*/ // 2 children in Scope
/*17465*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17467*/         OPC_EmitInteger, MVT::i32, 14, 
/*17470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17473*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17484*/       /*Scope*/ 19, /*->17504*/
/*17485*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17487*/         OPC_EmitInteger, MVT::i32, 14, 
/*17490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17504*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17506*/   /*Scope*/ 41, /*->17548*/
/*17507*/     OPC_RecordChild0, // #0 = $a
/*17508*/     OPC_MoveChild, 0,
/*17510*/     OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17512*/     OPC_MoveParent,
/*17513*/     OPC_MoveChild, 1,
/*17515*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17518*/     OPC_RecordChild0, // #1 = $b
/*17519*/     OPC_MoveChild, 1,
/*17521*/     OPC_CheckInteger, 16, 
/*17523*/     OPC_CheckType, MVT::i32,
/*17525*/     OPC_MoveParent,
/*17526*/     OPC_MoveParent,
/*17527*/     OPC_CheckType, MVT::i32,
/*17529*/     OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17531*/     OPC_EmitInteger, MVT::i32, 14, 
/*17534*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17537*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17548*/   /*Scope*/ 107, /*->17656*/
/*17549*/     OPC_MoveChild, 0,
/*17551*/     OPC_SwitchOpcode /*2 cases */, 36,  TARGET_VAL(ISD::SRA),// ->17591
/*17555*/       OPC_RecordChild0, // #0 = $a
/*17556*/       OPC_MoveChild, 1,
/*17558*/       OPC_CheckInteger, 16, 
/*17560*/       OPC_CheckType, MVT::i32,
/*17562*/       OPC_MoveParent,
/*17563*/       OPC_MoveParent,
/*17564*/       OPC_RecordChild1, // #1 = $b
/*17565*/       OPC_MoveChild, 1,
/*17567*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17569*/       OPC_MoveParent,
/*17570*/       OPC_CheckType, MVT::i32,
/*17572*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17574*/       OPC_EmitInteger, MVT::i32, 14, 
/*17577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
              /*SwitchOpcode*/ 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17655
/*17594*/       OPC_RecordChild0, // #0 = $Rn
/*17595*/       OPC_MoveChild, 1,
/*17597*/       OPC_CheckValueType, MVT::i16,
/*17599*/       OPC_MoveParent,
/*17600*/       OPC_MoveParent,
/*17601*/       OPC_MoveChild, 1,
/*17603*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*17606*/       OPC_RecordChild0, // #1 = $Rm
/*17607*/       OPC_MoveChild, 1,
/*17609*/       OPC_CheckValueType, MVT::i16,
/*17611*/       OPC_MoveParent,
/*17612*/       OPC_MoveParent,
/*17613*/       OPC_Scope, 19, /*->17634*/ // 2 children in Scope
/*17615*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17617*/         OPC_EmitInteger, MVT::i32, 14, 
/*17620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17634*/       /*Scope*/ 19, /*->17654*/
/*17635*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17637*/         OPC_EmitInteger, MVT::i32, 14, 
/*17640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17654*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17656*/   /*Scope*/ 94|128,1/*222*/, /*->17880*/
/*17658*/     OPC_RecordChild0, // #0 = $a
/*17659*/     OPC_Scope, 32, /*->17693*/ // 3 children in Scope
/*17661*/       OPC_MoveChild, 0,
/*17663*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17665*/       OPC_MoveParent,
/*17666*/       OPC_RecordChild1, // #1 = $b
/*17667*/       OPC_MoveChild, 1,
/*17669*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17671*/       OPC_MoveParent,
/*17672*/       OPC_CheckType, MVT::i32,
/*17674*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17676*/       OPC_EmitInteger, MVT::i32, 14, 
/*17679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17693*/     /*Scope*/ 53, /*->17747*/
/*17694*/       OPC_RecordChild1, // #1 = $Rm
/*17695*/       OPC_CheckType, MVT::i32,
/*17697*/       OPC_Scope, 23, /*->17722*/ // 2 children in Scope
/*17699*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17701*/         OPC_EmitInteger, MVT::i32, 14, 
/*17704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17710*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17722*/       /*Scope*/ 23, /*->17746*/
/*17723*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*17725*/         OPC_EmitInteger, MVT::i32, 14, 
/*17728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17746*/       0, /*End of Scope*/
/*17747*/     /*Scope*/ 2|128,1/*130*/, /*->17879*/
/*17749*/       OPC_MoveChild, 1,
/*17751*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17754*/       OPC_RecordChild0, // #1 = $Vm
/*17755*/       OPC_Scope, 60, /*->17817*/ // 2 children in Scope
/*17757*/         OPC_CheckChild0Type, MVT::v4i16,
/*17759*/         OPC_RecordChild1, // #2 = $lane
/*17760*/         OPC_MoveChild, 1,
/*17762*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17765*/         OPC_MoveParent,
/*17766*/         OPC_MoveParent,
/*17767*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17792
/*17770*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17772*/           OPC_EmitConvertToTarget, 2,
/*17774*/           OPC_EmitInteger, MVT::i32, 14, 
/*17777*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17780*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->17816
/*17794*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17796*/           OPC_EmitConvertToTarget, 2,
/*17798*/           OPC_EmitInteger, MVT::i32, 14, 
/*17801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*17817*/       /*Scope*/ 60, /*->17878*/
/*17818*/         OPC_CheckChild0Type, MVT::v2i32,
/*17820*/         OPC_RecordChild1, // #2 = $lane
/*17821*/         OPC_MoveChild, 1,
/*17823*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17826*/         OPC_MoveParent,
/*17827*/         OPC_MoveParent,
/*17828*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17853
/*17831*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17833*/           OPC_EmitConvertToTarget, 2,
/*17835*/           OPC_EmitInteger, MVT::i32, 14, 
/*17838*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17841*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->17877
/*17855*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17857*/           OPC_EmitConvertToTarget, 2,
/*17859*/           OPC_EmitInteger, MVT::i32, 14, 
/*17862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17865*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*17878*/       0, /*End of Scope*/
/*17879*/     0, /*End of Scope*/
/*17880*/   /*Scope*/ 4|128,1/*132*/, /*->18014*/
/*17882*/     OPC_MoveChild, 0,
/*17884*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17887*/     OPC_RecordChild0, // #0 = $Vm
/*17888*/     OPC_Scope, 61, /*->17951*/ // 2 children in Scope
/*17890*/       OPC_CheckChild0Type, MVT::v4i16,
/*17892*/       OPC_RecordChild1, // #1 = $lane
/*17893*/       OPC_MoveChild, 1,
/*17895*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17898*/       OPC_MoveParent,
/*17899*/       OPC_MoveParent,
/*17900*/       OPC_RecordChild1, // #2 = $Vn
/*17901*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17926
/*17904*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17906*/         OPC_EmitConvertToTarget, 1,
/*17908*/         OPC_EmitInteger, MVT::i32, 14, 
/*17911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17914*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->17950
/*17928*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17930*/         OPC_EmitConvertToTarget, 1,
/*17932*/         OPC_EmitInteger, MVT::i32, 14, 
/*17935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17951*/     /*Scope*/ 61, /*->18013*/
/*17952*/       OPC_CheckChild0Type, MVT::v2i32,
/*17954*/       OPC_RecordChild1, // #1 = $lane
/*17955*/       OPC_MoveChild, 1,
/*17957*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17960*/       OPC_MoveParent,
/*17961*/       OPC_MoveParent,
/*17962*/       OPC_RecordChild1, // #2 = $Vn
/*17963*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17988
/*17966*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17968*/         OPC_EmitConvertToTarget, 1,
/*17970*/         OPC_EmitInteger, MVT::i32, 14, 
/*17973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17976*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->18012
/*17990*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17992*/         OPC_EmitConvertToTarget, 1,
/*17994*/         OPC_EmitInteger, MVT::i32, 14, 
/*17997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18000*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*18013*/     0, /*End of Scope*/
/*18014*/   /*Scope*/ 109, /*->18124*/
/*18015*/     OPC_RecordChild0, // #0 = $src1
/*18016*/     OPC_MoveChild, 1,
/*18018*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18021*/     OPC_RecordChild0, // #1 = $src2
/*18022*/     OPC_Scope, 49, /*->18073*/ // 2 children in Scope
/*18024*/       OPC_CheckChild0Type, MVT::v8i16,
/*18026*/       OPC_RecordChild1, // #2 = $lane
/*18027*/       OPC_MoveChild, 1,
/*18029*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18032*/       OPC_MoveParent,
/*18033*/       OPC_MoveParent,
/*18034*/       OPC_CheckType, MVT::v8i16,
/*18036*/       OPC_EmitConvertToTarget, 2,
/*18038*/       OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*18041*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*18050*/       OPC_EmitConvertToTarget, 2,
/*18052*/       OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*18055*/       OPC_EmitInteger, MVT::i32, 14, 
/*18058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18061*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18073*/     /*Scope*/ 49, /*->18123*/
/*18074*/       OPC_CheckChild0Type, MVT::v4i32,
/*18076*/       OPC_RecordChild1, // #2 = $lane
/*18077*/       OPC_MoveChild, 1,
/*18079*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18082*/       OPC_MoveParent,
/*18083*/       OPC_MoveParent,
/*18084*/       OPC_CheckType, MVT::v4i32,
/*18086*/       OPC_EmitConvertToTarget, 2,
/*18088*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*18091*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*18100*/       OPC_EmitConvertToTarget, 2,
/*18102*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*18105*/       OPC_EmitInteger, MVT::i32, 14, 
/*18108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18123*/     0, /*End of Scope*/
/*18124*/   /*Scope*/ 110, /*->18235*/
/*18125*/     OPC_MoveChild, 0,
/*18127*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18130*/     OPC_RecordChild0, // #0 = $src2
/*18131*/     OPC_Scope, 50, /*->18183*/ // 2 children in Scope
/*18133*/       OPC_CheckChild0Type, MVT::v8i16,
/*18135*/       OPC_RecordChild1, // #1 = $lane
/*18136*/       OPC_MoveChild, 1,
/*18138*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18141*/       OPC_MoveParent,
/*18142*/       OPC_MoveParent,
/*18143*/       OPC_RecordChild1, // #2 = $src1
/*18144*/       OPC_CheckType, MVT::v8i16,
/*18146*/       OPC_EmitConvertToTarget, 1,
/*18148*/       OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*18151*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*18160*/       OPC_EmitConvertToTarget, 1,
/*18162*/       OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*18165*/       OPC_EmitInteger, MVT::i32, 14, 
/*18168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18183*/     /*Scope*/ 50, /*->18234*/
/*18184*/       OPC_CheckChild0Type, MVT::v4i32,
/*18186*/       OPC_RecordChild1, // #1 = $lane
/*18187*/       OPC_MoveChild, 1,
/*18189*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18192*/       OPC_MoveParent,
/*18193*/       OPC_MoveParent,
/*18194*/       OPC_RecordChild1, // #2 = $src1
/*18195*/       OPC_CheckType, MVT::v4i32,
/*18197*/       OPC_EmitConvertToTarget, 1,
/*18199*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*18202*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*18211*/       OPC_EmitConvertToTarget, 1,
/*18213*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*18216*/       OPC_EmitInteger, MVT::i32, 14, 
/*18219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18222*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18234*/     0, /*End of Scope*/
/*18235*/   /*Scope*/ 50|128,1/*178*/, /*->18415*/
/*18237*/     OPC_RecordChild0, // #0 = $Rn
/*18238*/     OPC_RecordChild1, // #1 = $Rm
/*18239*/     OPC_SwitchType /*7 cases */, 46,  MVT::i32,// ->18288
/*18242*/       OPC_Scope, 23, /*->18267*/ // 2 children in Scope
/*18244*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18246*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18249*/         OPC_EmitInteger, MVT::i32, 14, 
/*18252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18267*/       /*Scope*/ 19, /*->18287*/
/*18268*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18270*/         OPC_EmitInteger, MVT::i32, 14, 
/*18273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18287*/       0, /*End of Scope*/
              /*SwitchType*/ 19,  MVT::v8i8,// ->18309
/*18290*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18292*/       OPC_EmitInteger, MVT::i32, 14, 
/*18295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18298*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->18330
/*18311*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18313*/       OPC_EmitInteger, MVT::i32, 14, 
/*18316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18319*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->18351
/*18332*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18334*/       OPC_EmitInteger, MVT::i32, 14, 
/*18337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->18372
/*18353*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18355*/       OPC_EmitInteger, MVT::i32, 14, 
/*18358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->18393
/*18374*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18376*/       OPC_EmitInteger, MVT::i32, 14, 
/*18379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->18414
/*18395*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18397*/       OPC_EmitInteger, MVT::i32, 14, 
/*18400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18403*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*18415*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 86|128,20/*2646*/,  TARGET_VAL(ISD::AND),// ->21066
/*18420*/   OPC_Scope, 69, /*->18491*/ // 34 children in Scope
/*18422*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18427*/     OPC_MoveChild, 0,
/*18429*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18432*/     OPC_RecordChild0, // #0 = $Src
/*18433*/     OPC_MoveChild, 1,
/*18435*/     OPC_CheckInteger, 8, 
/*18437*/     OPC_CheckType, MVT::i32,
/*18439*/     OPC_MoveParent,
/*18440*/     OPC_MoveParent,
/*18441*/     OPC_CheckType, MVT::i32,
/*18443*/     OPC_Scope, 22, /*->18467*/ // 2 children in Scope
/*18445*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18447*/       OPC_EmitInteger, MVT::i32, 1, 
/*18450*/       OPC_EmitInteger, MVT::i32, 14, 
/*18453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18456*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*18467*/     /*Scope*/ 22, /*->18490*/
/*18468*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18470*/       OPC_EmitInteger, MVT::i32, 1, 
/*18473*/       OPC_EmitInteger, MVT::i32, 14, 
/*18476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*18490*/     0, /*End of Scope*/
/*18491*/   /*Scope*/ 47, /*->18539*/
/*18492*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18495*/     OPC_MoveChild, 0,
/*18497*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18500*/     OPC_RecordChild0, // #0 = $Rm
/*18501*/     OPC_RecordChild1, // #1 = $rot
/*18502*/     OPC_MoveChild, 1,
/*18504*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18507*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18509*/     OPC_CheckType, MVT::i32,
/*18511*/     OPC_MoveParent,
/*18512*/     OPC_MoveParent,
/*18513*/     OPC_CheckType, MVT::i32,
/*18515*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18517*/     OPC_EmitConvertToTarget, 1,
/*18519*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18522*/     OPC_EmitInteger, MVT::i32, 14, 
/*18525*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18528*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18539*/   /*Scope*/ 48, /*->18588*/
/*18540*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18544*/     OPC_MoveChild, 0,
/*18546*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18549*/     OPC_RecordChild0, // #0 = $Rm
/*18550*/     OPC_RecordChild1, // #1 = $rot
/*18551*/     OPC_MoveChild, 1,
/*18553*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18556*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18558*/     OPC_CheckType, MVT::i32,
/*18560*/     OPC_MoveParent,
/*18561*/     OPC_MoveParent,
/*18562*/     OPC_CheckType, MVT::i32,
/*18564*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18566*/     OPC_EmitConvertToTarget, 1,
/*18568*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18571*/     OPC_EmitInteger, MVT::i32, 14, 
/*18574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18588*/   /*Scope*/ 49, /*->18638*/
/*18589*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18594*/     OPC_MoveChild, 0,
/*18596*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18599*/     OPC_RecordChild0, // #0 = $Rm
/*18600*/     OPC_RecordChild1, // #1 = $rot
/*18601*/     OPC_MoveChild, 1,
/*18603*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18606*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18608*/     OPC_CheckType, MVT::i32,
/*18610*/     OPC_MoveParent,
/*18611*/     OPC_MoveParent,
/*18612*/     OPC_CheckType, MVT::i32,
/*18614*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18616*/     OPC_EmitConvertToTarget, 1,
/*18618*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18621*/     OPC_EmitInteger, MVT::i32, 14, 
/*18624*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18627*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18638*/   /*Scope*/ 47, /*->18686*/
/*18639*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18642*/     OPC_MoveChild, 0,
/*18644*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18647*/     OPC_RecordChild0, // #0 = $Rm
/*18648*/     OPC_RecordChild1, // #1 = $rot
/*18649*/     OPC_MoveChild, 1,
/*18651*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18654*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18656*/     OPC_CheckType, MVT::i32,
/*18658*/     OPC_MoveParent,
/*18659*/     OPC_MoveParent,
/*18660*/     OPC_CheckType, MVT::i32,
/*18662*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18664*/     OPC_EmitConvertToTarget, 1,
/*18666*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18669*/     OPC_EmitInteger, MVT::i32, 14, 
/*18672*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18675*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18686*/   /*Scope*/ 48, /*->18735*/
/*18687*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18691*/     OPC_MoveChild, 0,
/*18693*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18696*/     OPC_RecordChild0, // #0 = $Rm
/*18697*/     OPC_RecordChild1, // #1 = $rot
/*18698*/     OPC_MoveChild, 1,
/*18700*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18703*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18705*/     OPC_CheckType, MVT::i32,
/*18707*/     OPC_MoveParent,
/*18708*/     OPC_MoveParent,
/*18709*/     OPC_CheckType, MVT::i32,
/*18711*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18713*/     OPC_EmitConvertToTarget, 1,
/*18715*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18718*/     OPC_EmitInteger, MVT::i32, 14, 
/*18721*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18724*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18735*/   /*Scope*/ 49, /*->18785*/
/*18736*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18741*/     OPC_MoveChild, 0,
/*18743*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18746*/     OPC_RecordChild0, // #0 = $Rm
/*18747*/     OPC_RecordChild1, // #1 = $rot
/*18748*/     OPC_MoveChild, 1,
/*18750*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18753*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18755*/     OPC_CheckType, MVT::i32,
/*18757*/     OPC_MoveParent,
/*18758*/     OPC_MoveParent,
/*18759*/     OPC_CheckType, MVT::i32,
/*18761*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18763*/     OPC_EmitConvertToTarget, 1,
/*18765*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18768*/     OPC_EmitInteger, MVT::i32, 14, 
/*18771*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18774*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18785*/   /*Scope*/ 28, /*->18814*/
/*18786*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18789*/     OPC_RecordChild0, // #0 = $Src
/*18790*/     OPC_CheckType, MVT::i32,
/*18792*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18794*/     OPC_EmitInteger, MVT::i32, 0, 
/*18797*/     OPC_EmitInteger, MVT::i32, 14, 
/*18800*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
              // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*18814*/   /*Scope*/ 29, /*->18844*/
/*18815*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18819*/     OPC_RecordChild0, // #0 = $Src
/*18820*/     OPC_CheckType, MVT::i32,
/*18822*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18824*/     OPC_EmitInteger, MVT::i32, 0, 
/*18827*/     OPC_EmitInteger, MVT::i32, 14, 
/*18830*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18833*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
              // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*18844*/   /*Scope*/ 30, /*->18875*/
/*18845*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18850*/     OPC_RecordChild0, // #0 = $Src
/*18851*/     OPC_CheckType, MVT::i32,
/*18853*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18855*/     OPC_EmitInteger, MVT::i32, 0, 
/*18858*/     OPC_EmitInteger, MVT::i32, 14, 
/*18861*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18864*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*18875*/   /*Scope*/ 28, /*->18904*/
/*18876*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18879*/     OPC_RecordChild0, // #0 = $Rm
/*18880*/     OPC_CheckType, MVT::i32,
/*18882*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18884*/     OPC_EmitInteger, MVT::i32, 0, 
/*18887*/     OPC_EmitInteger, MVT::i32, 14, 
/*18890*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18893*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*18904*/   /*Scope*/ 29, /*->18934*/
/*18905*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18909*/     OPC_RecordChild0, // #0 = $Rm
/*18910*/     OPC_CheckType, MVT::i32,
/*18912*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18914*/     OPC_EmitInteger, MVT::i32, 0, 
/*18917*/     OPC_EmitInteger, MVT::i32, 14, 
/*18920*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18923*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*18934*/   /*Scope*/ 30, /*->18965*/
/*18935*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18940*/     OPC_RecordChild0, // #0 = $Rm
/*18941*/     OPC_CheckType, MVT::i32,
/*18943*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18945*/     OPC_EmitInteger, MVT::i32, 0, 
/*18948*/     OPC_EmitInteger, MVT::i32, 14, 
/*18951*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18954*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*18965*/   /*Scope*/ 52, /*->19018*/
/*18966*/     OPC_RecordChild0, // #0 = $Rn
/*18967*/     OPC_MoveChild, 1,
/*18969*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18972*/     OPC_RecordChild0, // #1 = $shift
/*18973*/     OPC_MoveChild, 1,
/*18975*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18986*/     OPC_MoveParent,
/*18987*/     OPC_MoveParent,
/*18988*/     OPC_CheckType, MVT::i32,
/*18990*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18992*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18995*/     OPC_EmitInteger, MVT::i32, 14, 
/*18998*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19004*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19018*/   /*Scope*/ 43, /*->19062*/
/*19019*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*19022*/     OPC_MoveChild, 0,
/*19024*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19027*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19028*/     OPC_CheckFoldableChainNode,
/*19029*/     OPC_MoveChild, 1,
/*19031*/     OPC_CheckInteger, 14, 
/*19033*/     OPC_MoveParent,
/*19034*/     OPC_RecordChild2, // #1 = $addr
/*19035*/     OPC_CheckChild2Type, MVT::i32,
/*19037*/     OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*19039*/     OPC_MoveParent,
/*19040*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19042*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19045*/     OPC_EmitMergeInputChains1_0,
/*19046*/     OPC_EmitInteger, MVT::i32, 14, 
/*19049*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19052*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
              // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*19062*/   /*Scope*/ 44, /*->19107*/
/*19063*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19067*/     OPC_MoveChild, 0,
/*19069*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19072*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19073*/     OPC_CheckFoldableChainNode,
/*19074*/     OPC_MoveChild, 1,
/*19076*/     OPC_CheckInteger, 14, 
/*19078*/     OPC_MoveParent,
/*19079*/     OPC_RecordChild2, // #1 = $addr
/*19080*/     OPC_CheckChild2Type, MVT::i32,
/*19082*/     OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*19084*/     OPC_MoveParent,
/*19085*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19087*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19090*/     OPC_EmitMergeInputChains1_0,
/*19091*/     OPC_EmitInteger, MVT::i32, 14, 
/*19094*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19097*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
              // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*19107*/   /*Scope*/ 43, /*->19151*/
/*19108*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*19111*/     OPC_MoveChild, 0,
/*19113*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19116*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19117*/     OPC_CheckFoldableChainNode,
/*19118*/     OPC_MoveChild, 1,
/*19120*/     OPC_CheckInteger, 14, 
/*19122*/     OPC_MoveParent,
/*19123*/     OPC_RecordChild2, // #1 = $addr
/*19124*/     OPC_CheckChild2Type, MVT::i32,
/*19126*/     OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*19128*/     OPC_MoveParent,
/*19129*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19131*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19134*/     OPC_EmitMergeInputChains1_0,
/*19135*/     OPC_EmitInteger, MVT::i32, 14, 
/*19138*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
              // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*19151*/   /*Scope*/ 44, /*->19196*/
/*19152*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19156*/     OPC_MoveChild, 0,
/*19158*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19161*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19162*/     OPC_CheckFoldableChainNode,
/*19163*/     OPC_MoveChild, 1,
/*19165*/     OPC_CheckInteger, 14, 
/*19167*/     OPC_MoveParent,
/*19168*/     OPC_RecordChild2, // #1 = $addr
/*19169*/     OPC_CheckChild2Type, MVT::i32,
/*19171*/     OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*19173*/     OPC_MoveParent,
/*19174*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19176*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19179*/     OPC_EmitMergeInputChains1_0,
/*19180*/     OPC_EmitInteger, MVT::i32, 14, 
/*19183*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19186*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
              // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*19196*/   /*Scope*/ 52, /*->19249*/
/*19197*/     OPC_MoveChild, 0,
/*19199*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19202*/     OPC_RecordChild0, // #0 = $shift
/*19203*/     OPC_MoveChild, 1,
/*19205*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19216*/     OPC_MoveParent,
/*19217*/     OPC_MoveParent,
/*19218*/     OPC_RecordChild1, // #1 = $Rn
/*19219*/     OPC_CheckType, MVT::i32,
/*19221*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19223*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19226*/     OPC_EmitInteger, MVT::i32, 14, 
/*19229*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19232*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19235*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19249*/   /*Scope*/ 82, /*->19332*/
/*19250*/     OPC_RecordChild0, // #0 = $Rn
/*19251*/     OPC_MoveChild, 1,
/*19253*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19256*/     OPC_RecordChild0, // #1 = $shift
/*19257*/     OPC_MoveChild, 1,
/*19259*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19270*/     OPC_MoveParent,
/*19271*/     OPC_MoveParent,
/*19272*/     OPC_CheckType, MVT::i32,
/*19274*/     OPC_Scope, 27, /*->19303*/ // 2 children in Scope
/*19276*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19278*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19281*/       OPC_EmitInteger, MVT::i32, 14, 
/*19284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19290*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19303*/     /*Scope*/ 27, /*->19331*/
/*19304*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19306*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19309*/       OPC_EmitInteger, MVT::i32, 14, 
/*19312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19318*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19331*/     0, /*End of Scope*/
/*19332*/   /*Scope*/ 82, /*->19415*/
/*19333*/     OPC_MoveChild, 0,
/*19335*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19338*/     OPC_RecordChild0, // #0 = $shift
/*19339*/     OPC_MoveChild, 1,
/*19341*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19352*/     OPC_MoveParent,
/*19353*/     OPC_MoveParent,
/*19354*/     OPC_RecordChild1, // #1 = $Rn
/*19355*/     OPC_CheckType, MVT::i32,
/*19357*/     OPC_Scope, 27, /*->19386*/ // 2 children in Scope
/*19359*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19361*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19364*/       OPC_EmitInteger, MVT::i32, 14, 
/*19367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19386*/     /*Scope*/ 27, /*->19414*/
/*19387*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19389*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19392*/       OPC_EmitInteger, MVT::i32, 14, 
/*19395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19414*/     0, /*End of Scope*/
/*19415*/   /*Scope*/ 102|128,1/*230*/, /*->19647*/
/*19417*/     OPC_RecordChild0, // #0 = $Rn
/*19418*/     OPC_Scope, 31, /*->19451*/ // 4 children in Scope
/*19420*/       OPC_RecordChild1, // #1 = $shift
/*19421*/       OPC_CheckType, MVT::i32,
/*19423*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19425*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*19428*/       OPC_EmitInteger, MVT::i32, 14, 
/*19431*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19451*/     /*Scope*/ 105, /*->19557*/
/*19452*/       OPC_MoveChild, 1,
/*19454*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19457*/       OPC_RecordChild0, // #1 = $imm
/*19458*/       OPC_MoveChild, 0,
/*19460*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19463*/       OPC_Scope, 45, /*->19510*/ // 2 children in Scope
/*19465*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*19467*/         OPC_MoveParent,
/*19468*/         OPC_MoveChild, 1,
/*19470*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19481*/         OPC_MoveParent,
/*19482*/         OPC_MoveParent,
/*19483*/         OPC_CheckType, MVT::i32,
/*19485*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19487*/         OPC_EmitConvertToTarget, 1,
/*19489*/         OPC_EmitInteger, MVT::i32, 14, 
/*19492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19510*/       /*Scope*/ 45, /*->19556*/
/*19511*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19513*/         OPC_MoveParent,
/*19514*/         OPC_MoveChild, 1,
/*19516*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19527*/         OPC_MoveParent,
/*19528*/         OPC_MoveParent,
/*19529*/         OPC_CheckType, MVT::i32,
/*19531*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19533*/         OPC_EmitConvertToTarget, 1,
/*19535*/         OPC_EmitInteger, MVT::i32, 14, 
/*19538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19556*/       0, /*End of Scope*/
/*19557*/     /*Scope*/ 31, /*->19589*/
/*19558*/       OPC_RecordChild1, // #1 = $Rn
/*19559*/       OPC_CheckType, MVT::i32,
/*19561*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19563*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19566*/       OPC_EmitInteger, MVT::i32, 14, 
/*19569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19575*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19589*/     /*Scope*/ 56, /*->19646*/
/*19590*/       OPC_MoveChild, 1,
/*19592*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19595*/       OPC_MoveChild, 0,
/*19597*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19608*/       OPC_MoveParent,
/*19609*/       OPC_RecordChild1, // #1 = $imm
/*19610*/       OPC_MoveChild, 1,
/*19612*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19615*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19617*/       OPC_MoveParent,
/*19618*/       OPC_MoveParent,
/*19619*/       OPC_CheckType, MVT::i32,
/*19621*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19623*/       OPC_EmitConvertToTarget, 1,
/*19625*/       OPC_EmitInteger, MVT::i32, 14, 
/*19628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19634*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19646*/     0, /*End of Scope*/
/*19647*/   /*Scope*/ 113, /*->19761*/
/*19648*/     OPC_MoveChild, 0,
/*19650*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19653*/     OPC_Scope, 52, /*->19707*/ // 2 children in Scope
/*19655*/       OPC_RecordChild0, // #0 = $imm
/*19656*/       OPC_MoveChild, 0,
/*19658*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19661*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19663*/       OPC_MoveParent,
/*19664*/       OPC_MoveChild, 1,
/*19666*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19677*/       OPC_MoveParent,
/*19678*/       OPC_MoveParent,
/*19679*/       OPC_RecordChild1, // #1 = $Rn
/*19680*/       OPC_CheckType, MVT::i32,
/*19682*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19684*/       OPC_EmitConvertToTarget, 0,
/*19686*/       OPC_EmitInteger, MVT::i32, 14, 
/*19689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19707*/     /*Scope*/ 52, /*->19760*/
/*19708*/       OPC_MoveChild, 0,
/*19710*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19721*/       OPC_MoveParent,
/*19722*/       OPC_RecordChild1, // #0 = $imm
/*19723*/       OPC_MoveChild, 1,
/*19725*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19728*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19730*/       OPC_MoveParent,
/*19731*/       OPC_MoveParent,
/*19732*/       OPC_RecordChild1, // #1 = $Rn
/*19733*/       OPC_CheckType, MVT::i32,
/*19735*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19737*/       OPC_EmitConvertToTarget, 0,
/*19739*/       OPC_EmitInteger, MVT::i32, 14, 
/*19742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19760*/     0, /*End of Scope*/
/*19761*/   /*Scope*/ 57, /*->19819*/
/*19762*/     OPC_RecordChild0, // #0 = $Rn
/*19763*/     OPC_MoveChild, 1,
/*19765*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19768*/     OPC_MoveChild, 0,
/*19770*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19781*/     OPC_MoveParent,
/*19782*/     OPC_RecordChild1, // #1 = $imm
/*19783*/     OPC_MoveChild, 1,
/*19785*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19788*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19790*/     OPC_MoveParent,
/*19791*/     OPC_MoveParent,
/*19792*/     OPC_CheckType, MVT::i32,
/*19794*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19796*/     OPC_EmitConvertToTarget, 1,
/*19798*/     OPC_EmitInteger, MVT::i32, 14, 
/*19801*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19804*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19807*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19819*/   /*Scope*/ 113, /*->19933*/
/*19820*/     OPC_MoveChild, 0,
/*19822*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19825*/     OPC_Scope, 52, /*->19879*/ // 2 children in Scope
/*19827*/       OPC_RecordChild0, // #0 = $imm
/*19828*/       OPC_MoveChild, 0,
/*19830*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19833*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19835*/       OPC_MoveParent,
/*19836*/       OPC_MoveChild, 1,
/*19838*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19849*/       OPC_MoveParent,
/*19850*/       OPC_MoveParent,
/*19851*/       OPC_RecordChild1, // #1 = $Rn
/*19852*/       OPC_CheckType, MVT::i32,
/*19854*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19856*/       OPC_EmitConvertToTarget, 0,
/*19858*/       OPC_EmitInteger, MVT::i32, 14, 
/*19861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19879*/     /*Scope*/ 52, /*->19932*/
/*19880*/       OPC_MoveChild, 0,
/*19882*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19893*/       OPC_MoveParent,
/*19894*/       OPC_RecordChild1, // #0 = $imm
/*19895*/       OPC_MoveChild, 1,
/*19897*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19900*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19902*/       OPC_MoveParent,
/*19903*/       OPC_MoveParent,
/*19904*/       OPC_RecordChild1, // #1 = $Rn
/*19905*/       OPC_CheckType, MVT::i32,
/*19907*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19909*/       OPC_EmitConvertToTarget, 0,
/*19911*/       OPC_EmitInteger, MVT::i32, 14, 
/*19914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19932*/     0, /*End of Scope*/
/*19933*/   /*Scope*/ 91|128,1/*219*/, /*->20154*/
/*19935*/     OPC_RecordChild0, // #0 = $Rn
/*19936*/     OPC_Scope, 117, /*->20055*/ // 2 children in Scope
/*19938*/       OPC_RecordChild1, // #1 = $shift
/*19939*/       OPC_CheckType, MVT::i32,
/*19941*/       OPC_Scope, 27, /*->19970*/ // 4 children in Scope
/*19943*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19945*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19948*/         OPC_EmitInteger, MVT::i32, 14, 
/*19951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19957*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19970*/       /*Scope*/ 27, /*->19998*/
/*19971*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19973*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19976*/         OPC_EmitInteger, MVT::i32, 14, 
/*19979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19998*/       /*Scope*/ 27, /*->20026*/
/*19999*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20001*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*20004*/         OPC_EmitInteger, MVT::i32, 14, 
/*20007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*20026*/       /*Scope*/ 27, /*->20054*/
/*20027*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20029*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*20032*/         OPC_EmitInteger, MVT::i32, 14, 
/*20035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*20054*/       0, /*End of Scope*/
/*20055*/     /*Scope*/ 97, /*->20153*/
/*20056*/       OPC_MoveChild, 1,
/*20058*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20061*/       OPC_RecordChild0, // #1 = $Rm
/*20062*/       OPC_MoveChild, 1,
/*20064*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20075*/       OPC_MoveParent,
/*20076*/       OPC_MoveParent,
/*20077*/       OPC_CheckType, MVT::i32,
/*20079*/       OPC_Scope, 23, /*->20104*/ // 3 children in Scope
/*20081*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20083*/         OPC_EmitInteger, MVT::i32, 14, 
/*20086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20104*/       /*Scope*/ 23, /*->20128*/
/*20105*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20107*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20110*/         OPC_EmitInteger, MVT::i32, 14, 
/*20113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20128*/       /*Scope*/ 23, /*->20152*/
/*20129*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20131*/         OPC_EmitInteger, MVT::i32, 14, 
/*20134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20140*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20152*/       0, /*End of Scope*/
/*20153*/     0, /*End of Scope*/
/*20154*/   /*Scope*/ 98, /*->20253*/
/*20155*/     OPC_MoveChild, 0,
/*20157*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20160*/     OPC_RecordChild0, // #0 = $Rm
/*20161*/     OPC_MoveChild, 1,
/*20163*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20174*/     OPC_MoveParent,
/*20175*/     OPC_MoveParent,
/*20176*/     OPC_RecordChild1, // #1 = $Rn
/*20177*/     OPC_CheckType, MVT::i32,
/*20179*/     OPC_Scope, 23, /*->20204*/ // 3 children in Scope
/*20181*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20183*/       OPC_EmitInteger, MVT::i32, 14, 
/*20186*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20189*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20192*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20204*/     /*Scope*/ 23, /*->20228*/
/*20205*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20207*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20210*/       OPC_EmitInteger, MVT::i32, 14, 
/*20213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20228*/     /*Scope*/ 23, /*->20252*/
/*20229*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20231*/       OPC_EmitInteger, MVT::i32, 14, 
/*20234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20252*/     0, /*End of Scope*/
/*20253*/   /*Scope*/ 0|128,1/*128*/, /*->20383*/
/*20255*/     OPC_RecordChild0, // #0 = $Vn
/*20256*/     OPC_MoveChild, 1,
/*20258*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20261*/     OPC_Scope, 73, /*->20336*/ // 2 children in Scope
/*20263*/       OPC_RecordChild0, // #1 = $Vm
/*20264*/       OPC_MoveChild, 1,
/*20266*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20269*/       OPC_MoveChild, 0,
/*20271*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20274*/       OPC_MoveChild, 0,
/*20276*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20279*/       OPC_MoveParent,
/*20280*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20282*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->20309
/*20285*/         OPC_MoveParent,
/*20286*/         OPC_MoveParent,
/*20287*/         OPC_MoveParent,
/*20288*/         OPC_CheckType, MVT::v2i32,
/*20290*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20292*/         OPC_EmitInteger, MVT::i32, 14, 
/*20295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->20335
/*20311*/         OPC_MoveParent,
/*20312*/         OPC_MoveParent,
/*20313*/         OPC_MoveParent,
/*20314*/         OPC_CheckType, MVT::v4i32,
/*20316*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20318*/         OPC_EmitInteger, MVT::i32, 14, 
/*20321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20324*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*20336*/     /*Scope*/ 45, /*->20382*/
/*20337*/       OPC_MoveChild, 0,
/*20339*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20342*/       OPC_MoveChild, 0,
/*20344*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20347*/       OPC_MoveChild, 0,
/*20349*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20352*/       OPC_MoveParent,
/*20353*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20355*/       OPC_CheckType, MVT::v8i8,
/*20357*/       OPC_MoveParent,
/*20358*/       OPC_MoveParent,
/*20359*/       OPC_RecordChild1, // #1 = $Vm
/*20360*/       OPC_MoveParent,
/*20361*/       OPC_CheckType, MVT::v2i32,
/*20363*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20365*/       OPC_EmitInteger, MVT::i32, 14, 
/*20368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20382*/     0, /*End of Scope*/
/*20383*/   /*Scope*/ 101, /*->20485*/
/*20384*/     OPC_MoveChild, 0,
/*20386*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20389*/     OPC_Scope, 46, /*->20437*/ // 2 children in Scope
/*20391*/       OPC_RecordChild0, // #0 = $Vm
/*20392*/       OPC_MoveChild, 1,
/*20394*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20397*/       OPC_MoveChild, 0,
/*20399*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20402*/       OPC_MoveChild, 0,
/*20404*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20407*/       OPC_MoveParent,
/*20408*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20410*/       OPC_CheckType, MVT::v8i8,
/*20412*/       OPC_MoveParent,
/*20413*/       OPC_MoveParent,
/*20414*/       OPC_MoveParent,
/*20415*/       OPC_RecordChild1, // #1 = $Vn
/*20416*/       OPC_CheckType, MVT::v2i32,
/*20418*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20420*/       OPC_EmitInteger, MVT::i32, 14, 
/*20423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20437*/     /*Scope*/ 46, /*->20484*/
/*20438*/       OPC_MoveChild, 0,
/*20440*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20443*/       OPC_MoveChild, 0,
/*20445*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20448*/       OPC_MoveChild, 0,
/*20450*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20453*/       OPC_MoveParent,
/*20454*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20456*/       OPC_CheckType, MVT::v8i8,
/*20458*/       OPC_MoveParent,
/*20459*/       OPC_MoveParent,
/*20460*/       OPC_RecordChild1, // #0 = $Vm
/*20461*/       OPC_MoveParent,
/*20462*/       OPC_RecordChild1, // #1 = $Vn
/*20463*/       OPC_CheckType, MVT::v2i32,
/*20465*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20467*/       OPC_EmitInteger, MVT::i32, 14, 
/*20470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20484*/     0, /*End of Scope*/
/*20485*/   /*Scope*/ 51, /*->20537*/
/*20486*/     OPC_RecordChild0, // #0 = $Vn
/*20487*/     OPC_MoveChild, 1,
/*20489*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20492*/     OPC_MoveChild, 0,
/*20494*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20497*/     OPC_MoveChild, 0,
/*20499*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20502*/     OPC_MoveChild, 0,
/*20504*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20507*/     OPC_MoveParent,
/*20508*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20510*/     OPC_CheckType, MVT::v16i8,
/*20512*/     OPC_MoveParent,
/*20513*/     OPC_MoveParent,
/*20514*/     OPC_RecordChild1, // #1 = $Vm
/*20515*/     OPC_MoveParent,
/*20516*/     OPC_CheckType, MVT::v4i32,
/*20518*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20520*/     OPC_EmitInteger, MVT::i32, 14, 
/*20523*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20526*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20537*/   /*Scope*/ 101, /*->20639*/
/*20538*/     OPC_MoveChild, 0,
/*20540*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20543*/     OPC_Scope, 46, /*->20591*/ // 2 children in Scope
/*20545*/       OPC_RecordChild0, // #0 = $Vm
/*20546*/       OPC_MoveChild, 1,
/*20548*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20551*/       OPC_MoveChild, 0,
/*20553*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20556*/       OPC_MoveChild, 0,
/*20558*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20561*/       OPC_MoveParent,
/*20562*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20564*/       OPC_CheckType, MVT::v16i8,
/*20566*/       OPC_MoveParent,
/*20567*/       OPC_MoveParent,
/*20568*/       OPC_MoveParent,
/*20569*/       OPC_RecordChild1, // #1 = $Vn
/*20570*/       OPC_CheckType, MVT::v4i32,
/*20572*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20574*/       OPC_EmitInteger, MVT::i32, 14, 
/*20577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20591*/     /*Scope*/ 46, /*->20638*/
/*20592*/       OPC_MoveChild, 0,
/*20594*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20597*/       OPC_MoveChild, 0,
/*20599*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20602*/       OPC_MoveChild, 0,
/*20604*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20607*/       OPC_MoveParent,
/*20608*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20610*/       OPC_CheckType, MVT::v16i8,
/*20612*/       OPC_MoveParent,
/*20613*/       OPC_MoveParent,
/*20614*/       OPC_RecordChild1, // #0 = $Vm
/*20615*/       OPC_MoveParent,
/*20616*/       OPC_RecordChild1, // #1 = $Vn
/*20617*/       OPC_CheckType, MVT::v4i32,
/*20619*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20621*/       OPC_EmitInteger, MVT::i32, 14, 
/*20624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20638*/     0, /*End of Scope*/
/*20639*/   /*Scope*/ 24, /*->20664*/
/*20640*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*20643*/     OPC_RecordChild0, // #0 = $Rm
/*20644*/     OPC_CheckType, MVT::i32,
/*20646*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20648*/     OPC_EmitInteger, MVT::i32, 14, 
/*20651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20654*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*20664*/   /*Scope*/ 25, /*->20690*/
/*20665*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*20669*/     OPC_RecordChild0, // #0 = $Rm
/*20670*/     OPC_CheckType, MVT::i32,
/*20672*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20674*/     OPC_EmitInteger, MVT::i32, 14, 
/*20677*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20680*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*20690*/   /*Scope*/ 117|128,2/*373*/, /*->21065*/
/*20692*/     OPC_RecordChild0, // #0 = $src
/*20693*/     OPC_Scope, 39, /*->20734*/ // 3 children in Scope
/*20695*/       OPC_RecordChild1, // #1 = $imm
/*20696*/       OPC_MoveChild, 1,
/*20698*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20701*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*20703*/       OPC_MoveParent,
/*20704*/       OPC_CheckType, MVT::i32,
/*20706*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20708*/       OPC_EmitConvertToTarget, 1,
/*20710*/       OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*20713*/       OPC_EmitInteger, MVT::i32, 14, 
/*20716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*20734*/     /*Scope*/ 44, /*->20779*/
/*20735*/       OPC_MoveChild, 0,
/*20737*/       OPC_CheckPredicate, 24, // Predicate_top16Zero
/*20739*/       OPC_MoveParent,
/*20740*/       OPC_RecordChild1, // #1 = $imm
/*20741*/       OPC_MoveChild, 1,
/*20743*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20746*/       OPC_CheckPredicate, 25, // Predicate_t2_so_imm_notSext
/*20748*/       OPC_MoveParent,
/*20749*/       OPC_CheckType, MVT::i32,
/*20751*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20753*/       OPC_EmitConvertToTarget, 1,
/*20755*/       OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*20758*/       OPC_EmitInteger, MVT::i32, 14, 
/*20761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*20779*/     /*Scope*/ 27|128,2/*283*/, /*->21064*/
/*20781*/       OPC_RecordChild1, // #1 = $imm
/*20782*/       OPC_Scope, 29|128,1/*157*/, /*->20942*/ // 4 children in Scope
/*20785*/         OPC_MoveChild, 1,
/*20787*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20790*/         OPC_Scope, 30, /*->20822*/ // 5 children in Scope
/*20792*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*20794*/           OPC_MoveParent,
/*20795*/           OPC_CheckType, MVT::i32,
/*20797*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20799*/           OPC_EmitConvertToTarget, 1,
/*20801*/           OPC_EmitInteger, MVT::i32, 14, 
/*20804*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20807*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20810*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*20822*/         /*Scope*/ 26, /*->20849*/
/*20823*/           OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*20825*/           OPC_MoveParent,
/*20826*/           OPC_CheckType, MVT::i32,
/*20828*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*20830*/           OPC_EmitConvertToTarget, 1,
/*20832*/           OPC_EmitInteger, MVT::i32, 14, 
/*20835*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20838*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*20849*/         /*Scope*/ 33, /*->20883*/
/*20850*/           OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*20852*/           OPC_MoveParent,
/*20853*/           OPC_CheckType, MVT::i32,
/*20855*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20857*/           OPC_EmitConvertToTarget, 1,
/*20859*/           OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*20862*/           OPC_EmitInteger, MVT::i32, 14, 
/*20865*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20871*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*20883*/         /*Scope*/ 30, /*->20914*/
/*20884*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*20886*/           OPC_MoveParent,
/*20887*/           OPC_CheckType, MVT::i32,
/*20889*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20891*/           OPC_EmitConvertToTarget, 1,
/*20893*/           OPC_EmitInteger, MVT::i32, 14, 
/*20896*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20902*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*20914*/         /*Scope*/ 26, /*->20941*/
/*20915*/           OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*20917*/           OPC_MoveParent,
/*20918*/           OPC_CheckType, MVT::i32,
/*20920*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20922*/           OPC_EmitConvertToTarget, 1,
/*20924*/           OPC_EmitInteger, MVT::i32, 14, 
/*20927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20930*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*20941*/         0, /*End of Scope*/
/*20942*/       /*Scope*/ 76, /*->21019*/
/*20943*/         OPC_CheckType, MVT::i32,
/*20945*/         OPC_Scope, 23, /*->20970*/ // 3 children in Scope
/*20947*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20949*/           OPC_EmitInteger, MVT::i32, 14, 
/*20952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20955*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20958*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20970*/         /*Scope*/ 23, /*->20994*/
/*20971*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20973*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20976*/           OPC_EmitInteger, MVT::i32, 14, 
/*20979*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20982*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20994*/         /*Scope*/ 23, /*->21018*/
/*20995*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20997*/           OPC_EmitInteger, MVT::i32, 14, 
/*21000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21006*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21018*/         0, /*End of Scope*/
/*21019*/       /*Scope*/ 21, /*->21041*/
/*21020*/         OPC_CheckType, MVT::v2i32,
/*21022*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21024*/         OPC_EmitInteger, MVT::i32, 14, 
/*21027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*21041*/       /*Scope*/ 21, /*->21063*/
/*21042*/         OPC_CheckType, MVT::v4i32,
/*21044*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21046*/         OPC_EmitInteger, MVT::i32, 14, 
/*21049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*21063*/       0, /*End of Scope*/
/*21064*/     0, /*End of Scope*/
/*21065*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119|128,5/*759*/,  TARGET_VAL(ISD::SRA),// ->21829
/*21070*/   OPC_Scope, 38|128,3/*422*/, /*->21495*/ // 5 children in Scope
/*21073*/     OPC_MoveChild, 0,
/*21075*/     OPC_SwitchOpcode /*2 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::MUL),// ->21462
/*21080*/       OPC_Scope, 57, /*->21139*/ // 6 children in Scope
/*21082*/         OPC_RecordChild0, // #0 = $a
/*21083*/         OPC_MoveChild, 1,
/*21085*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21088*/         OPC_MoveChild, 0,
/*21090*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*21093*/         OPC_RecordChild0, // #1 = $b
/*21094*/         OPC_MoveChild, 1,
/*21096*/         OPC_CheckInteger, 16, 
/*21098*/         OPC_CheckType, MVT::i32,
/*21100*/         OPC_MoveParent,
/*21101*/         OPC_MoveParent,
/*21102*/         OPC_MoveChild, 1,
/*21104*/         OPC_CheckInteger, 16, 
/*21106*/         OPC_CheckType, MVT::i32,
/*21108*/         OPC_MoveParent,
/*21109*/         OPC_MoveParent,
/*21110*/         OPC_MoveParent,
/*21111*/         OPC_MoveChild, 1,
/*21113*/         OPC_CheckInteger, 16, 
/*21115*/         OPC_CheckType, MVT::i32,
/*21117*/         OPC_MoveParent,
/*21118*/         OPC_CheckType, MVT::i32,
/*21120*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21122*/         OPC_EmitInteger, MVT::i32, 14, 
/*21125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21139*/       /*Scope*/ 57, /*->21197*/
/*21140*/         OPC_MoveChild, 0,
/*21142*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21145*/         OPC_MoveChild, 0,
/*21147*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*21150*/         OPC_RecordChild0, // #0 = $b
/*21151*/         OPC_MoveChild, 1,
/*21153*/         OPC_CheckInteger, 16, 
/*21155*/         OPC_CheckType, MVT::i32,
/*21157*/         OPC_MoveParent,
/*21158*/         OPC_MoveParent,
/*21159*/         OPC_MoveChild, 1,
/*21161*/         OPC_CheckInteger, 16, 
/*21163*/         OPC_CheckType, MVT::i32,
/*21165*/         OPC_MoveParent,
/*21166*/         OPC_MoveParent,
/*21167*/         OPC_RecordChild1, // #1 = $a
/*21168*/         OPC_MoveParent,
/*21169*/         OPC_MoveChild, 1,
/*21171*/         OPC_CheckInteger, 16, 
/*21173*/         OPC_CheckType, MVT::i32,
/*21175*/         OPC_MoveParent,
/*21176*/         OPC_CheckType, MVT::i32,
/*21178*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21180*/         OPC_EmitInteger, MVT::i32, 14, 
/*21183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21186*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21197*/       /*Scope*/ 67, /*->21265*/
/*21198*/         OPC_RecordChild0, // #0 = $Rn
/*21199*/         OPC_MoveChild, 1,
/*21201*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21204*/         OPC_RecordChild0, // #1 = $Rm
/*21205*/         OPC_MoveChild, 1,
/*21207*/         OPC_CheckInteger, 16, 
/*21209*/         OPC_CheckType, MVT::i32,
/*21211*/         OPC_MoveParent,
/*21212*/         OPC_MoveParent,
/*21213*/         OPC_MoveParent,
/*21214*/         OPC_MoveChild, 1,
/*21216*/         OPC_CheckInteger, 16, 
/*21218*/         OPC_CheckType, MVT::i32,
/*21220*/         OPC_MoveParent,
/*21221*/         OPC_CheckType, MVT::i32,
/*21223*/         OPC_Scope, 19, /*->21244*/ // 2 children in Scope
/*21225*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21227*/           OPC_EmitInteger, MVT::i32, 14, 
/*21230*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21233*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21244*/         /*Scope*/ 19, /*->21264*/
/*21245*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21247*/           OPC_EmitInteger, MVT::i32, 14, 
/*21250*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21253*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21264*/         0, /*End of Scope*/
/*21265*/       /*Scope*/ 67, /*->21333*/
/*21266*/         OPC_MoveChild, 0,
/*21268*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21271*/         OPC_RecordChild0, // #0 = $Rm
/*21272*/         OPC_MoveChild, 1,
/*21274*/         OPC_CheckInteger, 16, 
/*21276*/         OPC_CheckType, MVT::i32,
/*21278*/         OPC_MoveParent,
/*21279*/         OPC_MoveParent,
/*21280*/         OPC_RecordChild1, // #1 = $Rn
/*21281*/         OPC_MoveParent,
/*21282*/         OPC_MoveChild, 1,
/*21284*/         OPC_CheckInteger, 16, 
/*21286*/         OPC_CheckType, MVT::i32,
/*21288*/         OPC_MoveParent,
/*21289*/         OPC_CheckType, MVT::i32,
/*21291*/         OPC_Scope, 19, /*->21312*/ // 2 children in Scope
/*21293*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21295*/           OPC_EmitInteger, MVT::i32, 14, 
/*21298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21301*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21312*/         /*Scope*/ 19, /*->21332*/
/*21313*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21315*/           OPC_EmitInteger, MVT::i32, 14, 
/*21318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21332*/         0, /*End of Scope*/
/*21333*/       /*Scope*/ 63, /*->21397*/
/*21334*/         OPC_RecordChild0, // #0 = $Rn
/*21335*/         OPC_MoveChild, 1,
/*21337*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21340*/         OPC_RecordChild0, // #1 = $Rm
/*21341*/         OPC_MoveChild, 1,
/*21343*/         OPC_CheckValueType, MVT::i16,
/*21345*/         OPC_MoveParent,
/*21346*/         OPC_MoveParent,
/*21347*/         OPC_MoveParent,
/*21348*/         OPC_MoveChild, 1,
/*21350*/         OPC_CheckInteger, 16, 
/*21352*/         OPC_CheckType, MVT::i32,
/*21354*/         OPC_MoveParent,
/*21355*/         OPC_Scope, 19, /*->21376*/ // 2 children in Scope
/*21357*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21359*/           OPC_EmitInteger, MVT::i32, 14, 
/*21362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21376*/         /*Scope*/ 19, /*->21396*/
/*21377*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21379*/           OPC_EmitInteger, MVT::i32, 14, 
/*21382*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21385*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21396*/         0, /*End of Scope*/
/*21397*/       /*Scope*/ 63, /*->21461*/
/*21398*/         OPC_MoveChild, 0,
/*21400*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21403*/         OPC_RecordChild0, // #0 = $Rm
/*21404*/         OPC_MoveChild, 1,
/*21406*/         OPC_CheckValueType, MVT::i16,
/*21408*/         OPC_MoveParent,
/*21409*/         OPC_MoveParent,
/*21410*/         OPC_RecordChild1, // #1 = $Rn
/*21411*/         OPC_MoveParent,
/*21412*/         OPC_MoveChild, 1,
/*21414*/         OPC_CheckInteger, 16, 
/*21416*/         OPC_CheckType, MVT::i32,
/*21418*/         OPC_MoveParent,
/*21419*/         OPC_Scope, 19, /*->21440*/ // 2 children in Scope
/*21421*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21423*/           OPC_EmitInteger, MVT::i32, 14, 
/*21426*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21429*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21440*/         /*Scope*/ 19, /*->21460*/
/*21441*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21443*/           OPC_EmitInteger, MVT::i32, 14, 
/*21446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21449*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21460*/         0, /*End of Scope*/
/*21461*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::BSWAP),// ->21494
/*21465*/       OPC_RecordChild0, // #0 = $Rm
/*21466*/       OPC_MoveParent,
/*21467*/       OPC_MoveChild, 1,
/*21469*/       OPC_CheckInteger, 16, 
/*21471*/       OPC_CheckType, MVT::i32,
/*21473*/       OPC_MoveParent,
/*21474*/       OPC_CheckType, MVT::i32,
/*21476*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21478*/       OPC_EmitInteger, MVT::i32, 14, 
/*21481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*21495*/   /*Scope*/ 30, /*->21526*/
/*21496*/     OPC_RecordNode, // #0 = $src
/*21497*/     OPC_CheckType, MVT::i32,
/*21499*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21501*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*21504*/     OPC_EmitInteger, MVT::i32, 14, 
/*21507*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21510*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21513*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*21526*/   /*Scope*/ 8|128,1/*136*/, /*->21664*/
/*21528*/     OPC_MoveChild, 0,
/*21530*/     OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->21609
/*21534*/       OPC_RecordChild0, // #0 = $a
/*21535*/       OPC_Scope, 35, /*->21572*/ // 2 children in Scope
/*21537*/         OPC_RecordChild1, // #1 = $b
/*21538*/         OPC_MoveChild, 1,
/*21540*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21542*/         OPC_MoveParent,
/*21543*/         OPC_MoveParent,
/*21544*/         OPC_MoveChild, 1,
/*21546*/         OPC_CheckInteger, 16, 
/*21548*/         OPC_CheckType, MVT::i32,
/*21550*/         OPC_MoveParent,
/*21551*/         OPC_CheckType, MVT::i32,
/*21553*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21555*/         OPC_EmitInteger, MVT::i32, 14, 
/*21558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21572*/       /*Scope*/ 35, /*->21608*/
/*21573*/         OPC_MoveChild, 0,
/*21575*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21577*/         OPC_MoveParent,
/*21578*/         OPC_RecordChild1, // #1 = $a
/*21579*/         OPC_MoveParent,
/*21580*/         OPC_MoveChild, 1,
/*21582*/         OPC_CheckInteger, 16, 
/*21584*/         OPC_CheckType, MVT::i32,
/*21586*/         OPC_MoveParent,
/*21587*/         OPC_CheckType, MVT::i32,
/*21589*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21591*/         OPC_EmitInteger, MVT::i32, 14, 
/*21594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21597*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21608*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::BSWAP),// ->21663
/*21612*/       OPC_RecordChild0, // #0 = $Rm
/*21613*/       OPC_MoveParent,
/*21614*/       OPC_MoveChild, 1,
/*21616*/       OPC_CheckInteger, 16, 
/*21618*/       OPC_CheckType, MVT::i32,
/*21620*/       OPC_MoveParent,
/*21621*/       OPC_CheckType, MVT::i32,
/*21623*/       OPC_Scope, 18, /*->21643*/ // 2 children in Scope
/*21625*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*21627*/         OPC_EmitInteger, MVT::i32, 14, 
/*21630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*21643*/       /*Scope*/ 18, /*->21662*/
/*21644*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21646*/         OPC_EmitInteger, MVT::i32, 14, 
/*21649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*21662*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21664*/   /*Scope*/ 29, /*->21694*/
/*21665*/     OPC_RecordNode, // #0 = $src
/*21666*/     OPC_CheckType, MVT::i32,
/*21668*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21670*/     OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21673*/     OPC_EmitInteger, MVT::i32, 14, 
/*21676*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21679*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21682*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21694*/   /*Scope*/ 4|128,1/*132*/, /*->21828*/
/*21696*/     OPC_RecordChild0, // #0 = $Rm
/*21697*/     OPC_RecordChild1, // #1 = $imm5
/*21698*/     OPC_Scope, 72, /*->21772*/ // 2 children in Scope
/*21700*/       OPC_MoveChild, 1,
/*21702*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21705*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*21707*/       OPC_CheckType, MVT::i32,
/*21709*/       OPC_MoveParent,
/*21710*/       OPC_CheckType, MVT::i32,
/*21712*/       OPC_Scope, 28, /*->21742*/ // 2 children in Scope
/*21714*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21716*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21719*/         OPC_EmitConvertToTarget, 1,
/*21721*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21724*/         OPC_EmitInteger, MVT::i32, 14, 
/*21727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21742*/       /*Scope*/ 28, /*->21771*/
/*21743*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21745*/         OPC_EmitConvertToTarget, 1,
/*21747*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21750*/         OPC_EmitInteger, MVT::i32, 14, 
/*21753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21771*/       0, /*End of Scope*/
/*21772*/     /*Scope*/ 54, /*->21827*/
/*21773*/       OPC_CheckChild1Type, MVT::i32,
/*21775*/       OPC_CheckType, MVT::i32,
/*21777*/       OPC_Scope, 23, /*->21802*/ // 2 children in Scope
/*21779*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21781*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21784*/         OPC_EmitInteger, MVT::i32, 14, 
/*21787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21790*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21802*/       /*Scope*/ 23, /*->21826*/
/*21803*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21805*/         OPC_EmitInteger, MVT::i32, 14, 
/*21808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21826*/       0, /*End of Scope*/
/*21827*/     0, /*End of Scope*/
/*21828*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33|128,5/*673*/,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->22506
/*21833*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*21834*/   OPC_MoveChild, 1,
/*21836*/   OPC_Scope, 119, /*->21957*/ // 8 children in Scope
/*21838*/     OPC_CheckInteger, 10, 
/*21840*/     OPC_MoveParent,
/*21841*/     OPC_RecordChild2, // #1 = $cop
/*21842*/     OPC_MoveChild, 2,
/*21844*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21847*/     OPC_MoveParent,
/*21848*/     OPC_RecordChild3, // #2 = $opc1
/*21849*/     OPC_MoveChild, 3,
/*21851*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21854*/     OPC_MoveParent,
/*21855*/     OPC_RecordChild4, // #3 = $CRd
/*21856*/     OPC_MoveChild, 4,
/*21858*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21861*/     OPC_MoveParent,
/*21862*/     OPC_RecordChild5, // #4 = $CRn
/*21863*/     OPC_MoveChild, 5,
/*21865*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21868*/     OPC_MoveParent,
/*21869*/     OPC_RecordChild6, // #5 = $CRm
/*21870*/     OPC_MoveChild, 6,
/*21872*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21875*/     OPC_MoveParent,
/*21876*/     OPC_RecordChild7, // #6 = $opc2
/*21877*/     OPC_MoveChild, 7,
/*21879*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21882*/     OPC_MoveParent,
/*21883*/     OPC_Scope, 35, /*->21920*/ // 2 children in Scope
/*21885*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21887*/       OPC_EmitMergeInputChains1_0,
/*21888*/       OPC_EmitConvertToTarget, 1,
/*21890*/       OPC_EmitConvertToTarget, 2,
/*21892*/       OPC_EmitConvertToTarget, 3,
/*21894*/       OPC_EmitConvertToTarget, 4,
/*21896*/       OPC_EmitConvertToTarget, 5,
/*21898*/       OPC_EmitConvertToTarget, 6,
/*21900*/       OPC_EmitInteger, MVT::i32, 14, 
/*21903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21920*/     /*Scope*/ 35, /*->21956*/
/*21921*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21923*/       OPC_EmitMergeInputChains1_0,
/*21924*/       OPC_EmitConvertToTarget, 1,
/*21926*/       OPC_EmitConvertToTarget, 2,
/*21928*/       OPC_EmitConvertToTarget, 3,
/*21930*/       OPC_EmitConvertToTarget, 4,
/*21932*/       OPC_EmitConvertToTarget, 5,
/*21934*/       OPC_EmitConvertToTarget, 6,
/*21936*/       OPC_EmitInteger, MVT::i32, 14, 
/*21939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21956*/     0, /*End of Scope*/
/*21957*/   /*Scope*/ 111, /*->22069*/
/*21958*/     OPC_CheckInteger, 11, 
/*21960*/     OPC_MoveParent,
/*21961*/     OPC_RecordChild2, // #1 = $cop
/*21962*/     OPC_MoveChild, 2,
/*21964*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21967*/     OPC_MoveParent,
/*21968*/     OPC_RecordChild3, // #2 = $opc1
/*21969*/     OPC_MoveChild, 3,
/*21971*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21974*/     OPC_MoveParent,
/*21975*/     OPC_RecordChild4, // #3 = $CRd
/*21976*/     OPC_MoveChild, 4,
/*21978*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21981*/     OPC_MoveParent,
/*21982*/     OPC_RecordChild5, // #4 = $CRn
/*21983*/     OPC_MoveChild, 5,
/*21985*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21988*/     OPC_MoveParent,
/*21989*/     OPC_RecordChild6, // #5 = $CRm
/*21990*/     OPC_MoveChild, 6,
/*21992*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21995*/     OPC_MoveParent,
/*21996*/     OPC_RecordChild7, // #6 = $opc2
/*21997*/     OPC_MoveChild, 7,
/*21999*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22002*/     OPC_MoveParent,
/*22003*/     OPC_Scope, 27, /*->22032*/ // 2 children in Scope
/*22005*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22007*/       OPC_EmitMergeInputChains1_0,
/*22008*/       OPC_EmitConvertToTarget, 1,
/*22010*/       OPC_EmitConvertToTarget, 2,
/*22012*/       OPC_EmitConvertToTarget, 3,
/*22014*/       OPC_EmitConvertToTarget, 4,
/*22016*/       OPC_EmitConvertToTarget, 5,
/*22018*/       OPC_EmitConvertToTarget, 6,
/*22020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22032*/     /*Scope*/ 35, /*->22068*/
/*22033*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22035*/       OPC_EmitMergeInputChains1_0,
/*22036*/       OPC_EmitConvertToTarget, 1,
/*22038*/       OPC_EmitConvertToTarget, 2,
/*22040*/       OPC_EmitConvertToTarget, 3,
/*22042*/       OPC_EmitConvertToTarget, 4,
/*22044*/       OPC_EmitConvertToTarget, 5,
/*22046*/       OPC_EmitConvertToTarget, 6,
/*22048*/       OPC_EmitInteger, MVT::i32, 14, 
/*22051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22068*/     0, /*End of Scope*/
/*22069*/   /*Scope*/ 109, /*->22179*/
/*22070*/     OPC_CheckInteger, 16, 
/*22072*/     OPC_MoveParent,
/*22073*/     OPC_RecordChild2, // #1 = $cop
/*22074*/     OPC_MoveChild, 2,
/*22076*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22079*/     OPC_MoveParent,
/*22080*/     OPC_RecordChild3, // #2 = $opc1
/*22081*/     OPC_MoveChild, 3,
/*22083*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22086*/     OPC_MoveParent,
/*22087*/     OPC_RecordChild4, // #3 = $Rt
/*22088*/     OPC_RecordChild5, // #4 = $CRn
/*22089*/     OPC_MoveChild, 5,
/*22091*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22094*/     OPC_MoveParent,
/*22095*/     OPC_RecordChild6, // #5 = $CRm
/*22096*/     OPC_MoveChild, 6,
/*22098*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22101*/     OPC_MoveParent,
/*22102*/     OPC_RecordChild7, // #6 = $opc2
/*22103*/     OPC_MoveChild, 7,
/*22105*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22108*/     OPC_MoveParent,
/*22109*/     OPC_Scope, 33, /*->22144*/ // 2 children in Scope
/*22111*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22113*/       OPC_EmitMergeInputChains1_0,
/*22114*/       OPC_EmitConvertToTarget, 1,
/*22116*/       OPC_EmitConvertToTarget, 2,
/*22118*/       OPC_EmitConvertToTarget, 4,
/*22120*/       OPC_EmitConvertToTarget, 5,
/*22122*/       OPC_EmitConvertToTarget, 6,
/*22124*/       OPC_EmitInteger, MVT::i32, 14, 
/*22127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 16:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22144*/     /*Scope*/ 33, /*->22178*/
/*22145*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22147*/       OPC_EmitMergeInputChains1_0,
/*22148*/       OPC_EmitConvertToTarget, 1,
/*22150*/       OPC_EmitConvertToTarget, 2,
/*22152*/       OPC_EmitConvertToTarget, 4,
/*22154*/       OPC_EmitConvertToTarget, 5,
/*22156*/       OPC_EmitConvertToTarget, 6,
/*22158*/       OPC_EmitInteger, MVT::i32, 14, 
/*22161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 16:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22178*/     0, /*End of Scope*/
/*22179*/   /*Scope*/ 101, /*->22281*/
/*22180*/     OPC_CheckInteger, 17, 
/*22182*/     OPC_MoveParent,
/*22183*/     OPC_RecordChild2, // #1 = $cop
/*22184*/     OPC_MoveChild, 2,
/*22186*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22189*/     OPC_MoveParent,
/*22190*/     OPC_RecordChild3, // #2 = $opc1
/*22191*/     OPC_MoveChild, 3,
/*22193*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22196*/     OPC_MoveParent,
/*22197*/     OPC_RecordChild4, // #3 = $Rt
/*22198*/     OPC_RecordChild5, // #4 = $CRn
/*22199*/     OPC_MoveChild, 5,
/*22201*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22204*/     OPC_MoveParent,
/*22205*/     OPC_RecordChild6, // #5 = $CRm
/*22206*/     OPC_MoveChild, 6,
/*22208*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22211*/     OPC_MoveParent,
/*22212*/     OPC_RecordChild7, // #6 = $opc2
/*22213*/     OPC_MoveChild, 7,
/*22215*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22218*/     OPC_MoveParent,
/*22219*/     OPC_Scope, 25, /*->22246*/ // 2 children in Scope
/*22221*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22223*/       OPC_EmitMergeInputChains1_0,
/*22224*/       OPC_EmitConvertToTarget, 1,
/*22226*/       OPC_EmitConvertToTarget, 2,
/*22228*/       OPC_EmitConvertToTarget, 4,
/*22230*/       OPC_EmitConvertToTarget, 5,
/*22232*/       OPC_EmitConvertToTarget, 6,
/*22234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 17:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22246*/     /*Scope*/ 33, /*->22280*/
/*22247*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22249*/       OPC_EmitMergeInputChains1_0,
/*22250*/       OPC_EmitConvertToTarget, 1,
/*22252*/       OPC_EmitConvertToTarget, 2,
/*22254*/       OPC_EmitConvertToTarget, 4,
/*22256*/       OPC_EmitConvertToTarget, 5,
/*22258*/       OPC_EmitConvertToTarget, 6,
/*22260*/       OPC_EmitInteger, MVT::i32, 14, 
/*22263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 17:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22280*/     0, /*End of Scope*/
/*22281*/   /*Scope*/ 86, /*->22368*/
/*22282*/     OPC_CheckInteger, 18, 
/*22284*/     OPC_MoveParent,
/*22285*/     OPC_RecordChild2, // #1 = $cop
/*22286*/     OPC_MoveChild, 2,
/*22288*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22291*/     OPC_MoveParent,
/*22292*/     OPC_RecordChild3, // #2 = $opc1
/*22293*/     OPC_MoveChild, 3,
/*22295*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22298*/     OPC_MoveParent,
/*22299*/     OPC_RecordChild4, // #3 = $Rt
/*22300*/     OPC_RecordChild5, // #4 = $Rt2
/*22301*/     OPC_RecordChild6, // #5 = $CRm
/*22302*/     OPC_MoveChild, 6,
/*22304*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22307*/     OPC_MoveParent,
/*22308*/     OPC_Scope, 28, /*->22338*/ // 2 children in Scope
/*22310*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22312*/       OPC_EmitMergeInputChains1_0,
/*22313*/       OPC_EmitConvertToTarget, 1,
/*22315*/       OPC_EmitConvertToTarget, 2,
/*22317*/       OPC_EmitConvertToTarget, 5,
/*22319*/       OPC_EmitInteger, MVT::i32, 14, 
/*22322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 18:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22338*/     /*Scope*/ 28, /*->22367*/
/*22339*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22341*/       OPC_EmitMergeInputChains1_0,
/*22342*/       OPC_EmitConvertToTarget, 1,
/*22344*/       OPC_EmitConvertToTarget, 2,
/*22346*/       OPC_EmitConvertToTarget, 5,
/*22348*/       OPC_EmitInteger, MVT::i32, 14, 
/*22351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 18:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22367*/     0, /*End of Scope*/
/*22368*/   /*Scope*/ 78, /*->22447*/
/*22369*/     OPC_CheckInteger, 19, 
/*22371*/     OPC_MoveParent,
/*22372*/     OPC_RecordChild2, // #1 = $cop
/*22373*/     OPC_MoveChild, 2,
/*22375*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22378*/     OPC_MoveParent,
/*22379*/     OPC_RecordChild3, // #2 = $opc1
/*22380*/     OPC_MoveChild, 3,
/*22382*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22385*/     OPC_MoveParent,
/*22386*/     OPC_RecordChild4, // #3 = $Rt
/*22387*/     OPC_RecordChild5, // #4 = $Rt2
/*22388*/     OPC_RecordChild6, // #5 = $CRm
/*22389*/     OPC_MoveChild, 6,
/*22391*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22394*/     OPC_MoveParent,
/*22395*/     OPC_Scope, 20, /*->22417*/ // 2 children in Scope
/*22397*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22399*/       OPC_EmitMergeInputChains1_0,
/*22400*/       OPC_EmitConvertToTarget, 1,
/*22402*/       OPC_EmitConvertToTarget, 2,
/*22404*/       OPC_EmitConvertToTarget, 5,
/*22406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 19:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22417*/     /*Scope*/ 28, /*->22446*/
/*22418*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22420*/       OPC_EmitMergeInputChains1_0,
/*22421*/       OPC_EmitConvertToTarget, 1,
/*22423*/       OPC_EmitConvertToTarget, 2,
/*22425*/       OPC_EmitConvertToTarget, 5,
/*22427*/       OPC_EmitInteger, MVT::i32, 14, 
/*22430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 19:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22446*/     0, /*End of Scope*/
/*22447*/   /*Scope*/ 33, /*->22481*/
/*22448*/     OPC_CheckInteger, 12, 
/*22450*/     OPC_MoveParent,
/*22451*/     OPC_Scope, 9, /*->22462*/ // 2 children in Scope
/*22453*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22455*/       OPC_EmitMergeInputChains1_0,
/*22456*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 12:iPTR) - Complexity = 8
                // Dst: (CLREX)
/*22462*/     /*Scope*/ 17, /*->22480*/
/*22463*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22465*/       OPC_EmitMergeInputChains1_0,
/*22466*/       OPC_EmitInteger, MVT::i32, 14, 
/*22469*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22472*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 12:iPTR) - Complexity = 8
                // Dst: (t2CLREX)
/*22480*/     0, /*End of Scope*/
/*22481*/   /*Scope*/ 23, /*->22505*/
/*22482*/     OPC_CheckInteger, 16|128,1/*144*/, 
/*22485*/     OPC_MoveParent,
/*22486*/     OPC_RecordChild2, // #1 = $src
/*22487*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22489*/     OPC_EmitMergeInputChains1_0,
/*22490*/     OPC_EmitInteger, MVT::i32, 14, 
/*22493*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22496*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (intrinsic_void 144:iPTR, GPR:i32:$src) - Complexity = 8
              // Dst: (VMSR GPR:i32:$src)
/*22505*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40|128,3/*424*/,  TARGET_VAL(ARMISD::PRELOAD),// ->22934
/*22510*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*22511*/   OPC_Scope, 94|128,2/*350*/, /*->22864*/ // 2 children in Scope
/*22514*/     OPC_RecordChild1, // #1 = $shift
/*22515*/     OPC_CheckChild1Type, MVT::i32,
/*22517*/     OPC_MoveChild, 2,
/*22519*/     OPC_CheckType, MVT::i32,
/*22521*/     OPC_Scope, 22|128,1/*150*/, /*->22674*/ // 2 children in Scope
/*22524*/       OPC_CheckInteger, 1, 
/*22526*/       OPC_MoveParent,
/*22527*/       OPC_MoveChild, 3,
/*22529*/       OPC_Scope, 34, /*->22565*/ // 2 children in Scope
/*22531*/         OPC_CheckInteger, 1, 
/*22533*/         OPC_MoveParent,
/*22534*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22536*/         OPC_Scope, 13, /*->22551*/ // 2 children in Scope
/*22538*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22541*/           OPC_EmitMergeInputChains1_0,
/*22542*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                    // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22551*/         /*Scope*/ 12, /*->22564*/
/*22552*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22555*/           OPC_EmitMergeInputChains1_0,
/*22556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                    // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22564*/         0, /*End of Scope*/
/*22565*/       /*Scope*/ 107, /*->22673*/
/*22566*/         OPC_CheckInteger, 0, 
/*22568*/         OPC_MoveParent,
/*22569*/         OPC_Scope, 15, /*->22586*/ // 4 children in Scope
/*22571*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22573*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22576*/           OPC_EmitMergeInputChains1_0,
/*22577*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                    // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22586*/         /*Scope*/ 23, /*->22610*/
/*22587*/           OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22589*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22592*/           OPC_EmitMergeInputChains1_0,
/*22593*/           OPC_EmitInteger, MVT::i32, 14, 
/*22596*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22599*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                    // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22610*/         /*Scope*/ 14, /*->22625*/
/*22611*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22613*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22616*/           OPC_EmitMergeInputChains1_0,
/*22617*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22625*/         /*Scope*/ 46, /*->22672*/
/*22626*/           OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22628*/           OPC_Scope, 20, /*->22650*/ // 2 children in Scope
/*22630*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22633*/             OPC_EmitMergeInputChains1_0,
/*22634*/             OPC_EmitInteger, MVT::i32, 14, 
/*22637*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22640*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22650*/           /*Scope*/ 20, /*->22671*/
/*22651*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22654*/             OPC_EmitMergeInputChains1_0,
/*22655*/             OPC_EmitInteger, MVT::i32, 14, 
/*22658*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22661*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22671*/           0, /*End of Scope*/
/*22672*/         0, /*End of Scope*/
/*22673*/       0, /*End of Scope*/
/*22674*/     /*Scope*/ 59|128,1/*187*/, /*->22863*/
/*22676*/       OPC_CheckInteger, 0, 
/*22678*/       OPC_MoveParent,
/*22679*/       OPC_MoveChild, 3,
/*22681*/       OPC_Scope, 107, /*->22790*/ // 2 children in Scope
/*22683*/         OPC_CheckInteger, 1, 
/*22685*/         OPC_MoveParent,
/*22686*/         OPC_Scope, 15, /*->22703*/ // 4 children in Scope
/*22688*/           OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22690*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22693*/           OPC_EmitMergeInputChains1_0,
/*22694*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                    // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22703*/         /*Scope*/ 23, /*->22727*/
/*22704*/           OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22706*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22709*/           OPC_EmitMergeInputChains1_0,
/*22710*/           OPC_EmitInteger, MVT::i32, 14, 
/*22713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22716*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                    // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22727*/         /*Scope*/ 14, /*->22742*/
/*22728*/           OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22730*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22733*/           OPC_EmitMergeInputChains1_0,
/*22734*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22742*/         /*Scope*/ 46, /*->22789*/
/*22743*/           OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22745*/           OPC_Scope, 20, /*->22767*/ // 2 children in Scope
/*22747*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22750*/             OPC_EmitMergeInputChains1_0,
/*22751*/             OPC_EmitInteger, MVT::i32, 14, 
/*22754*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22757*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22767*/           /*Scope*/ 20, /*->22788*/
/*22768*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22771*/             OPC_EmitMergeInputChains1_0,
/*22772*/             OPC_EmitInteger, MVT::i32, 14, 
/*22775*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22778*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22788*/           0, /*End of Scope*/
/*22789*/         0, /*End of Scope*/
/*22790*/       /*Scope*/ 71, /*->22862*/
/*22791*/         OPC_CheckInteger, 0, 
/*22793*/         OPC_MoveParent,
/*22794*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22796*/         OPC_Scope, 21, /*->22819*/ // 3 children in Scope
/*22798*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22801*/           OPC_EmitMergeInputChains1_0,
/*22802*/           OPC_EmitInteger, MVT::i32, 14, 
/*22805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                    // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22819*/         /*Scope*/ 20, /*->22840*/
/*22820*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22823*/           OPC_EmitMergeInputChains1_0,
/*22824*/           OPC_EmitInteger, MVT::i32, 14, 
/*22827*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22830*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22840*/         /*Scope*/ 20, /*->22861*/
/*22841*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22844*/           OPC_EmitMergeInputChains1_0,
/*22845*/           OPC_EmitInteger, MVT::i32, 14, 
/*22848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22851*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22861*/         0, /*End of Scope*/
/*22862*/       0, /*End of Scope*/
/*22863*/     0, /*End of Scope*/
/*22864*/   /*Scope*/ 68, /*->22933*/
/*22865*/     OPC_MoveChild, 1,
/*22867*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*22870*/     OPC_RecordChild0, // #1 = $addr
/*22871*/     OPC_MoveChild, 0,
/*22873*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*22876*/     OPC_MoveParent,
/*22877*/     OPC_MoveParent,
/*22878*/     OPC_MoveChild, 2,
/*22880*/     OPC_CheckInteger, 0, 
/*22882*/     OPC_CheckType, MVT::i32,
/*22884*/     OPC_MoveParent,
/*22885*/     OPC_MoveChild, 3,
/*22887*/     OPC_Scope, 21, /*->22910*/ // 2 children in Scope
/*22889*/       OPC_CheckInteger, 0, 
/*22891*/       OPC_MoveParent,
/*22892*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22894*/       OPC_EmitMergeInputChains1_0,
/*22895*/       OPC_EmitInteger, MVT::i32, 14, 
/*22898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*22910*/     /*Scope*/ 21, /*->22932*/
/*22911*/       OPC_CheckInteger, 1, 
/*22913*/       OPC_MoveParent,
/*22914*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22916*/       OPC_EmitMergeInputChains1_0,
/*22917*/       OPC_EmitInteger, MVT::i32, 14, 
/*22920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*22932*/     0, /*End of Scope*/
/*22933*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->23085
/*22938*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*22939*/   OPC_Scope, 93, /*->23034*/ // 2 children in Scope
/*22941*/     OPC_MoveChild, 1,
/*22943*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->22996
/*22947*/       OPC_RecordMemRef,
/*22948*/       OPC_RecordNode, // #1 = 'ld' chained node
/*22949*/       OPC_CheckFoldableChainNode,
/*22950*/       OPC_RecordChild1, // #2 = $target
/*22951*/       OPC_CheckChild1Type, MVT::i32,
/*22953*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*22955*/       OPC_CheckPredicate, 30, // Predicate_load
/*22957*/       OPC_CheckType, MVT::i32,
/*22959*/       OPC_MoveParent,
/*22960*/       OPC_RecordChild2, // #3 = $jt
/*22961*/       OPC_MoveChild, 2,
/*22963*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22966*/       OPC_MoveParent,
/*22967*/       OPC_RecordChild3, // #4 = $id
/*22968*/       OPC_MoveChild, 3,
/*22970*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22973*/       OPC_MoveParent,
/*22974*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22976*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*22979*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*22983*/       OPC_EmitConvertToTarget, 4,
/*22985*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->23033
/*22999*/       OPC_RecordChild0, // #1 = $target
/*23000*/       OPC_RecordChild1, // #2 = $idx
/*23001*/       OPC_CheckType, MVT::i32,
/*23003*/       OPC_MoveParent,
/*23004*/       OPC_RecordChild2, // #3 = $jt
/*23005*/       OPC_MoveChild, 2,
/*23007*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23010*/       OPC_MoveParent,
/*23011*/       OPC_RecordChild3, // #4 = $id
/*23012*/       OPC_MoveChild, 3,
/*23014*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23017*/       OPC_MoveParent,
/*23018*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23020*/       OPC_EmitMergeInputChains1_0,
/*23021*/       OPC_EmitConvertToTarget, 4,
/*23023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*23034*/   /*Scope*/ 49, /*->23084*/
/*23035*/     OPC_RecordChild1, // #1 = $target
/*23036*/     OPC_CheckChild1Type, MVT::i32,
/*23038*/     OPC_RecordChild2, // #2 = $jt
/*23039*/     OPC_MoveChild, 2,
/*23041*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23044*/     OPC_MoveParent,
/*23045*/     OPC_RecordChild3, // #3 = $id
/*23046*/     OPC_MoveChild, 3,
/*23048*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23051*/     OPC_MoveParent,
/*23052*/     OPC_Scope, 14, /*->23068*/ // 2 children in Scope
/*23054*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23056*/       OPC_EmitMergeInputChains1_0,
/*23057*/       OPC_EmitConvertToTarget, 3,
/*23059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23068*/     /*Scope*/ 14, /*->23083*/
/*23069*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23071*/       OPC_EmitMergeInputChains1_0,
/*23072*/       OPC_EmitConvertToTarget, 3,
/*23074*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23083*/     0, /*End of Scope*/
/*23084*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 42|128,17/*2218*/,  TARGET_VAL(ISD::STORE),// ->25307
/*23089*/   OPC_RecordMemRef,
/*23090*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*23091*/   OPC_Scope, 85|128,2/*341*/, /*->23435*/ // 4 children in Scope
/*23094*/     OPC_MoveChild, 1,
/*23096*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->23320
/*23101*/       OPC_RecordChild0, // #1 = $Vd
/*23102*/       OPC_Scope, 53, /*->23157*/ // 4 children in Scope
/*23104*/         OPC_CheckChild0Type, MVT::v8i8,
/*23106*/         OPC_RecordChild1, // #2 = $lane
/*23107*/         OPC_MoveChild, 1,
/*23109*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23112*/         OPC_MoveParent,
/*23113*/         OPC_MoveParent,
/*23114*/         OPC_RecordChild2, // #3 = $Rn
/*23115*/         OPC_RecordChild3, // #4 = $Rm
/*23116*/         OPC_CheckChild3Type, MVT::i32,
/*23118*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23120*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23122*/         OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*23124*/         OPC_CheckType, MVT::i32,
/*23126*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23128*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23131*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23134*/         OPC_EmitMergeInputChains1_0,
/*23135*/         OPC_EmitConvertToTarget, 2,
/*23137*/         OPC_EmitInteger, MVT::i32, 14, 
/*23140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*23157*/       /*Scope*/ 53, /*->23211*/
/*23158*/         OPC_CheckChild0Type, MVT::v4i16,
/*23160*/         OPC_RecordChild1, // #2 = $lane
/*23161*/         OPC_MoveChild, 1,
/*23163*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23166*/         OPC_MoveParent,
/*23167*/         OPC_MoveParent,
/*23168*/         OPC_RecordChild2, // #3 = $Rn
/*23169*/         OPC_RecordChild3, // #4 = $Rm
/*23170*/         OPC_CheckChild3Type, MVT::i32,
/*23172*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23174*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23176*/         OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*23178*/         OPC_CheckType, MVT::i32,
/*23180*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23182*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23185*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23188*/         OPC_EmitMergeInputChains1_0,
/*23189*/         OPC_EmitConvertToTarget, 2,
/*23191*/         OPC_EmitInteger, MVT::i32, 14, 
/*23194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23197*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*23211*/       /*Scope*/ 53, /*->23265*/
/*23212*/         OPC_CheckChild0Type, MVT::v16i8,
/*23214*/         OPC_RecordChild1, // #2 = $lane
/*23215*/         OPC_MoveChild, 1,
/*23217*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23220*/         OPC_MoveParent,
/*23221*/         OPC_MoveParent,
/*23222*/         OPC_RecordChild2, // #3 = $addr
/*23223*/         OPC_RecordChild3, // #4 = $offset
/*23224*/         OPC_CheckChild3Type, MVT::i32,
/*23226*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23228*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23230*/         OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*23232*/         OPC_CheckType, MVT::i32,
/*23234*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23236*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23239*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23242*/         OPC_EmitMergeInputChains1_0,
/*23243*/         OPC_EmitConvertToTarget, 2,
/*23245*/         OPC_EmitInteger, MVT::i32, 14, 
/*23248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23251*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*23265*/       /*Scope*/ 53, /*->23319*/
/*23266*/         OPC_CheckChild0Type, MVT::v8i16,
/*23268*/         OPC_RecordChild1, // #2 = $lane
/*23269*/         OPC_MoveChild, 1,
/*23271*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23274*/         OPC_MoveParent,
/*23275*/         OPC_MoveParent,
/*23276*/         OPC_RecordChild2, // #3 = $addr
/*23277*/         OPC_RecordChild3, // #4 = $offset
/*23278*/         OPC_CheckChild3Type, MVT::i32,
/*23280*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23282*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23284*/         OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*23286*/         OPC_CheckType, MVT::i32,
/*23288*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23290*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23293*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23296*/         OPC_EmitMergeInputChains1_0,
/*23297*/         OPC_EmitConvertToTarget, 2,
/*23299*/         OPC_EmitInteger, MVT::i32, 14, 
/*23302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*23319*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->23434
/*23323*/       OPC_RecordChild0, // #1 = $Vd
/*23324*/       OPC_Scope, 53, /*->23379*/ // 2 children in Scope
/*23326*/         OPC_CheckChild0Type, MVT::v2i32,
/*23328*/         OPC_RecordChild1, // #2 = $lane
/*23329*/         OPC_MoveChild, 1,
/*23331*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23334*/         OPC_MoveParent,
/*23335*/         OPC_CheckType, MVT::i32,
/*23337*/         OPC_MoveParent,
/*23338*/         OPC_RecordChild2, // #3 = $Rn
/*23339*/         OPC_RecordChild3, // #4 = $Rm
/*23340*/         OPC_CheckChild3Type, MVT::i32,
/*23342*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23344*/         OPC_CheckPredicate, 36, // Predicate_post_store
/*23346*/         OPC_CheckType, MVT::i32,
/*23348*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23350*/         OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23353*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23356*/         OPC_EmitMergeInputChains1_0,
/*23357*/         OPC_EmitConvertToTarget, 2,
/*23359*/         OPC_EmitInteger, MVT::i32, 14, 
/*23362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23379*/       /*Scope*/ 53, /*->23433*/
/*23380*/         OPC_CheckChild0Type, MVT::v4i32,
/*23382*/         OPC_RecordChild1, // #2 = $lane
/*23383*/         OPC_MoveChild, 1,
/*23385*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23388*/         OPC_MoveParent,
/*23389*/         OPC_CheckType, MVT::i32,
/*23391*/         OPC_MoveParent,
/*23392*/         OPC_RecordChild2, // #3 = $addr
/*23393*/         OPC_RecordChild3, // #4 = $offset
/*23394*/         OPC_CheckChild3Type, MVT::i32,
/*23396*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23398*/         OPC_CheckPredicate, 36, // Predicate_post_store
/*23400*/         OPC_CheckType, MVT::i32,
/*23402*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23404*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23407*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23410*/         OPC_EmitMergeInputChains1_0,
/*23411*/         OPC_EmitConvertToTarget, 2,
/*23413*/         OPC_EmitInteger, MVT::i32, 14, 
/*23416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*23433*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23435*/   /*Scope*/ 5|128,2/*261*/, /*->23698*/
/*23437*/     OPC_RecordChild1, // #1 = $src
/*23438*/     OPC_CheckChild1Type, MVT::i32,
/*23440*/     OPC_RecordChild2, // #2 = $addr
/*23441*/     OPC_Scope, 89, /*->23532*/ // 2 children in Scope
/*23443*/       OPC_CheckChild2Type, MVT::i32,
/*23445*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23447*/       OPC_Scope, 25, /*->23474*/ // 2 children in Scope
/*23449*/         OPC_CheckPredicate, 38, // Predicate_store
/*23451*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23453*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23456*/         OPC_EmitMergeInputChains1_0,
/*23457*/         OPC_EmitInteger, MVT::i32, 14, 
/*23460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*23474*/       /*Scope*/ 56, /*->23531*/
/*23475*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*23477*/         OPC_Scope, 25, /*->23504*/ // 2 children in Scope
/*23479*/           OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*23481*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23483*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23486*/           OPC_EmitMergeInputChains1_0,
/*23487*/           OPC_EmitInteger, MVT::i32, 14, 
/*23490*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23493*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*23504*/         /*Scope*/ 25, /*->23530*/
/*23505*/           OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*23507*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23509*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23512*/           OPC_EmitMergeInputChains1_0,
/*23513*/           OPC_EmitInteger, MVT::i32, 14, 
/*23516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23519*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*23530*/         0, /*End of Scope*/
/*23531*/       0, /*End of Scope*/
/*23532*/     /*Scope*/ 35|128,1/*163*/, /*->23697*/
/*23534*/       OPC_RecordChild3, // #3 = $offset
/*23535*/       OPC_CheckChild3Type, MVT::i32,
/*23537*/       OPC_CheckType, MVT::i32,
/*23539*/       OPC_Scope, 59, /*->23600*/ // 2 children in Scope
/*23541*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23543*/         OPC_CheckPredicate, 36, // Predicate_post_store
/*23545*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23547*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23550*/         OPC_Scope, 23, /*->23575*/ // 2 children in Scope
/*23552*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23555*/           OPC_EmitMergeInputChains1_0,
/*23556*/           OPC_EmitInteger, MVT::i32, 14, 
/*23559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23562*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23575*/         /*Scope*/ 23, /*->23599*/
/*23576*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23579*/           OPC_EmitMergeInputChains1_0,
/*23580*/           OPC_EmitInteger, MVT::i32, 14, 
/*23583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23586*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23599*/         0, /*End of Scope*/
/*23600*/       /*Scope*/ 95, /*->23696*/
/*23601*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23603*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23605*/         OPC_Scope, 57, /*->23664*/ // 2 children in Scope
/*23607*/           OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*23609*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23611*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23614*/           OPC_Scope, 23, /*->23639*/ // 2 children in Scope
/*23616*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23619*/             OPC_EmitMergeInputChains1_0,
/*23620*/             OPC_EmitInteger, MVT::i32, 14, 
/*23623*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23626*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23639*/           /*Scope*/ 23, /*->23663*/
/*23640*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23643*/             OPC_EmitMergeInputChains1_0,
/*23644*/             OPC_EmitInteger, MVT::i32, 14, 
/*23647*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23650*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23663*/           0, /*End of Scope*/
/*23664*/         /*Scope*/ 30, /*->23695*/
/*23665*/           OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*23667*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23669*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23672*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*23675*/           OPC_EmitMergeInputChains1_0,
/*23676*/           OPC_EmitInteger, MVT::i32, 14, 
/*23679*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23682*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                    // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*23695*/         0, /*End of Scope*/
/*23696*/       0, /*End of Scope*/
/*23697*/     0, /*End of Scope*/
/*23698*/   /*Scope*/ 126|128,2/*382*/, /*->24082*/
/*23700*/     OPC_MoveChild, 1,
/*23702*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->23894
/*23707*/       OPC_RecordChild0, // #1 = $Vd
/*23708*/       OPC_Scope, 45, /*->23755*/ // 4 children in Scope
/*23710*/         OPC_CheckChild0Type, MVT::v8i8,
/*23712*/         OPC_RecordChild1, // #2 = $lane
/*23713*/         OPC_MoveChild, 1,
/*23715*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23718*/         OPC_MoveParent,
/*23719*/         OPC_MoveParent,
/*23720*/         OPC_RecordChild2, // #3 = $Rn
/*23721*/         OPC_CheckChild2Type, MVT::i32,
/*23723*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23725*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*23727*/         OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*23729*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23731*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23734*/         OPC_EmitMergeInputChains1_0,
/*23735*/         OPC_EmitConvertToTarget, 2,
/*23737*/         OPC_EmitInteger, MVT::i32, 14, 
/*23740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*23755*/       /*Scope*/ 45, /*->23801*/
/*23756*/         OPC_CheckChild0Type, MVT::v4i16,
/*23758*/         OPC_RecordChild1, // #2 = $lane
/*23759*/         OPC_MoveChild, 1,
/*23761*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23764*/         OPC_MoveParent,
/*23765*/         OPC_MoveParent,
/*23766*/         OPC_RecordChild2, // #3 = $Rn
/*23767*/         OPC_CheckChild2Type, MVT::i32,
/*23769*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23771*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*23773*/         OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*23775*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23777*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23780*/         OPC_EmitMergeInputChains1_0,
/*23781*/         OPC_EmitConvertToTarget, 2,
/*23783*/         OPC_EmitInteger, MVT::i32, 14, 
/*23786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23789*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*23801*/       /*Scope*/ 45, /*->23847*/
/*23802*/         OPC_CheckChild0Type, MVT::v16i8,
/*23804*/         OPC_RecordChild1, // #2 = $lane
/*23805*/         OPC_MoveChild, 1,
/*23807*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23810*/         OPC_MoveParent,
/*23811*/         OPC_MoveParent,
/*23812*/         OPC_RecordChild2, // #3 = $addr
/*23813*/         OPC_CheckChild2Type, MVT::i32,
/*23815*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23817*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*23819*/         OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*23821*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23823*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23826*/         OPC_EmitMergeInputChains1_0,
/*23827*/         OPC_EmitConvertToTarget, 2,
/*23829*/         OPC_EmitInteger, MVT::i32, 14, 
/*23832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*23847*/       /*Scope*/ 45, /*->23893*/
/*23848*/         OPC_CheckChild0Type, MVT::v8i16,
/*23850*/         OPC_RecordChild1, // #2 = $lane
/*23851*/         OPC_MoveChild, 1,
/*23853*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23856*/         OPC_MoveParent,
/*23857*/         OPC_MoveParent,
/*23858*/         OPC_RecordChild2, // #3 = $addr
/*23859*/         OPC_CheckChild2Type, MVT::i32,
/*23861*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23863*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*23865*/         OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*23867*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23869*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23872*/         OPC_EmitMergeInputChains1_0,
/*23873*/         OPC_EmitConvertToTarget, 2,
/*23875*/         OPC_EmitInteger, MVT::i32, 14, 
/*23878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*23893*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->24081
/*23898*/       OPC_RecordChild0, // #1 = $Vd
/*23899*/       OPC_Scope, 45, /*->23946*/ // 4 children in Scope
/*23901*/         OPC_CheckChild0Type, MVT::v2i32,
/*23903*/         OPC_RecordChild1, // #2 = $lane
/*23904*/         OPC_MoveChild, 1,
/*23906*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23909*/         OPC_MoveParent,
/*23910*/         OPC_CheckType, MVT::i32,
/*23912*/         OPC_MoveParent,
/*23913*/         OPC_RecordChild2, // #3 = $Rn
/*23914*/         OPC_CheckChild2Type, MVT::i32,
/*23916*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23918*/         OPC_CheckPredicate, 38, // Predicate_store
/*23920*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23922*/         OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23925*/         OPC_EmitMergeInputChains1_0,
/*23926*/         OPC_EmitConvertToTarget, 2,
/*23928*/         OPC_EmitInteger, MVT::i32, 14, 
/*23931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23934*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23946*/       /*Scope*/ 45, /*->23992*/
/*23947*/         OPC_CheckChild0Type, MVT::v4i32,
/*23949*/         OPC_RecordChild1, // #2 = $lane
/*23950*/         OPC_MoveChild, 1,
/*23952*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23955*/         OPC_MoveParent,
/*23956*/         OPC_CheckType, MVT::i32,
/*23958*/         OPC_MoveParent,
/*23959*/         OPC_RecordChild2, // #3 = $addr
/*23960*/         OPC_CheckChild2Type, MVT::i32,
/*23962*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23964*/         OPC_CheckPredicate, 38, // Predicate_store
/*23966*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23968*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23971*/         OPC_EmitMergeInputChains1_0,
/*23972*/         OPC_EmitConvertToTarget, 2,
/*23974*/         OPC_EmitInteger, MVT::i32, 14, 
/*23977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*23992*/       /*Scope*/ 43, /*->24036*/
/*23993*/         OPC_CheckChild0Type, MVT::v2f32,
/*23995*/         OPC_RecordChild1, // #2 = $lane
/*23996*/         OPC_MoveChild, 1,
/*23998*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24001*/         OPC_MoveParent,
/*24002*/         OPC_CheckType, MVT::f32,
/*24004*/         OPC_MoveParent,
/*24005*/         OPC_RecordChild2, // #3 = $addr
/*24006*/         OPC_CheckChild2Type, MVT::i32,
/*24008*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24010*/         OPC_CheckPredicate, 38, // Predicate_store
/*24012*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*24015*/         OPC_EmitMergeInputChains1_0,
/*24016*/         OPC_EmitConvertToTarget, 2,
/*24018*/         OPC_EmitInteger, MVT::i32, 14, 
/*24021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24024*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*24036*/       /*Scope*/ 43, /*->24080*/
/*24037*/         OPC_CheckChild0Type, MVT::v4f32,
/*24039*/         OPC_RecordChild1, // #2 = $lane
/*24040*/         OPC_MoveChild, 1,
/*24042*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24045*/         OPC_MoveParent,
/*24046*/         OPC_CheckType, MVT::f32,
/*24048*/         OPC_MoveParent,
/*24049*/         OPC_RecordChild2, // #3 = $addr
/*24050*/         OPC_CheckChild2Type, MVT::i32,
/*24052*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24054*/         OPC_CheckPredicate, 38, // Predicate_store
/*24056*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*24059*/         OPC_EmitMergeInputChains1_0,
/*24060*/         OPC_EmitConvertToTarget, 2,
/*24062*/         OPC_EmitInteger, MVT::i32, 14, 
/*24065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*24080*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*24082*/   /*Scope*/ 70|128,9/*1222*/, /*->25306*/
/*24084*/     OPC_RecordChild1, // #1 = $Rt
/*24085*/     OPC_Scope, 39|128,7/*935*/, /*->25023*/ // 4 children in Scope
/*24088*/       OPC_CheckChild1Type, MVT::i32,
/*24090*/       OPC_RecordChild2, // #2 = $shift
/*24091*/       OPC_Scope, 50|128,1/*178*/, /*->24272*/ // 3 children in Scope
/*24094*/         OPC_CheckChild2Type, MVT::i32,
/*24096*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24098*/         OPC_Scope, 26, /*->24126*/ // 4 children in Scope
/*24100*/           OPC_CheckPredicate, 38, // Predicate_store
/*24102*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24104*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*24107*/           OPC_EmitMergeInputChains1_0,
/*24108*/           OPC_EmitInteger, MVT::i32, 14, 
/*24111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24114*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*24126*/         /*Scope*/ 58, /*->24185*/
/*24127*/           OPC_CheckPredicate, 39, // Predicate_truncstore
/*24129*/           OPC_Scope, 26, /*->24157*/ // 2 children in Scope
/*24131*/             OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24133*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24135*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*24138*/             OPC_EmitMergeInputChains1_0,
/*24139*/             OPC_EmitInteger, MVT::i32, 14, 
/*24142*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24145*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*24157*/           /*Scope*/ 26, /*->24184*/
/*24158*/             OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24160*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24162*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*24165*/             OPC_EmitMergeInputChains1_0,
/*24166*/             OPC_EmitInteger, MVT::i32, 14, 
/*24169*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24172*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*24184*/           0, /*End of Scope*/
/*24185*/         /*Scope*/ 26, /*->24212*/
/*24186*/           OPC_CheckPredicate, 38, // Predicate_store
/*24188*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24190*/           OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24193*/           OPC_EmitMergeInputChains1_0,
/*24194*/           OPC_EmitInteger, MVT::i32, 14, 
/*24197*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24200*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24212*/         /*Scope*/ 58, /*->24271*/
/*24213*/           OPC_CheckPredicate, 39, // Predicate_truncstore
/*24215*/           OPC_Scope, 26, /*->24243*/ // 2 children in Scope
/*24217*/             OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24219*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24221*/             OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24224*/             OPC_EmitMergeInputChains1_0,
/*24225*/             OPC_EmitInteger, MVT::i32, 14, 
/*24228*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24231*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24243*/           /*Scope*/ 26, /*->24270*/
/*24244*/             OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24246*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24248*/             OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24251*/             OPC_EmitMergeInputChains1_0,
/*24252*/             OPC_EmitInteger, MVT::i32, 14, 
/*24255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24258*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24270*/           0, /*End of Scope*/
/*24271*/         0, /*End of Scope*/
/*24272*/       /*Scope*/ 87|128,2/*343*/, /*->24617*/
/*24274*/         OPC_RecordChild3, // #3 = $offset
/*24275*/         OPC_CheckChild3Type, MVT::i32,
/*24277*/         OPC_CheckType, MVT::i32,
/*24279*/         OPC_Scope, 31, /*->24312*/ // 6 children in Scope
/*24281*/           OPC_CheckPredicate, 35, // Predicate_istore
/*24283*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*24285*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24287*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*24290*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*24293*/           OPC_EmitMergeInputChains1_0,
/*24294*/           OPC_EmitInteger, MVT::i32, 14, 
/*24297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24300*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24312*/         /*Scope*/ 66, /*->24379*/
/*24313*/           OPC_CheckPredicate, 31, // Predicate_itruncstore
/*24315*/           OPC_CheckPredicate, 32, // Predicate_post_truncst
/*24317*/           OPC_Scope, 29, /*->24348*/ // 2 children in Scope
/*24319*/             OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*24321*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24323*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*24326*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*24329*/             OPC_EmitMergeInputChains1_0,
/*24330*/             OPC_EmitInteger, MVT::i32, 14, 
/*24333*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24336*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24348*/           /*Scope*/ 29, /*->24378*/
/*24349*/             OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*24351*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24353*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*24356*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*24359*/             OPC_EmitMergeInputChains1_0,
/*24360*/             OPC_EmitInteger, MVT::i32, 14, 
/*24363*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24366*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24378*/           0, /*End of Scope*/
/*24379*/         /*Scope*/ 56, /*->24436*/
/*24380*/           OPC_CheckPredicate, 35, // Predicate_istore
/*24382*/           OPC_CheckPredicate, 42, // Predicate_pre_store
/*24384*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24386*/           OPC_Scope, 23, /*->24411*/ // 2 children in Scope
/*24388*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24391*/             OPC_EmitMergeInputChains1_0,
/*24392*/             OPC_EmitInteger, MVT::i32, 14, 
/*24395*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24398*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24411*/           /*Scope*/ 23, /*->24435*/
/*24412*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24415*/             OPC_EmitMergeInputChains1_0,
/*24416*/             OPC_EmitInteger, MVT::i32, 14, 
/*24419*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24422*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24435*/           0, /*End of Scope*/
/*24436*/         /*Scope*/ 89, /*->24526*/
/*24437*/           OPC_CheckPredicate, 31, // Predicate_itruncstore
/*24439*/           OPC_CheckPredicate, 43, // Predicate_pre_truncst
/*24441*/           OPC_Scope, 54, /*->24497*/ // 2 children in Scope
/*24443*/             OPC_CheckPredicate, 44, // Predicate_pre_truncsti8
/*24445*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24447*/             OPC_Scope, 23, /*->24472*/ // 2 children in Scope
/*24449*/               OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24452*/               OPC_EmitMergeInputChains1_0,
/*24453*/               OPC_EmitInteger, MVT::i32, 14, 
/*24456*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24459*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24472*/             /*Scope*/ 23, /*->24496*/
/*24473*/               OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24476*/               OPC_EmitMergeInputChains1_0,
/*24477*/               OPC_EmitInteger, MVT::i32, 14, 
/*24480*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24483*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24496*/             0, /*End of Scope*/
/*24497*/           /*Scope*/ 27, /*->24525*/
/*24498*/             OPC_CheckPredicate, 45, // Predicate_pre_truncsti16
/*24500*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24502*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*24505*/             OPC_EmitMergeInputChains1_0,
/*24506*/             OPC_EmitInteger, MVT::i32, 14, 
/*24509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24512*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*24525*/           0, /*End of Scope*/
/*24526*/         /*Scope*/ 28, /*->24555*/
/*24527*/           OPC_CheckPredicate, 35, // Predicate_istore
/*24529*/           OPC_CheckPredicate, 42, // Predicate_pre_store
/*24531*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24533*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24536*/           OPC_EmitMergeInputChains1_0,
/*24537*/           OPC_EmitInteger, MVT::i32, 14, 
/*24540*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24543*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                    // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24555*/         /*Scope*/ 60, /*->24616*/
/*24556*/           OPC_CheckPredicate, 31, // Predicate_itruncstore
/*24558*/           OPC_CheckPredicate, 43, // Predicate_pre_truncst
/*24560*/           OPC_Scope, 26, /*->24588*/ // 2 children in Scope
/*24562*/             OPC_CheckPredicate, 44, // Predicate_pre_truncsti8
/*24564*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24566*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24569*/             OPC_EmitMergeInputChains1_0,
/*24570*/             OPC_EmitInteger, MVT::i32, 14, 
/*24573*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24576*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24588*/           /*Scope*/ 26, /*->24615*/
/*24589*/             OPC_CheckPredicate, 45, // Predicate_pre_truncsti16
/*24591*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24593*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24596*/             OPC_EmitMergeInputChains1_0,
/*24597*/             OPC_EmitInteger, MVT::i32, 14, 
/*24600*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24603*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24615*/           0, /*End of Scope*/
/*24616*/         0, /*End of Scope*/
/*24617*/       /*Scope*/ 19|128,3/*403*/, /*->25022*/
/*24619*/         OPC_CheckChild2Type, MVT::i32,
/*24621*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24623*/         OPC_Scope, 25, /*->24650*/ // 6 children in Scope
/*24625*/           OPC_CheckPredicate, 38, // Predicate_store
/*24627*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24629*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*24632*/           OPC_EmitMergeInputChains1_0,
/*24633*/           OPC_EmitInteger, MVT::i32, 14, 
/*24636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24639*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*24650*/         /*Scope*/ 27, /*->24678*/
/*24651*/           OPC_CheckPredicate, 39, // Predicate_truncstore
/*24653*/           OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24655*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24657*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*24660*/           OPC_EmitMergeInputChains1_0,
/*24661*/           OPC_EmitInteger, MVT::i32, 14, 
/*24664*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24667*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*24678*/         /*Scope*/ 50, /*->24729*/
/*24679*/           OPC_CheckPredicate, 38, // Predicate_store
/*24681*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24683*/           OPC_Scope, 21, /*->24706*/ // 2 children in Scope
/*24685*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*24688*/             OPC_EmitMergeInputChains1_0,
/*24689*/             OPC_EmitInteger, MVT::i32, 14, 
/*24692*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24695*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*24706*/           /*Scope*/ 21, /*->24728*/
/*24707*/             OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*24710*/             OPC_EmitMergeInputChains1_0,
/*24711*/             OPC_EmitInteger, MVT::i32, 14, 
/*24714*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24717*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*24728*/           0, /*End of Scope*/
/*24729*/         /*Scope*/ 106, /*->24836*/
/*24730*/           OPC_CheckPredicate, 39, // Predicate_truncstore
/*24732*/           OPC_Scope, 50, /*->24784*/ // 2 children in Scope
/*24734*/             OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24736*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24738*/             OPC_Scope, 21, /*->24761*/ // 2 children in Scope
/*24740*/               OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*24743*/               OPC_EmitMergeInputChains1_0,
/*24744*/               OPC_EmitInteger, MVT::i32, 14, 
/*24747*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24750*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*24761*/             /*Scope*/ 21, /*->24783*/
/*24762*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*24765*/               OPC_EmitMergeInputChains1_0,
/*24766*/               OPC_EmitInteger, MVT::i32, 14, 
/*24769*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24772*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*24783*/             0, /*End of Scope*/
/*24784*/           /*Scope*/ 50, /*->24835*/
/*24785*/             OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24787*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24789*/             OPC_Scope, 21, /*->24812*/ // 2 children in Scope
/*24791*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*24794*/               OPC_EmitMergeInputChains1_0,
/*24795*/               OPC_EmitInteger, MVT::i32, 14, 
/*24798*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24801*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*24812*/             /*Scope*/ 21, /*->24834*/
/*24813*/               OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*24816*/               OPC_EmitMergeInputChains1_0,
/*24817*/               OPC_EmitInteger, MVT::i32, 14, 
/*24820*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24823*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*24834*/             0, /*End of Scope*/
/*24835*/           0, /*End of Scope*/
/*24836*/         /*Scope*/ 77, /*->24914*/
/*24837*/           OPC_CheckPredicate, 38, // Predicate_store
/*24839*/           OPC_Scope, 23, /*->24864*/ // 2 children in Scope
/*24841*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24843*/             OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*24846*/             OPC_EmitMergeInputChains1_0,
/*24847*/             OPC_EmitInteger, MVT::i32, 14, 
/*24850*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24853*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*24864*/           /*Scope*/ 48, /*->24913*/
/*24865*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24867*/             OPC_Scope, 21, /*->24890*/ // 2 children in Scope
/*24869*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24872*/               OPC_EmitMergeInputChains1_0,
/*24873*/               OPC_EmitInteger, MVT::i32, 14, 
/*24876*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24879*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24890*/             /*Scope*/ 21, /*->24912*/
/*24891*/               OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24894*/               OPC_EmitMergeInputChains1_0,
/*24895*/               OPC_EmitInteger, MVT::i32, 14, 
/*24898*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24901*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24912*/             0, /*End of Scope*/
/*24913*/           0, /*End of Scope*/
/*24914*/         /*Scope*/ 106, /*->25021*/
/*24915*/           OPC_CheckPredicate, 39, // Predicate_truncstore
/*24917*/           OPC_Scope, 50, /*->24969*/ // 2 children in Scope
/*24919*/             OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24921*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24923*/             OPC_Scope, 21, /*->24946*/ // 2 children in Scope
/*24925*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24928*/               OPC_EmitMergeInputChains1_0,
/*24929*/               OPC_EmitInteger, MVT::i32, 14, 
/*24932*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24935*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24946*/             /*Scope*/ 21, /*->24968*/
/*24947*/               OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24950*/               OPC_EmitMergeInputChains1_0,
/*24951*/               OPC_EmitInteger, MVT::i32, 14, 
/*24954*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24957*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24968*/             0, /*End of Scope*/
/*24969*/           /*Scope*/ 50, /*->25020*/
/*24970*/             OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24972*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24974*/             OPC_Scope, 21, /*->24997*/ // 2 children in Scope
/*24976*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24979*/               OPC_EmitMergeInputChains1_0,
/*24980*/               OPC_EmitInteger, MVT::i32, 14, 
/*24983*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24986*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24997*/             /*Scope*/ 21, /*->25019*/
/*24998*/               OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*25001*/               OPC_EmitMergeInputChains1_0,
/*25002*/               OPC_EmitInteger, MVT::i32, 14, 
/*25005*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25008*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*25019*/             0, /*End of Scope*/
/*25020*/           0, /*End of Scope*/
/*25021*/         0, /*End of Scope*/
/*25022*/       0, /*End of Scope*/
/*25023*/     /*Scope*/ 115, /*->25139*/
/*25024*/       OPC_CheckChild1Type, MVT::f64,
/*25026*/       OPC_RecordChild2, // #2 = $addr
/*25027*/       OPC_CheckChild2Type, MVT::i32,
/*25029*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*25031*/       OPC_CheckPredicate, 38, // Predicate_store
/*25033*/       OPC_Scope, 25, /*->25060*/ // 4 children in Scope
/*25035*/         OPC_CheckPredicate, 46, // Predicate_alignedstore32
/*25037*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*25039*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*25042*/         OPC_EmitMergeInputChains1_0,
/*25043*/         OPC_EmitInteger, MVT::i32, 14, 
/*25046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*25060*/       /*Scope*/ 25, /*->25086*/
/*25061*/         OPC_CheckPredicate, 47, // Predicate_hword_alignedstore
/*25063*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25065*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25068*/         OPC_EmitMergeInputChains1_0,
/*25069*/         OPC_EmitInteger, MVT::i32, 14, 
/*25072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25075*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*25086*/       /*Scope*/ 25, /*->25112*/
/*25087*/         OPC_CheckPredicate, 48, // Predicate_byte_alignedstore
/*25089*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25091*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25094*/         OPC_EmitMergeInputChains1_0,
/*25095*/         OPC_EmitInteger, MVT::i32, 14, 
/*25098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*25112*/       /*Scope*/ 25, /*->25138*/
/*25113*/         OPC_CheckPredicate, 49, // Predicate_non_word_alignedstore
/*25115*/         OPC_CheckPatternPredicate, 22, // (getTargetLowering()->isBigEndian())
/*25117*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25120*/         OPC_EmitMergeInputChains1_0,
/*25121*/         OPC_EmitInteger, MVT::i32, 14, 
/*25124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*25138*/       0, /*End of Scope*/
/*25139*/     /*Scope*/ 32, /*->25172*/
/*25140*/       OPC_CheckChild1Type, MVT::f32,
/*25142*/       OPC_RecordChild2, // #2 = $addr
/*25143*/       OPC_CheckChild2Type, MVT::i32,
/*25145*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*25147*/       OPC_CheckPredicate, 38, // Predicate_store
/*25149*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*25151*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*25154*/       OPC_EmitMergeInputChains1_0,
/*25155*/       OPC_EmitInteger, MVT::i32, 14, 
/*25158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25161*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*25172*/     /*Scope*/ 3|128,1/*131*/, /*->25305*/
/*25174*/       OPC_CheckChild1Type, MVT::v2f64,
/*25176*/       OPC_RecordChild2, // #2 = $addr
/*25177*/       OPC_CheckChild2Type, MVT::i32,
/*25179*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*25181*/       OPC_CheckPredicate, 38, // Predicate_store
/*25183*/       OPC_Scope, 23, /*->25208*/ // 5 children in Scope
/*25185*/         OPC_CheckPredicate, 50, // Predicate_dword_alignedstore
/*25187*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25190*/         OPC_EmitMergeInputChains1_0,
/*25191*/         OPC_EmitInteger, MVT::i32, 14, 
/*25194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25197*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25208*/       /*Scope*/ 23, /*->25232*/
/*25209*/         OPC_CheckPredicate, 51, // Predicate_word_alignedstore
/*25211*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25214*/         OPC_EmitMergeInputChains1_0,
/*25215*/         OPC_EmitInteger, MVT::i32, 14, 
/*25218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25232*/       /*Scope*/ 25, /*->25258*/
/*25233*/         OPC_CheckPredicate, 47, // Predicate_hword_alignedstore
/*25235*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25237*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25240*/         OPC_EmitMergeInputChains1_0,
/*25241*/         OPC_EmitInteger, MVT::i32, 14, 
/*25244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25258*/       /*Scope*/ 25, /*->25284*/
/*25259*/         OPC_CheckPredicate, 48, // Predicate_byte_alignedstore
/*25261*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25263*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25266*/         OPC_EmitMergeInputChains1_0,
/*25267*/         OPC_EmitInteger, MVT::i32, 14, 
/*25270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25284*/       /*Scope*/ 19, /*->25304*/
/*25285*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*25287*/         OPC_EmitMergeInputChains1_0,
/*25288*/         OPC_EmitInteger, MVT::i32, 14, 
/*25291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*25304*/       0, /*End of Scope*/
/*25305*/     0, /*End of Scope*/
/*25306*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 77|128,11/*1485*/,  TARGET_VAL(ARMISD::CMPZ),// ->26796
/*25311*/   OPC_Scope, 6|128,1/*134*/, /*->25448*/ // 12 children in Scope
/*25314*/     OPC_MoveChild, 0,
/*25316*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->25382
/*25320*/       OPC_RecordChild0, // #0 = $Rn
/*25321*/       OPC_RecordChild1, // #1 = $shift
/*25322*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*25324*/       OPC_CheckType, MVT::i32,
/*25326*/       OPC_MoveParent,
/*25327*/       OPC_MoveChild, 1,
/*25329*/       OPC_CheckInteger, 0, 
/*25331*/       OPC_MoveParent,
/*25332*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25334*/       OPC_Scope, 22, /*->25358*/ // 2 children in Scope
/*25336*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25339*/         OPC_EmitInteger, MVT::i32, 14, 
/*25342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25358*/       /*Scope*/ 22, /*->25381*/
/*25359*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25362*/         OPC_EmitInteger, MVT::i32, 14, 
/*25365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25381*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->25447
/*25385*/       OPC_RecordChild0, // #0 = $Rn
/*25386*/       OPC_RecordChild1, // #1 = $shift
/*25387*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*25389*/       OPC_CheckType, MVT::i32,
/*25391*/       OPC_MoveParent,
/*25392*/       OPC_MoveChild, 1,
/*25394*/       OPC_CheckInteger, 0, 
/*25396*/       OPC_MoveParent,
/*25397*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25399*/       OPC_Scope, 22, /*->25423*/ // 2 children in Scope
/*25401*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25404*/         OPC_EmitInteger, MVT::i32, 14, 
/*25407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25410*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25423*/       /*Scope*/ 22, /*->25446*/
/*25424*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25427*/         OPC_EmitInteger, MVT::i32, 14, 
/*25430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25433*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25446*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25448*/   /*Scope*/ 39, /*->25488*/
/*25449*/     OPC_RecordChild0, // #0 = $Rn
/*25450*/     OPC_CheckChild0Type, MVT::i32,
/*25452*/     OPC_MoveChild, 1,
/*25454*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25457*/     OPC_MoveChild, 0,
/*25459*/     OPC_CheckInteger, 0, 
/*25461*/     OPC_MoveParent,
/*25462*/     OPC_RecordChild1, // #1 = $shift
/*25463*/     OPC_MoveParent,
/*25464*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25466*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25469*/     OPC_EmitInteger, MVT::i32, 14, 
/*25472*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25475*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25488*/   /*Scope*/ 11|128,2/*267*/, /*->25757*/
/*25490*/     OPC_MoveChild, 0,
/*25492*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->25530
/*25496*/       OPC_MoveChild, 0,
/*25498*/       OPC_CheckInteger, 0, 
/*25500*/       OPC_MoveParent,
/*25501*/       OPC_RecordChild1, // #0 = $shift
/*25502*/       OPC_CheckType, MVT::i32,
/*25504*/       OPC_MoveParent,
/*25505*/       OPC_RecordChild1, // #1 = $Rn
/*25506*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25508*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25511*/       OPC_EmitInteger, MVT::i32, 14, 
/*25514*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25517*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::AND),// ->25643
/*25533*/       OPC_RecordChild0, // #0 = $Rn
/*25534*/       OPC_RecordChild1, // #1 = $shift
/*25535*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*25537*/       OPC_CheckType, MVT::i32,
/*25539*/       OPC_MoveParent,
/*25540*/       OPC_MoveChild, 1,
/*25542*/       OPC_CheckInteger, 0, 
/*25544*/       OPC_MoveParent,
/*25545*/       OPC_Scope, 23, /*->25570*/ // 4 children in Scope
/*25547*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25549*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25552*/         OPC_EmitInteger, MVT::i32, 14, 
/*25555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25570*/       /*Scope*/ 23, /*->25594*/
/*25571*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25573*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25576*/         OPC_EmitInteger, MVT::i32, 14, 
/*25579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25594*/       /*Scope*/ 23, /*->25618*/
/*25595*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25597*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25600*/         OPC_EmitInteger, MVT::i32, 14, 
/*25603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25618*/       /*Scope*/ 23, /*->25642*/
/*25619*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25621*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25624*/         OPC_EmitInteger, MVT::i32, 14, 
/*25627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25630*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25642*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::XOR),// ->25756
/*25646*/       OPC_RecordChild0, // #0 = $Rn
/*25647*/       OPC_RecordChild1, // #1 = $shift
/*25648*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*25650*/       OPC_CheckType, MVT::i32,
/*25652*/       OPC_MoveParent,
/*25653*/       OPC_MoveChild, 1,
/*25655*/       OPC_CheckInteger, 0, 
/*25657*/       OPC_MoveParent,
/*25658*/       OPC_Scope, 23, /*->25683*/ // 4 children in Scope
/*25660*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25662*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25665*/         OPC_EmitInteger, MVT::i32, 14, 
/*25668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25683*/       /*Scope*/ 23, /*->25707*/
/*25684*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25686*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25689*/         OPC_EmitInteger, MVT::i32, 14, 
/*25692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25707*/       /*Scope*/ 23, /*->25731*/
/*25708*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25710*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25713*/         OPC_EmitInteger, MVT::i32, 14, 
/*25716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25731*/       /*Scope*/ 23, /*->25755*/
/*25732*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25734*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25737*/         OPC_EmitInteger, MVT::i32, 14, 
/*25740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25755*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25757*/   /*Scope*/ 65, /*->25823*/
/*25758*/     OPC_RecordChild0, // #0 = $Rn
/*25759*/     OPC_CheckChild0Type, MVT::i32,
/*25761*/     OPC_MoveChild, 1,
/*25763*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25766*/     OPC_MoveChild, 0,
/*25768*/     OPC_CheckInteger, 0, 
/*25770*/     OPC_MoveParent,
/*25771*/     OPC_RecordChild1, // #1 = $shift
/*25772*/     OPC_MoveParent,
/*25773*/     OPC_Scope, 23, /*->25798*/ // 2 children in Scope
/*25775*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25777*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25780*/       OPC_EmitInteger, MVT::i32, 14, 
/*25783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25786*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25798*/     /*Scope*/ 23, /*->25822*/
/*25799*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25801*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25804*/       OPC_EmitInteger, MVT::i32, 14, 
/*25807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25810*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25822*/     0, /*End of Scope*/
/*25823*/   /*Scope*/ 103|128,1/*231*/, /*->26056*/
/*25825*/     OPC_MoveChild, 0,
/*25827*/     OPC_SwitchOpcode /*3 cases */, 60,  TARGET_VAL(ISD::SUB),// ->25891
/*25831*/       OPC_MoveChild, 0,
/*25833*/       OPC_CheckInteger, 0, 
/*25835*/       OPC_MoveParent,
/*25836*/       OPC_RecordChild1, // #0 = $shift
/*25837*/       OPC_CheckType, MVT::i32,
/*25839*/       OPC_MoveParent,
/*25840*/       OPC_RecordChild1, // #1 = $Rn
/*25841*/       OPC_Scope, 23, /*->25866*/ // 2 children in Scope
/*25843*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25845*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25848*/         OPC_EmitInteger, MVT::i32, 14, 
/*25851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25866*/       /*Scope*/ 23, /*->25890*/
/*25867*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25869*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25872*/         OPC_EmitInteger, MVT::i32, 14, 
/*25875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25878*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25890*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->25973
/*25894*/       OPC_RecordChild0, // #0 = $Rn
/*25895*/       OPC_RecordChild1, // #1 = $imm
/*25896*/       OPC_MoveChild, 1,
/*25898*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25901*/       OPC_Scope, 34, /*->25937*/ // 2 children in Scope
/*25903*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25905*/         OPC_MoveParent,
/*25906*/         OPC_CheckPredicate, 52, // Predicate_and_su
/*25908*/         OPC_CheckType, MVT::i32,
/*25910*/         OPC_MoveParent,
/*25911*/         OPC_MoveChild, 1,
/*25913*/         OPC_CheckInteger, 0, 
/*25915*/         OPC_MoveParent,
/*25916*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25918*/         OPC_EmitConvertToTarget, 1,
/*25920*/         OPC_EmitInteger, MVT::i32, 14, 
/*25923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25937*/       /*Scope*/ 34, /*->25972*/
/*25938*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25940*/         OPC_MoveParent,
/*25941*/         OPC_CheckPredicate, 52, // Predicate_and_su
/*25943*/         OPC_CheckType, MVT::i32,
/*25945*/         OPC_MoveParent,
/*25946*/         OPC_MoveChild, 1,
/*25948*/         OPC_CheckInteger, 0, 
/*25950*/         OPC_MoveParent,
/*25951*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25953*/         OPC_EmitConvertToTarget, 1,
/*25955*/         OPC_EmitInteger, MVT::i32, 14, 
/*25958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25972*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->26055
/*25976*/       OPC_RecordChild0, // #0 = $Rn
/*25977*/       OPC_RecordChild1, // #1 = $imm
/*25978*/       OPC_MoveChild, 1,
/*25980*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25983*/       OPC_Scope, 34, /*->26019*/ // 2 children in Scope
/*25985*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25987*/         OPC_MoveParent,
/*25988*/         OPC_CheckPredicate, 53, // Predicate_xor_su
/*25990*/         OPC_CheckType, MVT::i32,
/*25992*/         OPC_MoveParent,
/*25993*/         OPC_MoveChild, 1,
/*25995*/         OPC_CheckInteger, 0, 
/*25997*/         OPC_MoveParent,
/*25998*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26000*/         OPC_EmitConvertToTarget, 1,
/*26002*/         OPC_EmitInteger, MVT::i32, 14, 
/*26005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26008*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*26019*/       /*Scope*/ 34, /*->26054*/
/*26020*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26022*/         OPC_MoveParent,
/*26023*/         OPC_CheckPredicate, 53, // Predicate_xor_su
/*26025*/         OPC_CheckType, MVT::i32,
/*26027*/         OPC_MoveParent,
/*26028*/         OPC_MoveChild, 1,
/*26030*/         OPC_CheckInteger, 0, 
/*26032*/         OPC_MoveParent,
/*26033*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26035*/         OPC_EmitConvertToTarget, 1,
/*26037*/         OPC_EmitInteger, MVT::i32, 14, 
/*26040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*26054*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*26056*/   /*Scope*/ 76, /*->26133*/
/*26057*/     OPC_RecordChild0, // #0 = $src
/*26058*/     OPC_CheckChild0Type, MVT::i32,
/*26060*/     OPC_RecordChild1, // #1 = $rhs
/*26061*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26063*/     OPC_Scope, 22, /*->26087*/ // 3 children in Scope
/*26065*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26068*/       OPC_EmitInteger, MVT::i32, 14, 
/*26071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26074*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26087*/     /*Scope*/ 22, /*->26110*/
/*26088*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26091*/       OPC_EmitInteger, MVT::i32, 14, 
/*26094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26097*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26110*/     /*Scope*/ 21, /*->26132*/
/*26111*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*26114*/       OPC_EmitInteger, MVT::i32, 14, 
/*26117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26120*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26132*/     0, /*End of Scope*/
/*26133*/   /*Scope*/ 95, /*->26229*/
/*26134*/     OPC_MoveChild, 0,
/*26136*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->26194
/*26140*/       OPC_RecordChild0, // #0 = $Rn
/*26141*/       OPC_RecordChild1, // #1 = $Rm
/*26142*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*26144*/       OPC_CheckType, MVT::i32,
/*26146*/       OPC_MoveParent,
/*26147*/       OPC_MoveChild, 1,
/*26149*/       OPC_CheckInteger, 0, 
/*26151*/       OPC_MoveParent,
/*26152*/       OPC_Scope, 19, /*->26173*/ // 2 children in Scope
/*26154*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26156*/         OPC_EmitInteger, MVT::i32, 14, 
/*26159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26162*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26173*/       /*Scope*/ 19, /*->26193*/
/*26174*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26176*/         OPC_EmitInteger, MVT::i32, 14, 
/*26179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26193*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->26228
/*26197*/       OPC_RecordChild0, // #0 = $Rn
/*26198*/       OPC_RecordChild1, // #1 = $Rm
/*26199*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*26201*/       OPC_CheckType, MVT::i32,
/*26203*/       OPC_MoveParent,
/*26204*/       OPC_MoveChild, 1,
/*26206*/       OPC_CheckInteger, 0, 
/*26208*/       OPC_MoveParent,
/*26209*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26211*/       OPC_EmitInteger, MVT::i32, 14, 
/*26214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*26229*/   /*Scope*/ 27, /*->26257*/
/*26230*/     OPC_RecordChild0, // #0 = $lhs
/*26231*/     OPC_CheckChild0Type, MVT::i32,
/*26233*/     OPC_RecordChild1, // #1 = $rhs
/*26234*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26236*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26239*/     OPC_EmitInteger, MVT::i32, 14, 
/*26242*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26245*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26257*/   /*Scope*/ 102, /*->26360*/
/*26258*/     OPC_MoveChild, 0,
/*26260*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->26310
/*26264*/       OPC_RecordChild0, // #0 = $Rn
/*26265*/       OPC_RecordChild1, // #1 = $Rm
/*26266*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*26268*/       OPC_CheckType, MVT::i32,
/*26270*/       OPC_MoveParent,
/*26271*/       OPC_MoveChild, 1,
/*26273*/       OPC_CheckInteger, 0, 
/*26275*/       OPC_MoveParent,
/*26276*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26278*/       OPC_EmitInteger, MVT::i32, 14, 
/*26281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26284*/       OPC_Scope, 11, /*->26297*/ // 2 children in Scope
/*26286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26297*/       /*Scope*/ 11, /*->26309*/
/*26298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26309*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->26359
/*26313*/       OPC_RecordChild0, // #0 = $Rn
/*26314*/       OPC_RecordChild1, // #1 = $Rm
/*26315*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*26317*/       OPC_CheckType, MVT::i32,
/*26319*/       OPC_MoveParent,
/*26320*/       OPC_MoveChild, 1,
/*26322*/       OPC_CheckInteger, 0, 
/*26324*/       OPC_MoveParent,
/*26325*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26327*/       OPC_EmitInteger, MVT::i32, 14, 
/*26330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26333*/       OPC_Scope, 11, /*->26346*/ // 2 children in Scope
/*26335*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26346*/       /*Scope*/ 11, /*->26358*/
/*26347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26358*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*26360*/   /*Scope*/ 4|128,1/*132*/, /*->26494*/
/*26362*/     OPC_RecordChild0, // #0 = $rhs
/*26363*/     OPC_CheckChild0Type, MVT::i32,
/*26365*/     OPC_Scope, 51, /*->26418*/ // 2 children in Scope
/*26367*/       OPC_RecordChild1, // #1 = $src
/*26368*/       OPC_Scope, 23, /*->26393*/ // 2 children in Scope
/*26370*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26372*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*26375*/         OPC_EmitInteger, MVT::i32, 14, 
/*26378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26381*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26393*/       /*Scope*/ 23, /*->26417*/
/*26394*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26396*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26399*/         OPC_EmitInteger, MVT::i32, 14, 
/*26402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26405*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                  // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26417*/       0, /*End of Scope*/
/*26418*/     /*Scope*/ 74, /*->26493*/
/*26419*/       OPC_MoveChild, 1,
/*26421*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26424*/       OPC_MoveChild, 0,
/*26426*/       OPC_CheckInteger, 0, 
/*26428*/       OPC_MoveParent,
/*26429*/       OPC_RecordChild1, // #1 = $Rm
/*26430*/       OPC_MoveParent,
/*26431*/       OPC_Scope, 19, /*->26452*/ // 3 children in Scope
/*26433*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26435*/         OPC_EmitInteger, MVT::i32, 14, 
/*26438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26452*/       /*Scope*/ 19, /*->26472*/
/*26453*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26455*/         OPC_EmitInteger, MVT::i32, 14, 
/*26458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26472*/       /*Scope*/ 19, /*->26492*/
/*26473*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26475*/         OPC_EmitInteger, MVT::i32, 14, 
/*26478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26492*/       0, /*End of Scope*/
/*26493*/     0, /*End of Scope*/
/*26494*/   /*Scope*/ 77, /*->26572*/
/*26495*/     OPC_MoveChild, 0,
/*26497*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26500*/     OPC_MoveChild, 0,
/*26502*/     OPC_CheckInteger, 0, 
/*26504*/     OPC_MoveParent,
/*26505*/     OPC_RecordChild1, // #0 = $Rm
/*26506*/     OPC_CheckType, MVT::i32,
/*26508*/     OPC_MoveParent,
/*26509*/     OPC_RecordChild1, // #1 = $Rn
/*26510*/     OPC_Scope, 19, /*->26531*/ // 3 children in Scope
/*26512*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26514*/       OPC_EmitInteger, MVT::i32, 14, 
/*26517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26531*/     /*Scope*/ 19, /*->26551*/
/*26532*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26534*/       OPC_EmitInteger, MVT::i32, 14, 
/*26537*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26540*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26551*/     /*Scope*/ 19, /*->26571*/
/*26552*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26554*/       OPC_EmitInteger, MVT::i32, 14, 
/*26557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26560*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26571*/     0, /*End of Scope*/
/*26572*/   /*Scope*/ 93|128,1/*221*/, /*->26795*/
/*26574*/     OPC_RecordChild0, // #0 = $src
/*26575*/     OPC_CheckChild0Type, MVT::i32,
/*26577*/     OPC_RecordChild1, // #1 = $imm
/*26578*/     OPC_Scope, 10|128,1/*138*/, /*->26719*/ // 4 children in Scope
/*26581*/       OPC_MoveChild, 1,
/*26583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26586*/       OPC_Scope, 24, /*->26612*/ // 5 children in Scope
/*26588*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*26590*/         OPC_MoveParent,
/*26591*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26593*/         OPC_EmitConvertToTarget, 1,
/*26595*/         OPC_EmitInteger, MVT::i32, 14, 
/*26598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*26612*/       /*Scope*/ 27, /*->26640*/
/*26613*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*26615*/         OPC_MoveParent,
/*26616*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26618*/         OPC_EmitConvertToTarget, 1,
/*26620*/         OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*26623*/         OPC_EmitInteger, MVT::i32, 14, 
/*26626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26629*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*26640*/       /*Scope*/ 24, /*->26665*/
/*26641*/         OPC_CheckPredicate, 54, // Predicate_imm0_255
/*26643*/         OPC_MoveParent,
/*26644*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26646*/         OPC_EmitConvertToTarget, 1,
/*26648*/         OPC_EmitInteger, MVT::i32, 14, 
/*26651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26654*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*26665*/       /*Scope*/ 24, /*->26690*/
/*26666*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26668*/         OPC_MoveParent,
/*26669*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26671*/         OPC_EmitConvertToTarget, 1,
/*26673*/         OPC_EmitInteger, MVT::i32, 14, 
/*26676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26679*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*26690*/       /*Scope*/ 27, /*->26718*/
/*26691*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*26693*/         OPC_MoveParent,
/*26694*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26696*/         OPC_EmitConvertToTarget, 1,
/*26698*/         OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*26701*/         OPC_EmitInteger, MVT::i32, 14, 
/*26704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*26718*/       0, /*End of Scope*/
/*26719*/     /*Scope*/ 19, /*->26739*/
/*26720*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26722*/       OPC_EmitInteger, MVT::i32, 14, 
/*26725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*26739*/     /*Scope*/ 19, /*->26759*/
/*26740*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26742*/       OPC_EmitInteger, MVT::i32, 14, 
/*26745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26759*/     /*Scope*/ 34, /*->26794*/
/*26760*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26762*/       OPC_EmitInteger, MVT::i32, 14, 
/*26765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26768*/       OPC_Scope, 11, /*->26781*/ // 2 children in Scope
/*26770*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26781*/       /*Scope*/ 11, /*->26793*/
/*26782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26793*/       0, /*End of Scope*/
/*26794*/     0, /*End of Scope*/
/*26795*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 113|128,37/*4849*/,  TARGET_VAL(ISD::LOAD),// ->31649
/*26800*/   OPC_RecordMemRef,
/*26801*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*26802*/   OPC_Scope, 74|128,1/*202*/, /*->27007*/ // 5 children in Scope
/*26805*/     OPC_RecordChild1, // #1 = $addr
/*26806*/     OPC_CheckChild1Type, MVT::i32,
/*26808*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*26810*/     OPC_CheckType, MVT::i32,
/*26812*/     OPC_Scope, 25, /*->26839*/ // 3 children in Scope
/*26814*/       OPC_CheckPredicate, 30, // Predicate_load
/*26816*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26818*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26821*/       OPC_EmitMergeInputChains1_0,
/*26822*/       OPC_EmitInteger, MVT::i32, 14, 
/*26825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*26839*/     /*Scope*/ 56, /*->26896*/
/*26840*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*26842*/       OPC_Scope, 25, /*->26869*/ // 2 children in Scope
/*26844*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*26846*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26848*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26851*/         OPC_EmitMergeInputChains1_0,
/*26852*/         OPC_EmitInteger, MVT::i32, 14, 
/*26855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26858*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26869*/       /*Scope*/ 25, /*->26895*/
/*26870*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*26872*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26874*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26877*/         OPC_EmitMergeInputChains1_0,
/*26878*/         OPC_EmitInteger, MVT::i32, 14, 
/*26881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26884*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26895*/       0, /*End of Scope*/
/*26896*/     /*Scope*/ 109, /*->27006*/
/*26897*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*26899*/       OPC_Scope, 25, /*->26926*/ // 3 children in Scope
/*26901*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*26903*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26905*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26908*/         OPC_EmitMergeInputChains1_0,
/*26909*/         OPC_EmitInteger, MVT::i32, 14, 
/*26912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26926*/       /*Scope*/ 52, /*->26979*/
/*26927*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*26929*/         OPC_Scope, 23, /*->26954*/ // 2 children in Scope
/*26931*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26933*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26936*/           OPC_EmitMergeInputChains1_0,
/*26937*/           OPC_EmitInteger, MVT::i32, 14, 
/*26940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26954*/         /*Scope*/ 23, /*->26978*/
/*26955*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26957*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26960*/           OPC_EmitMergeInputChains1_0,
/*26961*/           OPC_EmitInteger, MVT::i32, 14, 
/*26964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26967*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26978*/         0, /*End of Scope*/
/*26979*/       /*Scope*/ 25, /*->27005*/
/*26980*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*26982*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26984*/         OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26987*/         OPC_EmitMergeInputChains1_0,
/*26988*/         OPC_EmitInteger, MVT::i32, 14, 
/*26991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*27005*/       0, /*End of Scope*/
/*27006*/     0, /*End of Scope*/
/*27007*/   /*Scope*/ 30, /*->27038*/
/*27008*/     OPC_MoveChild, 1,
/*27010*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*27013*/     OPC_RecordChild0, // #1 = $addr
/*27014*/     OPC_MoveChild, 0,
/*27016*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*27019*/     OPC_MoveParent,
/*27020*/     OPC_MoveParent,
/*27021*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27023*/     OPC_CheckPredicate, 30, // Predicate_load
/*27025*/     OPC_CheckType, MVT::i32,
/*27027*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*27029*/     OPC_EmitMergeInputChains1_0,
/*27030*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*27038*/   /*Scope*/ 37|128,16/*2085*/, /*->29125*/
/*27040*/     OPC_RecordChild1, // #1 = $shift
/*27041*/     OPC_CheckChild1Type, MVT::i32,
/*27043*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27045*/     OPC_CheckType, MVT::i32,
/*27047*/     OPC_Scope, 26, /*->27075*/ // 24 children in Scope
/*27049*/       OPC_CheckPredicate, 30, // Predicate_load
/*27051*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27053*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*27056*/       OPC_EmitMergeInputChains1_0,
/*27057*/       OPC_EmitInteger, MVT::i32, 14, 
/*27060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*27075*/     /*Scope*/ 58, /*->27134*/
/*27076*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27078*/       OPC_Scope, 26, /*->27106*/ // 2 children in Scope
/*27080*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*27082*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27084*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*27087*/         OPC_EmitMergeInputChains1_0,
/*27088*/         OPC_EmitInteger, MVT::i32, 14, 
/*27091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27094*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*27106*/       /*Scope*/ 26, /*->27133*/
/*27107*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*27109*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27111*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27114*/         OPC_EmitMergeInputChains1_0,
/*27115*/         OPC_EmitInteger, MVT::i32, 14, 
/*27118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*27133*/       0, /*End of Scope*/
/*27134*/     /*Scope*/ 58, /*->27193*/
/*27135*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*27137*/       OPC_Scope, 26, /*->27165*/ // 2 children in Scope
/*27139*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*27141*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27143*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27146*/         OPC_EmitMergeInputChains1_0,
/*27147*/         OPC_EmitInteger, MVT::i32, 14, 
/*27150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*27165*/       /*Scope*/ 26, /*->27192*/
/*27166*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*27168*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27170*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27173*/         OPC_EmitMergeInputChains1_0,
/*27174*/         OPC_EmitInteger, MVT::i32, 14, 
/*27177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*27192*/       0, /*End of Scope*/
/*27193*/     /*Scope*/ 28, /*->27222*/
/*27194*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27196*/       OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*27198*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27200*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27203*/       OPC_EmitMergeInputChains1_0,
/*27204*/       OPC_EmitInteger, MVT::i32, 14, 
/*27207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27222*/     /*Scope*/ 85, /*->27308*/
/*27223*/       OPC_CheckPredicate, 62, // Predicate_extload
/*27225*/       OPC_Scope, 26, /*->27253*/ // 3 children in Scope
/*27227*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*27229*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27231*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27234*/         OPC_EmitMergeInputChains1_0,
/*27235*/         OPC_EmitInteger, MVT::i32, 14, 
/*27238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27253*/       /*Scope*/ 26, /*->27280*/
/*27254*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*27256*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27258*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27261*/         OPC_EmitMergeInputChains1_0,
/*27262*/         OPC_EmitInteger, MVT::i32, 14, 
/*27265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27280*/       /*Scope*/ 26, /*->27307*/
/*27281*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*27283*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27285*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27288*/         OPC_EmitMergeInputChains1_0,
/*27289*/         OPC_EmitInteger, MVT::i32, 14, 
/*27292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27295*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*27307*/       0, /*End of Scope*/
/*27308*/     /*Scope*/ 26, /*->27335*/
/*27309*/       OPC_CheckPredicate, 30, // Predicate_load
/*27311*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27313*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27316*/       OPC_EmitMergeInputChains1_0,
/*27317*/       OPC_EmitInteger, MVT::i32, 14, 
/*27320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*27335*/     /*Scope*/ 58, /*->27394*/
/*27336*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27338*/       OPC_Scope, 26, /*->27366*/ // 2 children in Scope
/*27340*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*27342*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27344*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27347*/         OPC_EmitMergeInputChains1_0,
/*27348*/         OPC_EmitInteger, MVT::i32, 14, 
/*27351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*27366*/       /*Scope*/ 26, /*->27393*/
/*27367*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*27369*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27371*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27374*/         OPC_EmitMergeInputChains1_0,
/*27375*/         OPC_EmitInteger, MVT::i32, 14, 
/*27378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27381*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27393*/       0, /*End of Scope*/
/*27394*/     /*Scope*/ 58, /*->27453*/
/*27395*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*27397*/       OPC_Scope, 26, /*->27425*/ // 2 children in Scope
/*27399*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*27401*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27403*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27406*/         OPC_EmitMergeInputChains1_0,
/*27407*/         OPC_EmitInteger, MVT::i32, 14, 
/*27410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*27425*/       /*Scope*/ 26, /*->27452*/
/*27426*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*27428*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27430*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27433*/         OPC_EmitMergeInputChains1_0,
/*27434*/         OPC_EmitInteger, MVT::i32, 14, 
/*27437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27440*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*27452*/       0, /*End of Scope*/
/*27453*/     /*Scope*/ 28, /*->27482*/
/*27454*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27456*/       OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*27458*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27460*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27463*/       OPC_EmitMergeInputChains1_0,
/*27464*/       OPC_EmitInteger, MVT::i32, 14, 
/*27467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27482*/     /*Scope*/ 85, /*->27568*/
/*27483*/       OPC_CheckPredicate, 62, // Predicate_extload
/*27485*/       OPC_Scope, 26, /*->27513*/ // 3 children in Scope
/*27487*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*27489*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27491*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27494*/         OPC_EmitMergeInputChains1_0,
/*27495*/         OPC_EmitInteger, MVT::i32, 14, 
/*27498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27513*/       /*Scope*/ 26, /*->27540*/
/*27514*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*27516*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27518*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27521*/         OPC_EmitMergeInputChains1_0,
/*27522*/         OPC_EmitInteger, MVT::i32, 14, 
/*27525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27540*/       /*Scope*/ 26, /*->27567*/
/*27541*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*27543*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27545*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27548*/         OPC_EmitMergeInputChains1_0,
/*27549*/         OPC_EmitInteger, MVT::i32, 14, 
/*27552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*27567*/       0, /*End of Scope*/
/*27568*/     /*Scope*/ 25, /*->27594*/
/*27569*/       OPC_CheckPredicate, 30, // Predicate_load
/*27571*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27573*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27576*/       OPC_EmitMergeInputChains1_0,
/*27577*/       OPC_EmitInteger, MVT::i32, 14, 
/*27580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*27594*/     /*Scope*/ 56, /*->27651*/
/*27595*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27597*/       OPC_Scope, 25, /*->27624*/ // 2 children in Scope
/*27599*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*27601*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27603*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27606*/         OPC_EmitMergeInputChains1_0,
/*27607*/         OPC_EmitInteger, MVT::i32, 14, 
/*27610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27624*/       /*Scope*/ 25, /*->27650*/
/*27625*/         OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*27627*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27629*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27632*/         OPC_EmitMergeInputChains1_0,
/*27633*/         OPC_EmitInteger, MVT::i32, 14, 
/*27636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27650*/       0, /*End of Scope*/
/*27651*/     /*Scope*/ 107, /*->27759*/
/*27652*/       OPC_CheckPredicate, 62, // Predicate_extload
/*27654*/       OPC_Scope, 25, /*->27681*/ // 3 children in Scope
/*27656*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*27658*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27660*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27663*/         OPC_EmitMergeInputChains1_0,
/*27664*/         OPC_EmitInteger, MVT::i32, 14, 
/*27667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27681*/       /*Scope*/ 50, /*->27732*/
/*27682*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*27684*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27686*/         OPC_Scope, 21, /*->27709*/ // 2 children in Scope
/*27688*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27691*/           OPC_EmitMergeInputChains1_0,
/*27692*/           OPC_EmitInteger, MVT::i32, 14, 
/*27695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27698*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27709*/         /*Scope*/ 21, /*->27731*/
/*27710*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27713*/           OPC_EmitMergeInputChains1_0,
/*27714*/           OPC_EmitInteger, MVT::i32, 14, 
/*27717*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27720*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27731*/         0, /*End of Scope*/
/*27732*/       /*Scope*/ 25, /*->27758*/
/*27733*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*27735*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27737*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27740*/         OPC_EmitMergeInputChains1_0,
/*27741*/         OPC_EmitInteger, MVT::i32, 14, 
/*27744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27758*/       0, /*End of Scope*/
/*27759*/     /*Scope*/ 50, /*->27810*/
/*27760*/       OPC_CheckPredicate, 30, // Predicate_load
/*27762*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27764*/       OPC_Scope, 21, /*->27787*/ // 2 children in Scope
/*27766*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*27769*/         OPC_EmitMergeInputChains1_0,
/*27770*/         OPC_EmitInteger, MVT::i32, 14, 
/*27773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27776*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*27787*/       /*Scope*/ 21, /*->27809*/
/*27788*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*27791*/         OPC_EmitMergeInputChains1_0,
/*27792*/         OPC_EmitInteger, MVT::i32, 14, 
/*27795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*27809*/       0, /*End of Scope*/
/*27810*/     /*Scope*/ 106, /*->27917*/
/*27811*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27813*/       OPC_Scope, 50, /*->27865*/ // 2 children in Scope
/*27815*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*27817*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27819*/         OPC_Scope, 21, /*->27842*/ // 2 children in Scope
/*27821*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27824*/           OPC_EmitMergeInputChains1_0,
/*27825*/           OPC_EmitInteger, MVT::i32, 14, 
/*27828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27831*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27842*/         /*Scope*/ 21, /*->27864*/
/*27843*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27846*/           OPC_EmitMergeInputChains1_0,
/*27847*/           OPC_EmitInteger, MVT::i32, 14, 
/*27850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27853*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27864*/         0, /*End of Scope*/
/*27865*/       /*Scope*/ 50, /*->27916*/
/*27866*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*27868*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27870*/         OPC_Scope, 21, /*->27893*/ // 2 children in Scope
/*27872*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27875*/           OPC_EmitMergeInputChains1_0,
/*27876*/           OPC_EmitInteger, MVT::i32, 14, 
/*27879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27893*/         /*Scope*/ 21, /*->27915*/
/*27894*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27897*/           OPC_EmitMergeInputChains1_0,
/*27898*/           OPC_EmitInteger, MVT::i32, 14, 
/*27901*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27904*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27915*/         0, /*End of Scope*/
/*27916*/       0, /*End of Scope*/
/*27917*/     /*Scope*/ 25, /*->27943*/
/*27918*/       OPC_CheckPredicate, 30, // Predicate_load
/*27920*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27922*/       OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27925*/       OPC_EmitMergeInputChains1_0,
/*27926*/       OPC_EmitInteger, MVT::i32, 14, 
/*27929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27932*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27943*/     /*Scope*/ 52, /*->27996*/
/*27944*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*27946*/       OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*27948*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27950*/       OPC_Scope, 21, /*->27973*/ // 2 children in Scope
/*27952*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27955*/         OPC_EmitMergeInputChains1_0,
/*27956*/         OPC_EmitInteger, MVT::i32, 14, 
/*27959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27962*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27973*/       /*Scope*/ 21, /*->27995*/
/*27974*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27977*/         OPC_EmitMergeInputChains1_0,
/*27978*/         OPC_EmitInteger, MVT::i32, 14, 
/*27981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27995*/       0, /*End of Scope*/
/*27996*/     /*Scope*/ 29|128,1/*157*/, /*->28155*/
/*27998*/       OPC_CheckPredicate, 62, // Predicate_extload
/*28000*/       OPC_Scope, 50, /*->28052*/ // 3 children in Scope
/*28002*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*28004*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28006*/         OPC_Scope, 21, /*->28029*/ // 2 children in Scope
/*28008*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28011*/           OPC_EmitMergeInputChains1_0,
/*28012*/           OPC_EmitInteger, MVT::i32, 14, 
/*28015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28029*/         /*Scope*/ 21, /*->28051*/
/*28030*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28033*/           OPC_EmitMergeInputChains1_0,
/*28034*/           OPC_EmitInteger, MVT::i32, 14, 
/*28037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28040*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28051*/         0, /*End of Scope*/
/*28052*/       /*Scope*/ 50, /*->28103*/
/*28053*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*28055*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28057*/         OPC_Scope, 21, /*->28080*/ // 2 children in Scope
/*28059*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28062*/           OPC_EmitMergeInputChains1_0,
/*28063*/           OPC_EmitInteger, MVT::i32, 14, 
/*28066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28069*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28080*/         /*Scope*/ 21, /*->28102*/
/*28081*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28084*/           OPC_EmitMergeInputChains1_0,
/*28085*/           OPC_EmitInteger, MVT::i32, 14, 
/*28088*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28091*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28102*/         0, /*End of Scope*/
/*28103*/       /*Scope*/ 50, /*->28154*/
/*28104*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*28106*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28108*/         OPC_Scope, 21, /*->28131*/ // 2 children in Scope
/*28110*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28113*/           OPC_EmitMergeInputChains1_0,
/*28114*/           OPC_EmitInteger, MVT::i32, 14, 
/*28117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*28131*/         /*Scope*/ 21, /*->28153*/
/*28132*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28135*/           OPC_EmitMergeInputChains1_0,
/*28136*/           OPC_EmitInteger, MVT::i32, 14, 
/*28139*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28142*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*28153*/         0, /*End of Scope*/
/*28154*/       0, /*End of Scope*/
/*28155*/     /*Scope*/ 50, /*->28206*/
/*28156*/       OPC_CheckPredicate, 30, // Predicate_load
/*28158*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28160*/       OPC_Scope, 21, /*->28183*/ // 2 children in Scope
/*28162*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28165*/         OPC_EmitMergeInputChains1_0,
/*28166*/         OPC_EmitInteger, MVT::i32, 14, 
/*28169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*28183*/       /*Scope*/ 21, /*->28205*/
/*28184*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28187*/         OPC_EmitMergeInputChains1_0,
/*28188*/         OPC_EmitInteger, MVT::i32, 14, 
/*28191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*28205*/       0, /*End of Scope*/
/*28206*/     /*Scope*/ 106, /*->28313*/
/*28207*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*28209*/       OPC_Scope, 50, /*->28261*/ // 2 children in Scope
/*28211*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*28213*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28215*/         OPC_Scope, 21, /*->28238*/ // 2 children in Scope
/*28217*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28220*/           OPC_EmitMergeInputChains1_0,
/*28221*/           OPC_EmitInteger, MVT::i32, 14, 
/*28224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28227*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28238*/         /*Scope*/ 21, /*->28260*/
/*28239*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28242*/           OPC_EmitMergeInputChains1_0,
/*28243*/           OPC_EmitInteger, MVT::i32, 14, 
/*28246*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28249*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28260*/         0, /*End of Scope*/
/*28261*/       /*Scope*/ 50, /*->28312*/
/*28262*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*28264*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28266*/         OPC_Scope, 21, /*->28289*/ // 2 children in Scope
/*28268*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28271*/           OPC_EmitMergeInputChains1_0,
/*28272*/           OPC_EmitInteger, MVT::i32, 14, 
/*28275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28278*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28289*/         /*Scope*/ 21, /*->28311*/
/*28290*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28293*/           OPC_EmitMergeInputChains1_0,
/*28294*/           OPC_EmitInteger, MVT::i32, 14, 
/*28297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28300*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28311*/         0, /*End of Scope*/
/*28312*/       0, /*End of Scope*/
/*28313*/     /*Scope*/ 106, /*->28420*/
/*28314*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*28316*/       OPC_Scope, 50, /*->28368*/ // 2 children in Scope
/*28318*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*28320*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28322*/         OPC_Scope, 21, /*->28345*/ // 2 children in Scope
/*28324*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28327*/           OPC_EmitMergeInputChains1_0,
/*28328*/           OPC_EmitInteger, MVT::i32, 14, 
/*28331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28334*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*28345*/         /*Scope*/ 21, /*->28367*/
/*28346*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28349*/           OPC_EmitMergeInputChains1_0,
/*28350*/           OPC_EmitInteger, MVT::i32, 14, 
/*28353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28356*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28367*/         0, /*End of Scope*/
/*28368*/       /*Scope*/ 50, /*->28419*/
/*28369*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*28371*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28373*/         OPC_Scope, 21, /*->28396*/ // 2 children in Scope
/*28375*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28378*/           OPC_EmitMergeInputChains1_0,
/*28379*/           OPC_EmitInteger, MVT::i32, 14, 
/*28382*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28385*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*28396*/         /*Scope*/ 21, /*->28418*/
/*28397*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28400*/           OPC_EmitMergeInputChains1_0,
/*28401*/           OPC_EmitInteger, MVT::i32, 14, 
/*28404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28407*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28418*/         0, /*End of Scope*/
/*28419*/       0, /*End of Scope*/
/*28420*/     /*Scope*/ 52, /*->28473*/
/*28421*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*28423*/       OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*28425*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28427*/       OPC_Scope, 21, /*->28450*/ // 2 children in Scope
/*28429*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28432*/         OPC_EmitMergeInputChains1_0,
/*28433*/         OPC_EmitInteger, MVT::i32, 14, 
/*28436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28439*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28450*/       /*Scope*/ 21, /*->28472*/
/*28451*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28454*/         OPC_EmitMergeInputChains1_0,
/*28455*/         OPC_EmitInteger, MVT::i32, 14, 
/*28458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28472*/       0, /*End of Scope*/
/*28473*/     /*Scope*/ 29|128,1/*157*/, /*->28632*/
/*28475*/       OPC_CheckPredicate, 62, // Predicate_extload
/*28477*/       OPC_Scope, 50, /*->28529*/ // 3 children in Scope
/*28479*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*28481*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28483*/         OPC_Scope, 21, /*->28506*/ // 2 children in Scope
/*28485*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28488*/           OPC_EmitMergeInputChains1_0,
/*28489*/           OPC_EmitInteger, MVT::i32, 14, 
/*28492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28495*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28506*/         /*Scope*/ 21, /*->28528*/
/*28507*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28510*/           OPC_EmitMergeInputChains1_0,
/*28511*/           OPC_EmitInteger, MVT::i32, 14, 
/*28514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28517*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28528*/         0, /*End of Scope*/
/*28529*/       /*Scope*/ 50, /*->28580*/
/*28530*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*28532*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28534*/         OPC_Scope, 21, /*->28557*/ // 2 children in Scope
/*28536*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28539*/           OPC_EmitMergeInputChains1_0,
/*28540*/           OPC_EmitInteger, MVT::i32, 14, 
/*28543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28546*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28557*/         /*Scope*/ 21, /*->28579*/
/*28558*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28561*/           OPC_EmitMergeInputChains1_0,
/*28562*/           OPC_EmitInteger, MVT::i32, 14, 
/*28565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28579*/         0, /*End of Scope*/
/*28580*/       /*Scope*/ 50, /*->28631*/
/*28581*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*28583*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28585*/         OPC_Scope, 21, /*->28608*/ // 2 children in Scope
/*28587*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28590*/           OPC_EmitMergeInputChains1_0,
/*28591*/           OPC_EmitInteger, MVT::i32, 14, 
/*28594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28597*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28608*/         /*Scope*/ 21, /*->28630*/
/*28609*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28612*/           OPC_EmitMergeInputChains1_0,
/*28613*/           OPC_EmitInteger, MVT::i32, 14, 
/*28616*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28619*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28630*/         0, /*End of Scope*/
/*28631*/       0, /*End of Scope*/
/*28632*/     /*Scope*/ 106|128,3/*490*/, /*->29124*/
/*28634*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*28636*/       OPC_Scope, 88, /*->28726*/ // 4 children in Scope
/*28638*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*28640*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28642*/         OPC_Scope, 40, /*->28684*/ // 2 children in Scope
/*28644*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28647*/           OPC_EmitMergeInputChains1_0,
/*28648*/           OPC_EmitInteger, MVT::i32, 14, 
/*28651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28654*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28665*/           OPC_EmitInteger, MVT::i32, 14, 
/*28668*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28671*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28681*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*28684*/         /*Scope*/ 40, /*->28725*/
/*28685*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28688*/           OPC_EmitMergeInputChains1_0,
/*28689*/           OPC_EmitInteger, MVT::i32, 14, 
/*28692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28695*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28706*/           OPC_EmitInteger, MVT::i32, 14, 
/*28709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28712*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28722*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*28725*/         0, /*End of Scope*/
/*28726*/       /*Scope*/ 88, /*->28815*/
/*28727*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*28729*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28731*/         OPC_Scope, 40, /*->28773*/ // 2 children in Scope
/*28733*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28736*/           OPC_EmitMergeInputChains1_0,
/*28737*/           OPC_EmitInteger, MVT::i32, 14, 
/*28740*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28743*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28754*/           OPC_EmitInteger, MVT::i32, 14, 
/*28757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28760*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28770*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28773*/         /*Scope*/ 40, /*->28814*/
/*28774*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28777*/           OPC_EmitMergeInputChains1_0,
/*28778*/           OPC_EmitInteger, MVT::i32, 14, 
/*28781*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28784*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28795*/           OPC_EmitInteger, MVT::i32, 14, 
/*28798*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28801*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28811*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*28814*/         0, /*End of Scope*/
/*28815*/       /*Scope*/ 24|128,1/*152*/, /*->28969*/
/*28817*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*28819*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28821*/         OPC_Scope, 72, /*->28895*/ // 2 children in Scope
/*28823*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28826*/           OPC_EmitMergeInputChains1_0,
/*28827*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28830*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28833*/           OPC_EmitInteger, MVT::i32, 14, 
/*28836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28839*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28850*/           OPC_EmitInteger, MVT::i32, 24, 
/*28853*/           OPC_EmitInteger, MVT::i32, 14, 
/*28856*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28859*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28871*/           OPC_EmitInteger, MVT::i32, 24, 
/*28874*/           OPC_EmitInteger, MVT::i32, 14, 
/*28877*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28880*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28892*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*28895*/         /*Scope*/ 72, /*->28968*/
/*28896*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28899*/           OPC_EmitMergeInputChains1_0,
/*28900*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28903*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28906*/           OPC_EmitInteger, MVT::i32, 14, 
/*28909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28912*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28923*/           OPC_EmitInteger, MVT::i32, 24, 
/*28926*/           OPC_EmitInteger, MVT::i32, 14, 
/*28929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28932*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28944*/           OPC_EmitInteger, MVT::i32, 24, 
/*28947*/           OPC_EmitInteger, MVT::i32, 14, 
/*28950*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28953*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28965*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28968*/         0, /*End of Scope*/
/*28969*/       /*Scope*/ 24|128,1/*152*/, /*->29123*/
/*28971*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*28973*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28975*/         OPC_Scope, 72, /*->29049*/ // 2 children in Scope
/*28977*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28980*/           OPC_EmitMergeInputChains1_0,
/*28981*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28984*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28987*/           OPC_EmitInteger, MVT::i32, 14, 
/*28990*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28993*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29004*/           OPC_EmitInteger, MVT::i32, 16, 
/*29007*/           OPC_EmitInteger, MVT::i32, 14, 
/*29010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29013*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29025*/           OPC_EmitInteger, MVT::i32, 16, 
/*29028*/           OPC_EmitInteger, MVT::i32, 14, 
/*29031*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29034*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29046*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*29049*/         /*Scope*/ 72, /*->29122*/
/*29050*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*29053*/           OPC_EmitMergeInputChains1_0,
/*29054*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29057*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29060*/           OPC_EmitInteger, MVT::i32, 14, 
/*29063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29066*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29077*/           OPC_EmitInteger, MVT::i32, 16, 
/*29080*/           OPC_EmitInteger, MVT::i32, 14, 
/*29083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29086*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29098*/           OPC_EmitInteger, MVT::i32, 16, 
/*29101*/           OPC_EmitInteger, MVT::i32, 14, 
/*29104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29107*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29119*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*29122*/         0, /*End of Scope*/
/*29123*/       0, /*End of Scope*/
/*29124*/     0, /*End of Scope*/
/*29125*/   /*Scope*/ 1|128,2/*257*/, /*->29384*/
/*29127*/     OPC_MoveChild, 1,
/*29129*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*29132*/     OPC_RecordChild0, // #1 = $addr
/*29133*/     OPC_MoveChild, 0,
/*29135*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*29138*/     OPC_MoveParent,
/*29139*/     OPC_MoveParent,
/*29140*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*29142*/     OPC_CheckType, MVT::i32,
/*29144*/     OPC_Scope, 44, /*->29190*/ // 5 children in Scope
/*29146*/       OPC_CheckPredicate, 30, // Predicate_load
/*29148*/       OPC_Scope, 19, /*->29169*/ // 2 children in Scope
/*29150*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29152*/         OPC_EmitMergeInputChains1_0,
/*29153*/         OPC_EmitInteger, MVT::i32, 14, 
/*29156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*29169*/       /*Scope*/ 19, /*->29189*/
/*29170*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29172*/         OPC_EmitMergeInputChains1_0,
/*29173*/         OPC_EmitInteger, MVT::i32, 14, 
/*29176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*29189*/       0, /*End of Scope*/
/*29190*/     /*Scope*/ 48, /*->29239*/
/*29191*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*29193*/       OPC_Scope, 21, /*->29216*/ // 2 children in Scope
/*29195*/         OPC_CheckPredicate, 56, // Predicate_zextloadi16
/*29197*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29199*/         OPC_EmitMergeInputChains1_0,
/*29200*/         OPC_EmitInteger, MVT::i32, 14, 
/*29203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*29216*/       /*Scope*/ 21, /*->29238*/
/*29217*/         OPC_CheckPredicate, 57, // Predicate_zextloadi8
/*29219*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29221*/         OPC_EmitMergeInputChains1_0,
/*29222*/         OPC_EmitInteger, MVT::i32, 14, 
/*29225*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29228*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29238*/       0, /*End of Scope*/
/*29239*/     /*Scope*/ 48, /*->29288*/
/*29240*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*29242*/       OPC_Scope, 21, /*->29265*/ // 2 children in Scope
/*29244*/         OPC_CheckPredicate, 59, // Predicate_sextloadi16
/*29246*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29248*/         OPC_EmitMergeInputChains1_0,
/*29249*/         OPC_EmitInteger, MVT::i32, 14, 
/*29252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*29265*/       /*Scope*/ 21, /*->29287*/
/*29266*/         OPC_CheckPredicate, 60, // Predicate_sextloadi8
/*29268*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29270*/         OPC_EmitMergeInputChains1_0,
/*29271*/         OPC_EmitInteger, MVT::i32, 14, 
/*29274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*29287*/       0, /*End of Scope*/
/*29288*/     /*Scope*/ 23, /*->29312*/
/*29289*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*29291*/       OPC_CheckPredicate, 61, // Predicate_zextloadi1
/*29293*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29295*/       OPC_EmitMergeInputChains1_0,
/*29296*/       OPC_EmitInteger, MVT::i32, 14, 
/*29299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29312*/     /*Scope*/ 70, /*->29383*/
/*29313*/       OPC_CheckPredicate, 62, // Predicate_extload
/*29315*/       OPC_Scope, 21, /*->29338*/ // 3 children in Scope
/*29317*/         OPC_CheckPredicate, 63, // Predicate_extloadi1
/*29319*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29321*/         OPC_EmitMergeInputChains1_0,
/*29322*/         OPC_EmitInteger, MVT::i32, 14, 
/*29325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29328*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29338*/       /*Scope*/ 21, /*->29360*/
/*29339*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*29341*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29343*/         OPC_EmitMergeInputChains1_0,
/*29344*/         OPC_EmitInteger, MVT::i32, 14, 
/*29347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29360*/       /*Scope*/ 21, /*->29382*/
/*29361*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*29363*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29365*/         OPC_EmitMergeInputChains1_0,
/*29366*/         OPC_EmitInteger, MVT::i32, 14, 
/*29369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*29382*/       0, /*End of Scope*/
/*29383*/     0, /*End of Scope*/
/*29384*/   /*Scope*/ 86|128,17/*2262*/, /*->31648*/
/*29386*/     OPC_RecordChild1, // #1 = $addr
/*29387*/     OPC_CheckChild1Type, MVT::i32,
/*29389*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*29391*/     OPC_Scope, 12|128,1/*140*/, /*->29534*/ // 29 children in Scope
/*29394*/       OPC_CheckPredicate, 30, // Predicate_load
/*29396*/       OPC_SwitchType /*2 cases */, 109,  MVT::f64,// ->29508
/*29399*/         OPC_Scope, 25, /*->29426*/ // 2 children in Scope
/*29401*/           OPC_CheckPredicate, 66, // Predicate_alignedload32
/*29403*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*29405*/           OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29408*/           OPC_EmitMergeInputChains1_0,
/*29409*/           OPC_EmitInteger, MVT::i32, 14, 
/*29412*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29415*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                    // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*29426*/         /*Scope*/ 80, /*->29507*/
/*29427*/           OPC_Scope, 25, /*->29454*/ // 3 children in Scope
/*29429*/             OPC_CheckPredicate, 67, // Predicate_hword_alignedload
/*29431*/             OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*29433*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29436*/             OPC_EmitMergeInputChains1_0,
/*29437*/             OPC_EmitInteger, MVT::i32, 14, 
/*29440*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29443*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                      // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*29454*/           /*Scope*/ 25, /*->29480*/
/*29455*/             OPC_CheckPredicate, 68, // Predicate_byte_alignedload
/*29457*/             OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*29459*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29462*/             OPC_EmitMergeInputChains1_0,
/*29463*/             OPC_EmitInteger, MVT::i32, 14, 
/*29466*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29469*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*29480*/           /*Scope*/ 25, /*->29506*/
/*29481*/             OPC_CheckPredicate, 69, // Predicate_non_word_alignedload
/*29483*/             OPC_CheckPatternPredicate, 22, // (getTargetLowering()->isBigEndian())
/*29485*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29488*/             OPC_EmitMergeInputChains1_0,
/*29489*/             OPC_EmitInteger, MVT::i32, 14, 
/*29492*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29495*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                      // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*29506*/           0, /*End of Scope*/
/*29507*/         0, /*End of Scope*/
                /*SwitchType*/ 23,  MVT::f32,// ->29533
/*29510*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*29512*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*29515*/         OPC_EmitMergeInputChains1_0,
/*29516*/         OPC_EmitInteger, MVT::i32, 14, 
/*29519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (VLDRS:f32 addrmode5:i32:$addr)
                0, // EndSwitchType
/*29534*/     /*Scope*/ 46, /*->29581*/
/*29535*/       OPC_CheckPredicate, 62, // Predicate_extload
/*29537*/       OPC_CheckPredicate, 70, // Predicate_extloadvi8
/*29539*/       OPC_CheckType, MVT::v8i16,
/*29541*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29544*/       OPC_EmitMergeInputChains1_0,
/*29545*/       OPC_EmitInteger, MVT::i32, 14, 
/*29548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29551*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29562*/       OPC_EmitInteger, MVT::i32, 14, 
/*29565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29568*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29578*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29581*/     /*Scope*/ 46, /*->29628*/
/*29582*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*29584*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi8
/*29586*/       OPC_CheckType, MVT::v8i16,
/*29588*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29591*/       OPC_EmitMergeInputChains1_0,
/*29592*/       OPC_EmitInteger, MVT::i32, 14, 
/*29595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29598*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29609*/       OPC_EmitInteger, MVT::i32, 14, 
/*29612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29615*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29625*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29628*/     /*Scope*/ 46, /*->29675*/
/*29629*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*29631*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi8
/*29633*/       OPC_CheckType, MVT::v8i16,
/*29635*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29638*/       OPC_EmitMergeInputChains1_0,
/*29639*/       OPC_EmitInteger, MVT::i32, 14, 
/*29642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29645*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29656*/       OPC_EmitInteger, MVT::i32, 14, 
/*29659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29662*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29672*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29675*/     /*Scope*/ 46, /*->29722*/
/*29676*/       OPC_CheckPredicate, 62, // Predicate_extload
/*29678*/       OPC_CheckPredicate, 73, // Predicate_extloadvi16
/*29680*/       OPC_CheckType, MVT::v4i32,
/*29682*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29685*/       OPC_EmitMergeInputChains1_0,
/*29686*/       OPC_EmitInteger, MVT::i32, 14, 
/*29689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29692*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29703*/       OPC_EmitInteger, MVT::i32, 14, 
/*29706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29709*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29719*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29722*/     /*Scope*/ 46, /*->29769*/
/*29723*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*29725*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi16
/*29727*/       OPC_CheckType, MVT::v4i32,
/*29729*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29732*/       OPC_EmitMergeInputChains1_0,
/*29733*/       OPC_EmitInteger, MVT::i32, 14, 
/*29736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29739*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29750*/       OPC_EmitInteger, MVT::i32, 14, 
/*29753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29756*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29766*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29769*/     /*Scope*/ 46, /*->29816*/
/*29770*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*29772*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi16
/*29774*/       OPC_CheckType, MVT::v4i32,
/*29776*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29779*/       OPC_EmitMergeInputChains1_0,
/*29780*/       OPC_EmitInteger, MVT::i32, 14, 
/*29783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29786*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29797*/       OPC_EmitInteger, MVT::i32, 14, 
/*29800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29803*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29813*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29816*/     /*Scope*/ 46, /*->29863*/
/*29817*/       OPC_CheckPredicate, 62, // Predicate_extload
/*29819*/       OPC_CheckPredicate, 76, // Predicate_extloadvi32
/*29821*/       OPC_CheckType, MVT::v2i64,
/*29823*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29826*/       OPC_EmitMergeInputChains1_0,
/*29827*/       OPC_EmitInteger, MVT::i32, 14, 
/*29830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29833*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29844*/       OPC_EmitInteger, MVT::i32, 14, 
/*29847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29850*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29860*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29863*/     /*Scope*/ 46, /*->29910*/
/*29864*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*29866*/       OPC_CheckPredicate, 77, // Predicate_zextloadvi32
/*29868*/       OPC_CheckType, MVT::v2i64,
/*29870*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29873*/       OPC_EmitMergeInputChains1_0,
/*29874*/       OPC_EmitInteger, MVT::i32, 14, 
/*29877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29880*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29891*/       OPC_EmitInteger, MVT::i32, 14, 
/*29894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29897*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29907*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29910*/     /*Scope*/ 46, /*->29957*/
/*29911*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*29913*/       OPC_CheckPredicate, 78, // Predicate_sextloadvi32
/*29915*/       OPC_CheckType, MVT::v2i64,
/*29917*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29920*/       OPC_EmitMergeInputChains1_0,
/*29921*/       OPC_EmitInteger, MVT::i32, 14, 
/*29924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29927*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29938*/       OPC_EmitInteger, MVT::i32, 14, 
/*29941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29944*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29954*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29957*/     /*Scope*/ 67, /*->30025*/
/*29958*/       OPC_CheckPredicate, 62, // Predicate_extload
/*29960*/       OPC_CheckPredicate, 70, // Predicate_extloadvi8
/*29962*/       OPC_CheckType, MVT::v4i16,
/*29964*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29967*/       OPC_EmitMergeInputChains1_0,
/*29968*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29975*/       OPC_EmitInteger, MVT::i32, 0, 
/*29978*/       OPC_EmitInteger, MVT::i32, 14, 
/*29981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29984*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29997*/       OPC_EmitInteger, MVT::i32, 14, 
/*30000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30003*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30013*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30016*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30025*/     /*Scope*/ 67, /*->30093*/
/*30026*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*30028*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi8
/*30030*/       OPC_CheckType, MVT::v4i16,
/*30032*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30035*/       OPC_EmitMergeInputChains1_0,
/*30036*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30043*/       OPC_EmitInteger, MVT::i32, 0, 
/*30046*/       OPC_EmitInteger, MVT::i32, 14, 
/*30049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30052*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30065*/       OPC_EmitInteger, MVT::i32, 14, 
/*30068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30071*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30081*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30084*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30093*/     /*Scope*/ 67, /*->30161*/
/*30094*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*30096*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi8
/*30098*/       OPC_CheckType, MVT::v4i16,
/*30100*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30103*/       OPC_EmitMergeInputChains1_0,
/*30104*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30111*/       OPC_EmitInteger, MVT::i32, 0, 
/*30114*/       OPC_EmitInteger, MVT::i32, 14, 
/*30117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30120*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30133*/       OPC_EmitInteger, MVT::i32, 14, 
/*30136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30139*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30149*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30152*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30161*/     /*Scope*/ 67, /*->30229*/
/*30162*/       OPC_CheckPredicate, 62, // Predicate_extload
/*30164*/       OPC_CheckPredicate, 73, // Predicate_extloadvi16
/*30166*/       OPC_CheckType, MVT::v2i32,
/*30168*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30171*/       OPC_EmitMergeInputChains1_0,
/*30172*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30179*/       OPC_EmitInteger, MVT::i32, 0, 
/*30182*/       OPC_EmitInteger, MVT::i32, 14, 
/*30185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30188*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30201*/       OPC_EmitInteger, MVT::i32, 14, 
/*30204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30207*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30217*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30220*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30229*/     /*Scope*/ 67, /*->30297*/
/*30230*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*30232*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi16
/*30234*/       OPC_CheckType, MVT::v2i32,
/*30236*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30239*/       OPC_EmitMergeInputChains1_0,
/*30240*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30247*/       OPC_EmitInteger, MVT::i32, 0, 
/*30250*/       OPC_EmitInteger, MVT::i32, 14, 
/*30253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30256*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30269*/       OPC_EmitInteger, MVT::i32, 14, 
/*30272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30275*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30285*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30288*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30297*/     /*Scope*/ 67, /*->30365*/
/*30298*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*30300*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi16
/*30302*/       OPC_CheckType, MVT::v2i32,
/*30304*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30307*/       OPC_EmitMergeInputChains1_0,
/*30308*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30315*/       OPC_EmitInteger, MVT::i32, 0, 
/*30318*/       OPC_EmitInteger, MVT::i32, 14, 
/*30321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30324*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30337*/       OPC_EmitInteger, MVT::i32, 14, 
/*30340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30343*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30353*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30356*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30365*/     /*Scope*/ 86, /*->30452*/
/*30366*/       OPC_CheckPredicate, 62, // Predicate_extload
/*30368*/       OPC_CheckPredicate, 70, // Predicate_extloadvi8
/*30370*/       OPC_CheckType, MVT::v4i32,
/*30372*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30375*/       OPC_EmitMergeInputChains1_0,
/*30376*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30383*/       OPC_EmitInteger, MVT::i32, 0, 
/*30386*/       OPC_EmitInteger, MVT::i32, 14, 
/*30389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30392*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30405*/       OPC_EmitInteger, MVT::i32, 14, 
/*30408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30411*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30421*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30424*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30433*/       OPC_EmitInteger, MVT::i32, 14, 
/*30436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30439*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30449*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30452*/     /*Scope*/ 86, /*->30539*/
/*30453*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*30455*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi8
/*30457*/       OPC_CheckType, MVT::v4i32,
/*30459*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30462*/       OPC_EmitMergeInputChains1_0,
/*30463*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30470*/       OPC_EmitInteger, MVT::i32, 0, 
/*30473*/       OPC_EmitInteger, MVT::i32, 14, 
/*30476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30479*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30492*/       OPC_EmitInteger, MVT::i32, 14, 
/*30495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30498*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30508*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30511*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30520*/       OPC_EmitInteger, MVT::i32, 14, 
/*30523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30526*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30536*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30539*/     /*Scope*/ 86, /*->30626*/
/*30540*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*30542*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi8
/*30544*/       OPC_CheckType, MVT::v4i32,
/*30546*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30549*/       OPC_EmitMergeInputChains1_0,
/*30550*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30557*/       OPC_EmitInteger, MVT::i32, 0, 
/*30560*/       OPC_EmitInteger, MVT::i32, 14, 
/*30563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30566*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30579*/       OPC_EmitInteger, MVT::i32, 14, 
/*30582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30585*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30595*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30598*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30607*/       OPC_EmitInteger, MVT::i32, 14, 
/*30610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30613*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30623*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30626*/     /*Scope*/ 86, /*->30713*/
/*30627*/       OPC_CheckPredicate, 62, // Predicate_extload
/*30629*/       OPC_CheckPredicate, 73, // Predicate_extloadvi16
/*30631*/       OPC_CheckType, MVT::v2i64,
/*30633*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30636*/       OPC_EmitMergeInputChains1_0,
/*30637*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30644*/       OPC_EmitInteger, MVT::i32, 0, 
/*30647*/       OPC_EmitInteger, MVT::i32, 14, 
/*30650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30653*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30666*/       OPC_EmitInteger, MVT::i32, 14, 
/*30669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30672*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30682*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30685*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30694*/       OPC_EmitInteger, MVT::i32, 14, 
/*30697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30700*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30710*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30713*/     /*Scope*/ 86, /*->30800*/
/*30714*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*30716*/       OPC_CheckPredicate, 74, // Predicate_zextloadvi16
/*30718*/       OPC_CheckType, MVT::v2i64,
/*30720*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30723*/       OPC_EmitMergeInputChains1_0,
/*30724*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30731*/       OPC_EmitInteger, MVT::i32, 0, 
/*30734*/       OPC_EmitInteger, MVT::i32, 14, 
/*30737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30740*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30753*/       OPC_EmitInteger, MVT::i32, 14, 
/*30756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30759*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30769*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30772*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30781*/       OPC_EmitInteger, MVT::i32, 14, 
/*30784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30787*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30797*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30800*/     /*Scope*/ 86, /*->30887*/
/*30801*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*30803*/       OPC_CheckPredicate, 75, // Predicate_sextloadvi16
/*30805*/       OPC_CheckType, MVT::v2i64,
/*30807*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30810*/       OPC_EmitMergeInputChains1_0,
/*30811*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30818*/       OPC_EmitInteger, MVT::i32, 0, 
/*30821*/       OPC_EmitInteger, MVT::i32, 14, 
/*30824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30827*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30840*/       OPC_EmitInteger, MVT::i32, 14, 
/*30843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30846*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30856*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30859*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30868*/       OPC_EmitInteger, MVT::i32, 14, 
/*30871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30874*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30884*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30887*/     /*Scope*/ 95, /*->30983*/
/*30888*/       OPC_CheckPredicate, 62, // Predicate_extload
/*30890*/       OPC_CheckPredicate, 70, // Predicate_extloadvi8
/*30892*/       OPC_CheckType, MVT::v2i32,
/*30894*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30897*/       OPC_EmitMergeInputChains1_0,
/*30898*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30905*/       OPC_EmitInteger, MVT::i32, 0, 
/*30908*/       OPC_EmitInteger, MVT::i32, 14, 
/*30911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30914*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30927*/       OPC_EmitInteger, MVT::i32, 14, 
/*30930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30933*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30943*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30946*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30955*/       OPC_EmitInteger, MVT::i32, 14, 
/*30958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30961*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30971*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30974*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30983*/     /*Scope*/ 95, /*->31079*/
/*30984*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*30986*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi8
/*30988*/       OPC_CheckType, MVT::v2i32,
/*30990*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30993*/       OPC_EmitMergeInputChains1_0,
/*30994*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31001*/       OPC_EmitInteger, MVT::i32, 0, 
/*31004*/       OPC_EmitInteger, MVT::i32, 14, 
/*31007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31010*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31023*/       OPC_EmitInteger, MVT::i32, 14, 
/*31026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31029*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31039*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31042*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31051*/       OPC_EmitInteger, MVT::i32, 14, 
/*31054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31057*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31067*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31070*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31079*/     /*Scope*/ 95, /*->31175*/
/*31080*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*31082*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi8
/*31084*/       OPC_CheckType, MVT::v2i32,
/*31086*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31089*/       OPC_EmitMergeInputChains1_0,
/*31090*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31097*/       OPC_EmitInteger, MVT::i32, 0, 
/*31100*/       OPC_EmitInteger, MVT::i32, 14, 
/*31103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31106*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31119*/       OPC_EmitInteger, MVT::i32, 14, 
/*31122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31125*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31135*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31138*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31147*/       OPC_EmitInteger, MVT::i32, 14, 
/*31150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31153*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31163*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31166*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31175*/     /*Scope*/ 114, /*->31290*/
/*31176*/       OPC_CheckPredicate, 62, // Predicate_extload
/*31178*/       OPC_CheckPredicate, 70, // Predicate_extloadvi8
/*31180*/       OPC_CheckType, MVT::v2i64,
/*31182*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31185*/       OPC_EmitMergeInputChains1_0,
/*31186*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31193*/       OPC_EmitInteger, MVT::i32, 0, 
/*31196*/       OPC_EmitInteger, MVT::i32, 14, 
/*31199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31202*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31215*/       OPC_EmitInteger, MVT::i32, 14, 
/*31218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31221*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31231*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31234*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31243*/       OPC_EmitInteger, MVT::i32, 14, 
/*31246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31249*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31259*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31262*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31271*/       OPC_EmitInteger, MVT::i32, 14, 
/*31274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31277*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31287*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31290*/     /*Scope*/ 114, /*->31405*/
/*31291*/       OPC_CheckPredicate, 55, // Predicate_zextload
/*31293*/       OPC_CheckPredicate, 71, // Predicate_zextloadvi8
/*31295*/       OPC_CheckType, MVT::v2i64,
/*31297*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31300*/       OPC_EmitMergeInputChains1_0,
/*31301*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31308*/       OPC_EmitInteger, MVT::i32, 0, 
/*31311*/       OPC_EmitInteger, MVT::i32, 14, 
/*31314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31317*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31330*/       OPC_EmitInteger, MVT::i32, 14, 
/*31333*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31336*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31346*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31349*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31358*/       OPC_EmitInteger, MVT::i32, 14, 
/*31361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31364*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31374*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31377*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31386*/       OPC_EmitInteger, MVT::i32, 14, 
/*31389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31392*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31402*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31405*/     /*Scope*/ 114, /*->31520*/
/*31406*/       OPC_CheckPredicate, 58, // Predicate_sextload
/*31408*/       OPC_CheckPredicate, 72, // Predicate_sextloadvi8
/*31410*/       OPC_CheckType, MVT::v2i64,
/*31412*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31415*/       OPC_EmitMergeInputChains1_0,
/*31416*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31423*/       OPC_EmitInteger, MVT::i32, 0, 
/*31426*/       OPC_EmitInteger, MVT::i32, 14, 
/*31429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31432*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31445*/       OPC_EmitInteger, MVT::i32, 14, 
/*31448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31451*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31461*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31464*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31473*/       OPC_EmitInteger, MVT::i32, 14, 
/*31476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31479*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31489*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31492*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31501*/       OPC_EmitInteger, MVT::i32, 14, 
/*31504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31507*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31517*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31520*/     /*Scope*/ 126, /*->31647*/
/*31521*/       OPC_CheckPredicate, 30, // Predicate_load
/*31523*/       OPC_CheckType, MVT::v2f64,
/*31525*/       OPC_Scope, 23, /*->31550*/ // 5 children in Scope
/*31527*/         OPC_CheckPredicate, 79, // Predicate_dword_alignedload
/*31529*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31532*/         OPC_EmitMergeInputChains1_0,
/*31533*/         OPC_EmitInteger, MVT::i32, 14, 
/*31536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31550*/       /*Scope*/ 23, /*->31574*/
/*31551*/         OPC_CheckPredicate, 80, // Predicate_word_alignedload
/*31553*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31556*/         OPC_EmitMergeInputChains1_0,
/*31557*/         OPC_EmitInteger, MVT::i32, 14, 
/*31560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31563*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                  // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31574*/       /*Scope*/ 25, /*->31600*/
/*31575*/         OPC_CheckPredicate, 67, // Predicate_hword_alignedload
/*31577*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*31579*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31582*/         OPC_EmitMergeInputChains1_0,
/*31583*/         OPC_EmitInteger, MVT::i32, 14, 
/*31586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31600*/       /*Scope*/ 25, /*->31626*/
/*31601*/         OPC_CheckPredicate, 68, // Predicate_byte_alignedload
/*31603*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*31605*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31608*/         OPC_EmitMergeInputChains1_0,
/*31609*/         OPC_EmitInteger, MVT::i32, 14, 
/*31612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                  // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31626*/       /*Scope*/ 19, /*->31646*/
/*31627*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*31629*/         OPC_EmitMergeInputChains1_0,
/*31630*/         OPC_EmitInteger, MVT::i32, 14, 
/*31633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31636*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31646*/       0, /*End of Scope*/
/*31647*/     0, /*End of Scope*/
/*31648*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53|128,5/*693*/,  TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->32346
/*31653*/   OPC_RecordNode,   // #0 = 'intrinsic_w_chain' chained node
/*31654*/   OPC_MoveChild, 1,
/*31656*/   OPC_Scope, 59|128,2/*315*/, /*->31974*/ // 4 children in Scope
/*31659*/     OPC_CheckInteger, 18|128,1/*146*/, 
/*31662*/     OPC_MoveParent,
/*31663*/     OPC_Scope, 14|128,1/*142*/, /*->31808*/ // 2 children in Scope
/*31666*/       OPC_MoveChild, 2,
/*31668*/       OPC_Scope, 33, /*->31703*/ // 4 children in Scope
/*31670*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*31673*/         OPC_RecordChild0, // #1 = $Rt
/*31674*/         OPC_MoveParent,
/*31675*/         OPC_RecordChild3, // #2 = $addr
/*31676*/         OPC_CheckChild3Type, MVT::i32,
/*31678*/         OPC_CheckPredicate, 81, // Predicate_strex_1
/*31680*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31682*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31685*/         OPC_EmitMergeInputChains1_0,
/*31686*/         OPC_EmitInteger, MVT::i32, 14, 
/*31689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31692*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                  // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31703*/       /*Scope*/ 34, /*->31738*/
/*31704*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31708*/         OPC_RecordChild0, // #1 = $Rt
/*31709*/         OPC_MoveParent,
/*31710*/         OPC_RecordChild3, // #2 = $addr
/*31711*/         OPC_CheckChild3Type, MVT::i32,
/*31713*/         OPC_CheckPredicate, 82, // Predicate_strex_2
/*31715*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31717*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31720*/         OPC_EmitMergeInputChains1_0,
/*31721*/         OPC_EmitInteger, MVT::i32, 14, 
/*31724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31727*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                  // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31738*/       /*Scope*/ 33, /*->31772*/
/*31739*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*31742*/         OPC_RecordChild0, // #1 = $Rt
/*31743*/         OPC_MoveParent,
/*31744*/         OPC_RecordChild3, // #2 = $addr
/*31745*/         OPC_CheckChild3Type, MVT::i32,
/*31747*/         OPC_CheckPredicate, 81, // Predicate_strex_1
/*31749*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31751*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31754*/         OPC_EmitMergeInputChains1_0,
/*31755*/         OPC_EmitInteger, MVT::i32, 14, 
/*31758*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31761*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                  // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31772*/       /*Scope*/ 34, /*->31807*/
/*31773*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31777*/         OPC_RecordChild0, // #1 = $Rt
/*31778*/         OPC_MoveParent,
/*31779*/         OPC_RecordChild3, // #2 = $addr
/*31780*/         OPC_CheckChild3Type, MVT::i32,
/*31782*/         OPC_CheckPredicate, 82, // Predicate_strex_2
/*31784*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31786*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31789*/         OPC_EmitMergeInputChains1_0,
/*31790*/         OPC_EmitInteger, MVT::i32, 14, 
/*31793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31796*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                  // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31807*/       0, /*End of Scope*/
/*31808*/     /*Scope*/ 35|128,1/*163*/, /*->31973*/
/*31810*/       OPC_RecordChild2, // #1 = $Rt
/*31811*/       OPC_RecordChild3, // #2 = $addr
/*31812*/       OPC_CheckChild3Type, MVT::i32,
/*31814*/       OPC_Scope, 26, /*->31842*/ // 6 children in Scope
/*31816*/         OPC_CheckPredicate, 83, // Predicate_strex_4
/*31818*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31820*/         OPC_CheckComplexPat, /*CP*/30, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*31823*/         OPC_EmitMergeInputChains1_0,
/*31824*/         OPC_EmitInteger, MVT::i32, 14, 
/*31827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                  // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*31842*/       /*Scope*/ 25, /*->31868*/
/*31843*/         OPC_CheckPredicate, 81, // Predicate_strex_1
/*31845*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31847*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31850*/         OPC_EmitMergeInputChains1_0,
/*31851*/         OPC_EmitInteger, MVT::i32, 14, 
/*31854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31857*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                  // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31868*/       /*Scope*/ 25, /*->31894*/
/*31869*/         OPC_CheckPredicate, 82, // Predicate_strex_2
/*31871*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31873*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31876*/         OPC_EmitMergeInputChains1_0,
/*31877*/         OPC_EmitInteger, MVT::i32, 14, 
/*31880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                  // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31894*/       /*Scope*/ 25, /*->31920*/
/*31895*/         OPC_CheckPredicate, 83, // Predicate_strex_4
/*31897*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31899*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31902*/         OPC_EmitMergeInputChains1_0,
/*31903*/         OPC_EmitInteger, MVT::i32, 14, 
/*31906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31909*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                  // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31920*/       /*Scope*/ 25, /*->31946*/
/*31921*/         OPC_CheckPredicate, 81, // Predicate_strex_1
/*31923*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31925*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31928*/         OPC_EmitMergeInputChains1_0,
/*31929*/         OPC_EmitInteger, MVT::i32, 14, 
/*31932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                  // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31946*/       /*Scope*/ 25, /*->31972*/
/*31947*/         OPC_CheckPredicate, 82, // Predicate_strex_2
/*31949*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31951*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31954*/         OPC_EmitMergeInputChains1_0,
/*31955*/         OPC_EmitInteger, MVT::i32, 14, 
/*31958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 146:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                  // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31972*/       0, /*End of Scope*/
/*31973*/     0, /*End of Scope*/
/*31974*/   /*Scope*/ 108, /*->32083*/
/*31975*/     OPC_CheckInteger, 20, 
/*31977*/     OPC_MoveParent,
/*31978*/     OPC_RecordChild2, // #1 = $cop
/*31979*/     OPC_MoveChild, 2,
/*31981*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31984*/     OPC_MoveParent,
/*31985*/     OPC_RecordChild3, // #2 = $opc1
/*31986*/     OPC_MoveChild, 3,
/*31988*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31991*/     OPC_MoveParent,
/*31992*/     OPC_RecordChild4, // #3 = $CRn
/*31993*/     OPC_MoveChild, 4,
/*31995*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31998*/     OPC_MoveParent,
/*31999*/     OPC_RecordChild5, // #4 = $CRm
/*32000*/     OPC_MoveChild, 5,
/*32002*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32005*/     OPC_MoveParent,
/*32006*/     OPC_RecordChild6, // #5 = $opc2
/*32007*/     OPC_MoveChild, 6,
/*32009*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32012*/     OPC_MoveParent,
/*32013*/     OPC_Scope, 33, /*->32048*/ // 2 children in Scope
/*32015*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32017*/       OPC_EmitMergeInputChains1_0,
/*32018*/       OPC_EmitConvertToTarget, 1,
/*32020*/       OPC_EmitConvertToTarget, 2,
/*32022*/       OPC_EmitConvertToTarget, 3,
/*32024*/       OPC_EmitConvertToTarget, 4,
/*32026*/       OPC_EmitConvertToTarget, 5,
/*32028*/       OPC_EmitInteger, MVT::i32, 14, 
/*32031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 20:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32048*/     /*Scope*/ 33, /*->32082*/
/*32049*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*32051*/       OPC_EmitMergeInputChains1_0,
/*32052*/       OPC_EmitConvertToTarget, 1,
/*32054*/       OPC_EmitConvertToTarget, 2,
/*32056*/       OPC_EmitConvertToTarget, 3,
/*32058*/       OPC_EmitConvertToTarget, 4,
/*32060*/       OPC_EmitConvertToTarget, 5,
/*32062*/       OPC_EmitInteger, MVT::i32, 14, 
/*32065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32068*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 20:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32082*/     0, /*End of Scope*/
/*32083*/   /*Scope*/ 100, /*->32184*/
/*32084*/     OPC_CheckInteger, 21, 
/*32086*/     OPC_MoveParent,
/*32087*/     OPC_RecordChild2, // #1 = $cop
/*32088*/     OPC_MoveChild, 2,
/*32090*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32093*/     OPC_MoveParent,
/*32094*/     OPC_RecordChild3, // #2 = $opc1
/*32095*/     OPC_MoveChild, 3,
/*32097*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32100*/     OPC_MoveParent,
/*32101*/     OPC_RecordChild4, // #3 = $CRn
/*32102*/     OPC_MoveChild, 4,
/*32104*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32107*/     OPC_MoveParent,
/*32108*/     OPC_RecordChild5, // #4 = $CRm
/*32109*/     OPC_MoveChild, 5,
/*32111*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32114*/     OPC_MoveParent,
/*32115*/     OPC_RecordChild6, // #5 = $opc2
/*32116*/     OPC_MoveChild, 6,
/*32118*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32121*/     OPC_MoveParent,
/*32122*/     OPC_Scope, 25, /*->32149*/ // 2 children in Scope
/*32124*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*32126*/       OPC_EmitMergeInputChains1_0,
/*32127*/       OPC_EmitConvertToTarget, 1,
/*32129*/       OPC_EmitConvertToTarget, 2,
/*32131*/       OPC_EmitConvertToTarget, 3,
/*32133*/       OPC_EmitConvertToTarget, 4,
/*32135*/       OPC_EmitConvertToTarget, 5,
/*32137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 21:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32149*/     /*Scope*/ 33, /*->32183*/
/*32150*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*32152*/       OPC_EmitMergeInputChains1_0,
/*32153*/       OPC_EmitConvertToTarget, 1,
/*32155*/       OPC_EmitConvertToTarget, 2,
/*32157*/       OPC_EmitConvertToTarget, 3,
/*32159*/       OPC_EmitConvertToTarget, 4,
/*32161*/       OPC_EmitConvertToTarget, 5,
/*32163*/       OPC_EmitInteger, MVT::i32, 14, 
/*32166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 21:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32183*/     0, /*End of Scope*/
/*32184*/   /*Scope*/ 31|128,1/*159*/, /*->32345*/
/*32186*/     OPC_CheckInteger, 14, 
/*32188*/     OPC_MoveParent,
/*32189*/     OPC_RecordChild2, // #1 = $addr
/*32190*/     OPC_CheckChild2Type, MVT::i32,
/*32192*/     OPC_Scope, 25, /*->32219*/ // 6 children in Scope
/*32194*/       OPC_CheckPredicate, 84, // Predicate_ldrex_4
/*32196*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32198*/       OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*32201*/       OPC_EmitMergeInputChains1_0,
/*32202*/       OPC_EmitInteger, MVT::i32, 14, 
/*32205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*32219*/     /*Scope*/ 24, /*->32244*/
/*32220*/       OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*32222*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32224*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32227*/       OPC_EmitMergeInputChains1_0,
/*32228*/       OPC_EmitInteger, MVT::i32, 14, 
/*32231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*32244*/     /*Scope*/ 24, /*->32269*/
/*32245*/       OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*32247*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32249*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32252*/       OPC_EmitMergeInputChains1_0,
/*32253*/       OPC_EmitInteger, MVT::i32, 14, 
/*32256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32259*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*32269*/     /*Scope*/ 24, /*->32294*/
/*32270*/       OPC_CheckPredicate, 84, // Predicate_ldrex_4
/*32272*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32274*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32277*/       OPC_EmitMergeInputChains1_0,
/*32278*/       OPC_EmitInteger, MVT::i32, 14, 
/*32281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*32294*/     /*Scope*/ 24, /*->32319*/
/*32295*/       OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*32297*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32299*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32302*/       OPC_EmitMergeInputChains1_0,
/*32303*/       OPC_EmitInteger, MVT::i32, 14, 
/*32306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*32319*/     /*Scope*/ 24, /*->32344*/
/*32320*/       OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*32322*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32324*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32327*/       OPC_EmitMergeInputChains1_0,
/*32328*/       OPC_EmitInteger, MVT::i32, 14, 
/*32331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*32344*/     0, /*End of Scope*/
/*32345*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,17/*2217*/,  TARGET_VAL(ISD::XOR),// ->34567
/*32350*/   OPC_Scope, 87|128,1/*215*/, /*->32568*/ // 7 children in Scope
/*32353*/     OPC_RecordChild0, // #0 = $shift
/*32354*/     OPC_Scope, 100, /*->32456*/ // 3 children in Scope
/*32356*/       OPC_MoveChild, 1,
/*32358*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32369*/       OPC_MoveParent,
/*32370*/       OPC_CheckType, MVT::i32,
/*32372*/       OPC_Scope, 27, /*->32401*/ // 3 children in Scope
/*32374*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32376*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*32379*/         OPC_EmitInteger, MVT::i32, 14, 
/*32382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*32401*/       /*Scope*/ 26, /*->32428*/
/*32402*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32404*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*32407*/         OPC_EmitInteger, MVT::i32, 14, 
/*32410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*32428*/       /*Scope*/ 26, /*->32455*/
/*32429*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32431*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*32434*/         OPC_EmitInteger, MVT::i32, 14, 
/*32437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32443*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                  // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*32455*/       0, /*End of Scope*/
/*32456*/     /*Scope*/ 61, /*->32518*/
/*32457*/       OPC_RecordChild1, // #1 = $shift
/*32458*/       OPC_CheckType, MVT::i32,
/*32460*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32462*/       OPC_Scope, 26, /*->32490*/ // 2 children in Scope
/*32464*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*32467*/         OPC_EmitInteger, MVT::i32, 14, 
/*32470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32476*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32490*/       /*Scope*/ 26, /*->32517*/
/*32491*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*32494*/         OPC_EmitInteger, MVT::i32, 14, 
/*32497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*32517*/       0, /*End of Scope*/
/*32518*/     /*Scope*/ 48, /*->32567*/
/*32519*/       OPC_MoveChild, 0,
/*32521*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32524*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32526*/       OPC_MoveParent,
/*32527*/       OPC_MoveChild, 1,
/*32529*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32540*/       OPC_MoveParent,
/*32541*/       OPC_CheckType, MVT::i32,
/*32543*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32545*/       OPC_EmitConvertToTarget, 0,
/*32547*/       OPC_EmitInteger, MVT::i32, 14, 
/*32550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*32567*/     0, /*End of Scope*/
/*32568*/   /*Scope*/ 49, /*->32618*/
/*32569*/     OPC_MoveChild, 0,
/*32571*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32582*/     OPC_MoveParent,
/*32583*/     OPC_RecordChild1, // #0 = $imm
/*32584*/     OPC_MoveChild, 1,
/*32586*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32589*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*32591*/     OPC_MoveParent,
/*32592*/     OPC_CheckType, MVT::i32,
/*32594*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32596*/     OPC_EmitConvertToTarget, 0,
/*32598*/     OPC_EmitInteger, MVT::i32, 14, 
/*32601*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32604*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32607*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*32618*/   /*Scope*/ 118, /*->32737*/
/*32619*/     OPC_RecordChild0, // #0 = $Rn
/*32620*/     OPC_RecordChild1, // #1 = $shift
/*32621*/     OPC_CheckType, MVT::i32,
/*32623*/     OPC_Scope, 27, /*->32652*/ // 4 children in Scope
/*32625*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32627*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*32630*/       OPC_EmitInteger, MVT::i32, 14, 
/*32633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32639*/       OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32652*/     /*Scope*/ 27, /*->32680*/
/*32653*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32655*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32658*/       OPC_EmitInteger, MVT::i32, 14, 
/*32661*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32680*/     /*Scope*/ 27, /*->32708*/
/*32681*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32683*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*32686*/       OPC_EmitInteger, MVT::i32, 14, 
/*32689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*32708*/     /*Scope*/ 27, /*->32736*/
/*32709*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32711*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*32714*/       OPC_EmitInteger, MVT::i32, 14, 
/*32717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*32736*/     0, /*End of Scope*/
/*32737*/   /*Scope*/ 37|128,10/*1317*/, /*->34056*/
/*32739*/     OPC_MoveChild, 0,
/*32741*/     OPC_SwitchOpcode /*3 cases */, 57|128,7/*953*/,  TARGET_VAL(ISD::BITCAST),// ->33699
/*32746*/       OPC_MoveChild, 0,
/*32748*/       OPC_SwitchOpcode /*2 cases */, 43|128,3/*427*/,  TARGET_VAL(ARMISD::VSHRs),// ->33180
/*32753*/         OPC_RecordChild0, // #0 = $src
/*32754*/         OPC_MoveChild, 1,
/*32756*/         OPC_Scope, 81|128,1/*209*/, /*->32968*/ // 2 children in Scope
/*32759*/           OPC_CheckInteger, 7, 
/*32761*/           OPC_MoveParent,
/*32762*/           OPC_SwitchType /*2 cases */, 100,  MVT::v8i8,// ->32865
/*32765*/             OPC_MoveParent,
/*32766*/             OPC_MoveParent,
/*32767*/             OPC_MoveChild, 1,
/*32769*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32772*/             OPC_MoveChild, 0,
/*32774*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*32777*/             OPC_MoveChild, 0,
/*32779*/             OPC_Scope, 41, /*->32822*/ // 2 children in Scope
/*32781*/               OPC_CheckSame, 0,
/*32783*/               OPC_MoveParent,
/*32784*/               OPC_MoveChild, 1,
/*32786*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32789*/               OPC_MoveChild, 0,
/*32791*/               OPC_CheckSame, 0,
/*32793*/               OPC_MoveParent,
/*32794*/               OPC_MoveChild, 1,
/*32796*/               OPC_CheckInteger, 7, 
/*32798*/               OPC_MoveParent,
/*32799*/               OPC_MoveParent,
/*32800*/               OPC_CheckType, MVT::v8i8,
/*32802*/               OPC_MoveParent,
/*32803*/               OPC_MoveParent,
/*32804*/               OPC_CheckType, MVT::v2i32,
/*32806*/               OPC_EmitInteger, MVT::i32, 14, 
/*32809*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32812*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                        // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*32822*/             /*Scope*/ 41, /*->32864*/
/*32823*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32826*/               OPC_MoveChild, 0,
/*32828*/               OPC_CheckSame, 0,
/*32830*/               OPC_MoveParent,
/*32831*/               OPC_MoveChild, 1,
/*32833*/               OPC_CheckInteger, 7, 
/*32835*/               OPC_MoveParent,
/*32836*/               OPC_MoveParent,
/*32837*/               OPC_MoveChild, 1,
/*32839*/               OPC_CheckSame, 0,
/*32841*/               OPC_MoveParent,
/*32842*/               OPC_CheckType, MVT::v8i8,
/*32844*/               OPC_MoveParent,
/*32845*/               OPC_MoveParent,
/*32846*/               OPC_CheckType, MVT::v2i32,
/*32848*/               OPC_EmitInteger, MVT::i32, 14, 
/*32851*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32854*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                        // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*32864*/             0, /*End of Scope*/
                    /*SwitchType*/ 100,  MVT::v16i8,// ->32967
/*32867*/             OPC_MoveParent,
/*32868*/             OPC_MoveParent,
/*32869*/             OPC_MoveChild, 1,
/*32871*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32874*/             OPC_MoveChild, 0,
/*32876*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*32879*/             OPC_MoveChild, 0,
/*32881*/             OPC_Scope, 41, /*->32924*/ // 2 children in Scope
/*32883*/               OPC_CheckSame, 0,
/*32885*/               OPC_MoveParent,
/*32886*/               OPC_MoveChild, 1,
/*32888*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32891*/               OPC_MoveChild, 0,
/*32893*/               OPC_CheckSame, 0,
/*32895*/               OPC_MoveParent,
/*32896*/               OPC_MoveChild, 1,
/*32898*/               OPC_CheckInteger, 7, 
/*32900*/               OPC_MoveParent,
/*32901*/               OPC_MoveParent,
/*32902*/               OPC_CheckType, MVT::v16i8,
/*32904*/               OPC_MoveParent,
/*32905*/               OPC_MoveParent,
/*32906*/               OPC_CheckType, MVT::v4i32,
/*32908*/               OPC_EmitInteger, MVT::i32, 14, 
/*32911*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32914*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                        // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*32924*/             /*Scope*/ 41, /*->32966*/
/*32925*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*32928*/               OPC_MoveChild, 0,
/*32930*/               OPC_CheckSame, 0,
/*32932*/               OPC_MoveParent,
/*32933*/               OPC_MoveChild, 1,
/*32935*/               OPC_CheckInteger, 7, 
/*32937*/               OPC_MoveParent,
/*32938*/               OPC_MoveParent,
/*32939*/               OPC_MoveChild, 1,
/*32941*/               OPC_CheckSame, 0,
/*32943*/               OPC_MoveParent,
/*32944*/               OPC_CheckType, MVT::v16i8,
/*32946*/               OPC_MoveParent,
/*32947*/               OPC_MoveParent,
/*32948*/               OPC_CheckType, MVT::v4i32,
/*32950*/               OPC_EmitInteger, MVT::i32, 14, 
/*32953*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32956*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                        // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*32966*/             0, /*End of Scope*/
                    0, // EndSwitchType
/*32968*/         /*Scope*/ 81|128,1/*209*/, /*->33179*/
/*32970*/           OPC_CheckInteger, 15, 
/*32972*/           OPC_MoveParent,
/*32973*/           OPC_SwitchType /*2 cases */, 100,  MVT::v4i16,// ->33076
/*32976*/             OPC_MoveParent,
/*32977*/             OPC_MoveParent,
/*32978*/             OPC_MoveChild, 1,
/*32980*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32983*/             OPC_MoveChild, 0,
/*32985*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*32988*/             OPC_MoveChild, 0,
/*32990*/             OPC_Scope, 41, /*->33033*/ // 2 children in Scope
/*32992*/               OPC_CheckSame, 0,
/*32994*/               OPC_MoveParent,
/*32995*/               OPC_MoveChild, 1,
/*32997*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33000*/               OPC_MoveChild, 0,
/*33002*/               OPC_CheckSame, 0,
/*33004*/               OPC_MoveParent,
/*33005*/               OPC_MoveChild, 1,
/*33007*/               OPC_CheckInteger, 15, 
/*33009*/               OPC_MoveParent,
/*33010*/               OPC_MoveParent,
/*33011*/               OPC_CheckType, MVT::v4i16,
/*33013*/               OPC_MoveParent,
/*33014*/               OPC_MoveParent,
/*33015*/               OPC_CheckType, MVT::v2i32,
/*33017*/               OPC_EmitInteger, MVT::i32, 14, 
/*33020*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33023*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                        // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33033*/             /*Scope*/ 41, /*->33075*/
/*33034*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33037*/               OPC_MoveChild, 0,
/*33039*/               OPC_CheckSame, 0,
/*33041*/               OPC_MoveParent,
/*33042*/               OPC_MoveChild, 1,
/*33044*/               OPC_CheckInteger, 15, 
/*33046*/               OPC_MoveParent,
/*33047*/               OPC_MoveParent,
/*33048*/               OPC_MoveChild, 1,
/*33050*/               OPC_CheckSame, 0,
/*33052*/               OPC_MoveParent,
/*33053*/               OPC_CheckType, MVT::v4i16,
/*33055*/               OPC_MoveParent,
/*33056*/               OPC_MoveParent,
/*33057*/               OPC_CheckType, MVT::v2i32,
/*33059*/               OPC_EmitInteger, MVT::i32, 14, 
/*33062*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33065*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                        // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33075*/             0, /*End of Scope*/
                    /*SwitchType*/ 100,  MVT::v8i16,// ->33178
/*33078*/             OPC_MoveParent,
/*33079*/             OPC_MoveParent,
/*33080*/             OPC_MoveChild, 1,
/*33082*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33085*/             OPC_MoveChild, 0,
/*33087*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33090*/             OPC_MoveChild, 0,
/*33092*/             OPC_Scope, 41, /*->33135*/ // 2 children in Scope
/*33094*/               OPC_CheckSame, 0,
/*33096*/               OPC_MoveParent,
/*33097*/               OPC_MoveChild, 1,
/*33099*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33102*/               OPC_MoveChild, 0,
/*33104*/               OPC_CheckSame, 0,
/*33106*/               OPC_MoveParent,
/*33107*/               OPC_MoveChild, 1,
/*33109*/               OPC_CheckInteger, 15, 
/*33111*/               OPC_MoveParent,
/*33112*/               OPC_MoveParent,
/*33113*/               OPC_CheckType, MVT::v8i16,
/*33115*/               OPC_MoveParent,
/*33116*/               OPC_MoveParent,
/*33117*/               OPC_CheckType, MVT::v4i32,
/*33119*/               OPC_EmitInteger, MVT::i32, 14, 
/*33122*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33125*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                        // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33135*/             /*Scope*/ 41, /*->33177*/
/*33136*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33139*/               OPC_MoveChild, 0,
/*33141*/               OPC_CheckSame, 0,
/*33143*/               OPC_MoveParent,
/*33144*/               OPC_MoveChild, 1,
/*33146*/               OPC_CheckInteger, 15, 
/*33148*/               OPC_MoveParent,
/*33149*/               OPC_MoveParent,
/*33150*/               OPC_MoveChild, 1,
/*33152*/               OPC_CheckSame, 0,
/*33154*/               OPC_MoveParent,
/*33155*/               OPC_CheckType, MVT::v8i16,
/*33157*/               OPC_MoveParent,
/*33158*/               OPC_MoveParent,
/*33159*/               OPC_CheckType, MVT::v4i32,
/*33161*/               OPC_EmitInteger, MVT::i32, 14, 
/*33164*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33167*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                        // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33177*/             0, /*End of Scope*/
                    0, // EndSwitchType
/*33179*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 2|128,4/*514*/,  TARGET_VAL(ISD::ADD),// ->33698
/*33184*/         OPC_Scope, 63, /*->33249*/ // 8 children in Scope
/*33186*/           OPC_RecordChild0, // #0 = $src
/*33187*/           OPC_MoveChild, 1,
/*33189*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33192*/           OPC_MoveChild, 0,
/*33194*/           OPC_CheckSame, 0,
/*33196*/           OPC_MoveParent,
/*33197*/           OPC_MoveChild, 1,
/*33199*/           OPC_CheckInteger, 7, 
/*33201*/           OPC_MoveParent,
/*33202*/           OPC_MoveParent,
/*33203*/           OPC_CheckType, MVT::v8i8,
/*33205*/           OPC_MoveParent,
/*33206*/           OPC_MoveParent,
/*33207*/           OPC_MoveChild, 1,
/*33209*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33212*/           OPC_MoveChild, 0,
/*33214*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33217*/           OPC_MoveChild, 0,
/*33219*/           OPC_CheckSame, 0,
/*33221*/           OPC_MoveParent,
/*33222*/           OPC_MoveChild, 1,
/*33224*/           OPC_CheckInteger, 7, 
/*33226*/           OPC_MoveParent,
/*33227*/           OPC_CheckType, MVT::v8i8,
/*33229*/           OPC_MoveParent,
/*33230*/           OPC_MoveParent,
/*33231*/           OPC_CheckType, MVT::v2i32,
/*33233*/           OPC_EmitInteger, MVT::i32, 14, 
/*33236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33239*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33249*/         /*Scope*/ 63, /*->33313*/
/*33250*/           OPC_MoveChild, 0,
/*33252*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33255*/           OPC_RecordChild0, // #0 = $src
/*33256*/           OPC_MoveChild, 1,
/*33258*/           OPC_CheckInteger, 7, 
/*33260*/           OPC_MoveParent,
/*33261*/           OPC_MoveParent,
/*33262*/           OPC_MoveChild, 1,
/*33264*/           OPC_CheckSame, 0,
/*33266*/           OPC_MoveParent,
/*33267*/           OPC_CheckType, MVT::v8i8,
/*33269*/           OPC_MoveParent,
/*33270*/           OPC_MoveParent,
/*33271*/           OPC_MoveChild, 1,
/*33273*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33276*/           OPC_MoveChild, 0,
/*33278*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33281*/           OPC_MoveChild, 0,
/*33283*/           OPC_CheckSame, 0,
/*33285*/           OPC_MoveParent,
/*33286*/           OPC_MoveChild, 1,
/*33288*/           OPC_CheckInteger, 7, 
/*33290*/           OPC_MoveParent,
/*33291*/           OPC_CheckType, MVT::v8i8,
/*33293*/           OPC_MoveParent,
/*33294*/           OPC_MoveParent,
/*33295*/           OPC_CheckType, MVT::v2i32,
/*33297*/           OPC_EmitInteger, MVT::i32, 14, 
/*33300*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33303*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33313*/         /*Scope*/ 63, /*->33377*/
/*33314*/           OPC_RecordChild0, // #0 = $src
/*33315*/           OPC_MoveChild, 1,
/*33317*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33320*/           OPC_MoveChild, 0,
/*33322*/           OPC_CheckSame, 0,
/*33324*/           OPC_MoveParent,
/*33325*/           OPC_MoveChild, 1,
/*33327*/           OPC_CheckInteger, 15, 
/*33329*/           OPC_MoveParent,
/*33330*/           OPC_MoveParent,
/*33331*/           OPC_CheckType, MVT::v4i16,
/*33333*/           OPC_MoveParent,
/*33334*/           OPC_MoveParent,
/*33335*/           OPC_MoveChild, 1,
/*33337*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33340*/           OPC_MoveChild, 0,
/*33342*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33345*/           OPC_MoveChild, 0,
/*33347*/           OPC_CheckSame, 0,
/*33349*/           OPC_MoveParent,
/*33350*/           OPC_MoveChild, 1,
/*33352*/           OPC_CheckInteger, 15, 
/*33354*/           OPC_MoveParent,
/*33355*/           OPC_CheckType, MVT::v4i16,
/*33357*/           OPC_MoveParent,
/*33358*/           OPC_MoveParent,
/*33359*/           OPC_CheckType, MVT::v2i32,
/*33361*/           OPC_EmitInteger, MVT::i32, 14, 
/*33364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33367*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33377*/         /*Scope*/ 63, /*->33441*/
/*33378*/           OPC_MoveChild, 0,
/*33380*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33383*/           OPC_RecordChild0, // #0 = $src
/*33384*/           OPC_MoveChild, 1,
/*33386*/           OPC_CheckInteger, 15, 
/*33388*/           OPC_MoveParent,
/*33389*/           OPC_MoveParent,
/*33390*/           OPC_MoveChild, 1,
/*33392*/           OPC_CheckSame, 0,
/*33394*/           OPC_MoveParent,
/*33395*/           OPC_CheckType, MVT::v4i16,
/*33397*/           OPC_MoveParent,
/*33398*/           OPC_MoveParent,
/*33399*/           OPC_MoveChild, 1,
/*33401*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33404*/           OPC_MoveChild, 0,
/*33406*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33409*/           OPC_MoveChild, 0,
/*33411*/           OPC_CheckSame, 0,
/*33413*/           OPC_MoveParent,
/*33414*/           OPC_MoveChild, 1,
/*33416*/           OPC_CheckInteger, 15, 
/*33418*/           OPC_MoveParent,
/*33419*/           OPC_CheckType, MVT::v4i16,
/*33421*/           OPC_MoveParent,
/*33422*/           OPC_MoveParent,
/*33423*/           OPC_CheckType, MVT::v2i32,
/*33425*/           OPC_EmitInteger, MVT::i32, 14, 
/*33428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33431*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33441*/         /*Scope*/ 63, /*->33505*/
/*33442*/           OPC_RecordChild0, // #0 = $src
/*33443*/           OPC_MoveChild, 1,
/*33445*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33448*/           OPC_MoveChild, 0,
/*33450*/           OPC_CheckSame, 0,
/*33452*/           OPC_MoveParent,
/*33453*/           OPC_MoveChild, 1,
/*33455*/           OPC_CheckInteger, 7, 
/*33457*/           OPC_MoveParent,
/*33458*/           OPC_MoveParent,
/*33459*/           OPC_CheckType, MVT::v16i8,
/*33461*/           OPC_MoveParent,
/*33462*/           OPC_MoveParent,
/*33463*/           OPC_MoveChild, 1,
/*33465*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33468*/           OPC_MoveChild, 0,
/*33470*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33473*/           OPC_MoveChild, 0,
/*33475*/           OPC_CheckSame, 0,
/*33477*/           OPC_MoveParent,
/*33478*/           OPC_MoveChild, 1,
/*33480*/           OPC_CheckInteger, 7, 
/*33482*/           OPC_MoveParent,
/*33483*/           OPC_CheckType, MVT::v16i8,
/*33485*/           OPC_MoveParent,
/*33486*/           OPC_MoveParent,
/*33487*/           OPC_CheckType, MVT::v4i32,
/*33489*/           OPC_EmitInteger, MVT::i32, 14, 
/*33492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33495*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33505*/         /*Scope*/ 63, /*->33569*/
/*33506*/           OPC_MoveChild, 0,
/*33508*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33511*/           OPC_RecordChild0, // #0 = $src
/*33512*/           OPC_MoveChild, 1,
/*33514*/           OPC_CheckInteger, 7, 
/*33516*/           OPC_MoveParent,
/*33517*/           OPC_MoveParent,
/*33518*/           OPC_MoveChild, 1,
/*33520*/           OPC_CheckSame, 0,
/*33522*/           OPC_MoveParent,
/*33523*/           OPC_CheckType, MVT::v16i8,
/*33525*/           OPC_MoveParent,
/*33526*/           OPC_MoveParent,
/*33527*/           OPC_MoveChild, 1,
/*33529*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33532*/           OPC_MoveChild, 0,
/*33534*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33537*/           OPC_MoveChild, 0,
/*33539*/           OPC_CheckSame, 0,
/*33541*/           OPC_MoveParent,
/*33542*/           OPC_MoveChild, 1,
/*33544*/           OPC_CheckInteger, 7, 
/*33546*/           OPC_MoveParent,
/*33547*/           OPC_CheckType, MVT::v16i8,
/*33549*/           OPC_MoveParent,
/*33550*/           OPC_MoveParent,
/*33551*/           OPC_CheckType, MVT::v4i32,
/*33553*/           OPC_EmitInteger, MVT::i32, 14, 
/*33556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33559*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33569*/         /*Scope*/ 63, /*->33633*/
/*33570*/           OPC_RecordChild0, // #0 = $src
/*33571*/           OPC_MoveChild, 1,
/*33573*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33576*/           OPC_MoveChild, 0,
/*33578*/           OPC_CheckSame, 0,
/*33580*/           OPC_MoveParent,
/*33581*/           OPC_MoveChild, 1,
/*33583*/           OPC_CheckInteger, 15, 
/*33585*/           OPC_MoveParent,
/*33586*/           OPC_MoveParent,
/*33587*/           OPC_CheckType, MVT::v8i16,
/*33589*/           OPC_MoveParent,
/*33590*/           OPC_MoveParent,
/*33591*/           OPC_MoveChild, 1,
/*33593*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33596*/           OPC_MoveChild, 0,
/*33598*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33601*/           OPC_MoveChild, 0,
/*33603*/           OPC_CheckSame, 0,
/*33605*/           OPC_MoveParent,
/*33606*/           OPC_MoveChild, 1,
/*33608*/           OPC_CheckInteger, 15, 
/*33610*/           OPC_MoveParent,
/*33611*/           OPC_CheckType, MVT::v8i16,
/*33613*/           OPC_MoveParent,
/*33614*/           OPC_MoveParent,
/*33615*/           OPC_CheckType, MVT::v4i32,
/*33617*/           OPC_EmitInteger, MVT::i32, 14, 
/*33620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33623*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33633*/         /*Scope*/ 63, /*->33697*/
/*33634*/           OPC_MoveChild, 0,
/*33636*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33639*/           OPC_RecordChild0, // #0 = $src
/*33640*/           OPC_MoveChild, 1,
/*33642*/           OPC_CheckInteger, 15, 
/*33644*/           OPC_MoveParent,
/*33645*/           OPC_MoveParent,
/*33646*/           OPC_MoveChild, 1,
/*33648*/           OPC_CheckSame, 0,
/*33650*/           OPC_MoveParent,
/*33651*/           OPC_CheckType, MVT::v8i16,
/*33653*/           OPC_MoveParent,
/*33654*/           OPC_MoveParent,
/*33655*/           OPC_MoveChild, 1,
/*33657*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33660*/           OPC_MoveChild, 0,
/*33662*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33665*/           OPC_MoveChild, 0,
/*33667*/           OPC_CheckSame, 0,
/*33669*/           OPC_MoveParent,
/*33670*/           OPC_MoveChild, 1,
/*33672*/           OPC_CheckInteger, 15, 
/*33674*/           OPC_MoveParent,
/*33675*/           OPC_CheckType, MVT::v8i16,
/*33677*/           OPC_MoveParent,
/*33678*/           OPC_MoveParent,
/*33679*/           OPC_CheckType, MVT::v4i32,
/*33681*/           OPC_EmitInteger, MVT::i32, 14, 
/*33684*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33687*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33697*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 6|128,1/*134*/,  TARGET_VAL(ARMISD::VSHRs),// ->33837
/*33703*/       OPC_RecordChild0, // #0 = $src
/*33704*/       OPC_MoveChild, 1,
/*33706*/       OPC_CheckInteger, 31, 
/*33708*/       OPC_MoveParent,
/*33709*/       OPC_MoveParent,
/*33710*/       OPC_MoveChild, 1,
/*33712*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33715*/       OPC_MoveChild, 0,
/*33717*/       OPC_Scope, 58, /*->33777*/ // 2 children in Scope
/*33719*/         OPC_CheckSame, 0,
/*33721*/         OPC_MoveParent,
/*33722*/         OPC_MoveChild, 1,
/*33724*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33727*/         OPC_MoveChild, 0,
/*33729*/         OPC_CheckSame, 0,
/*33731*/         OPC_MoveParent,
/*33732*/         OPC_MoveChild, 1,
/*33734*/         OPC_CheckInteger, 31, 
/*33736*/         OPC_MoveParent,
/*33737*/         OPC_MoveParent,
/*33738*/         OPC_MoveParent,
/*33739*/         OPC_SwitchType /*2 cases */, 16,  MVT::v2i32,// ->33758
/*33742*/           OPC_EmitInteger, MVT::i32, 14, 
/*33745*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33748*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
                  /*SwitchType*/ 16,  MVT::v4i32,// ->33776
/*33760*/           OPC_EmitInteger, MVT::i32, 14, 
/*33763*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33766*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
                  0, // EndSwitchType
/*33777*/       /*Scope*/ 58, /*->33836*/
/*33778*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33781*/         OPC_MoveChild, 0,
/*33783*/         OPC_CheckSame, 0,
/*33785*/         OPC_MoveParent,
/*33786*/         OPC_MoveChild, 1,
/*33788*/         OPC_CheckInteger, 31, 
/*33790*/         OPC_MoveParent,
/*33791*/         OPC_MoveParent,
/*33792*/         OPC_MoveChild, 1,
/*33794*/         OPC_CheckSame, 0,
/*33796*/         OPC_MoveParent,
/*33797*/         OPC_MoveParent,
/*33798*/         OPC_SwitchType /*2 cases */, 16,  MVT::v2i32,// ->33817
/*33801*/           OPC_EmitInteger, MVT::i32, 14, 
/*33804*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33807*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
                  /*SwitchType*/ 16,  MVT::v4i32,// ->33835
/*33819*/           OPC_EmitInteger, MVT::i32, 14, 
/*33822*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33825*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
                  0, // EndSwitchType
/*33836*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 86|128,1/*214*/,  TARGET_VAL(ISD::ADD),// ->34055
/*33841*/       OPC_Scope, 52, /*->33895*/ // 4 children in Scope
/*33843*/         OPC_RecordChild0, // #0 = $src
/*33844*/         OPC_MoveChild, 1,
/*33846*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33849*/         OPC_MoveChild, 0,
/*33851*/         OPC_CheckSame, 0,
/*33853*/         OPC_MoveParent,
/*33854*/         OPC_MoveChild, 1,
/*33856*/         OPC_CheckInteger, 31, 
/*33858*/         OPC_MoveParent,
/*33859*/         OPC_MoveParent,
/*33860*/         OPC_MoveParent,
/*33861*/         OPC_MoveChild, 1,
/*33863*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33866*/         OPC_MoveChild, 0,
/*33868*/         OPC_CheckSame, 0,
/*33870*/         OPC_MoveParent,
/*33871*/         OPC_MoveChild, 1,
/*33873*/         OPC_CheckInteger, 31, 
/*33875*/         OPC_MoveParent,
/*33876*/         OPC_MoveParent,
/*33877*/         OPC_CheckType, MVT::v2i32,
/*33879*/         OPC_EmitInteger, MVT::i32, 14, 
/*33882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*33895*/       /*Scope*/ 52, /*->33948*/
/*33896*/         OPC_MoveChild, 0,
/*33898*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33901*/         OPC_RecordChild0, // #0 = $src
/*33902*/         OPC_MoveChild, 1,
/*33904*/         OPC_CheckInteger, 31, 
/*33906*/         OPC_MoveParent,
/*33907*/         OPC_MoveParent,
/*33908*/         OPC_MoveChild, 1,
/*33910*/         OPC_CheckSame, 0,
/*33912*/         OPC_MoveParent,
/*33913*/         OPC_MoveParent,
/*33914*/         OPC_MoveChild, 1,
/*33916*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33919*/         OPC_MoveChild, 0,
/*33921*/         OPC_CheckSame, 0,
/*33923*/         OPC_MoveParent,
/*33924*/         OPC_MoveChild, 1,
/*33926*/         OPC_CheckInteger, 31, 
/*33928*/         OPC_MoveParent,
/*33929*/         OPC_MoveParent,
/*33930*/         OPC_CheckType, MVT::v2i32,
/*33932*/         OPC_EmitInteger, MVT::i32, 14, 
/*33935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*33948*/       /*Scope*/ 52, /*->34001*/
/*33949*/         OPC_RecordChild0, // #0 = $src
/*33950*/         OPC_MoveChild, 1,
/*33952*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33955*/         OPC_MoveChild, 0,
/*33957*/         OPC_CheckSame, 0,
/*33959*/         OPC_MoveParent,
/*33960*/         OPC_MoveChild, 1,
/*33962*/         OPC_CheckInteger, 31, 
/*33964*/         OPC_MoveParent,
/*33965*/         OPC_MoveParent,
/*33966*/         OPC_MoveParent,
/*33967*/         OPC_MoveChild, 1,
/*33969*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33972*/         OPC_MoveChild, 0,
/*33974*/         OPC_CheckSame, 0,
/*33976*/         OPC_MoveParent,
/*33977*/         OPC_MoveChild, 1,
/*33979*/         OPC_CheckInteger, 31, 
/*33981*/         OPC_MoveParent,
/*33982*/         OPC_MoveParent,
/*33983*/         OPC_CheckType, MVT::v4i32,
/*33985*/         OPC_EmitInteger, MVT::i32, 14, 
/*33988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34001*/       /*Scope*/ 52, /*->34054*/
/*34002*/         OPC_MoveChild, 0,
/*34004*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34007*/         OPC_RecordChild0, // #0 = $src
/*34008*/         OPC_MoveChild, 1,
/*34010*/         OPC_CheckInteger, 31, 
/*34012*/         OPC_MoveParent,
/*34013*/         OPC_MoveParent,
/*34014*/         OPC_MoveChild, 1,
/*34016*/         OPC_CheckSame, 0,
/*34018*/         OPC_MoveParent,
/*34019*/         OPC_MoveParent,
/*34020*/         OPC_MoveChild, 1,
/*34022*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34025*/         OPC_MoveChild, 0,
/*34027*/         OPC_CheckSame, 0,
/*34029*/         OPC_MoveParent,
/*34030*/         OPC_MoveChild, 1,
/*34032*/         OPC_CheckInteger, 31, 
/*34034*/         OPC_MoveParent,
/*34035*/         OPC_MoveParent,
/*34036*/         OPC_CheckType, MVT::v4i32,
/*34038*/         OPC_EmitInteger, MVT::i32, 14, 
/*34041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34054*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*34056*/   /*Scope*/ 109, /*->34166*/
/*34057*/     OPC_RecordChild0, // #0 = $Vm
/*34058*/     OPC_MoveChild, 1,
/*34060*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34063*/     OPC_MoveChild, 0,
/*34065*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34068*/     OPC_MoveChild, 0,
/*34070*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34073*/     OPC_MoveParent,
/*34074*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*34076*/     OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->34121
/*34079*/       OPC_MoveParent,
/*34080*/       OPC_MoveParent,
/*34081*/       OPC_CheckType, MVT::v2i32,
/*34083*/       OPC_Scope, 18, /*->34103*/ // 2 children in Scope
/*34085*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34087*/         OPC_EmitInteger, MVT::i32, 14, 
/*34090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*34103*/       /*Scope*/ 16, /*->34120*/
/*34104*/         OPC_EmitInteger, MVT::i32, 14, 
/*34107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*34120*/       0, /*End of Scope*/
              /*SwitchType*/ 42,  MVT::v16i8,// ->34165
/*34123*/       OPC_MoveParent,
/*34124*/       OPC_MoveParent,
/*34125*/       OPC_CheckType, MVT::v4i32,
/*34127*/       OPC_Scope, 18, /*->34147*/ // 2 children in Scope
/*34129*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34131*/         OPC_EmitInteger, MVT::i32, 14, 
/*34134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*34147*/       /*Scope*/ 16, /*->34164*/
/*34148*/         OPC_EmitInteger, MVT::i32, 14, 
/*34151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34154*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*34164*/       0, /*End of Scope*/
              0, // EndSwitchType
/*34166*/   /*Scope*/ 110, /*->34277*/
/*34167*/     OPC_MoveChild, 0,
/*34169*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34172*/     OPC_MoveChild, 0,
/*34174*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34177*/     OPC_MoveChild, 0,
/*34179*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34182*/     OPC_MoveParent,
/*34183*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*34185*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->34231
/*34188*/       OPC_MoveParent,
/*34189*/       OPC_MoveParent,
/*34190*/       OPC_RecordChild1, // #0 = $Vm
/*34191*/       OPC_CheckType, MVT::v2i32,
/*34193*/       OPC_Scope, 18, /*->34213*/ // 2 children in Scope
/*34195*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34197*/         OPC_EmitInteger, MVT::i32, 14, 
/*34200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*34213*/       /*Scope*/ 16, /*->34230*/
/*34214*/         OPC_EmitInteger, MVT::i32, 14, 
/*34217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34220*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*34230*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->34276
/*34233*/       OPC_MoveParent,
/*34234*/       OPC_MoveParent,
/*34235*/       OPC_RecordChild1, // #0 = $Vm
/*34236*/       OPC_CheckType, MVT::v4i32,
/*34238*/       OPC_Scope, 18, /*->34258*/ // 2 children in Scope
/*34240*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34242*/         OPC_EmitInteger, MVT::i32, 14, 
/*34245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*34258*/       /*Scope*/ 16, /*->34275*/
/*34259*/         OPC_EmitInteger, MVT::i32, 14, 
/*34262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34265*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*34275*/       0, /*End of Scope*/
              0, // EndSwitchType
/*34277*/   /*Scope*/ 31|128,2/*287*/, /*->34566*/
/*34279*/     OPC_RecordChild0, // #0 = $Rm
/*34280*/     OPC_Scope, 87, /*->34369*/ // 2 children in Scope
/*34282*/       OPC_MoveChild, 1,
/*34284*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34295*/       OPC_MoveParent,
/*34296*/       OPC_CheckType, MVT::i32,
/*34298*/       OPC_Scope, 22, /*->34322*/ // 3 children in Scope
/*34300*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34302*/         OPC_EmitInteger, MVT::i32, 14, 
/*34305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*34322*/       /*Scope*/ 22, /*->34345*/
/*34323*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34325*/         OPC_EmitInteger, MVT::i32, 14, 
/*34328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*34345*/       /*Scope*/ 22, /*->34368*/
/*34346*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34348*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34351*/         OPC_EmitInteger, MVT::i32, 14, 
/*34354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*34368*/       0, /*End of Scope*/
/*34369*/     /*Scope*/ 66|128,1/*194*/, /*->34565*/
/*34371*/       OPC_RecordChild1, // #1 = $imm
/*34372*/       OPC_Scope, 69, /*->34443*/ // 4 children in Scope
/*34374*/         OPC_MoveChild, 1,
/*34376*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34379*/         OPC_Scope, 30, /*->34411*/ // 2 children in Scope
/*34381*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*34383*/           OPC_MoveParent,
/*34384*/           OPC_CheckType, MVT::i32,
/*34386*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34388*/           OPC_EmitConvertToTarget, 1,
/*34390*/           OPC_EmitInteger, MVT::i32, 14, 
/*34393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34399*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34411*/         /*Scope*/ 30, /*->34442*/
/*34412*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*34414*/           OPC_MoveParent,
/*34415*/           OPC_CheckType, MVT::i32,
/*34417*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34419*/           OPC_EmitConvertToTarget, 1,
/*34421*/           OPC_EmitInteger, MVT::i32, 14, 
/*34424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34427*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34430*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*34442*/         0, /*End of Scope*/
/*34443*/       /*Scope*/ 76, /*->34520*/
/*34444*/         OPC_CheckType, MVT::i32,
/*34446*/         OPC_Scope, 23, /*->34471*/ // 3 children in Scope
/*34448*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34450*/           OPC_EmitInteger, MVT::i32, 14, 
/*34453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34459*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*34471*/         /*Scope*/ 23, /*->34495*/
/*34472*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34474*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34477*/           OPC_EmitInteger, MVT::i32, 14, 
/*34480*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34483*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*34495*/         /*Scope*/ 23, /*->34519*/
/*34496*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34498*/           OPC_EmitInteger, MVT::i32, 14, 
/*34501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34507*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*34519*/         0, /*End of Scope*/
/*34520*/       /*Scope*/ 21, /*->34542*/
/*34521*/         OPC_CheckType, MVT::v2i32,
/*34523*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34525*/         OPC_EmitInteger, MVT::i32, 14, 
/*34528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34531*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*34542*/       /*Scope*/ 21, /*->34564*/
/*34543*/         OPC_CheckType, MVT::v4i32,
/*34545*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34547*/         OPC_EmitInteger, MVT::i32, 14, 
/*34550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*34564*/       0, /*End of Scope*/
/*34565*/     0, /*End of Scope*/
/*34566*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,2/*297*/,  TARGET_VAL(ISD::ROTR),// ->34868
/*34571*/   OPC_Scope, 34, /*->34607*/ // 6 children in Scope
/*34573*/     OPC_MoveChild, 0,
/*34575*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*34578*/     OPC_RecordChild0, // #0 = $Rm
/*34579*/     OPC_MoveParent,
/*34580*/     OPC_MoveChild, 1,
/*34582*/     OPC_CheckInteger, 16, 
/*34584*/     OPC_CheckType, MVT::i32,
/*34586*/     OPC_MoveParent,
/*34587*/     OPC_CheckType, MVT::i32,
/*34589*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*34591*/     OPC_EmitInteger, MVT::i32, 14, 
/*34594*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34597*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
              // Dst: (REV16:i32 GPR:i32:$Rm)
/*34607*/   /*Scope*/ 30, /*->34638*/
/*34608*/     OPC_RecordNode, // #0 = $src
/*34609*/     OPC_CheckType, MVT::i32,
/*34611*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34613*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*34616*/     OPC_EmitInteger, MVT::i32, 14, 
/*34619*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34622*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34625*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*34638*/   /*Scope*/ 56, /*->34695*/
/*34639*/     OPC_MoveChild, 0,
/*34641*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*34644*/     OPC_RecordChild0, // #0 = $Rm
/*34645*/     OPC_MoveParent,
/*34646*/     OPC_MoveChild, 1,
/*34648*/     OPC_CheckInteger, 16, 
/*34650*/     OPC_CheckType, MVT::i32,
/*34652*/     OPC_MoveParent,
/*34653*/     OPC_CheckType, MVT::i32,
/*34655*/     OPC_Scope, 18, /*->34675*/ // 2 children in Scope
/*34657*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*34659*/       OPC_EmitInteger, MVT::i32, 14, 
/*34662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34665*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*34675*/     /*Scope*/ 18, /*->34694*/
/*34676*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34678*/       OPC_EmitInteger, MVT::i32, 14, 
/*34681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34684*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*34694*/     0, /*End of Scope*/
/*34695*/   /*Scope*/ 43, /*->34739*/
/*34696*/     OPC_RecordChild0, // #0 = $lhs
/*34697*/     OPC_MoveChild, 1,
/*34699*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*34702*/     OPC_RecordChild0, // #1 = $rhs
/*34703*/     OPC_MoveChild, 1,
/*34705*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34708*/     OPC_CheckPredicate, 85, // Predicate_lo5AllOne
/*34710*/     OPC_MoveParent,
/*34711*/     OPC_CheckType, MVT::i32,
/*34713*/     OPC_MoveParent,
/*34714*/     OPC_CheckType, MVT::i32,
/*34716*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34718*/     OPC_EmitInteger, MVT::i32, 14, 
/*34721*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34724*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34727*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
              // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*34739*/   /*Scope*/ 29, /*->34769*/
/*34740*/     OPC_RecordNode, // #0 = $src
/*34741*/     OPC_CheckType, MVT::i32,
/*34743*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34745*/     OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*34748*/     OPC_EmitInteger, MVT::i32, 14, 
/*34751*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34754*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34757*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*34769*/   /*Scope*/ 97, /*->34867*/
/*34770*/     OPC_RecordChild0, // #0 = $Rm
/*34771*/     OPC_RecordChild1, // #1 = $imm
/*34772*/     OPC_Scope, 37, /*->34811*/ // 2 children in Scope
/*34774*/       OPC_MoveChild, 1,
/*34776*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34779*/       OPC_CheckPredicate, 86, // Predicate_imm0_31
/*34781*/       OPC_CheckType, MVT::i32,
/*34783*/       OPC_MoveParent,
/*34784*/       OPC_CheckType, MVT::i32,
/*34786*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34788*/       OPC_EmitConvertToTarget, 1,
/*34790*/       OPC_EmitInteger, MVT::i32, 14, 
/*34793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*34811*/     /*Scope*/ 54, /*->34866*/
/*34812*/       OPC_CheckChild1Type, MVT::i32,
/*34814*/       OPC_CheckType, MVT::i32,
/*34816*/       OPC_Scope, 23, /*->34841*/ // 2 children in Scope
/*34818*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34820*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34823*/         OPC_EmitInteger, MVT::i32, 14, 
/*34826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*34841*/       /*Scope*/ 23, /*->34865*/
/*34842*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34844*/         OPC_EmitInteger, MVT::i32, 14, 
/*34847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*34865*/       0, /*End of Scope*/
/*34866*/     0, /*End of Scope*/
/*34867*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 17|128,4/*529*/,  TARGET_VAL(ISD::ATOMIC_LOAD),// ->35401
/*34872*/   OPC_RecordMemRef,
/*34873*/   OPC_RecordNode,   // #0 = 'atomic_load' chained node
/*34874*/   OPC_RecordChild1, // #1 = $src
/*34875*/   OPC_CheckChild1Type, MVT::i32,
/*34877*/   OPC_CheckType, MVT::i32,
/*34879*/   OPC_Scope, 26, /*->34907*/ // 14 children in Scope
/*34881*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_8
/*34883*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34885*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*34888*/     OPC_EmitMergeInputChains1_0,
/*34889*/     OPC_EmitInteger, MVT::i32, 14, 
/*34892*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34895*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*34907*/   /*Scope*/ 26, /*->34934*/
/*34908*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_16
/*34910*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34912*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*34915*/     OPC_EmitMergeInputChains1_0,
/*34916*/     OPC_EmitInteger, MVT::i32, 14, 
/*34919*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34922*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (LDRH:i32 addrmode3:i32:$src)
/*34934*/   /*Scope*/ 26, /*->34961*/
/*34935*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_32
/*34937*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34939*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*34942*/     OPC_EmitMergeInputChains1_0,
/*34943*/     OPC_EmitInteger, MVT::i32, 14, 
/*34946*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34949*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*34961*/   /*Scope*/ 26, /*->34988*/
/*34962*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_8
/*34964*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34966*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*34969*/     OPC_EmitMergeInputChains1_0,
/*34970*/     OPC_EmitInteger, MVT::i32, 14, 
/*34973*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*34988*/   /*Scope*/ 26, /*->35015*/
/*34989*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_16
/*34991*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34993*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*34996*/     OPC_EmitMergeInputChains1_0,
/*34997*/     OPC_EmitInteger, MVT::i32, 14, 
/*35000*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35003*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*35015*/   /*Scope*/ 26, /*->35042*/
/*35016*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_32
/*35018*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35020*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*35023*/     OPC_EmitMergeInputChains1_0,
/*35024*/     OPC_EmitInteger, MVT::i32, 14, 
/*35027*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35030*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*35042*/   /*Scope*/ 25, /*->35068*/
/*35043*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_8
/*35045*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35047*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*35050*/     OPC_EmitMergeInputChains1_0,
/*35051*/     OPC_EmitInteger, MVT::i32, 14, 
/*35054*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35057*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
              // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*35068*/   /*Scope*/ 25, /*->35094*/
/*35069*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_32
/*35071*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35073*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*35076*/     OPC_EmitMergeInputChains1_0,
/*35077*/     OPC_EmitInteger, MVT::i32, 14, 
/*35080*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35083*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
              // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*35094*/   /*Scope*/ 50, /*->35145*/
/*35095*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_8
/*35097*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35099*/     OPC_Scope, 21, /*->35122*/ // 2 children in Scope
/*35101*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*35104*/       OPC_EmitMergeInputChains1_0,
/*35105*/       OPC_EmitInteger, MVT::i32, 14, 
/*35108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*35122*/     /*Scope*/ 21, /*->35144*/
/*35123*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*35126*/       OPC_EmitMergeInputChains1_0,
/*35127*/       OPC_EmitInteger, MVT::i32, 14, 
/*35130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*35144*/     0, /*End of Scope*/
/*35145*/   /*Scope*/ 50, /*->35196*/
/*35146*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_16
/*35148*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35150*/     OPC_Scope, 21, /*->35173*/ // 2 children in Scope
/*35152*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*35155*/       OPC_EmitMergeInputChains1_0,
/*35156*/       OPC_EmitInteger, MVT::i32, 14, 
/*35159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*35173*/     /*Scope*/ 21, /*->35195*/
/*35174*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*35177*/       OPC_EmitMergeInputChains1_0,
/*35178*/       OPC_EmitInteger, MVT::i32, 14, 
/*35181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*35195*/     0, /*End of Scope*/
/*35196*/   /*Scope*/ 50, /*->35247*/
/*35197*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_32
/*35199*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35201*/     OPC_Scope, 21, /*->35224*/ // 2 children in Scope
/*35203*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*35206*/       OPC_EmitMergeInputChains1_0,
/*35207*/       OPC_EmitInteger, MVT::i32, 14, 
/*35210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35213*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*35224*/     /*Scope*/ 21, /*->35246*/
/*35225*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*35228*/       OPC_EmitMergeInputChains1_0,
/*35229*/       OPC_EmitInteger, MVT::i32, 14, 
/*35232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*35246*/     0, /*End of Scope*/
/*35247*/   /*Scope*/ 50, /*->35298*/
/*35248*/     OPC_CheckPredicate, 87, // Predicate_atomic_load_8
/*35250*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35252*/     OPC_Scope, 21, /*->35275*/ // 2 children in Scope
/*35254*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*35257*/       OPC_EmitMergeInputChains1_0,
/*35258*/       OPC_EmitInteger, MVT::i32, 14, 
/*35261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*35275*/     /*Scope*/ 21, /*->35297*/
/*35276*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*35279*/       OPC_EmitMergeInputChains1_0,
/*35280*/       OPC_EmitInteger, MVT::i32, 14, 
/*35283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*35297*/     0, /*End of Scope*/
/*35298*/   /*Scope*/ 50, /*->35349*/
/*35299*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_16
/*35301*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35303*/     OPC_Scope, 21, /*->35326*/ // 2 children in Scope
/*35305*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*35308*/       OPC_EmitMergeInputChains1_0,
/*35309*/       OPC_EmitInteger, MVT::i32, 14, 
/*35312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*35326*/     /*Scope*/ 21, /*->35348*/
/*35327*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*35330*/       OPC_EmitMergeInputChains1_0,
/*35331*/       OPC_EmitInteger, MVT::i32, 14, 
/*35334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*35348*/     0, /*End of Scope*/
/*35349*/   /*Scope*/ 50, /*->35400*/
/*35350*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_32
/*35352*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35354*/     OPC_Scope, 21, /*->35377*/ // 2 children in Scope
/*35356*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*35359*/       OPC_EmitMergeInputChains1_0,
/*35360*/       OPC_EmitInteger, MVT::i32, 14, 
/*35363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*35377*/     /*Scope*/ 21, /*->35399*/
/*35378*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*35381*/       OPC_EmitMergeInputChains1_0,
/*35382*/       OPC_EmitInteger, MVT::i32, 14, 
/*35385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*35399*/     0, /*End of Scope*/
/*35400*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18|128,4/*530*/,  TARGET_VAL(ISD::ATOMIC_STORE),// ->35935
/*35405*/   OPC_RecordMemRef,
/*35406*/   OPC_RecordNode,   // #0 = 'atomic_store' chained node
/*35407*/   OPC_RecordChild1, // #1 = $ptr
/*35408*/   OPC_CheckChild1Type, MVT::i32,
/*35410*/   OPC_RecordChild2, // #2 = $val
/*35411*/   OPC_CheckChild2Type, MVT::i32,
/*35413*/   OPC_Scope, 26, /*->35441*/ // 14 children in Scope
/*35415*/     OPC_CheckPredicate, 90, // Predicate_atomic_store_8
/*35417*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35419*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*35422*/     OPC_EmitMergeInputChains1_0,
/*35423*/     OPC_EmitInteger, MVT::i32, 14, 
/*35426*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35429*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*35441*/   /*Scope*/ 26, /*->35468*/
/*35442*/     OPC_CheckPredicate, 91, // Predicate_atomic_store_16
/*35444*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35446*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*35449*/     OPC_EmitMergeInputChains1_0,
/*35450*/     OPC_EmitInteger, MVT::i32, 14, 
/*35453*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35456*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*35468*/   /*Scope*/ 26, /*->35495*/
/*35469*/     OPC_CheckPredicate, 92, // Predicate_atomic_store_32
/*35471*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35473*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*35476*/     OPC_EmitMergeInputChains1_0,
/*35477*/     OPC_EmitInteger, MVT::i32, 14, 
/*35480*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35483*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*35495*/   /*Scope*/ 26, /*->35522*/
/*35496*/     OPC_CheckPredicate, 90, // Predicate_atomic_store_8
/*35498*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35500*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*35503*/     OPC_EmitMergeInputChains1_0,
/*35504*/     OPC_EmitInteger, MVT::i32, 14, 
/*35507*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35510*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*35522*/   /*Scope*/ 26, /*->35549*/
/*35523*/     OPC_CheckPredicate, 91, // Predicate_atomic_store_16
/*35525*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35527*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*35530*/     OPC_EmitMergeInputChains1_0,
/*35531*/     OPC_EmitInteger, MVT::i32, 14, 
/*35534*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35537*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*35549*/   /*Scope*/ 26, /*->35576*/
/*35550*/     OPC_CheckPredicate, 92, // Predicate_atomic_store_32
/*35552*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35554*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*35557*/     OPC_EmitMergeInputChains1_0,
/*35558*/     OPC_EmitInteger, MVT::i32, 14, 
/*35561*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35564*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*35576*/   /*Scope*/ 25, /*->35602*/
/*35577*/     OPC_CheckPredicate, 90, // Predicate_atomic_store_8
/*35579*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35581*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*35584*/     OPC_EmitMergeInputChains1_0,
/*35585*/     OPC_EmitInteger, MVT::i32, 14, 
/*35588*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35591*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
              // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*35602*/   /*Scope*/ 25, /*->35628*/
/*35603*/     OPC_CheckPredicate, 92, // Predicate_atomic_store_32
/*35605*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35607*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*35610*/     OPC_EmitMergeInputChains1_0,
/*35611*/     OPC_EmitInteger, MVT::i32, 14, 
/*35614*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35617*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
              // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*35628*/   /*Scope*/ 50, /*->35679*/
/*35629*/     OPC_CheckPredicate, 90, // Predicate_atomic_store_8
/*35631*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35633*/     OPC_Scope, 21, /*->35656*/ // 2 children in Scope
/*35635*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*35638*/       OPC_EmitMergeInputChains1_0,
/*35639*/       OPC_EmitInteger, MVT::i32, 14, 
/*35642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35645*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*35656*/     /*Scope*/ 21, /*->35678*/
/*35657*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*35660*/       OPC_EmitMergeInputChains1_0,
/*35661*/       OPC_EmitInteger, MVT::i32, 14, 
/*35664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*35678*/     0, /*End of Scope*/
/*35679*/   /*Scope*/ 50, /*->35730*/
/*35680*/     OPC_CheckPredicate, 91, // Predicate_atomic_store_16
/*35682*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35684*/     OPC_Scope, 21, /*->35707*/ // 2 children in Scope
/*35686*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*35689*/       OPC_EmitMergeInputChains1_0,
/*35690*/       OPC_EmitInteger, MVT::i32, 14, 
/*35693*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35696*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*35707*/     /*Scope*/ 21, /*->35729*/
/*35708*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*35711*/       OPC_EmitMergeInputChains1_0,
/*35712*/       OPC_EmitInteger, MVT::i32, 14, 
/*35715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*35729*/     0, /*End of Scope*/
/*35730*/   /*Scope*/ 50, /*->35781*/
/*35731*/     OPC_CheckPredicate, 92, // Predicate_atomic_store_32
/*35733*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35735*/     OPC_Scope, 21, /*->35758*/ // 2 children in Scope
/*35737*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*35740*/       OPC_EmitMergeInputChains1_0,
/*35741*/       OPC_EmitInteger, MVT::i32, 14, 
/*35744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*35758*/     /*Scope*/ 21, /*->35780*/
/*35759*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*35762*/       OPC_EmitMergeInputChains1_0,
/*35763*/       OPC_EmitInteger, MVT::i32, 14, 
/*35766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*35780*/     0, /*End of Scope*/
/*35781*/   /*Scope*/ 50, /*->35832*/
/*35782*/     OPC_CheckPredicate, 90, // Predicate_atomic_store_8
/*35784*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35786*/     OPC_Scope, 21, /*->35809*/ // 2 children in Scope
/*35788*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*35791*/       OPC_EmitMergeInputChains1_0,
/*35792*/       OPC_EmitInteger, MVT::i32, 14, 
/*35795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35798*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*35809*/     /*Scope*/ 21, /*->35831*/
/*35810*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*35813*/       OPC_EmitMergeInputChains1_0,
/*35814*/       OPC_EmitInteger, MVT::i32, 14, 
/*35817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*35831*/     0, /*End of Scope*/
/*35832*/   /*Scope*/ 50, /*->35883*/
/*35833*/     OPC_CheckPredicate, 91, // Predicate_atomic_store_16
/*35835*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35837*/     OPC_Scope, 21, /*->35860*/ // 2 children in Scope
/*35839*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*35842*/       OPC_EmitMergeInputChains1_0,
/*35843*/       OPC_EmitInteger, MVT::i32, 14, 
/*35846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*35860*/     /*Scope*/ 21, /*->35882*/
/*35861*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*35864*/       OPC_EmitMergeInputChains1_0,
/*35865*/       OPC_EmitInteger, MVT::i32, 14, 
/*35868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*35882*/     0, /*End of Scope*/
/*35883*/   /*Scope*/ 50, /*->35934*/
/*35884*/     OPC_CheckPredicate, 92, // Predicate_atomic_store_32
/*35886*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35888*/     OPC_Scope, 21, /*->35911*/ // 2 children in Scope
/*35890*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*35893*/       OPC_EmitMergeInputChains1_0,
/*35894*/       OPC_EmitInteger, MVT::i32, 14, 
/*35897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*35911*/     /*Scope*/ 21, /*->35933*/
/*35912*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*35915*/       OPC_EmitMergeInputChains1_0,
/*35916*/       OPC_EmitInteger, MVT::i32, 14, 
/*35919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*35933*/     0, /*End of Scope*/
/*35934*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->36057
/*35938*/   OPC_Scope, 67, /*->36007*/ // 2 children in Scope
/*35940*/     OPC_MoveChild, 0,
/*35942*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*35945*/     OPC_RecordMemRef,
/*35946*/     OPC_RecordNode, // #0 = 'ld' chained node
/*35947*/     OPC_CheckFoldableChainNode,
/*35948*/     OPC_MoveChild, 1,
/*35950*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*35953*/     OPC_RecordChild0, // #1 = $addr
/*35954*/     OPC_MoveChild, 0,
/*35956*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*35959*/     OPC_MoveParent,
/*35960*/     OPC_MoveParent,
/*35961*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*35963*/     OPC_CheckPredicate, 30, // Predicate_load
/*35965*/     OPC_MoveParent,
/*35966*/     OPC_RecordChild1, // #2 = $cp
/*35967*/     OPC_MoveChild, 1,
/*35969*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35972*/     OPC_MoveParent,
/*35973*/     OPC_CheckType, MVT::i32,
/*35975*/     OPC_Scope, 14, /*->35991*/ // 2 children in Scope
/*35977*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35979*/       OPC_EmitMergeInputChains1_0,
/*35980*/       OPC_EmitConvertToTarget, 2,
/*35982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*35991*/     /*Scope*/ 14, /*->36006*/
/*35992*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35994*/       OPC_EmitMergeInputChains1_0,
/*35995*/       OPC_EmitConvertToTarget, 2,
/*35997*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36006*/     0, /*End of Scope*/
/*36007*/   /*Scope*/ 48, /*->36056*/
/*36008*/     OPC_RecordChild0, // #0 = $a
/*36009*/     OPC_RecordChild1, // #1 = $cp
/*36010*/     OPC_MoveChild, 1,
/*36012*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36015*/     OPC_MoveParent,
/*36016*/     OPC_CheckType, MVT::i32,
/*36018*/     OPC_Scope, 21, /*->36041*/ // 2 children in Scope
/*36020*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36022*/       OPC_EmitConvertToTarget, 1,
/*36024*/       OPC_EmitInteger, MVT::i32, 14, 
/*36027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*36041*/     /*Scope*/ 13, /*->36055*/
/*36042*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*36044*/       OPC_EmitConvertToTarget, 1,
/*36046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*36055*/     0, /*End of Scope*/
/*36056*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 16|128,19/*2448*/,  TARGET_VAL(ISD::SUB),// ->38509
/*36061*/   OPC_Scope, 46|128,1/*174*/, /*->36238*/ // 7 children in Scope
/*36064*/     OPC_RecordChild0, // #0 = $Rn
/*36065*/     OPC_RecordChild1, // #1 = $shift
/*36066*/     OPC_CheckType, MVT::i32,
/*36068*/     OPC_Scope, 110, /*->36180*/ // 2 children in Scope
/*36070*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36072*/       OPC_Scope, 26, /*->36100*/ // 4 children in Scope
/*36074*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*36077*/         OPC_EmitInteger, MVT::i32, 14, 
/*36080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36083*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36086*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36100*/       /*Scope*/ 26, /*->36127*/
/*36101*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*36104*/         OPC_EmitInteger, MVT::i32, 14, 
/*36107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36127*/       /*Scope*/ 25, /*->36153*/
/*36128*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*36131*/         OPC_EmitInteger, MVT::i32, 14, 
/*36134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36140*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36153*/       /*Scope*/ 25, /*->36179*/
/*36154*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*36157*/         OPC_EmitInteger, MVT::i32, 14, 
/*36160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36179*/       0, /*End of Scope*/
/*36180*/     /*Scope*/ 56, /*->36237*/
/*36181*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36183*/       OPC_Scope, 25, /*->36210*/ // 2 children in Scope
/*36185*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36188*/         OPC_EmitInteger, MVT::i32, 14, 
/*36191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36197*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36210*/       /*Scope*/ 25, /*->36236*/
/*36211*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36214*/         OPC_EmitInteger, MVT::i32, 14, 
/*36217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36223*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36236*/       0, /*End of Scope*/
/*36237*/     0, /*End of Scope*/
/*36238*/   /*Scope*/ 66|128,1/*194*/, /*->36434*/
/*36240*/     OPC_MoveChild, 0,
/*36242*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36245*/     OPC_MoveChild, 0,
/*36247*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*36250*/     OPC_MoveChild, 0,
/*36252*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36255*/     OPC_MoveParent,
/*36256*/     OPC_CheckPredicate, 93, // Predicate_NEONimmAllZerosV
/*36258*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->36346
/*36261*/       OPC_MoveParent,
/*36262*/       OPC_MoveParent,
/*36263*/       OPC_RecordChild1, // #0 = $Vm
/*36264*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->36305
/*36267*/         OPC_Scope, 18, /*->36287*/ // 2 children in Scope
/*36269*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36271*/           OPC_EmitInteger, MVT::i32, 14, 
/*36274*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36277*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*36287*/         /*Scope*/ 16, /*->36304*/
/*36288*/           OPC_EmitInteger, MVT::i32, 14, 
/*36291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36294*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*36304*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->36345
/*36307*/         OPC_Scope, 18, /*->36327*/ // 2 children in Scope
/*36309*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36311*/           OPC_EmitInteger, MVT::i32, 14, 
/*36314*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36317*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*36327*/         /*Scope*/ 16, /*->36344*/
/*36328*/           OPC_EmitInteger, MVT::i32, 14, 
/*36331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36334*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*36344*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->36433
/*36348*/       OPC_MoveParent,
/*36349*/       OPC_MoveParent,
/*36350*/       OPC_RecordChild1, // #0 = $Vm
/*36351*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->36392
/*36354*/         OPC_Scope, 18, /*->36374*/ // 2 children in Scope
/*36356*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36358*/           OPC_EmitInteger, MVT::i32, 14, 
/*36361*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36364*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*36374*/         /*Scope*/ 16, /*->36391*/
/*36375*/           OPC_EmitInteger, MVT::i32, 14, 
/*36378*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36381*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*36391*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->36432
/*36394*/         OPC_Scope, 18, /*->36414*/ // 2 children in Scope
/*36396*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36398*/           OPC_EmitInteger, MVT::i32, 14, 
/*36401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36404*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*36414*/         /*Scope*/ 16, /*->36431*/
/*36415*/           OPC_EmitInteger, MVT::i32, 14, 
/*36418*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36421*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*36431*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*36434*/   /*Scope*/ 71|128,5/*711*/, /*->37147*/
/*36436*/     OPC_RecordChild0, // #0 = $src1
/*36437*/     OPC_MoveChild, 1,
/*36439*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->36954
/*36444*/       OPC_Scope, 9|128,1/*137*/, /*->36584*/ // 4 children in Scope
/*36447*/         OPC_RecordChild0, // #1 = $Vn
/*36448*/         OPC_MoveChild, 1,
/*36450*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36453*/         OPC_RecordChild0, // #2 = $Vm
/*36454*/         OPC_Scope, 63, /*->36519*/ // 2 children in Scope
/*36456*/           OPC_CheckChild0Type, MVT::v4i16,
/*36458*/           OPC_RecordChild1, // #3 = $lane
/*36459*/           OPC_MoveChild, 1,
/*36461*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36464*/           OPC_MoveParent,
/*36465*/           OPC_MoveParent,
/*36466*/           OPC_MoveParent,
/*36467*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->36493
/*36470*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36472*/             OPC_EmitConvertToTarget, 3,
/*36474*/             OPC_EmitInteger, MVT::i32, 14, 
/*36477*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36480*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->36518
/*36495*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36497*/             OPC_EmitConvertToTarget, 3,
/*36499*/             OPC_EmitInteger, MVT::i32, 14, 
/*36502*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36505*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*36519*/         /*Scope*/ 63, /*->36583*/
/*36520*/           OPC_CheckChild0Type, MVT::v2i32,
/*36522*/           OPC_RecordChild1, // #3 = $lane
/*36523*/           OPC_MoveChild, 1,
/*36525*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36528*/           OPC_MoveParent,
/*36529*/           OPC_MoveParent,
/*36530*/           OPC_MoveParent,
/*36531*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->36557
/*36534*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36536*/             OPC_EmitConvertToTarget, 3,
/*36538*/             OPC_EmitInteger, MVT::i32, 14, 
/*36541*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36544*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->36582
/*36559*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36561*/             OPC_EmitConvertToTarget, 3,
/*36563*/             OPC_EmitInteger, MVT::i32, 14, 
/*36566*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36569*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*36583*/         0, /*End of Scope*/
/*36584*/       /*Scope*/ 10|128,1/*138*/, /*->36724*/
/*36586*/         OPC_MoveChild, 0,
/*36588*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36591*/         OPC_RecordChild0, // #1 = $Vm
/*36592*/         OPC_Scope, 64, /*->36658*/ // 2 children in Scope
/*36594*/           OPC_CheckChild0Type, MVT::v4i16,
/*36596*/           OPC_RecordChild1, // #2 = $lane
/*36597*/           OPC_MoveChild, 1,
/*36599*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36602*/           OPC_MoveParent,
/*36603*/           OPC_MoveParent,
/*36604*/           OPC_RecordChild1, // #3 = $Vn
/*36605*/           OPC_MoveParent,
/*36606*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->36632
/*36609*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36611*/             OPC_EmitConvertToTarget, 2,
/*36613*/             OPC_EmitInteger, MVT::i32, 14, 
/*36616*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36619*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->36657
/*36634*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36636*/             OPC_EmitConvertToTarget, 2,
/*36638*/             OPC_EmitInteger, MVT::i32, 14, 
/*36641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*36658*/         /*Scope*/ 64, /*->36723*/
/*36659*/           OPC_CheckChild0Type, MVT::v2i32,
/*36661*/           OPC_RecordChild1, // #2 = $lane
/*36662*/           OPC_MoveChild, 1,
/*36664*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36667*/           OPC_MoveParent,
/*36668*/           OPC_MoveParent,
/*36669*/           OPC_RecordChild1, // #3 = $Vn
/*36670*/           OPC_MoveParent,
/*36671*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->36697
/*36674*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36676*/             OPC_EmitConvertToTarget, 2,
/*36678*/             OPC_EmitInteger, MVT::i32, 14, 
/*36681*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36684*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->36722
/*36699*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36701*/             OPC_EmitConvertToTarget, 2,
/*36703*/             OPC_EmitInteger, MVT::i32, 14, 
/*36706*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36709*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*36723*/         0, /*End of Scope*/
/*36724*/       /*Scope*/ 113, /*->36838*/
/*36725*/         OPC_RecordChild0, // #1 = $src2
/*36726*/         OPC_MoveChild, 1,
/*36728*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36731*/         OPC_RecordChild0, // #2 = $src3
/*36732*/         OPC_Scope, 51, /*->36785*/ // 2 children in Scope
/*36734*/           OPC_CheckChild0Type, MVT::v8i16,
/*36736*/           OPC_RecordChild1, // #3 = $lane
/*36737*/           OPC_MoveChild, 1,
/*36739*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36742*/           OPC_MoveParent,
/*36743*/           OPC_MoveParent,
/*36744*/           OPC_MoveParent,
/*36745*/           OPC_CheckType, MVT::v8i16,
/*36747*/           OPC_EmitConvertToTarget, 3,
/*36749*/           OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*36752*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*36761*/           OPC_EmitConvertToTarget, 3,
/*36763*/           OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*36766*/           OPC_EmitInteger, MVT::i32, 14, 
/*36769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36772*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36785*/         /*Scope*/ 51, /*->36837*/
/*36786*/           OPC_CheckChild0Type, MVT::v4i32,
/*36788*/           OPC_RecordChild1, // #3 = $lane
/*36789*/           OPC_MoveChild, 1,
/*36791*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36794*/           OPC_MoveParent,
/*36795*/           OPC_MoveParent,
/*36796*/           OPC_MoveParent,
/*36797*/           OPC_CheckType, MVT::v4i32,
/*36799*/           OPC_EmitConvertToTarget, 3,
/*36801*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*36804*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*36813*/           OPC_EmitConvertToTarget, 3,
/*36815*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*36818*/           OPC_EmitInteger, MVT::i32, 14, 
/*36821*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36824*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36837*/         0, /*End of Scope*/
/*36838*/       /*Scope*/ 114, /*->36953*/
/*36839*/         OPC_MoveChild, 0,
/*36841*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36844*/         OPC_RecordChild0, // #1 = $src3
/*36845*/         OPC_Scope, 52, /*->36899*/ // 2 children in Scope
/*36847*/           OPC_CheckChild0Type, MVT::v8i16,
/*36849*/           OPC_RecordChild1, // #2 = $lane
/*36850*/           OPC_MoveChild, 1,
/*36852*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36855*/           OPC_MoveParent,
/*36856*/           OPC_MoveParent,
/*36857*/           OPC_RecordChild1, // #3 = $src2
/*36858*/           OPC_MoveParent,
/*36859*/           OPC_CheckType, MVT::v8i16,
/*36861*/           OPC_EmitConvertToTarget, 2,
/*36863*/           OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*36866*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*36875*/           OPC_EmitConvertToTarget, 2,
/*36877*/           OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*36880*/           OPC_EmitInteger, MVT::i32, 14, 
/*36883*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36886*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36899*/         /*Scope*/ 52, /*->36952*/
/*36900*/           OPC_CheckChild0Type, MVT::v4i32,
/*36902*/           OPC_RecordChild1, // #2 = $lane
/*36903*/           OPC_MoveChild, 1,
/*36905*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36908*/           OPC_MoveParent,
/*36909*/           OPC_MoveParent,
/*36910*/           OPC_RecordChild1, // #3 = $src2
/*36911*/           OPC_MoveParent,
/*36912*/           OPC_CheckType, MVT::v4i32,
/*36914*/           OPC_EmitConvertToTarget, 2,
/*36916*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*36919*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*36928*/           OPC_EmitConvertToTarget, 2,
/*36930*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*36933*/           OPC_EmitInteger, MVT::i32, 14, 
/*36936*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36939*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36952*/         0, /*End of Scope*/
/*36953*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->37050
/*36957*/       OPC_RecordChild0, // #1 = $Vn
/*36958*/       OPC_Scope, 44, /*->37004*/ // 2 children in Scope
/*36960*/         OPC_CheckChild0Type, MVT::v4i16,
/*36962*/         OPC_MoveChild, 1,
/*36964*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36967*/         OPC_RecordChild0, // #2 = $Vm
/*36968*/         OPC_CheckChild0Type, MVT::v4i16,
/*36970*/         OPC_RecordChild1, // #3 = $lane
/*36971*/         OPC_MoveChild, 1,
/*36973*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36976*/         OPC_MoveParent,
/*36977*/         OPC_MoveParent,
/*36978*/         OPC_MoveParent,
/*36979*/         OPC_CheckType, MVT::v4i32,
/*36981*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36983*/         OPC_EmitConvertToTarget, 3,
/*36985*/         OPC_EmitInteger, MVT::i32, 14, 
/*36988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37004*/       /*Scope*/ 44, /*->37049*/
/*37005*/         OPC_CheckChild0Type, MVT::v2i32,
/*37007*/         OPC_MoveChild, 1,
/*37009*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37012*/         OPC_RecordChild0, // #2 = $Vm
/*37013*/         OPC_CheckChild0Type, MVT::v2i32,
/*37015*/         OPC_RecordChild1, // #3 = $lane
/*37016*/         OPC_MoveChild, 1,
/*37018*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37021*/         OPC_MoveParent,
/*37022*/         OPC_MoveParent,
/*37023*/         OPC_MoveParent,
/*37024*/         OPC_CheckType, MVT::v2i64,
/*37026*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37028*/         OPC_EmitConvertToTarget, 3,
/*37030*/         OPC_EmitInteger, MVT::i32, 14, 
/*37033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37049*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->37146
/*37053*/       OPC_RecordChild0, // #1 = $Vn
/*37054*/       OPC_Scope, 44, /*->37100*/ // 2 children in Scope
/*37056*/         OPC_CheckChild0Type, MVT::v4i16,
/*37058*/         OPC_MoveChild, 1,
/*37060*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37063*/         OPC_RecordChild0, // #2 = $Vm
/*37064*/         OPC_CheckChild0Type, MVT::v4i16,
/*37066*/         OPC_RecordChild1, // #3 = $lane
/*37067*/         OPC_MoveChild, 1,
/*37069*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37072*/         OPC_MoveParent,
/*37073*/         OPC_MoveParent,
/*37074*/         OPC_MoveParent,
/*37075*/         OPC_CheckType, MVT::v4i32,
/*37077*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37079*/         OPC_EmitConvertToTarget, 3,
/*37081*/         OPC_EmitInteger, MVT::i32, 14, 
/*37084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37087*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37100*/       /*Scope*/ 44, /*->37145*/
/*37101*/         OPC_CheckChild0Type, MVT::v2i32,
/*37103*/         OPC_MoveChild, 1,
/*37105*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37108*/         OPC_RecordChild0, // #2 = $Vm
/*37109*/         OPC_CheckChild0Type, MVT::v2i32,
/*37111*/         OPC_RecordChild1, // #3 = $lane
/*37112*/         OPC_MoveChild, 1,
/*37114*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37117*/         OPC_MoveParent,
/*37118*/         OPC_MoveParent,
/*37119*/         OPC_MoveParent,
/*37120*/         OPC_CheckType, MVT::v2i64,
/*37122*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37124*/         OPC_EmitConvertToTarget, 3,
/*37126*/         OPC_EmitInteger, MVT::i32, 14, 
/*37129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37145*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*37147*/   /*Scope*/ 1|128,1/*129*/, /*->37278*/
/*37149*/     OPC_MoveChild, 0,
/*37151*/     OPC_Scope, 95, /*->37248*/ // 2 children in Scope
/*37153*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37156*/       OPC_MoveChild, 0,
/*37158*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37161*/       OPC_MoveParent,
/*37162*/       OPC_CheckPredicate, 93, // Predicate_NEONimmAllZerosV
/*37164*/       OPC_MoveParent,
/*37165*/       OPC_RecordChild1, // #0 = $Vm
/*37166*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->37207
/*37169*/         OPC_Scope, 18, /*->37189*/ // 2 children in Scope
/*37171*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37173*/           OPC_EmitInteger, MVT::i32, 14, 
/*37176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37179*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*37189*/         /*Scope*/ 16, /*->37206*/
/*37190*/           OPC_EmitInteger, MVT::i32, 14, 
/*37193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*37206*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->37247
/*37209*/         OPC_Scope, 18, /*->37229*/ // 2 children in Scope
/*37211*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37213*/           OPC_EmitInteger, MVT::i32, 14, 
/*37216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37219*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*37229*/         /*Scope*/ 16, /*->37246*/
/*37230*/           OPC_EmitInteger, MVT::i32, 14, 
/*37233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37236*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*37246*/         0, /*End of Scope*/
                0, // EndSwitchType
/*37248*/     /*Scope*/ 28, /*->37277*/
/*37249*/       OPC_CheckInteger, 0, 
/*37251*/       OPC_MoveParent,
/*37252*/       OPC_RecordChild1, // #0 = $Rn
/*37253*/       OPC_CheckType, MVT::i32,
/*37255*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37257*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37260*/       OPC_EmitInteger, MVT::i32, 14, 
/*37263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*37277*/     0, /*End of Scope*/
/*37278*/   /*Scope*/ 37|128,2/*293*/, /*->37573*/
/*37280*/     OPC_RecordChild0, // #0 = $Rn
/*37281*/     OPC_Scope, 36, /*->37319*/ // 6 children in Scope
/*37283*/       OPC_RecordChild1, // #1 = $imm
/*37284*/       OPC_MoveChild, 1,
/*37286*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37289*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*37291*/       OPC_MoveParent,
/*37292*/       OPC_CheckType, MVT::i32,
/*37294*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37296*/       OPC_EmitConvertToTarget, 1,
/*37298*/       OPC_EmitInteger, MVT::i32, 14, 
/*37301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37319*/     /*Scope*/ 36, /*->37356*/
/*37320*/       OPC_MoveChild, 0,
/*37322*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37325*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*37327*/       OPC_MoveParent,
/*37328*/       OPC_RecordChild1, // #1 = $Rn
/*37329*/       OPC_CheckType, MVT::i32,
/*37331*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37333*/       OPC_EmitConvertToTarget, 0,
/*37335*/       OPC_EmitInteger, MVT::i32, 14, 
/*37338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37344*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37356*/     /*Scope*/ 66, /*->37423*/
/*37357*/       OPC_RecordChild1, // #1 = $imm
/*37358*/       OPC_MoveChild, 1,
/*37360*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37363*/       OPC_Scope, 30, /*->37395*/ // 2 children in Scope
/*37365*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37367*/         OPC_MoveParent,
/*37368*/         OPC_CheckType, MVT::i32,
/*37370*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37372*/         OPC_EmitConvertToTarget, 1,
/*37374*/         OPC_EmitInteger, MVT::i32, 14, 
/*37377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37383*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*37395*/       /*Scope*/ 26, /*->37422*/
/*37396*/         OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*37398*/         OPC_MoveParent,
/*37399*/         OPC_CheckType, MVT::i32,
/*37401*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37403*/         OPC_EmitConvertToTarget, 1,
/*37405*/         OPC_EmitInteger, MVT::i32, 14, 
/*37408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37422*/       0, /*End of Scope*/
/*37423*/     /*Scope*/ 36, /*->37460*/
/*37424*/       OPC_MoveChild, 0,
/*37426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37429*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37431*/       OPC_MoveParent,
/*37432*/       OPC_RecordChild1, // #1 = $Rn
/*37433*/       OPC_CheckType, MVT::i32,
/*37435*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37437*/       OPC_EmitConvertToTarget, 0,
/*37439*/       OPC_EmitInteger, MVT::i32, 14, 
/*37442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37460*/     /*Scope*/ 84, /*->37545*/
/*37461*/       OPC_MoveChild, 1,
/*37463*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->37516
/*37467*/         OPC_RecordChild0, // #1 = $Rn
/*37468*/         OPC_RecordChild1, // #2 = $Rm
/*37469*/         OPC_MoveParent,
/*37470*/         OPC_CheckType, MVT::i32,
/*37472*/         OPC_Scope, 20, /*->37494*/ // 2 children in Scope
/*37474*/           OPC_CheckPatternPredicate, 27, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*37476*/           OPC_EmitInteger, MVT::i32, 14, 
/*37479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37482*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*37494*/         /*Scope*/ 20, /*->37515*/
/*37495*/           OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*37497*/           OPC_EmitInteger, MVT::i32, 14, 
/*37500*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37503*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*37515*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->37544
/*37519*/         OPC_RecordChild0, // #1 = $Rn
/*37520*/         OPC_RecordChild1, // #2 = $Rm
/*37521*/         OPC_MoveParent,
/*37522*/         OPC_CheckType, MVT::i32,
/*37524*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*37526*/         OPC_EmitInteger, MVT::i32, 14, 
/*37529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
/*37545*/     /*Scope*/ 26, /*->37572*/
/*37546*/       OPC_RecordChild1, // #1 = $Rm
/*37547*/       OPC_CheckType, MVT::i32,
/*37549*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37551*/       OPC_EmitInteger, MVT::i32, 14, 
/*37554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37560*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37572*/     0, /*End of Scope*/
/*37573*/   /*Scope*/ 92|128,1/*220*/, /*->37795*/
/*37575*/     OPC_MoveChild, 0,
/*37577*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->37686
/*37581*/       OPC_RecordChild0, // #0 = $Vn
/*37582*/       OPC_Scope, 33, /*->37617*/ // 3 children in Scope
/*37584*/         OPC_CheckChild0Type, MVT::v8i8,
/*37586*/         OPC_MoveParent,
/*37587*/         OPC_MoveChild, 1,
/*37589*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*37592*/         OPC_RecordChild0, // #1 = $Vm
/*37593*/         OPC_CheckChild0Type, MVT::v8i8,
/*37595*/         OPC_MoveParent,
/*37596*/         OPC_CheckType, MVT::v8i16,
/*37598*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37600*/         OPC_EmitInteger, MVT::i32, 14, 
/*37603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37606*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*37617*/       /*Scope*/ 33, /*->37651*/
/*37618*/         OPC_CheckChild0Type, MVT::v4i16,
/*37620*/         OPC_MoveParent,
/*37621*/         OPC_MoveChild, 1,
/*37623*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*37626*/         OPC_RecordChild0, // #1 = $Vm
/*37627*/         OPC_CheckChild0Type, MVT::v4i16,
/*37629*/         OPC_MoveParent,
/*37630*/         OPC_CheckType, MVT::v4i32,
/*37632*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37634*/         OPC_EmitInteger, MVT::i32, 14, 
/*37637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*37651*/       /*Scope*/ 33, /*->37685*/
/*37652*/         OPC_CheckChild0Type, MVT::v2i32,
/*37654*/         OPC_MoveParent,
/*37655*/         OPC_MoveChild, 1,
/*37657*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*37660*/         OPC_RecordChild0, // #1 = $Vm
/*37661*/         OPC_CheckChild0Type, MVT::v2i32,
/*37663*/         OPC_MoveParent,
/*37664*/         OPC_CheckType, MVT::v2i64,
/*37666*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37668*/         OPC_EmitInteger, MVT::i32, 14, 
/*37671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37674*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37685*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->37794
/*37689*/       OPC_RecordChild0, // #0 = $Vn
/*37690*/       OPC_Scope, 33, /*->37725*/ // 3 children in Scope
/*37692*/         OPC_CheckChild0Type, MVT::v8i8,
/*37694*/         OPC_MoveParent,
/*37695*/         OPC_MoveChild, 1,
/*37697*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37700*/         OPC_RecordChild0, // #1 = $Vm
/*37701*/         OPC_CheckChild0Type, MVT::v8i8,
/*37703*/         OPC_MoveParent,
/*37704*/         OPC_CheckType, MVT::v8i16,
/*37706*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37708*/         OPC_EmitInteger, MVT::i32, 14, 
/*37711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37714*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*37725*/       /*Scope*/ 33, /*->37759*/
/*37726*/         OPC_CheckChild0Type, MVT::v4i16,
/*37728*/         OPC_MoveParent,
/*37729*/         OPC_MoveChild, 1,
/*37731*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37734*/         OPC_RecordChild0, // #1 = $Vm
/*37735*/         OPC_CheckChild0Type, MVT::v4i16,
/*37737*/         OPC_MoveParent,
/*37738*/         OPC_CheckType, MVT::v4i32,
/*37740*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37742*/         OPC_EmitInteger, MVT::i32, 14, 
/*37745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*37759*/       /*Scope*/ 33, /*->37793*/
/*37760*/         OPC_CheckChild0Type, MVT::v2i32,
/*37762*/         OPC_MoveParent,
/*37763*/         OPC_MoveChild, 1,
/*37765*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*37768*/         OPC_RecordChild0, // #1 = $Vm
/*37769*/         OPC_CheckChild0Type, MVT::v2i32,
/*37771*/         OPC_MoveParent,
/*37772*/         OPC_CheckType, MVT::v2i64,
/*37774*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37776*/         OPC_EmitInteger, MVT::i32, 14, 
/*37779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37793*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*37795*/   /*Scope*/ 71|128,5/*711*/, /*->38508*/
/*37797*/     OPC_RecordChild0, // #0 = $src1
/*37798*/     OPC_Scope, 97|128,3/*481*/, /*->38282*/ // 2 children in Scope
/*37801*/       OPC_MoveChild, 1,
/*37803*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->37945
/*37808*/         OPC_RecordChild0, // #1 = $Vn
/*37809*/         OPC_RecordChild1, // #2 = $Vm
/*37810*/         OPC_MoveParent,
/*37811*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->37834
/*37814*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37816*/           OPC_EmitInteger, MVT::i32, 14, 
/*37819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37822*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->37856
/*37836*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37838*/           OPC_EmitInteger, MVT::i32, 14, 
/*37841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37844*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->37878
/*37858*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37860*/           OPC_EmitInteger, MVT::i32, 14, 
/*37863*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37866*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->37900
/*37880*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37882*/           OPC_EmitInteger, MVT::i32, 14, 
/*37885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37888*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->37922
/*37902*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37904*/           OPC_EmitInteger, MVT::i32, 14, 
/*37907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37910*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->37944
/*37924*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37926*/           OPC_EmitInteger, MVT::i32, 14, 
/*37929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37932*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->38032
/*37948*/         OPC_RecordChild0, // #1 = $Vn
/*37949*/         OPC_Scope, 26, /*->37977*/ // 3 children in Scope
/*37951*/           OPC_CheckChild0Type, MVT::v8i8,
/*37953*/           OPC_RecordChild1, // #2 = $Vm
/*37954*/           OPC_MoveParent,
/*37955*/           OPC_CheckType, MVT::v8i16,
/*37957*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37959*/           OPC_EmitInteger, MVT::i32, 14, 
/*37962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37965*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*37977*/         /*Scope*/ 26, /*->38004*/
/*37978*/           OPC_CheckChild0Type, MVT::v4i16,
/*37980*/           OPC_RecordChild1, // #2 = $Vm
/*37981*/           OPC_MoveParent,
/*37982*/           OPC_CheckType, MVT::v4i32,
/*37984*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37986*/           OPC_EmitInteger, MVT::i32, 14, 
/*37989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37992*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38004*/         /*Scope*/ 26, /*->38031*/
/*38005*/           OPC_CheckChild0Type, MVT::v2i32,
/*38007*/           OPC_RecordChild1, // #2 = $Vm
/*38008*/           OPC_MoveParent,
/*38009*/           OPC_CheckType, MVT::v2i64,
/*38011*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38013*/           OPC_EmitInteger, MVT::i32, 14, 
/*38016*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38019*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38031*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->38119
/*38035*/         OPC_RecordChild0, // #1 = $Vn
/*38036*/         OPC_Scope, 26, /*->38064*/ // 3 children in Scope
/*38038*/           OPC_CheckChild0Type, MVT::v8i8,
/*38040*/           OPC_RecordChild1, // #2 = $Vm
/*38041*/           OPC_MoveParent,
/*38042*/           OPC_CheckType, MVT::v8i16,
/*38044*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38046*/           OPC_EmitInteger, MVT::i32, 14, 
/*38049*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38052*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38064*/         /*Scope*/ 26, /*->38091*/
/*38065*/           OPC_CheckChild0Type, MVT::v4i16,
/*38067*/           OPC_RecordChild1, // #2 = $Vm
/*38068*/           OPC_MoveParent,
/*38069*/           OPC_CheckType, MVT::v4i32,
/*38071*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38073*/           OPC_EmitInteger, MVT::i32, 14, 
/*38076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38079*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38091*/         /*Scope*/ 26, /*->38118*/
/*38092*/           OPC_CheckChild0Type, MVT::v2i32,
/*38094*/           OPC_RecordChild1, // #2 = $Vm
/*38095*/           OPC_MoveParent,
/*38096*/           OPC_CheckType, MVT::v2i64,
/*38098*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38100*/           OPC_EmitInteger, MVT::i32, 14, 
/*38103*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38106*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38118*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38200
/*38122*/         OPC_RecordChild0, // #1 = $Vm
/*38123*/         OPC_Scope, 24, /*->38149*/ // 3 children in Scope
/*38125*/           OPC_CheckChild0Type, MVT::v8i8,
/*38127*/           OPC_MoveParent,
/*38128*/           OPC_CheckType, MVT::v8i16,
/*38130*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38132*/           OPC_EmitInteger, MVT::i32, 14, 
/*38135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*38149*/         /*Scope*/ 24, /*->38174*/
/*38150*/           OPC_CheckChild0Type, MVT::v4i16,
/*38152*/           OPC_MoveParent,
/*38153*/           OPC_CheckType, MVT::v4i32,
/*38155*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38157*/           OPC_EmitInteger, MVT::i32, 14, 
/*38160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38163*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*38174*/         /*Scope*/ 24, /*->38199*/
/*38175*/           OPC_CheckChild0Type, MVT::v2i32,
/*38177*/           OPC_MoveParent,
/*38178*/           OPC_CheckType, MVT::v2i64,
/*38180*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38182*/           OPC_EmitInteger, MVT::i32, 14, 
/*38185*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38188*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*38199*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->38281
/*38203*/         OPC_RecordChild0, // #1 = $Vm
/*38204*/         OPC_Scope, 24, /*->38230*/ // 3 children in Scope
/*38206*/           OPC_CheckChild0Type, MVT::v8i8,
/*38208*/           OPC_MoveParent,
/*38209*/           OPC_CheckType, MVT::v8i16,
/*38211*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38213*/           OPC_EmitInteger, MVT::i32, 14, 
/*38216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38219*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*38230*/         /*Scope*/ 24, /*->38255*/
/*38231*/           OPC_CheckChild0Type, MVT::v4i16,
/*38233*/           OPC_MoveParent,
/*38234*/           OPC_CheckType, MVT::v4i32,
/*38236*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38238*/           OPC_EmitInteger, MVT::i32, 14, 
/*38241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*38255*/         /*Scope*/ 24, /*->38280*/
/*38256*/           OPC_CheckChild0Type, MVT::v2i32,
/*38258*/           OPC_MoveParent,
/*38259*/           OPC_CheckType, MVT::v2i64,
/*38261*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38263*/           OPC_EmitInteger, MVT::i32, 14, 
/*38266*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38269*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*38280*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*38282*/     /*Scope*/ 95|128,1/*223*/, /*->38507*/
/*38284*/       OPC_RecordChild1, // #1 = $Rm
/*38285*/       OPC_SwitchType /*9 cases */, 50,  MVT::i32,// ->38338
/*38288*/         OPC_Scope, 23, /*->38313*/ // 2 children in Scope
/*38290*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38292*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38295*/           OPC_EmitInteger, MVT::i32, 14, 
/*38298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38301*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38313*/         /*Scope*/ 23, /*->38337*/
/*38314*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38316*/           OPC_EmitInteger, MVT::i32, 14, 
/*38319*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38322*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38325*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38337*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v8i8,// ->38359
/*38340*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38342*/         OPC_EmitInteger, MVT::i32, 14, 
/*38345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->38380
/*38361*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38363*/         OPC_EmitInteger, MVT::i32, 14, 
/*38366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->38401
/*38382*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38384*/         OPC_EmitInteger, MVT::i32, 14, 
/*38387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->38422
/*38403*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38405*/         OPC_EmitInteger, MVT::i32, 14, 
/*38408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->38443
/*38424*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38426*/         OPC_EmitInteger, MVT::i32, 14, 
/*38429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->38464
/*38445*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38447*/         OPC_EmitInteger, MVT::i32, 14, 
/*38450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->38485
/*38466*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38468*/         OPC_EmitInteger, MVT::i32, 14, 
/*38471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->38506
/*38487*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38489*/         OPC_EmitInteger, MVT::i32, 14, 
/*38492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*38507*/     0, /*End of Scope*/
/*38508*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,3/*474*/,  TARGET_VAL(ARMISD::ADDC),// ->38987
/*38513*/   OPC_RecordChild0, // #0 = $Rn
/*38514*/   OPC_RecordChild1, // #1 = $shift
/*38515*/   OPC_Scope, 27|128,1/*155*/, /*->38673*/ // 3 children in Scope
/*38518*/     OPC_CheckType, MVT::i32,
/*38520*/     OPC_Scope, 75, /*->38597*/ // 4 children in Scope
/*38522*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38524*/       OPC_Scope, 23, /*->38549*/ // 3 children in Scope
/*38526*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38529*/         OPC_EmitInteger, MVT::i32, 14, 
/*38532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38535*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38549*/       /*Scope*/ 23, /*->38573*/
/*38550*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38553*/         OPC_EmitInteger, MVT::i32, 14, 
/*38556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38559*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38573*/       /*Scope*/ 22, /*->38596*/
/*38574*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38577*/         OPC_EmitInteger, MVT::i32, 14, 
/*38580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38596*/       0, /*End of Scope*/
/*38597*/     /*Scope*/ 24, /*->38622*/
/*38598*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38600*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38603*/       OPC_EmitInteger, MVT::i32, 14, 
/*38606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38622*/     /*Scope*/ 24, /*->38647*/
/*38623*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38625*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38628*/       OPC_EmitInteger, MVT::i32, 14, 
/*38631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38634*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38647*/     /*Scope*/ 24, /*->38672*/
/*38648*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38650*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38653*/       OPC_EmitInteger, MVT::i32, 14, 
/*38656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38672*/     0, /*End of Scope*/
/*38673*/   /*Scope*/ 120|128,1/*248*/, /*->38923*/
/*38675*/     OPC_MoveChild, 1,
/*38677*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38680*/     OPC_Scope, 30, /*->38712*/ // 6 children in Scope
/*38682*/       OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*38684*/       OPC_MoveParent,
/*38685*/       OPC_CheckType, MVT::i32,
/*38687*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38689*/       OPC_EmitConvertToTarget, 1,
/*38691*/       OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*38694*/       OPC_EmitInteger, MVT::i32, 14, 
/*38697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*38712*/     /*Scope*/ 27, /*->38740*/
/*38713*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*38715*/       OPC_MoveParent,
/*38716*/       OPC_CheckType, MVT::i32,
/*38718*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38720*/       OPC_EmitConvertToTarget, 1,
/*38722*/       OPC_EmitInteger, MVT::i32, 14, 
/*38725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38740*/     /*Scope*/ 30, /*->38771*/
/*38741*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*38743*/       OPC_MoveParent,
/*38744*/       OPC_CheckType, MVT::i32,
/*38746*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38748*/       OPC_EmitConvertToTarget, 1,
/*38750*/       OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*38753*/       OPC_EmitInteger, MVT::i32, 14, 
/*38756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*38771*/     /*Scope*/ 27, /*->38799*/
/*38772*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38774*/       OPC_MoveParent,
/*38775*/       OPC_CheckType, MVT::i32,
/*38777*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38779*/       OPC_EmitConvertToTarget, 1,
/*38781*/       OPC_EmitInteger, MVT::i32, 14, 
/*38784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38799*/     /*Scope*/ 30, /*->38830*/
/*38800*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*38802*/       OPC_MoveParent,
/*38803*/       OPC_CheckType, MVT::i32,
/*38805*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38807*/       OPC_EmitConvertToTarget, 1,
/*38809*/       OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*38812*/       OPC_EmitInteger, MVT::i32, 14, 
/*38815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*38830*/     /*Scope*/ 91, /*->38922*/
/*38831*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*38833*/       OPC_MoveParent,
/*38834*/       OPC_CheckType, MVT::i32,
/*38836*/       OPC_Scope, 41, /*->38879*/ // 2 children in Scope
/*38838*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*38840*/         OPC_EmitConvertToTarget, 1,
/*38842*/         OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*38845*/         OPC_EmitInteger, MVT::i32, 14, 
/*38848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38851*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*38861*/         OPC_EmitInteger, MVT::i32, 14, 
/*38864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38867*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*38879*/       /*Scope*/ 41, /*->38921*/
/*38880*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38882*/         OPC_EmitConvertToTarget, 1,
/*38884*/         OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*38887*/         OPC_EmitInteger, MVT::i32, 14, 
/*38890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38893*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*38903*/         OPC_EmitInteger, MVT::i32, 14, 
/*38906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38909*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*38921*/       0, /*End of Scope*/
/*38922*/     0, /*End of Scope*/
/*38923*/   /*Scope*/ 62, /*->38986*/
/*38924*/     OPC_CheckType, MVT::i32,
/*38926*/     OPC_Scope, 20, /*->38948*/ // 2 children in Scope
/*38928*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38930*/       OPC_EmitInteger, MVT::i32, 14, 
/*38933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38948*/     /*Scope*/ 36, /*->38985*/
/*38949*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38951*/       OPC_EmitInteger, MVT::i32, 14, 
/*38954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38957*/       OPC_Scope, 12, /*->38971*/ // 2 children in Scope
/*38959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38971*/       /*Scope*/ 12, /*->38984*/
/*38972*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38984*/       0, /*End of Scope*/
/*38985*/     0, /*End of Scope*/
/*38986*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,2/*347*/,  TARGET_VAL(ARMISD::SUBC),// ->39338
/*38991*/   OPC_RecordChild0, // #0 = $Rn
/*38992*/   OPC_Scope, 64|128,1/*192*/, /*->39187*/ // 5 children in Scope
/*38995*/     OPC_RecordChild1, // #1 = $shift
/*38996*/     OPC_Scope, 26|128,1/*154*/, /*->39153*/ // 2 children in Scope
/*38999*/       OPC_CheckType, MVT::i32,
/*39001*/       OPC_Scope, 98, /*->39101*/ // 2 children in Scope
/*39003*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39005*/         OPC_Scope, 23, /*->39030*/ // 4 children in Scope
/*39007*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39010*/           OPC_EmitInteger, MVT::i32, 14, 
/*39013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39016*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39030*/         /*Scope*/ 23, /*->39054*/
/*39031*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39034*/           OPC_EmitInteger, MVT::i32, 14, 
/*39037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39040*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39054*/         /*Scope*/ 22, /*->39077*/
/*39055*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39058*/           OPC_EmitInteger, MVT::i32, 14, 
/*39061*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39064*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39077*/         /*Scope*/ 22, /*->39100*/
/*39078*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39081*/           OPC_EmitInteger, MVT::i32, 14, 
/*39084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39087*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39100*/         0, /*End of Scope*/
/*39101*/       /*Scope*/ 50, /*->39152*/
/*39102*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39104*/         OPC_Scope, 22, /*->39128*/ // 2 children in Scope
/*39106*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39109*/           OPC_EmitInteger, MVT::i32, 14, 
/*39112*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39115*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39128*/         /*Scope*/ 22, /*->39151*/
/*39129*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39132*/           OPC_EmitInteger, MVT::i32, 14, 
/*39135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39151*/         0, /*End of Scope*/
/*39152*/       0, /*End of Scope*/
/*39153*/     /*Scope*/ 32, /*->39186*/
/*39154*/       OPC_MoveChild, 1,
/*39156*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39159*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*39161*/       OPC_MoveParent,
/*39162*/       OPC_CheckType, MVT::i32,
/*39164*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39166*/       OPC_EmitConvertToTarget, 1,
/*39168*/       OPC_EmitInteger, MVT::i32, 14, 
/*39171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39186*/     0, /*End of Scope*/
/*39187*/   /*Scope*/ 33, /*->39221*/
/*39188*/     OPC_MoveChild, 0,
/*39190*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39193*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*39195*/     OPC_MoveParent,
/*39196*/     OPC_RecordChild1, // #1 = $Rn
/*39197*/     OPC_CheckType, MVT::i32,
/*39199*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39201*/     OPC_EmitConvertToTarget, 0,
/*39203*/     OPC_EmitInteger, MVT::i32, 14, 
/*39206*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39209*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39221*/   /*Scope*/ 33, /*->39255*/
/*39222*/     OPC_RecordChild1, // #1 = $imm
/*39223*/     OPC_MoveChild, 1,
/*39225*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39228*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39230*/     OPC_MoveParent,
/*39231*/     OPC_CheckType, MVT::i32,
/*39233*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39235*/     OPC_EmitConvertToTarget, 1,
/*39237*/     OPC_EmitInteger, MVT::i32, 14, 
/*39240*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39243*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39255*/   /*Scope*/ 33, /*->39289*/
/*39256*/     OPC_MoveChild, 0,
/*39258*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39261*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39263*/     OPC_MoveParent,
/*39264*/     OPC_RecordChild1, // #1 = $Rn
/*39265*/     OPC_CheckType, MVT::i32,
/*39267*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39269*/     OPC_EmitConvertToTarget, 0,
/*39271*/     OPC_EmitInteger, MVT::i32, 14, 
/*39274*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39277*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39289*/   /*Scope*/ 47, /*->39337*/
/*39290*/     OPC_RecordChild1, // #1 = $Rm
/*39291*/     OPC_CheckType, MVT::i32,
/*39293*/     OPC_Scope, 20, /*->39315*/ // 2 children in Scope
/*39295*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39297*/       OPC_EmitInteger, MVT::i32, 14, 
/*39300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39315*/     /*Scope*/ 20, /*->39336*/
/*39316*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39318*/       OPC_EmitInteger, MVT::i32, 14, 
/*39321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39336*/     0, /*End of Scope*/
/*39337*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,3/*475*/,  TARGET_VAL(ARMISD::ADDE),// ->39817
/*39342*/   OPC_RecordChild0, // #0 = $Rn
/*39343*/   OPC_RecordChild1, // #1 = $shift
/*39344*/   OPC_Scope, 103, /*->39449*/ // 3 children in Scope
/*39346*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*39347*/     OPC_CheckType, MVT::i32,
/*39349*/     OPC_Scope, 65, /*->39416*/ // 2 children in Scope
/*39351*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39353*/       OPC_Scope, 30, /*->39385*/ // 2 children in Scope
/*39355*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*39358*/         OPC_EmitInteger, MVT::i32, 14, 
/*39361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39367*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                  // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                  // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*39385*/       /*Scope*/ 29, /*->39415*/
/*39386*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*39389*/         OPC_EmitInteger, MVT::i32, 14, 
/*39392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39398*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                  // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39415*/       0, /*End of Scope*/
/*39416*/     /*Scope*/ 31, /*->39448*/
/*39417*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39419*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*39422*/       OPC_EmitInteger, MVT::i32, 14, 
/*39425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39431*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39434*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39448*/     0, /*End of Scope*/
/*39449*/   /*Scope*/ 47|128,2/*303*/, /*->39754*/
/*39451*/     OPC_MoveChild, 1,
/*39453*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39456*/     OPC_Scope, 38, /*->39496*/ // 6 children in Scope
/*39458*/       OPC_CheckPredicate, 94, // Predicate_imm0_255_not
/*39460*/       OPC_MoveParent,
/*39461*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39462*/       OPC_CheckType, MVT::i32,
/*39464*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39466*/       OPC_EmitConvertToTarget, 1,
/*39468*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*39471*/       OPC_EmitInteger, MVT::i32, 14, 
/*39474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39480*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*39496*/     /*Scope*/ 35, /*->39532*/
/*39497*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*39499*/       OPC_MoveParent,
/*39500*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39501*/       OPC_CheckType, MVT::i32,
/*39503*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39505*/       OPC_EmitConvertToTarget, 1,
/*39507*/       OPC_EmitInteger, MVT::i32, 14, 
/*39510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39516*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39519*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39532*/     /*Scope*/ 38, /*->39571*/
/*39533*/       OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*39535*/       OPC_MoveParent,
/*39536*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39537*/       OPC_CheckType, MVT::i32,
/*39539*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39541*/       OPC_EmitConvertToTarget, 1,
/*39543*/       OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*39546*/       OPC_EmitInteger, MVT::i32, 14, 
/*39549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39555*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*39571*/     /*Scope*/ 35, /*->39607*/
/*39572*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39574*/       OPC_MoveParent,
/*39575*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39576*/       OPC_CheckType, MVT::i32,
/*39578*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39580*/       OPC_EmitConvertToTarget, 1,
/*39582*/       OPC_EmitInteger, MVT::i32, 14, 
/*39585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39588*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39591*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39607*/     /*Scope*/ 38, /*->39646*/
/*39608*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*39610*/       OPC_MoveParent,
/*39611*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39612*/       OPC_CheckType, MVT::i32,
/*39614*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39616*/       OPC_EmitConvertToTarget, 1,
/*39618*/       OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*39621*/       OPC_EmitInteger, MVT::i32, 14, 
/*39624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39630*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*39646*/     /*Scope*/ 106, /*->39753*/
/*39647*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*39649*/       OPC_MoveParent,
/*39650*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39651*/       OPC_CheckType, MVT::i32,
/*39653*/       OPC_Scope, 48, /*->39703*/ // 2 children in Scope
/*39655*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39657*/         OPC_EmitConvertToTarget, 1,
/*39659*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*39662*/         OPC_EmitInteger, MVT::i32, 14, 
/*39665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39668*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*39678*/         OPC_EmitInteger, MVT::i32, 14, 
/*39681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39687*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39690*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*39703*/       /*Scope*/ 48, /*->39752*/
/*39704*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39706*/         OPC_EmitConvertToTarget, 1,
/*39708*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*39711*/         OPC_EmitInteger, MVT::i32, 14, 
/*39714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39717*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*39727*/         OPC_EmitInteger, MVT::i32, 14, 
/*39730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39736*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*39752*/       0, /*End of Scope*/
/*39753*/     0, /*End of Scope*/
/*39754*/   /*Scope*/ 61, /*->39816*/
/*39755*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*39756*/     OPC_CheckType, MVT::i32,
/*39758*/     OPC_Scope, 27, /*->39787*/ // 2 children in Scope
/*39760*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39762*/       OPC_EmitInteger, MVT::i32, 14, 
/*39765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39771*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39787*/     /*Scope*/ 27, /*->39815*/
/*39788*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39790*/       OPC_EmitInteger, MVT::i32, 14, 
/*39793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39799*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39815*/     0, /*End of Scope*/
/*39816*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,2/*364*/,  TARGET_VAL(ARMISD::SUBE),// ->40185
/*39821*/   OPC_RecordChild0, // #0 = $Rn
/*39822*/   OPC_Scope, 82|128,1/*210*/, /*->40035*/ // 3 children in Scope
/*39825*/     OPC_RecordChild1, // #1 = $shift
/*39826*/     OPC_Scope, 36|128,1/*164*/, /*->39993*/ // 2 children in Scope
/*39829*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*39830*/       OPC_CheckType, MVT::i32,
/*39832*/       OPC_Scope, 126, /*->39960*/ // 2 children in Scope
/*39834*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39836*/         OPC_Scope, 30, /*->39868*/ // 4 children in Scope
/*39838*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*39841*/           OPC_EmitInteger, MVT::i32, 14, 
/*39844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39850*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39853*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*39868*/         /*Scope*/ 30, /*->39899*/
/*39869*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*39872*/           OPC_EmitInteger, MVT::i32, 14, 
/*39875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39881*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39884*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                    // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39899*/         /*Scope*/ 29, /*->39929*/
/*39900*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*39903*/           OPC_EmitInteger, MVT::i32, 14, 
/*39906*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39912*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39915*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39929*/         /*Scope*/ 29, /*->39959*/
/*39930*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*39933*/           OPC_EmitInteger, MVT::i32, 14, 
/*39936*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39942*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39945*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                    // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39959*/         0, /*End of Scope*/
/*39960*/       /*Scope*/ 31, /*->39992*/
/*39961*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39963*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*39966*/         OPC_EmitInteger, MVT::i32, 14, 
/*39969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39975*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*39978*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39992*/       0, /*End of Scope*/
/*39993*/     /*Scope*/ 40, /*->40034*/
/*39994*/       OPC_MoveChild, 1,
/*39996*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39999*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*40001*/       OPC_MoveParent,
/*40002*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40003*/       OPC_CheckType, MVT::i32,
/*40005*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40007*/       OPC_EmitConvertToTarget, 1,
/*40009*/       OPC_EmitInteger, MVT::i32, 14, 
/*40012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40015*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40018*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40021*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40034*/     0, /*End of Scope*/
/*40035*/   /*Scope*/ 41, /*->40077*/
/*40036*/     OPC_MoveChild, 0,
/*40038*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40041*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*40043*/     OPC_MoveParent,
/*40044*/     OPC_RecordChild1, // #1 = $Rn
/*40045*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*40046*/     OPC_CheckType, MVT::i32,
/*40048*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40050*/     OPC_EmitConvertToTarget, 0,
/*40052*/     OPC_EmitInteger, MVT::i32, 14, 
/*40055*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40058*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40061*/     OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40064*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
              // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40077*/   /*Scope*/ 106, /*->40184*/
/*40078*/     OPC_RecordChild1, // #1 = $imm
/*40079*/     OPC_Scope, 40, /*->40121*/ // 2 children in Scope
/*40081*/       OPC_MoveChild, 1,
/*40083*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40086*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*40088*/       OPC_MoveParent,
/*40089*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40090*/       OPC_CheckType, MVT::i32,
/*40092*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40094*/       OPC_EmitConvertToTarget, 1,
/*40096*/       OPC_EmitInteger, MVT::i32, 14, 
/*40099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40105*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*40121*/     /*Scope*/ 61, /*->40183*/
/*40122*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40123*/       OPC_CheckType, MVT::i32,
/*40125*/       OPC_Scope, 27, /*->40154*/ // 2 children in Scope
/*40127*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40129*/         OPC_EmitInteger, MVT::i32, 14, 
/*40132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40138*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40141*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40154*/       /*Scope*/ 27, /*->40182*/
/*40155*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40157*/         OPC_EmitInteger, MVT::i32, 14, 
/*40160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40166*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40169*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40182*/       0, /*End of Scope*/
/*40183*/     0, /*End of Scope*/
/*40184*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,1/*192*/,  TARGET_VAL(ISD::SHL),// ->40381
/*40189*/   OPC_Scope, 58, /*->40249*/ // 2 children in Scope
/*40191*/     OPC_RecordNode, // #0 = $src
/*40192*/     OPC_CheckType, MVT::i32,
/*40194*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40196*/     OPC_Scope, 25, /*->40223*/ // 2 children in Scope
/*40198*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*40201*/       OPC_EmitInteger, MVT::i32, 14, 
/*40204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*40223*/     /*Scope*/ 24, /*->40248*/
/*40224*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*40227*/       OPC_EmitInteger, MVT::i32, 14, 
/*40230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*40248*/     0, /*End of Scope*/
/*40249*/   /*Scope*/ 1|128,1/*129*/, /*->40380*/
/*40251*/     OPC_RecordChild0, // #0 = $Rm
/*40252*/     OPC_RecordChild1, // #1 = $imm
/*40253*/     OPC_Scope, 69, /*->40324*/ // 2 children in Scope
/*40255*/       OPC_MoveChild, 1,
/*40257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40260*/       OPC_CheckType, MVT::i32,
/*40262*/       OPC_Scope, 30, /*->40294*/ // 2 children in Scope
/*40264*/         OPC_CheckPredicate, 86, // Predicate_imm0_31
/*40266*/         OPC_MoveParent,
/*40267*/         OPC_CheckType, MVT::i32,
/*40269*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40271*/         OPC_EmitConvertToTarget, 1,
/*40273*/         OPC_EmitInteger, MVT::i32, 14, 
/*40276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40294*/       /*Scope*/ 28, /*->40323*/
/*40295*/         OPC_MoveParent,
/*40296*/         OPC_CheckType, MVT::i32,
/*40298*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40300*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40303*/         OPC_EmitConvertToTarget, 1,
/*40305*/         OPC_EmitInteger, MVT::i32, 14, 
/*40308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*40323*/       0, /*End of Scope*/
/*40324*/     /*Scope*/ 54, /*->40379*/
/*40325*/       OPC_CheckChild1Type, MVT::i32,
/*40327*/       OPC_CheckType, MVT::i32,
/*40329*/       OPC_Scope, 23, /*->40354*/ // 2 children in Scope
/*40331*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40333*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40336*/         OPC_EmitInteger, MVT::i32, 14, 
/*40339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40354*/       /*Scope*/ 23, /*->40378*/
/*40355*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40357*/         OPC_EmitInteger, MVT::i32, 14, 
/*40360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40378*/       0, /*End of Scope*/
/*40379*/     0, /*End of Scope*/
/*40380*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_VAL(ISD::SRL),// ->40580
/*40385*/   OPC_Scope, 58, /*->40445*/ // 2 children in Scope
/*40387*/     OPC_RecordNode, // #0 = $src
/*40388*/     OPC_CheckType, MVT::i32,
/*40390*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40392*/     OPC_Scope, 25, /*->40419*/ // 2 children in Scope
/*40394*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*40397*/       OPC_EmitInteger, MVT::i32, 14, 
/*40400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*40419*/     /*Scope*/ 24, /*->40444*/
/*40420*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*40423*/       OPC_EmitInteger, MVT::i32, 14, 
/*40426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*40444*/     0, /*End of Scope*/
/*40445*/   /*Scope*/ 4|128,1/*132*/, /*->40579*/
/*40447*/     OPC_RecordChild0, // #0 = $Rm
/*40448*/     OPC_RecordChild1, // #1 = $imm5
/*40449*/     OPC_Scope, 72, /*->40523*/ // 2 children in Scope
/*40451*/       OPC_MoveChild, 1,
/*40453*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40456*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*40458*/       OPC_CheckType, MVT::i32,
/*40460*/       OPC_MoveParent,
/*40461*/       OPC_CheckType, MVT::i32,
/*40463*/       OPC_Scope, 28, /*->40493*/ // 2 children in Scope
/*40465*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40467*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40470*/         OPC_EmitConvertToTarget, 1,
/*40472*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*40475*/         OPC_EmitInteger, MVT::i32, 14, 
/*40478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*40493*/       /*Scope*/ 28, /*->40522*/
/*40494*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40496*/         OPC_EmitConvertToTarget, 1,
/*40498*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*40501*/         OPC_EmitInteger, MVT::i32, 14, 
/*40504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*40522*/       0, /*End of Scope*/
/*40523*/     /*Scope*/ 54, /*->40578*/
/*40524*/       OPC_CheckChild1Type, MVT::i32,
/*40526*/       OPC_CheckType, MVT::i32,
/*40528*/       OPC_Scope, 23, /*->40553*/ // 2 children in Scope
/*40530*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40532*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40535*/         OPC_EmitInteger, MVT::i32, 14, 
/*40538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40553*/       /*Scope*/ 23, /*->40577*/
/*40554*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40556*/         OPC_EmitInteger, MVT::i32, 14, 
/*40559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40565*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40577*/       0, /*End of Scope*/
/*40578*/     0, /*End of Scope*/
/*40579*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 6|128,89/*11398*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->51982
/*40584*/   OPC_MoveChild, 0,
/*40586*/   OPC_Scope, 66, /*->40654*/ // 91 children in Scope
/*40588*/     OPC_CheckInteger, 17|128,1/*145*/, 
/*40591*/     OPC_MoveParent,
/*40592*/     OPC_RecordChild1, // #0 = $a
/*40593*/     OPC_RecordChild2, // #1 = $pos
/*40594*/     OPC_MoveChild, 2,
/*40596*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40599*/     OPC_MoveParent,
/*40600*/     OPC_Scope, 25, /*->40627*/ // 2 children in Scope
/*40602*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40604*/       OPC_EmitConvertToTarget, 1,
/*40606*/       OPC_EmitInteger, MVT::i32, 0, 
/*40609*/       OPC_EmitInteger, MVT::i32, 14, 
/*40612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40615*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 145:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*40627*/     /*Scope*/ 25, /*->40653*/
/*40628*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40630*/       OPC_EmitConvertToTarget, 1,
/*40632*/       OPC_EmitInteger, MVT::i32, 0, 
/*40635*/       OPC_EmitInteger, MVT::i32, 14, 
/*40638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 145:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40653*/     0, /*End of Scope*/
/*40654*/   /*Scope*/ 66, /*->40721*/
/*40655*/     OPC_CheckInteger, 21|128,1/*149*/, 
/*40658*/     OPC_MoveParent,
/*40659*/     OPC_RecordChild1, // #0 = $a
/*40660*/     OPC_RecordChild2, // #1 = $pos
/*40661*/     OPC_MoveChild, 2,
/*40663*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40666*/     OPC_MoveParent,
/*40667*/     OPC_Scope, 25, /*->40694*/ // 2 children in Scope
/*40669*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40671*/       OPC_EmitConvertToTarget, 1,
/*40673*/       OPC_EmitInteger, MVT::i32, 0, 
/*40676*/       OPC_EmitInteger, MVT::i32, 14, 
/*40679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 149:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*40694*/     /*Scope*/ 25, /*->40720*/
/*40695*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40697*/       OPC_EmitConvertToTarget, 1,
/*40699*/       OPC_EmitInteger, MVT::i32, 0, 
/*40702*/       OPC_EmitInteger, MVT::i32, 14, 
/*40705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 149:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40720*/     0, /*End of Scope*/
/*40721*/   /*Scope*/ 55|128,5/*695*/, /*->41418*/
/*40723*/     OPC_CheckInteger, 83, 
/*40725*/     OPC_MoveParent,
/*40726*/     OPC_Scope, 55|128,1/*183*/, /*->40912*/ // 5 children in Scope
/*40729*/       OPC_RecordChild1, // #0 = $Vn
/*40730*/       OPC_Scope, 44, /*->40776*/ // 4 children in Scope
/*40732*/         OPC_CheckChild1Type, MVT::v4i16,
/*40734*/         OPC_MoveChild, 2,
/*40736*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40739*/         OPC_RecordChild0, // #1 = $Vm
/*40740*/         OPC_CheckChild0Type, MVT::v4i16,
/*40742*/         OPC_RecordChild1, // #2 = $lane
/*40743*/         OPC_MoveChild, 1,
/*40745*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40748*/         OPC_MoveParent,
/*40749*/         OPC_CheckType, MVT::v4i16,
/*40751*/         OPC_MoveParent,
/*40752*/         OPC_CheckType, MVT::v4i16,
/*40754*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40756*/         OPC_EmitConvertToTarget, 2,
/*40758*/         OPC_EmitInteger, MVT::i32, 14, 
/*40761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 83:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40776*/       /*Scope*/ 44, /*->40821*/
/*40777*/         OPC_CheckChild1Type, MVT::v2i32,
/*40779*/         OPC_MoveChild, 2,
/*40781*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40784*/         OPC_RecordChild0, // #1 = $Vm
/*40785*/         OPC_CheckChild0Type, MVT::v2i32,
/*40787*/         OPC_RecordChild1, // #2 = $lane
/*40788*/         OPC_MoveChild, 1,
/*40790*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40793*/         OPC_MoveParent,
/*40794*/         OPC_CheckType, MVT::v2i32,
/*40796*/         OPC_MoveParent,
/*40797*/         OPC_CheckType, MVT::v2i32,
/*40799*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40801*/         OPC_EmitConvertToTarget, 2,
/*40803*/         OPC_EmitInteger, MVT::i32, 14, 
/*40806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 83:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40821*/       /*Scope*/ 44, /*->40866*/
/*40822*/         OPC_CheckChild1Type, MVT::v8i16,
/*40824*/         OPC_MoveChild, 2,
/*40826*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40829*/         OPC_RecordChild0, // #1 = $Vm
/*40830*/         OPC_CheckChild0Type, MVT::v4i16,
/*40832*/         OPC_RecordChild1, // #2 = $lane
/*40833*/         OPC_MoveChild, 1,
/*40835*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40838*/         OPC_MoveParent,
/*40839*/         OPC_CheckType, MVT::v8i16,
/*40841*/         OPC_MoveParent,
/*40842*/         OPC_CheckType, MVT::v8i16,
/*40844*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40846*/         OPC_EmitConvertToTarget, 2,
/*40848*/         OPC_EmitInteger, MVT::i32, 14, 
/*40851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 83:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40866*/       /*Scope*/ 44, /*->40911*/
/*40867*/         OPC_CheckChild1Type, MVT::v4i32,
/*40869*/         OPC_MoveChild, 2,
/*40871*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40874*/         OPC_RecordChild0, // #1 = $Vm
/*40875*/         OPC_CheckChild0Type, MVT::v2i32,
/*40877*/         OPC_RecordChild1, // #2 = $lane
/*40878*/         OPC_MoveChild, 1,
/*40880*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40883*/         OPC_MoveParent,
/*40884*/         OPC_CheckType, MVT::v4i32,
/*40886*/         OPC_MoveParent,
/*40887*/         OPC_CheckType, MVT::v4i32,
/*40889*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40891*/         OPC_EmitConvertToTarget, 2,
/*40893*/         OPC_EmitInteger, MVT::i32, 14, 
/*40896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40899*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 83:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40911*/       0, /*End of Scope*/
/*40912*/     /*Scope*/ 24|128,1/*152*/, /*->41066*/
/*40914*/       OPC_MoveChild, 1,
/*40916*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40919*/       OPC_RecordChild0, // #0 = $Vm
/*40920*/       OPC_Scope, 71, /*->40993*/ // 2 children in Scope
/*40922*/         OPC_CheckChild0Type, MVT::v4i16,
/*40924*/         OPC_RecordChild1, // #1 = $lane
/*40925*/         OPC_MoveChild, 1,
/*40927*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40930*/         OPC_MoveParent,
/*40931*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->40962
/*40934*/           OPC_MoveParent,
/*40935*/           OPC_RecordChild2, // #2 = $Vn
/*40936*/           OPC_CheckChild2Type, MVT::v4i16,
/*40938*/           OPC_CheckType, MVT::v4i16,
/*40940*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40942*/           OPC_EmitConvertToTarget, 1,
/*40944*/           OPC_EmitInteger, MVT::i32, 14, 
/*40947*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40950*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 83:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->40992
/*40964*/           OPC_MoveParent,
/*40965*/           OPC_RecordChild2, // #2 = $Vn
/*40966*/           OPC_CheckChild2Type, MVT::v8i16,
/*40968*/           OPC_CheckType, MVT::v8i16,
/*40970*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40972*/           OPC_EmitConvertToTarget, 1,
/*40974*/           OPC_EmitInteger, MVT::i32, 14, 
/*40977*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40980*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 83:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*40993*/       /*Scope*/ 71, /*->41065*/
/*40994*/         OPC_CheckChild0Type, MVT::v2i32,
/*40996*/         OPC_RecordChild1, // #1 = $lane
/*40997*/         OPC_MoveChild, 1,
/*40999*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41002*/         OPC_MoveParent,
/*41003*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->41034
/*41006*/           OPC_MoveParent,
/*41007*/           OPC_RecordChild2, // #2 = $Vn
/*41008*/           OPC_CheckChild2Type, MVT::v2i32,
/*41010*/           OPC_CheckType, MVT::v2i32,
/*41012*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41014*/           OPC_EmitConvertToTarget, 1,
/*41016*/           OPC_EmitInteger, MVT::i32, 14, 
/*41019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41022*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 83:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->41064
/*41036*/           OPC_MoveParent,
/*41037*/           OPC_RecordChild2, // #2 = $Vn
/*41038*/           OPC_CheckChild2Type, MVT::v4i32,
/*41040*/           OPC_CheckType, MVT::v4i32,
/*41042*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41044*/           OPC_EmitConvertToTarget, 1,
/*41046*/           OPC_EmitInteger, MVT::i32, 14, 
/*41049*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41052*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 83:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41065*/       0, /*End of Scope*/
/*41066*/     /*Scope*/ 123, /*->41190*/
/*41067*/       OPC_RecordChild1, // #0 = $src1
/*41068*/       OPC_Scope, 59, /*->41129*/ // 2 children in Scope
/*41070*/         OPC_CheckChild1Type, MVT::v8i16,
/*41072*/         OPC_MoveChild, 2,
/*41074*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41077*/         OPC_RecordChild0, // #1 = $src2
/*41078*/         OPC_CheckChild0Type, MVT::v8i16,
/*41080*/         OPC_RecordChild1, // #2 = $lane
/*41081*/         OPC_MoveChild, 1,
/*41083*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41086*/         OPC_MoveParent,
/*41087*/         OPC_CheckType, MVT::v8i16,
/*41089*/         OPC_MoveParent,
/*41090*/         OPC_CheckType, MVT::v8i16,
/*41092*/         OPC_EmitConvertToTarget, 2,
/*41094*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*41097*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*41106*/         OPC_EmitConvertToTarget, 2,
/*41108*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*41111*/         OPC_EmitInteger, MVT::i32, 14, 
/*41114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 83:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41129*/       /*Scope*/ 59, /*->41189*/
/*41130*/         OPC_CheckChild1Type, MVT::v4i32,
/*41132*/         OPC_MoveChild, 2,
/*41134*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41137*/         OPC_RecordChild0, // #1 = $src2
/*41138*/         OPC_CheckChild0Type, MVT::v4i32,
/*41140*/         OPC_RecordChild1, // #2 = $lane
/*41141*/         OPC_MoveChild, 1,
/*41143*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41146*/         OPC_MoveParent,
/*41147*/         OPC_CheckType, MVT::v4i32,
/*41149*/         OPC_MoveParent,
/*41150*/         OPC_CheckType, MVT::v4i32,
/*41152*/         OPC_EmitConvertToTarget, 2,
/*41154*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*41157*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*41166*/         OPC_EmitConvertToTarget, 2,
/*41168*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*41171*/         OPC_EmitInteger, MVT::i32, 14, 
/*41174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 83:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41189*/       0, /*End of Scope*/
/*41190*/     /*Scope*/ 118, /*->41309*/
/*41191*/       OPC_MoveChild, 1,
/*41193*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41196*/       OPC_RecordChild0, // #0 = $src2
/*41197*/       OPC_Scope, 54, /*->41253*/ // 2 children in Scope
/*41199*/         OPC_CheckChild0Type, MVT::v8i16,
/*41201*/         OPC_RecordChild1, // #1 = $lane
/*41202*/         OPC_MoveChild, 1,
/*41204*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41207*/         OPC_MoveParent,
/*41208*/         OPC_CheckType, MVT::v8i16,
/*41210*/         OPC_MoveParent,
/*41211*/         OPC_RecordChild2, // #2 = $src1
/*41212*/         OPC_CheckChild2Type, MVT::v8i16,
/*41214*/         OPC_CheckType, MVT::v8i16,
/*41216*/         OPC_EmitConvertToTarget, 1,
/*41218*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*41221*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*41230*/         OPC_EmitConvertToTarget, 1,
/*41232*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*41235*/         OPC_EmitInteger, MVT::i32, 14, 
/*41238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 83:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41253*/       /*Scope*/ 54, /*->41308*/
/*41254*/         OPC_CheckChild0Type, MVT::v4i32,
/*41256*/         OPC_RecordChild1, // #1 = $lane
/*41257*/         OPC_MoveChild, 1,
/*41259*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41262*/         OPC_MoveParent,
/*41263*/         OPC_CheckType, MVT::v4i32,
/*41265*/         OPC_MoveParent,
/*41266*/         OPC_RecordChild2, // #2 = $src1
/*41267*/         OPC_CheckChild2Type, MVT::v4i32,
/*41269*/         OPC_CheckType, MVT::v4i32,
/*41271*/         OPC_EmitConvertToTarget, 1,
/*41273*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*41276*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*41285*/         OPC_EmitConvertToTarget, 1,
/*41287*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*41290*/         OPC_EmitInteger, MVT::i32, 14, 
/*41293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 83:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41308*/       0, /*End of Scope*/
/*41309*/     /*Scope*/ 107, /*->41417*/
/*41310*/       OPC_RecordChild1, // #0 = $Vn
/*41311*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->41338
/*41314*/         OPC_CheckChild1Type, MVT::v4i16,
/*41316*/         OPC_RecordChild2, // #1 = $Vm
/*41317*/         OPC_CheckChild2Type, MVT::v4i16,
/*41319*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41321*/         OPC_EmitInteger, MVT::i32, 14, 
/*41324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 83:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->41364
/*41340*/         OPC_CheckChild1Type, MVT::v2i32,
/*41342*/         OPC_RecordChild2, // #1 = $Vm
/*41343*/         OPC_CheckChild2Type, MVT::v2i32,
/*41345*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41347*/         OPC_EmitInteger, MVT::i32, 14, 
/*41350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41353*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 83:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->41390
/*41366*/         OPC_CheckChild1Type, MVT::v8i16,
/*41368*/         OPC_RecordChild2, // #1 = $Vm
/*41369*/         OPC_CheckChild2Type, MVT::v8i16,
/*41371*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41373*/         OPC_EmitInteger, MVT::i32, 14, 
/*41376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41379*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 83:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->41416
/*41392*/         OPC_CheckChild1Type, MVT::v4i32,
/*41394*/         OPC_RecordChild2, // #1 = $Vm
/*41395*/         OPC_CheckChild2Type, MVT::v4i32,
/*41397*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41399*/         OPC_EmitInteger, MVT::i32, 14, 
/*41402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41405*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 83:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*41417*/     0, /*End of Scope*/
/*41418*/   /*Scope*/ 55|128,5/*695*/, /*->42115*/
/*41420*/     OPC_CheckInteger, 89, 
/*41422*/     OPC_MoveParent,
/*41423*/     OPC_Scope, 55|128,1/*183*/, /*->41609*/ // 5 children in Scope
/*41426*/       OPC_RecordChild1, // #0 = $Vn
/*41427*/       OPC_Scope, 44, /*->41473*/ // 4 children in Scope
/*41429*/         OPC_CheckChild1Type, MVT::v4i16,
/*41431*/         OPC_MoveChild, 2,
/*41433*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41436*/         OPC_RecordChild0, // #1 = $Vm
/*41437*/         OPC_CheckChild0Type, MVT::v4i16,
/*41439*/         OPC_RecordChild1, // #2 = $lane
/*41440*/         OPC_MoveChild, 1,
/*41442*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41445*/         OPC_MoveParent,
/*41446*/         OPC_CheckType, MVT::v4i16,
/*41448*/         OPC_MoveParent,
/*41449*/         OPC_CheckType, MVT::v4i16,
/*41451*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41453*/         OPC_EmitConvertToTarget, 2,
/*41455*/         OPC_EmitInteger, MVT::i32, 14, 
/*41458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 89:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41473*/       /*Scope*/ 44, /*->41518*/
/*41474*/         OPC_CheckChild1Type, MVT::v2i32,
/*41476*/         OPC_MoveChild, 2,
/*41478*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41481*/         OPC_RecordChild0, // #1 = $Vm
/*41482*/         OPC_CheckChild0Type, MVT::v2i32,
/*41484*/         OPC_RecordChild1, // #2 = $lane
/*41485*/         OPC_MoveChild, 1,
/*41487*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41490*/         OPC_MoveParent,
/*41491*/         OPC_CheckType, MVT::v2i32,
/*41493*/         OPC_MoveParent,
/*41494*/         OPC_CheckType, MVT::v2i32,
/*41496*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41498*/         OPC_EmitConvertToTarget, 2,
/*41500*/         OPC_EmitInteger, MVT::i32, 14, 
/*41503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 89:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41518*/       /*Scope*/ 44, /*->41563*/
/*41519*/         OPC_CheckChild1Type, MVT::v8i16,
/*41521*/         OPC_MoveChild, 2,
/*41523*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41526*/         OPC_RecordChild0, // #1 = $Vm
/*41527*/         OPC_CheckChild0Type, MVT::v4i16,
/*41529*/         OPC_RecordChild1, // #2 = $lane
/*41530*/         OPC_MoveChild, 1,
/*41532*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41535*/         OPC_MoveParent,
/*41536*/         OPC_CheckType, MVT::v8i16,
/*41538*/         OPC_MoveParent,
/*41539*/         OPC_CheckType, MVT::v8i16,
/*41541*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41543*/         OPC_EmitConvertToTarget, 2,
/*41545*/         OPC_EmitInteger, MVT::i32, 14, 
/*41548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 89:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41563*/       /*Scope*/ 44, /*->41608*/
/*41564*/         OPC_CheckChild1Type, MVT::v4i32,
/*41566*/         OPC_MoveChild, 2,
/*41568*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41571*/         OPC_RecordChild0, // #1 = $Vm
/*41572*/         OPC_CheckChild0Type, MVT::v2i32,
/*41574*/         OPC_RecordChild1, // #2 = $lane
/*41575*/         OPC_MoveChild, 1,
/*41577*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41580*/         OPC_MoveParent,
/*41581*/         OPC_CheckType, MVT::v4i32,
/*41583*/         OPC_MoveParent,
/*41584*/         OPC_CheckType, MVT::v4i32,
/*41586*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41588*/         OPC_EmitConvertToTarget, 2,
/*41590*/         OPC_EmitInteger, MVT::i32, 14, 
/*41593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 89:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41608*/       0, /*End of Scope*/
/*41609*/     /*Scope*/ 24|128,1/*152*/, /*->41763*/
/*41611*/       OPC_MoveChild, 1,
/*41613*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41616*/       OPC_RecordChild0, // #0 = $Vm
/*41617*/       OPC_Scope, 71, /*->41690*/ // 2 children in Scope
/*41619*/         OPC_CheckChild0Type, MVT::v4i16,
/*41621*/         OPC_RecordChild1, // #1 = $lane
/*41622*/         OPC_MoveChild, 1,
/*41624*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41627*/         OPC_MoveParent,
/*41628*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->41659
/*41631*/           OPC_MoveParent,
/*41632*/           OPC_RecordChild2, // #2 = $Vn
/*41633*/           OPC_CheckChild2Type, MVT::v4i16,
/*41635*/           OPC_CheckType, MVT::v4i16,
/*41637*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41639*/           OPC_EmitConvertToTarget, 1,
/*41641*/           OPC_EmitInteger, MVT::i32, 14, 
/*41644*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41647*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 89:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->41689
/*41661*/           OPC_MoveParent,
/*41662*/           OPC_RecordChild2, // #2 = $Vn
/*41663*/           OPC_CheckChild2Type, MVT::v8i16,
/*41665*/           OPC_CheckType, MVT::v8i16,
/*41667*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41669*/           OPC_EmitConvertToTarget, 1,
/*41671*/           OPC_EmitInteger, MVT::i32, 14, 
/*41674*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41677*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 89:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41690*/       /*Scope*/ 71, /*->41762*/
/*41691*/         OPC_CheckChild0Type, MVT::v2i32,
/*41693*/         OPC_RecordChild1, // #1 = $lane
/*41694*/         OPC_MoveChild, 1,
/*41696*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41699*/         OPC_MoveParent,
/*41700*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->41731
/*41703*/           OPC_MoveParent,
/*41704*/           OPC_RecordChild2, // #2 = $Vn
/*41705*/           OPC_CheckChild2Type, MVT::v2i32,
/*41707*/           OPC_CheckType, MVT::v2i32,
/*41709*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41711*/           OPC_EmitConvertToTarget, 1,
/*41713*/           OPC_EmitInteger, MVT::i32, 14, 
/*41716*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41719*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 89:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->41761
/*41733*/           OPC_MoveParent,
/*41734*/           OPC_RecordChild2, // #2 = $Vn
/*41735*/           OPC_CheckChild2Type, MVT::v4i32,
/*41737*/           OPC_CheckType, MVT::v4i32,
/*41739*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41741*/           OPC_EmitConvertToTarget, 1,
/*41743*/           OPC_EmitInteger, MVT::i32, 14, 
/*41746*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41749*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 89:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41762*/       0, /*End of Scope*/
/*41763*/     /*Scope*/ 123, /*->41887*/
/*41764*/       OPC_RecordChild1, // #0 = $src1
/*41765*/       OPC_Scope, 59, /*->41826*/ // 2 children in Scope
/*41767*/         OPC_CheckChild1Type, MVT::v8i16,
/*41769*/         OPC_MoveChild, 2,
/*41771*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41774*/         OPC_RecordChild0, // #1 = $src2
/*41775*/         OPC_CheckChild0Type, MVT::v8i16,
/*41777*/         OPC_RecordChild1, // #2 = $lane
/*41778*/         OPC_MoveChild, 1,
/*41780*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41783*/         OPC_MoveParent,
/*41784*/         OPC_CheckType, MVT::v8i16,
/*41786*/         OPC_MoveParent,
/*41787*/         OPC_CheckType, MVT::v8i16,
/*41789*/         OPC_EmitConvertToTarget, 2,
/*41791*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*41794*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*41803*/         OPC_EmitConvertToTarget, 2,
/*41805*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*41808*/         OPC_EmitInteger, MVT::i32, 14, 
/*41811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 89:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41826*/       /*Scope*/ 59, /*->41886*/
/*41827*/         OPC_CheckChild1Type, MVT::v4i32,
/*41829*/         OPC_MoveChild, 2,
/*41831*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41834*/         OPC_RecordChild0, // #1 = $src2
/*41835*/         OPC_CheckChild0Type, MVT::v4i32,
/*41837*/         OPC_RecordChild1, // #2 = $lane
/*41838*/         OPC_MoveChild, 1,
/*41840*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41843*/         OPC_MoveParent,
/*41844*/         OPC_CheckType, MVT::v4i32,
/*41846*/         OPC_MoveParent,
/*41847*/         OPC_CheckType, MVT::v4i32,
/*41849*/         OPC_EmitConvertToTarget, 2,
/*41851*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*41854*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*41863*/         OPC_EmitConvertToTarget, 2,
/*41865*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*41868*/         OPC_EmitInteger, MVT::i32, 14, 
/*41871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41874*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 89:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41886*/       0, /*End of Scope*/
/*41887*/     /*Scope*/ 118, /*->42006*/
/*41888*/       OPC_MoveChild, 1,
/*41890*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41893*/       OPC_RecordChild0, // #0 = $src2
/*41894*/       OPC_Scope, 54, /*->41950*/ // 2 children in Scope
/*41896*/         OPC_CheckChild0Type, MVT::v8i16,
/*41898*/         OPC_RecordChild1, // #1 = $lane
/*41899*/         OPC_MoveChild, 1,
/*41901*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41904*/         OPC_MoveParent,
/*41905*/         OPC_CheckType, MVT::v8i16,
/*41907*/         OPC_MoveParent,
/*41908*/         OPC_RecordChild2, // #2 = $src1
/*41909*/         OPC_CheckChild2Type, MVT::v8i16,
/*41911*/         OPC_CheckType, MVT::v8i16,
/*41913*/         OPC_EmitConvertToTarget, 1,
/*41915*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*41918*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*41927*/         OPC_EmitConvertToTarget, 1,
/*41929*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*41932*/         OPC_EmitInteger, MVT::i32, 14, 
/*41935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 89:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41950*/       /*Scope*/ 54, /*->42005*/
/*41951*/         OPC_CheckChild0Type, MVT::v4i32,
/*41953*/         OPC_RecordChild1, // #1 = $lane
/*41954*/         OPC_MoveChild, 1,
/*41956*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41959*/         OPC_MoveParent,
/*41960*/         OPC_CheckType, MVT::v4i32,
/*41962*/         OPC_MoveParent,
/*41963*/         OPC_RecordChild2, // #2 = $src1
/*41964*/         OPC_CheckChild2Type, MVT::v4i32,
/*41966*/         OPC_CheckType, MVT::v4i32,
/*41968*/         OPC_EmitConvertToTarget, 1,
/*41970*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*41973*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*41982*/         OPC_EmitConvertToTarget, 1,
/*41984*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*41987*/         OPC_EmitInteger, MVT::i32, 14, 
/*41990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 89:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*42005*/       0, /*End of Scope*/
/*42006*/     /*Scope*/ 107, /*->42114*/
/*42007*/       OPC_RecordChild1, // #0 = $Vn
/*42008*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->42035
/*42011*/         OPC_CheckChild1Type, MVT::v4i16,
/*42013*/         OPC_RecordChild2, // #1 = $Vm
/*42014*/         OPC_CheckChild2Type, MVT::v4i16,
/*42016*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42018*/         OPC_EmitInteger, MVT::i32, 14, 
/*42021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42024*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 89:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->42061
/*42037*/         OPC_CheckChild1Type, MVT::v2i32,
/*42039*/         OPC_RecordChild2, // #1 = $Vm
/*42040*/         OPC_CheckChild2Type, MVT::v2i32,
/*42042*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42044*/         OPC_EmitInteger, MVT::i32, 14, 
/*42047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42050*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 89:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->42087
/*42063*/         OPC_CheckChild1Type, MVT::v8i16,
/*42065*/         OPC_RecordChild2, // #1 = $Vm
/*42066*/         OPC_CheckChild2Type, MVT::v8i16,
/*42068*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42070*/         OPC_EmitInteger, MVT::i32, 14, 
/*42073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 89:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->42113
/*42089*/         OPC_CheckChild1Type, MVT::v4i32,
/*42091*/         OPC_RecordChild2, // #1 = $Vm
/*42092*/         OPC_CheckChild2Type, MVT::v4i32,
/*42094*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42096*/         OPC_EmitInteger, MVT::i32, 14, 
/*42099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 89:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*42114*/     0, /*End of Scope*/
/*42115*/   /*Scope*/ 116|128,1/*244*/, /*->42361*/
/*42117*/     OPC_CheckInteger, 84, 
/*42119*/     OPC_MoveParent,
/*42120*/     OPC_Scope, 93, /*->42215*/ // 3 children in Scope
/*42122*/       OPC_RecordChild1, // #0 = $Vn
/*42123*/       OPC_Scope, 44, /*->42169*/ // 2 children in Scope
/*42125*/         OPC_CheckChild1Type, MVT::v4i16,
/*42127*/         OPC_MoveChild, 2,
/*42129*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42132*/         OPC_RecordChild0, // #1 = $Vm
/*42133*/         OPC_CheckChild0Type, MVT::v4i16,
/*42135*/         OPC_RecordChild1, // #2 = $lane
/*42136*/         OPC_MoveChild, 1,
/*42138*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42141*/         OPC_MoveParent,
/*42142*/         OPC_CheckType, MVT::v4i16,
/*42144*/         OPC_MoveParent,
/*42145*/         OPC_CheckType, MVT::v4i32,
/*42147*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42149*/         OPC_EmitConvertToTarget, 2,
/*42151*/         OPC_EmitInteger, MVT::i32, 14, 
/*42154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 84:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42169*/       /*Scope*/ 44, /*->42214*/
/*42170*/         OPC_CheckChild1Type, MVT::v2i32,
/*42172*/         OPC_MoveChild, 2,
/*42174*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42177*/         OPC_RecordChild0, // #1 = $Vm
/*42178*/         OPC_CheckChild0Type, MVT::v2i32,
/*42180*/         OPC_RecordChild1, // #2 = $lane
/*42181*/         OPC_MoveChild, 1,
/*42183*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42186*/         OPC_MoveParent,
/*42187*/         OPC_CheckType, MVT::v2i32,
/*42189*/         OPC_MoveParent,
/*42190*/         OPC_CheckType, MVT::v2i64,
/*42192*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42194*/         OPC_EmitConvertToTarget, 2,
/*42196*/         OPC_EmitInteger, MVT::i32, 14, 
/*42199*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42202*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 84:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42214*/       0, /*End of Scope*/
/*42215*/     /*Scope*/ 88, /*->42304*/
/*42216*/       OPC_MoveChild, 1,
/*42218*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42221*/       OPC_RecordChild0, // #0 = $Vm
/*42222*/       OPC_Scope, 39, /*->42263*/ // 2 children in Scope
/*42224*/         OPC_CheckChild0Type, MVT::v4i16,
/*42226*/         OPC_RecordChild1, // #1 = $lane
/*42227*/         OPC_MoveChild, 1,
/*42229*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42232*/         OPC_MoveParent,
/*42233*/         OPC_CheckType, MVT::v4i16,
/*42235*/         OPC_MoveParent,
/*42236*/         OPC_RecordChild2, // #2 = $Vn
/*42237*/         OPC_CheckChild2Type, MVT::v4i16,
/*42239*/         OPC_CheckType, MVT::v4i32,
/*42241*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42243*/         OPC_EmitConvertToTarget, 1,
/*42245*/         OPC_EmitInteger, MVT::i32, 14, 
/*42248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42251*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 84:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42263*/       /*Scope*/ 39, /*->42303*/
/*42264*/         OPC_CheckChild0Type, MVT::v2i32,
/*42266*/         OPC_RecordChild1, // #1 = $lane
/*42267*/         OPC_MoveChild, 1,
/*42269*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42272*/         OPC_MoveParent,
/*42273*/         OPC_CheckType, MVT::v2i32,
/*42275*/         OPC_MoveParent,
/*42276*/         OPC_RecordChild2, // #2 = $Vn
/*42277*/         OPC_CheckChild2Type, MVT::v2i32,
/*42279*/         OPC_CheckType, MVT::v2i64,
/*42281*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42283*/         OPC_EmitConvertToTarget, 1,
/*42285*/         OPC_EmitInteger, MVT::i32, 14, 
/*42288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 84:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42303*/       0, /*End of Scope*/
/*42304*/     /*Scope*/ 55, /*->42360*/
/*42305*/       OPC_RecordChild1, // #0 = $Vn
/*42306*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->42333
/*42309*/         OPC_CheckChild1Type, MVT::v4i16,
/*42311*/         OPC_RecordChild2, // #1 = $Vm
/*42312*/         OPC_CheckChild2Type, MVT::v4i16,
/*42314*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42316*/         OPC_EmitInteger, MVT::i32, 14, 
/*42319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 84:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->42359
/*42335*/         OPC_CheckChild1Type, MVT::v2i32,
/*42337*/         OPC_RecordChild2, // #1 = $Vm
/*42338*/         OPC_CheckChild2Type, MVT::v2i32,
/*42340*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42342*/         OPC_EmitInteger, MVT::i32, 14, 
/*42345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 84:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*42360*/     0, /*End of Scope*/
/*42361*/   /*Scope*/ 62|128,2/*318*/, /*->42681*/
/*42363*/     OPC_CheckInteger, 81, 
/*42365*/     OPC_MoveParent,
/*42366*/     OPC_RecordChild1, // #0 = $src1
/*42367*/     OPC_Scope, 77, /*->42446*/ // 4 children in Scope
/*42369*/       OPC_CheckChild1Type, MVT::v4i32,
/*42371*/       OPC_RecordChild2, // #1 = $Vn
/*42372*/       OPC_CheckChild2Type, MVT::v4i16,
/*42374*/       OPC_Scope, 43, /*->42419*/ // 2 children in Scope
/*42376*/         OPC_MoveChild, 3,
/*42378*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42381*/         OPC_RecordChild0, // #2 = $Vm
/*42382*/         OPC_CheckChild0Type, MVT::v4i16,
/*42384*/         OPC_RecordChild1, // #3 = $lane
/*42385*/         OPC_MoveChild, 1,
/*42387*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42390*/         OPC_MoveParent,
/*42391*/         OPC_CheckType, MVT::v4i16,
/*42393*/         OPC_MoveParent,
/*42394*/         OPC_CheckType, MVT::v4i32,
/*42396*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42398*/         OPC_EmitConvertToTarget, 3,
/*42400*/         OPC_EmitInteger, MVT::i32, 14, 
/*42403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 81:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42419*/       /*Scope*/ 25, /*->42445*/
/*42420*/         OPC_RecordChild3, // #2 = $Vm
/*42421*/         OPC_CheckChild3Type, MVT::v4i16,
/*42423*/         OPC_CheckType, MVT::v4i32,
/*42425*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42427*/         OPC_EmitInteger, MVT::i32, 14, 
/*42430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42433*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 81:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42445*/       0, /*End of Scope*/
/*42446*/     /*Scope*/ 77, /*->42524*/
/*42447*/       OPC_CheckChild1Type, MVT::v2i64,
/*42449*/       OPC_RecordChild2, // #1 = $Vn
/*42450*/       OPC_CheckChild2Type, MVT::v2i32,
/*42452*/       OPC_Scope, 43, /*->42497*/ // 2 children in Scope
/*42454*/         OPC_MoveChild, 3,
/*42456*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42459*/         OPC_RecordChild0, // #2 = $Vm
/*42460*/         OPC_CheckChild0Type, MVT::v2i32,
/*42462*/         OPC_RecordChild1, // #3 = $lane
/*42463*/         OPC_MoveChild, 1,
/*42465*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42468*/         OPC_MoveParent,
/*42469*/         OPC_CheckType, MVT::v2i32,
/*42471*/         OPC_MoveParent,
/*42472*/         OPC_CheckType, MVT::v2i64,
/*42474*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42476*/         OPC_EmitConvertToTarget, 3,
/*42478*/         OPC_EmitInteger, MVT::i32, 14, 
/*42481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 81:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42497*/       /*Scope*/ 25, /*->42523*/
/*42498*/         OPC_RecordChild3, // #2 = $Vm
/*42499*/         OPC_CheckChild3Type, MVT::v2i32,
/*42501*/         OPC_CheckType, MVT::v2i64,
/*42503*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42505*/         OPC_EmitInteger, MVT::i32, 14, 
/*42508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 81:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42523*/       0, /*End of Scope*/
/*42524*/     /*Scope*/ 77, /*->42602*/
/*42525*/       OPC_CheckChild1Type, MVT::v4i16,
/*42527*/       OPC_RecordChild2, // #1 = $src1
/*42528*/       OPC_CheckChild2Type, MVT::v4i32,
/*42530*/       OPC_Scope, 43, /*->42575*/ // 2 children in Scope
/*42532*/         OPC_MoveChild, 3,
/*42534*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42537*/         OPC_RecordChild0, // #2 = $Vm
/*42538*/         OPC_CheckChild0Type, MVT::v4i16,
/*42540*/         OPC_RecordChild1, // #3 = $lane
/*42541*/         OPC_MoveChild, 1,
/*42543*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42546*/         OPC_MoveParent,
/*42547*/         OPC_CheckType, MVT::v4i16,
/*42549*/         OPC_MoveParent,
/*42550*/         OPC_CheckType, MVT::v4i32,
/*42552*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42554*/         OPC_EmitConvertToTarget, 3,
/*42556*/         OPC_EmitInteger, MVT::i32, 14, 
/*42559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42562*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42575*/       /*Scope*/ 25, /*->42601*/
/*42576*/         OPC_RecordChild3, // #2 = $Vm
/*42577*/         OPC_CheckChild3Type, MVT::v4i16,
/*42579*/         OPC_CheckType, MVT::v4i32,
/*42581*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42583*/         OPC_EmitInteger, MVT::i32, 14, 
/*42586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42601*/       0, /*End of Scope*/
/*42602*/     /*Scope*/ 77, /*->42680*/
/*42603*/       OPC_CheckChild1Type, MVT::v2i32,
/*42605*/       OPC_RecordChild2, // #1 = $src1
/*42606*/       OPC_CheckChild2Type, MVT::v2i64,
/*42608*/       OPC_Scope, 43, /*->42653*/ // 2 children in Scope
/*42610*/         OPC_MoveChild, 3,
/*42612*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42615*/         OPC_RecordChild0, // #2 = $Vm
/*42616*/         OPC_CheckChild0Type, MVT::v2i32,
/*42618*/         OPC_RecordChild1, // #3 = $lane
/*42619*/         OPC_MoveChild, 1,
/*42621*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42624*/         OPC_MoveParent,
/*42625*/         OPC_CheckType, MVT::v2i32,
/*42627*/         OPC_MoveParent,
/*42628*/         OPC_CheckType, MVT::v2i64,
/*42630*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42632*/         OPC_EmitConvertToTarget, 3,
/*42634*/         OPC_EmitInteger, MVT::i32, 14, 
/*42637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42653*/       /*Scope*/ 25, /*->42679*/
/*42654*/         OPC_RecordChild3, // #2 = $Vm
/*42655*/         OPC_CheckChild3Type, MVT::v2i32,
/*42657*/         OPC_CheckType, MVT::v2i64,
/*42659*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42661*/         OPC_EmitInteger, MVT::i32, 14, 
/*42664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42679*/       0, /*End of Scope*/
/*42680*/     0, /*End of Scope*/
/*42681*/   /*Scope*/ 62|128,2/*318*/, /*->43001*/
/*42683*/     OPC_CheckInteger, 82, 
/*42685*/     OPC_MoveParent,
/*42686*/     OPC_RecordChild1, // #0 = $src1
/*42687*/     OPC_Scope, 77, /*->42766*/ // 4 children in Scope
/*42689*/       OPC_CheckChild1Type, MVT::v4i32,
/*42691*/       OPC_RecordChild2, // #1 = $Vn
/*42692*/       OPC_CheckChild2Type, MVT::v4i16,
/*42694*/       OPC_Scope, 43, /*->42739*/ // 2 children in Scope
/*42696*/         OPC_MoveChild, 3,
/*42698*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42701*/         OPC_RecordChild0, // #2 = $Vm
/*42702*/         OPC_CheckChild0Type, MVT::v4i16,
/*42704*/         OPC_RecordChild1, // #3 = $lane
/*42705*/         OPC_MoveChild, 1,
/*42707*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42710*/         OPC_MoveParent,
/*42711*/         OPC_CheckType, MVT::v4i16,
/*42713*/         OPC_MoveParent,
/*42714*/         OPC_CheckType, MVT::v4i32,
/*42716*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42718*/         OPC_EmitConvertToTarget, 3,
/*42720*/         OPC_EmitInteger, MVT::i32, 14, 
/*42723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42726*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 82:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42739*/       /*Scope*/ 25, /*->42765*/
/*42740*/         OPC_RecordChild3, // #2 = $Vm
/*42741*/         OPC_CheckChild3Type, MVT::v4i16,
/*42743*/         OPC_CheckType, MVT::v4i32,
/*42745*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42747*/         OPC_EmitInteger, MVT::i32, 14, 
/*42750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 82:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42765*/       0, /*End of Scope*/
/*42766*/     /*Scope*/ 77, /*->42844*/
/*42767*/       OPC_CheckChild1Type, MVT::v2i64,
/*42769*/       OPC_RecordChild2, // #1 = $Vn
/*42770*/       OPC_CheckChild2Type, MVT::v2i32,
/*42772*/       OPC_Scope, 43, /*->42817*/ // 2 children in Scope
/*42774*/         OPC_MoveChild, 3,
/*42776*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42779*/         OPC_RecordChild0, // #2 = $Vm
/*42780*/         OPC_CheckChild0Type, MVT::v2i32,
/*42782*/         OPC_RecordChild1, // #3 = $lane
/*42783*/         OPC_MoveChild, 1,
/*42785*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42788*/         OPC_MoveParent,
/*42789*/         OPC_CheckType, MVT::v2i32,
/*42791*/         OPC_MoveParent,
/*42792*/         OPC_CheckType, MVT::v2i64,
/*42794*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42796*/         OPC_EmitConvertToTarget, 3,
/*42798*/         OPC_EmitInteger, MVT::i32, 14, 
/*42801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 82:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42817*/       /*Scope*/ 25, /*->42843*/
/*42818*/         OPC_RecordChild3, // #2 = $Vm
/*42819*/         OPC_CheckChild3Type, MVT::v2i32,
/*42821*/         OPC_CheckType, MVT::v2i64,
/*42823*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42825*/         OPC_EmitInteger, MVT::i32, 14, 
/*42828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 82:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42843*/       0, /*End of Scope*/
/*42844*/     /*Scope*/ 77, /*->42922*/
/*42845*/       OPC_CheckChild1Type, MVT::v4i16,
/*42847*/       OPC_RecordChild2, // #1 = $src1
/*42848*/       OPC_CheckChild2Type, MVT::v4i32,
/*42850*/       OPC_Scope, 43, /*->42895*/ // 2 children in Scope
/*42852*/         OPC_MoveChild, 3,
/*42854*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42857*/         OPC_RecordChild0, // #2 = $Vm
/*42858*/         OPC_CheckChild0Type, MVT::v4i16,
/*42860*/         OPC_RecordChild1, // #3 = $lane
/*42861*/         OPC_MoveChild, 1,
/*42863*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42866*/         OPC_MoveParent,
/*42867*/         OPC_CheckType, MVT::v4i16,
/*42869*/         OPC_MoveParent,
/*42870*/         OPC_CheckType, MVT::v4i32,
/*42872*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42874*/         OPC_EmitConvertToTarget, 3,
/*42876*/         OPC_EmitInteger, MVT::i32, 14, 
/*42879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42882*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 82:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42895*/       /*Scope*/ 25, /*->42921*/
/*42896*/         OPC_RecordChild3, // #2 = $Vm
/*42897*/         OPC_CheckChild3Type, MVT::v4i16,
/*42899*/         OPC_CheckType, MVT::v4i32,
/*42901*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42903*/         OPC_EmitInteger, MVT::i32, 14, 
/*42906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42909*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 82:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42921*/       0, /*End of Scope*/
/*42922*/     /*Scope*/ 77, /*->43000*/
/*42923*/       OPC_CheckChild1Type, MVT::v2i32,
/*42925*/       OPC_RecordChild2, // #1 = $src1
/*42926*/       OPC_CheckChild2Type, MVT::v2i64,
/*42928*/       OPC_Scope, 43, /*->42973*/ // 2 children in Scope
/*42930*/         OPC_MoveChild, 3,
/*42932*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42935*/         OPC_RecordChild0, // #2 = $Vm
/*42936*/         OPC_CheckChild0Type, MVT::v2i32,
/*42938*/         OPC_RecordChild1, // #3 = $lane
/*42939*/         OPC_MoveChild, 1,
/*42941*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42944*/         OPC_MoveParent,
/*42945*/         OPC_CheckType, MVT::v2i32,
/*42947*/         OPC_MoveParent,
/*42948*/         OPC_CheckType, MVT::v2i64,
/*42950*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42952*/         OPC_EmitConvertToTarget, 3,
/*42954*/         OPC_EmitInteger, MVT::i32, 14, 
/*42957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 82:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42973*/       /*Scope*/ 25, /*->42999*/
/*42974*/         OPC_RecordChild3, // #2 = $Vm
/*42975*/         OPC_CheckChild3Type, MVT::v2i32,
/*42977*/         OPC_CheckType, MVT::v2i64,
/*42979*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42981*/         OPC_EmitInteger, MVT::i32, 14, 
/*42984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 82:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42999*/       0, /*End of Scope*/
/*43000*/     0, /*End of Scope*/
/*43001*/   /*Scope*/ 72, /*->43074*/
/*43002*/     OPC_CheckInteger, 36, 
/*43004*/     OPC_MoveParent,
/*43005*/     OPC_RecordChild1, // #0 = $Vm
/*43006*/     OPC_Scope, 32, /*->43040*/ // 2 children in Scope
/*43008*/       OPC_CheckChild1Type, MVT::v2f32,
/*43010*/       OPC_RecordChild2, // #1 = $SIMM
/*43011*/       OPC_MoveChild, 2,
/*43013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43016*/       OPC_MoveParent,
/*43017*/       OPC_CheckType, MVT::v2i32,
/*43019*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43021*/       OPC_EmitConvertToTarget, 1,
/*43023*/       OPC_EmitInteger, MVT::i32, 14, 
/*43026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 36:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*43040*/     /*Scope*/ 32, /*->43073*/
/*43041*/       OPC_CheckChild1Type, MVT::v4f32,
/*43043*/       OPC_RecordChild2, // #1 = $SIMM
/*43044*/       OPC_MoveChild, 2,
/*43046*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43049*/       OPC_MoveParent,
/*43050*/       OPC_CheckType, MVT::v4i32,
/*43052*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43054*/       OPC_EmitConvertToTarget, 1,
/*43056*/       OPC_EmitInteger, MVT::i32, 14, 
/*43059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 36:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*43073*/     0, /*End of Scope*/
/*43074*/   /*Scope*/ 72, /*->43147*/
/*43075*/     OPC_CheckInteger, 37, 
/*43077*/     OPC_MoveParent,
/*43078*/     OPC_RecordChild1, // #0 = $Vm
/*43079*/     OPC_Scope, 32, /*->43113*/ // 2 children in Scope
/*43081*/       OPC_CheckChild1Type, MVT::v2f32,
/*43083*/       OPC_RecordChild2, // #1 = $SIMM
/*43084*/       OPC_MoveChild, 2,
/*43086*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43089*/       OPC_MoveParent,
/*43090*/       OPC_CheckType, MVT::v2i32,
/*43092*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43094*/       OPC_EmitConvertToTarget, 1,
/*43096*/       OPC_EmitInteger, MVT::i32, 14, 
/*43099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 37:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*43113*/     /*Scope*/ 32, /*->43146*/
/*43114*/       OPC_CheckChild1Type, MVT::v4f32,
/*43116*/       OPC_RecordChild2, // #1 = $SIMM
/*43117*/       OPC_MoveChild, 2,
/*43119*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43122*/       OPC_MoveParent,
/*43123*/       OPC_CheckType, MVT::v4i32,
/*43125*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43127*/       OPC_EmitConvertToTarget, 1,
/*43129*/       OPC_EmitInteger, MVT::i32, 14, 
/*43132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 37:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*43146*/     0, /*End of Scope*/
/*43147*/   /*Scope*/ 72, /*->43220*/
/*43148*/     OPC_CheckInteger, 39, 
/*43150*/     OPC_MoveParent,
/*43151*/     OPC_RecordChild1, // #0 = $Vm
/*43152*/     OPC_Scope, 32, /*->43186*/ // 2 children in Scope
/*43154*/       OPC_CheckChild1Type, MVT::v2i32,
/*43156*/       OPC_RecordChild2, // #1 = $SIMM
/*43157*/       OPC_MoveChild, 2,
/*43159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43162*/       OPC_MoveParent,
/*43163*/       OPC_CheckType, MVT::v2f32,
/*43165*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43167*/       OPC_EmitConvertToTarget, 1,
/*43169*/       OPC_EmitInteger, MVT::i32, 14, 
/*43172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 39:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*43186*/     /*Scope*/ 32, /*->43219*/
/*43187*/       OPC_CheckChild1Type, MVT::v4i32,
/*43189*/       OPC_RecordChild2, // #1 = $SIMM
/*43190*/       OPC_MoveChild, 2,
/*43192*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43195*/       OPC_MoveParent,
/*43196*/       OPC_CheckType, MVT::v4f32,
/*43198*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43200*/       OPC_EmitConvertToTarget, 1,
/*43202*/       OPC_EmitInteger, MVT::i32, 14, 
/*43205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 39:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*43219*/     0, /*End of Scope*/
/*43220*/   /*Scope*/ 72, /*->43293*/
/*43221*/     OPC_CheckInteger, 40, 
/*43223*/     OPC_MoveParent,
/*43224*/     OPC_RecordChild1, // #0 = $Vm
/*43225*/     OPC_Scope, 32, /*->43259*/ // 2 children in Scope
/*43227*/       OPC_CheckChild1Type, MVT::v2i32,
/*43229*/       OPC_RecordChild2, // #1 = $SIMM
/*43230*/       OPC_MoveChild, 2,
/*43232*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43235*/       OPC_MoveParent,
/*43236*/       OPC_CheckType, MVT::v2f32,
/*43238*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43240*/       OPC_EmitConvertToTarget, 1,
/*43242*/       OPC_EmitInteger, MVT::i32, 14, 
/*43245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 40:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*43259*/     /*Scope*/ 32, /*->43292*/
/*43260*/       OPC_CheckChild1Type, MVT::v4i32,
/*43262*/       OPC_RecordChild2, // #1 = $SIMM
/*43263*/       OPC_MoveChild, 2,
/*43265*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43268*/       OPC_MoveParent,
/*43269*/       OPC_CheckType, MVT::v4f32,
/*43271*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43273*/       OPC_EmitConvertToTarget, 1,
/*43275*/       OPC_EmitInteger, MVT::i32, 14, 
/*43278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 40:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*43292*/     0, /*End of Scope*/
/*43293*/   /*Scope*/ 48, /*->43342*/
/*43294*/     OPC_CheckInteger, 14|128,1/*142*/, 
/*43297*/     OPC_MoveParent,
/*43298*/     OPC_RecordChild1, // #0 = $Rm
/*43299*/     OPC_RecordChild2, // #1 = $Rn
/*43300*/     OPC_Scope, 19, /*->43321*/ // 2 children in Scope
/*43302*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43304*/       OPC_EmitInteger, MVT::i32, 14, 
/*43307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 142:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43321*/     /*Scope*/ 19, /*->43341*/
/*43322*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43324*/       OPC_EmitInteger, MVT::i32, 14, 
/*43327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 142:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43341*/     0, /*End of Scope*/
/*43342*/   /*Scope*/ 48, /*->43391*/
/*43343*/     OPC_CheckInteger, 15|128,1/*143*/, 
/*43346*/     OPC_MoveParent,
/*43347*/     OPC_RecordChild1, // #0 = $Rm
/*43348*/     OPC_RecordChild2, // #1 = $Rn
/*43349*/     OPC_Scope, 19, /*->43370*/ // 2 children in Scope
/*43351*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43353*/       OPC_EmitInteger, MVT::i32, 14, 
/*43356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 143:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43370*/     /*Scope*/ 19, /*->43390*/
/*43371*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43373*/       OPC_EmitInteger, MVT::i32, 14, 
/*43376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43379*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 143:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43390*/     0, /*End of Scope*/
/*43391*/   /*Scope*/ 20, /*->43412*/
/*43392*/     OPC_CheckInteger, 13, 
/*43394*/     OPC_MoveParent,
/*43395*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*43397*/     OPC_EmitInteger, MVT::i32, 14, 
/*43400*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43403*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 13:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*43412*/   /*Scope*/ 49, /*->43462*/
/*43413*/     OPC_CheckInteger, 22|128,1/*150*/, 
/*43416*/     OPC_MoveParent,
/*43417*/     OPC_RecordChild1, // #0 = $Dm
/*43418*/     OPC_Scope, 20, /*->43440*/ // 2 children in Scope
/*43420*/       OPC_CheckChild1Type, MVT::f64,
/*43422*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*43424*/       OPC_EmitInteger, MVT::i32, 14, 
/*43427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 150:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43440*/     /*Scope*/ 20, /*->43461*/
/*43441*/       OPC_CheckChild1Type, MVT::f32,
/*43443*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43445*/       OPC_EmitInteger, MVT::i32, 14, 
/*43448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43451*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 150:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43461*/     0, /*End of Scope*/
/*43462*/   /*Scope*/ 49, /*->43512*/
/*43463*/     OPC_CheckInteger, 23|128,1/*151*/, 
/*43466*/     OPC_MoveParent,
/*43467*/     OPC_RecordChild1, // #0 = $Dm
/*43468*/     OPC_Scope, 20, /*->43490*/ // 2 children in Scope
/*43470*/       OPC_CheckChild1Type, MVT::f64,
/*43472*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*43474*/       OPC_EmitInteger, MVT::i32, 14, 
/*43477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43480*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 151:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43490*/     /*Scope*/ 20, /*->43511*/
/*43491*/       OPC_CheckChild1Type, MVT::f32,
/*43493*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43495*/       OPC_EmitInteger, MVT::i32, 14, 
/*43498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 151:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43511*/     0, /*End of Scope*/
/*43512*/   /*Scope*/ 34|128,1/*162*/, /*->43676*/
/*43514*/     OPC_CheckInteger, 48, 
/*43516*/     OPC_MoveParent,
/*43517*/     OPC_RecordChild1, // #0 = $Vn
/*43518*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43545
/*43521*/       OPC_CheckChild1Type, MVT::v4i16,
/*43523*/       OPC_RecordChild2, // #1 = $Vm
/*43524*/       OPC_CheckChild2Type, MVT::v4i16,
/*43526*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43528*/       OPC_EmitInteger, MVT::i32, 14, 
/*43531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43534*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 48:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43571
/*43547*/       OPC_CheckChild1Type, MVT::v2i32,
/*43549*/       OPC_RecordChild2, // #1 = $Vm
/*43550*/       OPC_CheckChild2Type, MVT::v2i32,
/*43552*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43554*/       OPC_EmitInteger, MVT::i32, 14, 
/*43557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43560*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 48:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43597
/*43573*/       OPC_CheckChild1Type, MVT::v8i16,
/*43575*/       OPC_RecordChild2, // #1 = $Vm
/*43576*/       OPC_CheckChild2Type, MVT::v8i16,
/*43578*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43580*/       OPC_EmitInteger, MVT::i32, 14, 
/*43583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 48:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43623
/*43599*/       OPC_CheckChild1Type, MVT::v4i32,
/*43601*/       OPC_RecordChild2, // #1 = $Vm
/*43602*/       OPC_CheckChild2Type, MVT::v4i32,
/*43604*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43606*/       OPC_EmitInteger, MVT::i32, 14, 
/*43609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 48:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43649
/*43625*/       OPC_CheckChild1Type, MVT::v8i8,
/*43627*/       OPC_RecordChild2, // #1 = $Vm
/*43628*/       OPC_CheckChild2Type, MVT::v8i8,
/*43630*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43632*/       OPC_EmitInteger, MVT::i32, 14, 
/*43635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 48:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43675
/*43651*/       OPC_CheckChild1Type, MVT::v16i8,
/*43653*/       OPC_RecordChild2, // #1 = $Vm
/*43654*/       OPC_CheckChild2Type, MVT::v16i8,
/*43656*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43658*/       OPC_EmitInteger, MVT::i32, 14, 
/*43661*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 48:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43676*/   /*Scope*/ 34|128,1/*162*/, /*->43840*/
/*43678*/     OPC_CheckInteger, 49, 
/*43680*/     OPC_MoveParent,
/*43681*/     OPC_RecordChild1, // #0 = $Vn
/*43682*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43709
/*43685*/       OPC_CheckChild1Type, MVT::v4i16,
/*43687*/       OPC_RecordChild2, // #1 = $Vm
/*43688*/       OPC_CheckChild2Type, MVT::v4i16,
/*43690*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43692*/       OPC_EmitInteger, MVT::i32, 14, 
/*43695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 49:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43735
/*43711*/       OPC_CheckChild1Type, MVT::v2i32,
/*43713*/       OPC_RecordChild2, // #1 = $Vm
/*43714*/       OPC_CheckChild2Type, MVT::v2i32,
/*43716*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43718*/       OPC_EmitInteger, MVT::i32, 14, 
/*43721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 49:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43761
/*43737*/       OPC_CheckChild1Type, MVT::v8i16,
/*43739*/       OPC_RecordChild2, // #1 = $Vm
/*43740*/       OPC_CheckChild2Type, MVT::v8i16,
/*43742*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43744*/       OPC_EmitInteger, MVT::i32, 14, 
/*43747*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43750*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 49:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43787
/*43763*/       OPC_CheckChild1Type, MVT::v4i32,
/*43765*/       OPC_RecordChild2, // #1 = $Vm
/*43766*/       OPC_CheckChild2Type, MVT::v4i32,
/*43768*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43770*/       OPC_EmitInteger, MVT::i32, 14, 
/*43773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43813
/*43789*/       OPC_CheckChild1Type, MVT::v8i8,
/*43791*/       OPC_RecordChild2, // #1 = $Vm
/*43792*/       OPC_CheckChild2Type, MVT::v8i8,
/*43794*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43796*/       OPC_EmitInteger, MVT::i32, 14, 
/*43799*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 49:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43839
/*43815*/       OPC_CheckChild1Type, MVT::v16i8,
/*43817*/       OPC_RecordChild2, // #1 = $Vm
/*43818*/       OPC_CheckChild2Type, MVT::v16i8,
/*43820*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43822*/       OPC_EmitInteger, MVT::i32, 14, 
/*43825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 49:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43840*/   /*Scope*/ 34|128,1/*162*/, /*->44004*/
/*43842*/     OPC_CheckInteger, 106, 
/*43844*/     OPC_MoveParent,
/*43845*/     OPC_RecordChild1, // #0 = $Vn
/*43846*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43873
/*43849*/       OPC_CheckChild1Type, MVT::v4i16,
/*43851*/       OPC_RecordChild2, // #1 = $Vm
/*43852*/       OPC_CheckChild2Type, MVT::v4i16,
/*43854*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43856*/       OPC_EmitInteger, MVT::i32, 14, 
/*43859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 106:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43899
/*43875*/       OPC_CheckChild1Type, MVT::v2i32,
/*43877*/       OPC_RecordChild2, // #1 = $Vm
/*43878*/       OPC_CheckChild2Type, MVT::v2i32,
/*43880*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43882*/       OPC_EmitInteger, MVT::i32, 14, 
/*43885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 106:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43925
/*43901*/       OPC_CheckChild1Type, MVT::v8i16,
/*43903*/       OPC_RecordChild2, // #1 = $Vm
/*43904*/       OPC_CheckChild2Type, MVT::v8i16,
/*43906*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43908*/       OPC_EmitInteger, MVT::i32, 14, 
/*43911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43914*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 106:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43951
/*43927*/       OPC_CheckChild1Type, MVT::v4i32,
/*43929*/       OPC_RecordChild2, // #1 = $Vm
/*43930*/       OPC_CheckChild2Type, MVT::v4i32,
/*43932*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43934*/       OPC_EmitInteger, MVT::i32, 14, 
/*43937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 106:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43977
/*43953*/       OPC_CheckChild1Type, MVT::v8i8,
/*43955*/       OPC_RecordChild2, // #1 = $Vm
/*43956*/       OPC_CheckChild2Type, MVT::v8i8,
/*43958*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43960*/       OPC_EmitInteger, MVT::i32, 14, 
/*43963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43966*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 106:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44003
/*43979*/       OPC_CheckChild1Type, MVT::v16i8,
/*43981*/       OPC_RecordChild2, // #1 = $Vm
/*43982*/       OPC_CheckChild2Type, MVT::v16i8,
/*43984*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43986*/       OPC_EmitInteger, MVT::i32, 14, 
/*43989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43992*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 106:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44004*/   /*Scope*/ 34|128,1/*162*/, /*->44168*/
/*44006*/     OPC_CheckInteger, 107, 
/*44008*/     OPC_MoveParent,
/*44009*/     OPC_RecordChild1, // #0 = $Vn
/*44010*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44037
/*44013*/       OPC_CheckChild1Type, MVT::v4i16,
/*44015*/       OPC_RecordChild2, // #1 = $Vm
/*44016*/       OPC_CheckChild2Type, MVT::v4i16,
/*44018*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44020*/       OPC_EmitInteger, MVT::i32, 14, 
/*44023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 107:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44063
/*44039*/       OPC_CheckChild1Type, MVT::v2i32,
/*44041*/       OPC_RecordChild2, // #1 = $Vm
/*44042*/       OPC_CheckChild2Type, MVT::v2i32,
/*44044*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44046*/       OPC_EmitInteger, MVT::i32, 14, 
/*44049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 107:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44089
/*44065*/       OPC_CheckChild1Type, MVT::v8i16,
/*44067*/       OPC_RecordChild2, // #1 = $Vm
/*44068*/       OPC_CheckChild2Type, MVT::v8i16,
/*44070*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44072*/       OPC_EmitInteger, MVT::i32, 14, 
/*44075*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44078*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 107:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44115
/*44091*/       OPC_CheckChild1Type, MVT::v4i32,
/*44093*/       OPC_RecordChild2, // #1 = $Vm
/*44094*/       OPC_CheckChild2Type, MVT::v4i32,
/*44096*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44098*/       OPC_EmitInteger, MVT::i32, 14, 
/*44101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44104*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 107:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44141
/*44117*/       OPC_CheckChild1Type, MVT::v8i8,
/*44119*/       OPC_RecordChild2, // #1 = $Vm
/*44120*/       OPC_CheckChild2Type, MVT::v8i8,
/*44122*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44124*/       OPC_EmitInteger, MVT::i32, 14, 
/*44127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 107:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44167
/*44143*/       OPC_CheckChild1Type, MVT::v16i8,
/*44145*/       OPC_RecordChild2, // #1 = $Vm
/*44146*/       OPC_CheckChild2Type, MVT::v16i8,
/*44148*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44150*/       OPC_EmitInteger, MVT::i32, 14, 
/*44153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 107:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44168*/   /*Scope*/ 86|128,1/*214*/, /*->44384*/
/*44170*/     OPC_CheckInteger, 79, 
/*44172*/     OPC_MoveParent,
/*44173*/     OPC_RecordChild1, // #0 = $Vn
/*44174*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44201
/*44177*/       OPC_CheckChild1Type, MVT::v4i16,
/*44179*/       OPC_RecordChild2, // #1 = $Vm
/*44180*/       OPC_CheckChild2Type, MVT::v4i16,
/*44182*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44184*/       OPC_EmitInteger, MVT::i32, 14, 
/*44187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 79:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44227
/*44203*/       OPC_CheckChild1Type, MVT::v2i32,
/*44205*/       OPC_RecordChild2, // #1 = $Vm
/*44206*/       OPC_CheckChild2Type, MVT::v2i32,
/*44208*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44210*/       OPC_EmitInteger, MVT::i32, 14, 
/*44213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 79:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44253
/*44229*/       OPC_CheckChild1Type, MVT::v8i16,
/*44231*/       OPC_RecordChild2, // #1 = $Vm
/*44232*/       OPC_CheckChild2Type, MVT::v8i16,
/*44234*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44236*/       OPC_EmitInteger, MVT::i32, 14, 
/*44239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 79:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44279
/*44255*/       OPC_CheckChild1Type, MVT::v4i32,
/*44257*/       OPC_RecordChild2, // #1 = $Vm
/*44258*/       OPC_CheckChild2Type, MVT::v4i32,
/*44260*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44262*/       OPC_EmitInteger, MVT::i32, 14, 
/*44265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44268*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 79:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44305
/*44281*/       OPC_CheckChild1Type, MVT::v8i8,
/*44283*/       OPC_RecordChild2, // #1 = $Vm
/*44284*/       OPC_CheckChild2Type, MVT::v8i8,
/*44286*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44288*/       OPC_EmitInteger, MVT::i32, 14, 
/*44291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 79:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44331
/*44307*/       OPC_CheckChild1Type, MVT::v16i8,
/*44309*/       OPC_RecordChild2, // #1 = $Vm
/*44310*/       OPC_CheckChild2Type, MVT::v16i8,
/*44312*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44314*/       OPC_EmitInteger, MVT::i32, 14, 
/*44317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 79:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44357
/*44333*/       OPC_CheckChild1Type, MVT::v1i64,
/*44335*/       OPC_RecordChild2, // #1 = $Vm
/*44336*/       OPC_CheckChild2Type, MVT::v1i64,
/*44338*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44340*/       OPC_EmitInteger, MVT::i32, 14, 
/*44343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 79:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44383
/*44359*/       OPC_CheckChild1Type, MVT::v2i64,
/*44361*/       OPC_RecordChild2, // #1 = $Vm
/*44362*/       OPC_CheckChild2Type, MVT::v2i64,
/*44364*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44366*/       OPC_EmitInteger, MVT::i32, 14, 
/*44369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 79:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44384*/   /*Scope*/ 86|128,1/*214*/, /*->44600*/
/*44386*/     OPC_CheckInteger, 80, 
/*44388*/     OPC_MoveParent,
/*44389*/     OPC_RecordChild1, // #0 = $Vn
/*44390*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44417
/*44393*/       OPC_CheckChild1Type, MVT::v4i16,
/*44395*/       OPC_RecordChild2, // #1 = $Vm
/*44396*/       OPC_CheckChild2Type, MVT::v4i16,
/*44398*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44400*/       OPC_EmitInteger, MVT::i32, 14, 
/*44403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 80:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44443
/*44419*/       OPC_CheckChild1Type, MVT::v2i32,
/*44421*/       OPC_RecordChild2, // #1 = $Vm
/*44422*/       OPC_CheckChild2Type, MVT::v2i32,
/*44424*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44426*/       OPC_EmitInteger, MVT::i32, 14, 
/*44429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 80:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44469
/*44445*/       OPC_CheckChild1Type, MVT::v8i16,
/*44447*/       OPC_RecordChild2, // #1 = $Vm
/*44448*/       OPC_CheckChild2Type, MVT::v8i16,
/*44450*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44452*/       OPC_EmitInteger, MVT::i32, 14, 
/*44455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 80:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44495
/*44471*/       OPC_CheckChild1Type, MVT::v4i32,
/*44473*/       OPC_RecordChild2, // #1 = $Vm
/*44474*/       OPC_CheckChild2Type, MVT::v4i32,
/*44476*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44478*/       OPC_EmitInteger, MVT::i32, 14, 
/*44481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44521
/*44497*/       OPC_CheckChild1Type, MVT::v8i8,
/*44499*/       OPC_RecordChild2, // #1 = $Vm
/*44500*/       OPC_CheckChild2Type, MVT::v8i8,
/*44502*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44504*/       OPC_EmitInteger, MVT::i32, 14, 
/*44507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 80:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44547
/*44523*/       OPC_CheckChild1Type, MVT::v16i8,
/*44525*/       OPC_RecordChild2, // #1 = $Vm
/*44526*/       OPC_CheckChild2Type, MVT::v16i8,
/*44528*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44530*/       OPC_EmitInteger, MVT::i32, 14, 
/*44533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 80:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44573
/*44549*/       OPC_CheckChild1Type, MVT::v1i64,
/*44551*/       OPC_RecordChild2, // #1 = $Vm
/*44552*/       OPC_CheckChild2Type, MVT::v1i64,
/*44554*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44556*/       OPC_EmitInteger, MVT::i32, 14, 
/*44559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 80:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44599
/*44575*/       OPC_CheckChild1Type, MVT::v2i64,
/*44577*/       OPC_RecordChild2, // #1 = $Vm
/*44578*/       OPC_CheckChild2Type, MVT::v2i64,
/*44580*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44582*/       OPC_EmitInteger, MVT::i32, 14, 
/*44585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 80:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44600*/   /*Scope*/ 84, /*->44685*/
/*44601*/     OPC_CheckInteger, 29, 
/*44603*/     OPC_MoveParent,
/*44604*/     OPC_RecordChild1, // #0 = $Vn
/*44605*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44632
/*44608*/       OPC_CheckChild1Type, MVT::v8i16,
/*44610*/       OPC_RecordChild2, // #1 = $Vm
/*44611*/       OPC_CheckChild2Type, MVT::v8i16,
/*44613*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44615*/       OPC_EmitInteger, MVT::i32, 14, 
/*44618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 29:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44658
/*44634*/       OPC_CheckChild1Type, MVT::v4i32,
/*44636*/       OPC_RecordChild2, // #1 = $Vm
/*44637*/       OPC_CheckChild2Type, MVT::v4i32,
/*44639*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44641*/       OPC_EmitInteger, MVT::i32, 14, 
/*44644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 29:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44684
/*44660*/       OPC_CheckChild1Type, MVT::v2i64,
/*44662*/       OPC_RecordChild2, // #1 = $Vm
/*44663*/       OPC_CheckChild2Type, MVT::v2i64,
/*44665*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44667*/       OPC_EmitInteger, MVT::i32, 14, 
/*44670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 29:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44685*/   /*Scope*/ 84, /*->44770*/
/*44686*/     OPC_CheckInteger, 103, 
/*44688*/     OPC_MoveParent,
/*44689*/     OPC_RecordChild1, // #0 = $Vn
/*44690*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44717
/*44693*/       OPC_CheckChild1Type, MVT::v8i16,
/*44695*/       OPC_RecordChild2, // #1 = $Vm
/*44696*/       OPC_CheckChild2Type, MVT::v8i16,
/*44698*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44700*/       OPC_EmitInteger, MVT::i32, 14, 
/*44703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 103:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44743
/*44719*/       OPC_CheckChild1Type, MVT::v4i32,
/*44721*/       OPC_RecordChild2, // #1 = $Vm
/*44722*/       OPC_CheckChild2Type, MVT::v4i32,
/*44724*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44726*/       OPC_EmitInteger, MVT::i32, 14, 
/*44729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 103:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44769
/*44745*/       OPC_CheckChild1Type, MVT::v2i64,
/*44747*/       OPC_RecordChild2, // #1 = $Vm
/*44748*/       OPC_CheckChild2Type, MVT::v2i64,
/*44750*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44752*/       OPC_EmitInteger, MVT::i32, 14, 
/*44755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 103:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44770*/   /*Scope*/ 58, /*->44829*/
/*44771*/     OPC_CheckInteger, 68, 
/*44773*/     OPC_MoveParent,
/*44774*/     OPC_RecordChild1, // #0 = $Vn
/*44775*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->44802
/*44778*/       OPC_CheckChild1Type, MVT::v8i8,
/*44780*/       OPC_RecordChild2, // #1 = $Vm
/*44781*/       OPC_CheckChild2Type, MVT::v8i8,
/*44783*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44785*/       OPC_EmitInteger, MVT::i32, 14, 
/*44788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 68:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44828
/*44804*/       OPC_CheckChild1Type, MVT::v16i8,
/*44806*/       OPC_RecordChild2, // #1 = $Vm
/*44807*/       OPC_CheckChild2Type, MVT::v16i8,
/*44809*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44811*/       OPC_EmitInteger, MVT::i32, 14, 
/*44814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 68:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44829*/   /*Scope*/ 30, /*->44860*/
/*44830*/     OPC_CheckInteger, 65, 
/*44832*/     OPC_MoveParent,
/*44833*/     OPC_RecordChild1, // #0 = $Vn
/*44834*/     OPC_CheckChild1Type, MVT::v8i8,
/*44836*/     OPC_RecordChild2, // #1 = $Vm
/*44837*/     OPC_CheckChild2Type, MVT::v8i8,
/*44839*/     OPC_CheckType, MVT::v8i16,
/*44841*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44843*/     OPC_EmitInteger, MVT::i32, 14, 
/*44846*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44849*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 65:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44860*/   /*Scope*/ 34|128,1/*162*/, /*->45024*/
/*44862*/     OPC_CheckInteger, 50, 
/*44864*/     OPC_MoveParent,
/*44865*/     OPC_RecordChild1, // #0 = $Vn
/*44866*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44893
/*44869*/       OPC_CheckChild1Type, MVT::v4i16,
/*44871*/       OPC_RecordChild2, // #1 = $Vm
/*44872*/       OPC_CheckChild2Type, MVT::v4i16,
/*44874*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44876*/       OPC_EmitInteger, MVT::i32, 14, 
/*44879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44919
/*44895*/       OPC_CheckChild1Type, MVT::v2i32,
/*44897*/       OPC_RecordChild2, // #1 = $Vm
/*44898*/       OPC_CheckChild2Type, MVT::v2i32,
/*44900*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44902*/       OPC_EmitInteger, MVT::i32, 14, 
/*44905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44908*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44945
/*44921*/       OPC_CheckChild1Type, MVT::v8i16,
/*44923*/       OPC_RecordChild2, // #1 = $Vm
/*44924*/       OPC_CheckChild2Type, MVT::v8i16,
/*44926*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44928*/       OPC_EmitInteger, MVT::i32, 14, 
/*44931*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44934*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44971
/*44947*/       OPC_CheckChild1Type, MVT::v4i32,
/*44949*/       OPC_RecordChild2, // #1 = $Vm
/*44950*/       OPC_CheckChild2Type, MVT::v4i32,
/*44952*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44954*/       OPC_EmitInteger, MVT::i32, 14, 
/*44957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44997
/*44973*/       OPC_CheckChild1Type, MVT::v8i8,
/*44975*/       OPC_RecordChild2, // #1 = $Vm
/*44976*/       OPC_CheckChild2Type, MVT::v8i8,
/*44978*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44980*/       OPC_EmitInteger, MVT::i32, 14, 
/*44983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 50:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45023
/*44999*/       OPC_CheckChild1Type, MVT::v16i8,
/*45001*/       OPC_RecordChild2, // #1 = $Vm
/*45002*/       OPC_CheckChild2Type, MVT::v16i8,
/*45004*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45006*/       OPC_EmitInteger, MVT::i32, 14, 
/*45009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 50:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45024*/   /*Scope*/ 34|128,1/*162*/, /*->45188*/
/*45026*/     OPC_CheckInteger, 51, 
/*45028*/     OPC_MoveParent,
/*45029*/     OPC_RecordChild1, // #0 = $Vn
/*45030*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45057
/*45033*/       OPC_CheckChild1Type, MVT::v4i16,
/*45035*/       OPC_RecordChild2, // #1 = $Vm
/*45036*/       OPC_CheckChild2Type, MVT::v4i16,
/*45038*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45040*/       OPC_EmitInteger, MVT::i32, 14, 
/*45043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 51:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45083
/*45059*/       OPC_CheckChild1Type, MVT::v2i32,
/*45061*/       OPC_RecordChild2, // #1 = $Vm
/*45062*/       OPC_CheckChild2Type, MVT::v2i32,
/*45064*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45066*/       OPC_EmitInteger, MVT::i32, 14, 
/*45069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 51:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45109
/*45085*/       OPC_CheckChild1Type, MVT::v8i16,
/*45087*/       OPC_RecordChild2, // #1 = $Vm
/*45088*/       OPC_CheckChild2Type, MVT::v8i16,
/*45090*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45092*/       OPC_EmitInteger, MVT::i32, 14, 
/*45095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45098*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 51:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45135
/*45111*/       OPC_CheckChild1Type, MVT::v4i32,
/*45113*/       OPC_RecordChild2, // #1 = $Vm
/*45114*/       OPC_CheckChild2Type, MVT::v4i32,
/*45116*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45118*/       OPC_EmitInteger, MVT::i32, 14, 
/*45121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45161
/*45137*/       OPC_CheckChild1Type, MVT::v8i8,
/*45139*/       OPC_RecordChild2, // #1 = $Vm
/*45140*/       OPC_CheckChild2Type, MVT::v8i8,
/*45142*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45144*/       OPC_EmitInteger, MVT::i32, 14, 
/*45147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 51:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45187
/*45163*/       OPC_CheckChild1Type, MVT::v16i8,
/*45165*/       OPC_RecordChild2, // #1 = $Vm
/*45166*/       OPC_CheckChild2Type, MVT::v16i8,
/*45168*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45170*/       OPC_EmitInteger, MVT::i32, 14, 
/*45173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 51:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45188*/   /*Scope*/ 86|128,1/*214*/, /*->45404*/
/*45190*/     OPC_CheckInteger, 101, 
/*45192*/     OPC_MoveParent,
/*45193*/     OPC_RecordChild1, // #0 = $Vn
/*45194*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45221
/*45197*/       OPC_CheckChild1Type, MVT::v4i16,
/*45199*/       OPC_RecordChild2, // #1 = $Vm
/*45200*/       OPC_CheckChild2Type, MVT::v4i16,
/*45202*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45204*/       OPC_EmitInteger, MVT::i32, 14, 
/*45207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 101:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45247
/*45223*/       OPC_CheckChild1Type, MVT::v2i32,
/*45225*/       OPC_RecordChild2, // #1 = $Vm
/*45226*/       OPC_CheckChild2Type, MVT::v2i32,
/*45228*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45230*/       OPC_EmitInteger, MVT::i32, 14, 
/*45233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 101:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45273
/*45249*/       OPC_CheckChild1Type, MVT::v8i16,
/*45251*/       OPC_RecordChild2, // #1 = $Vm
/*45252*/       OPC_CheckChild2Type, MVT::v8i16,
/*45254*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45256*/       OPC_EmitInteger, MVT::i32, 14, 
/*45259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45262*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 101:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45299
/*45275*/       OPC_CheckChild1Type, MVT::v4i32,
/*45277*/       OPC_RecordChild2, // #1 = $Vm
/*45278*/       OPC_CheckChild2Type, MVT::v4i32,
/*45280*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45282*/       OPC_EmitInteger, MVT::i32, 14, 
/*45285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 101:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45325
/*45301*/       OPC_CheckChild1Type, MVT::v8i8,
/*45303*/       OPC_RecordChild2, // #1 = $Vm
/*45304*/       OPC_CheckChild2Type, MVT::v8i8,
/*45306*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45308*/       OPC_EmitInteger, MVT::i32, 14, 
/*45311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 101:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45351
/*45327*/       OPC_CheckChild1Type, MVT::v16i8,
/*45329*/       OPC_RecordChild2, // #1 = $Vm
/*45330*/       OPC_CheckChild2Type, MVT::v16i8,
/*45332*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45334*/       OPC_EmitInteger, MVT::i32, 14, 
/*45337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 101:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45377
/*45353*/       OPC_CheckChild1Type, MVT::v1i64,
/*45355*/       OPC_RecordChild2, // #1 = $Vm
/*45356*/       OPC_CheckChild2Type, MVT::v1i64,
/*45358*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45360*/       OPC_EmitInteger, MVT::i32, 14, 
/*45363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 101:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45403
/*45379*/       OPC_CheckChild1Type, MVT::v2i64,
/*45381*/       OPC_RecordChild2, // #1 = $Vm
/*45382*/       OPC_CheckChild2Type, MVT::v2i64,
/*45384*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45386*/       OPC_EmitInteger, MVT::i32, 14, 
/*45389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 101:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45404*/   /*Scope*/ 86|128,1/*214*/, /*->45620*/
/*45406*/     OPC_CheckInteger, 102, 
/*45408*/     OPC_MoveParent,
/*45409*/     OPC_RecordChild1, // #0 = $Vn
/*45410*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45437
/*45413*/       OPC_CheckChild1Type, MVT::v4i16,
/*45415*/       OPC_RecordChild2, // #1 = $Vm
/*45416*/       OPC_CheckChild2Type, MVT::v4i16,
/*45418*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45420*/       OPC_EmitInteger, MVT::i32, 14, 
/*45423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 102:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45463
/*45439*/       OPC_CheckChild1Type, MVT::v2i32,
/*45441*/       OPC_RecordChild2, // #1 = $Vm
/*45442*/       OPC_CheckChild2Type, MVT::v2i32,
/*45444*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45446*/       OPC_EmitInteger, MVT::i32, 14, 
/*45449*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45452*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 102:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45489
/*45465*/       OPC_CheckChild1Type, MVT::v8i16,
/*45467*/       OPC_RecordChild2, // #1 = $Vm
/*45468*/       OPC_CheckChild2Type, MVT::v8i16,
/*45470*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45472*/       OPC_EmitInteger, MVT::i32, 14, 
/*45475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45478*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 102:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45515
/*45491*/       OPC_CheckChild1Type, MVT::v4i32,
/*45493*/       OPC_RecordChild2, // #1 = $Vm
/*45494*/       OPC_CheckChild2Type, MVT::v4i32,
/*45496*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45498*/       OPC_EmitInteger, MVT::i32, 14, 
/*45501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 102:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45541
/*45517*/       OPC_CheckChild1Type, MVT::v8i8,
/*45519*/       OPC_RecordChild2, // #1 = $Vm
/*45520*/       OPC_CheckChild2Type, MVT::v8i8,
/*45522*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45524*/       OPC_EmitInteger, MVT::i32, 14, 
/*45527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 102:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45567
/*45543*/       OPC_CheckChild1Type, MVT::v16i8,
/*45545*/       OPC_RecordChild2, // #1 = $Vm
/*45546*/       OPC_CheckChild2Type, MVT::v16i8,
/*45548*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45550*/       OPC_EmitInteger, MVT::i32, 14, 
/*45553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 102:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45593
/*45569*/       OPC_CheckChild1Type, MVT::v1i64,
/*45571*/       OPC_RecordChild2, // #1 = $Vm
/*45572*/       OPC_CheckChild2Type, MVT::v1i64,
/*45574*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45576*/       OPC_EmitInteger, MVT::i32, 14, 
/*45579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 102:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45619
/*45595*/       OPC_CheckChild1Type, MVT::v2i64,
/*45597*/       OPC_RecordChild2, // #1 = $Vm
/*45598*/       OPC_CheckChild2Type, MVT::v2i64,
/*45600*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45602*/       OPC_EmitInteger, MVT::i32, 14, 
/*45605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 102:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45620*/   /*Scope*/ 85, /*->45706*/
/*45621*/     OPC_CheckInteger, 5|128,1/*133*/, 
/*45624*/     OPC_MoveParent,
/*45625*/     OPC_RecordChild1, // #0 = $Vn
/*45626*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45653
/*45629*/       OPC_CheckChild1Type, MVT::v8i16,
/*45631*/       OPC_RecordChild2, // #1 = $Vm
/*45632*/       OPC_CheckChild2Type, MVT::v8i16,
/*45634*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45636*/       OPC_EmitInteger, MVT::i32, 14, 
/*45639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 133:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45679
/*45655*/       OPC_CheckChild1Type, MVT::v4i32,
/*45657*/       OPC_RecordChild2, // #1 = $Vm
/*45658*/       OPC_CheckChild2Type, MVT::v4i32,
/*45660*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45662*/       OPC_EmitInteger, MVT::i32, 14, 
/*45665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 133:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45705
/*45681*/       OPC_CheckChild1Type, MVT::v2i64,
/*45683*/       OPC_RecordChild2, // #1 = $Vm
/*45684*/       OPC_CheckChild2Type, MVT::v2i64,
/*45686*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45688*/       OPC_EmitInteger, MVT::i32, 14, 
/*45691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 133:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45706*/   /*Scope*/ 84, /*->45791*/
/*45707*/     OPC_CheckInteger, 119, 
/*45709*/     OPC_MoveParent,
/*45710*/     OPC_RecordChild1, // #0 = $Vn
/*45711*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45738
/*45714*/       OPC_CheckChild1Type, MVT::v8i16,
/*45716*/       OPC_RecordChild2, // #1 = $Vm
/*45717*/       OPC_CheckChild2Type, MVT::v8i16,
/*45719*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45721*/       OPC_EmitInteger, MVT::i32, 14, 
/*45724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 119:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45764
/*45740*/       OPC_CheckChild1Type, MVT::v4i32,
/*45742*/       OPC_RecordChild2, // #1 = $Vm
/*45743*/       OPC_CheckChild2Type, MVT::v4i32,
/*45745*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45747*/       OPC_EmitInteger, MVT::i32, 14, 
/*45750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 119:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45790
/*45766*/       OPC_CheckChild1Type, MVT::v2i64,
/*45768*/       OPC_RecordChild2, // #1 = $Vm
/*45769*/       OPC_CheckChild2Type, MVT::v2i64,
/*45771*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45773*/       OPC_EmitInteger, MVT::i32, 14, 
/*45776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 119:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45791*/   /*Scope*/ 24, /*->45816*/
/*45792*/     OPC_CheckInteger, 25, 
/*45794*/     OPC_MoveParent,
/*45795*/     OPC_RecordChild1, // #0 = $Vn
/*45796*/     OPC_RecordChild2, // #1 = $Vm
/*45797*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45799*/     OPC_EmitInteger, MVT::i32, 14, 
/*45802*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45805*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 25:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45816*/   /*Scope*/ 24, /*->45841*/
/*45817*/     OPC_CheckInteger, 26, 
/*45819*/     OPC_MoveParent,
/*45820*/     OPC_RecordChild1, // #0 = $Vn
/*45821*/     OPC_RecordChild2, // #1 = $Vm
/*45822*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45824*/     OPC_EmitInteger, MVT::i32, 14, 
/*45827*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45830*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 26:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45841*/   /*Scope*/ 24, /*->45866*/
/*45842*/     OPC_CheckInteger, 27, 
/*45844*/     OPC_MoveParent,
/*45845*/     OPC_RecordChild1, // #0 = $Vn
/*45846*/     OPC_RecordChild2, // #1 = $Vm
/*45847*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45849*/     OPC_EmitInteger, MVT::i32, 14, 
/*45852*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45855*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 27:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45866*/   /*Scope*/ 24, /*->45891*/
/*45867*/     OPC_CheckInteger, 28, 
/*45869*/     OPC_MoveParent,
/*45870*/     OPC_RecordChild1, // #0 = $Vn
/*45871*/     OPC_RecordChild2, // #1 = $Vm
/*45872*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45874*/     OPC_EmitInteger, MVT::i32, 14, 
/*45877*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45880*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 28:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45891*/   /*Scope*/ 50|128,2/*306*/, /*->46199*/
/*45893*/     OPC_CheckInteger, 30, 
/*45895*/     OPC_MoveParent,
/*45896*/     OPC_RecordChild1, // #0 = $src1
/*45897*/     OPC_SwitchType /*10 cases */, 28,  MVT::v8i8,// ->45928
/*45900*/       OPC_CheckChild1Type, MVT::v8i8,
/*45902*/       OPC_RecordChild2, // #1 = $Vn
/*45903*/       OPC_CheckChild2Type, MVT::v8i8,
/*45905*/       OPC_RecordChild3, // #2 = $Vm
/*45906*/       OPC_CheckChild3Type, MVT::v8i8,
/*45908*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45910*/       OPC_EmitInteger, MVT::i32, 14, 
/*45913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 30:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 28,  MVT::v4i16,// ->45958
/*45930*/       OPC_CheckChild1Type, MVT::v4i16,
/*45932*/       OPC_RecordChild2, // #1 = $Vn
/*45933*/       OPC_CheckChild2Type, MVT::v4i16,
/*45935*/       OPC_RecordChild3, // #2 = $Vm
/*45936*/       OPC_CheckChild3Type, MVT::v4i16,
/*45938*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45940*/       OPC_EmitInteger, MVT::i32, 14, 
/*45943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i16 30:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 28,  MVT::v2i32,// ->45988
/*45960*/       OPC_CheckChild1Type, MVT::v2i32,
/*45962*/       OPC_RecordChild2, // #1 = $Vn
/*45963*/       OPC_CheckChild2Type, MVT::v2i32,
/*45965*/       OPC_RecordChild3, // #2 = $Vm
/*45966*/       OPC_CheckChild3Type, MVT::v2i32,
/*45968*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45970*/       OPC_EmitInteger, MVT::i32, 14, 
/*45973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 30:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 28,  MVT::v1i64,// ->46018
/*45990*/       OPC_CheckChild1Type, MVT::v1i64,
/*45992*/       OPC_RecordChild2, // #1 = $Vn
/*45993*/       OPC_CheckChild2Type, MVT::v1i64,
/*45995*/       OPC_RecordChild3, // #2 = $Vm
/*45996*/       OPC_CheckChild3Type, MVT::v1i64,
/*45998*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46000*/       OPC_EmitInteger, MVT::i32, 14, 
/*46003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v1i64 30:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 28,  MVT::v16i8,// ->46048
/*46020*/       OPC_CheckChild1Type, MVT::v16i8,
/*46022*/       OPC_RecordChild2, // #1 = $Vn
/*46023*/       OPC_CheckChild2Type, MVT::v16i8,
/*46025*/       OPC_RecordChild3, // #2 = $Vm
/*46026*/       OPC_CheckChild3Type, MVT::v16i8,
/*46028*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46030*/       OPC_EmitInteger, MVT::i32, 14, 
/*46033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46036*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v16i8 30:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 28,  MVT::v8i16,// ->46078
/*46050*/       OPC_CheckChild1Type, MVT::v8i16,
/*46052*/       OPC_RecordChild2, // #1 = $Vn
/*46053*/       OPC_CheckChild2Type, MVT::v8i16,
/*46055*/       OPC_RecordChild3, // #2 = $Vm
/*46056*/       OPC_CheckChild3Type, MVT::v8i16,
/*46058*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46060*/       OPC_EmitInteger, MVT::i32, 14, 
/*46063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i16 30:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 28,  MVT::v4i32,// ->46108
/*46080*/       OPC_CheckChild1Type, MVT::v4i32,
/*46082*/       OPC_RecordChild2, // #1 = $Vn
/*46083*/       OPC_CheckChild2Type, MVT::v4i32,
/*46085*/       OPC_RecordChild3, // #2 = $Vm
/*46086*/       OPC_CheckChild3Type, MVT::v4i32,
/*46088*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46090*/       OPC_EmitInteger, MVT::i32, 14, 
/*46093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 30:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 28,  MVT::v2i64,// ->46138
/*46110*/       OPC_CheckChild1Type, MVT::v2i64,
/*46112*/       OPC_RecordChild2, // #1 = $Vn
/*46113*/       OPC_CheckChild2Type, MVT::v2i64,
/*46115*/       OPC_RecordChild3, // #2 = $Vm
/*46116*/       OPC_CheckChild3Type, MVT::v2i64,
/*46118*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46120*/       OPC_EmitInteger, MVT::i32, 14, 
/*46123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i64 30:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              /*SwitchType*/ 28,  MVT::v2f32,// ->46168
/*46140*/       OPC_CheckChild1Type, MVT::v2f32,
/*46142*/       OPC_RecordChild2, // #1 = $Vn
/*46143*/       OPC_CheckChild2Type, MVT::v2f32,
/*46145*/       OPC_RecordChild3, // #2 = $Vm
/*46146*/       OPC_CheckChild3Type, MVT::v2f32,
/*46148*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46150*/       OPC_EmitInteger, MVT::i32, 14, 
/*46153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 30:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 28,  MVT::v4f32,// ->46198
/*46170*/       OPC_CheckChild1Type, MVT::v4f32,
/*46172*/       OPC_RecordChild2, // #1 = $Vn
/*46173*/       OPC_CheckChild2Type, MVT::v4f32,
/*46175*/       OPC_RecordChild3, // #2 = $Vm
/*46176*/       OPC_CheckChild3Type, MVT::v4f32,
/*46178*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46180*/       OPC_EmitInteger, MVT::i32, 14, 
/*46183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 30:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46199*/   /*Scope*/ 86|128,1/*214*/, /*->46415*/
/*46201*/     OPC_CheckInteger, 22, 
/*46203*/     OPC_MoveParent,
/*46204*/     OPC_RecordChild1, // #0 = $Vn
/*46205*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46232
/*46208*/       OPC_CheckChild1Type, MVT::v4i16,
/*46210*/       OPC_RecordChild2, // #1 = $Vm
/*46211*/       OPC_CheckChild2Type, MVT::v4i16,
/*46213*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46215*/       OPC_EmitInteger, MVT::i32, 14, 
/*46218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46258
/*46234*/       OPC_CheckChild1Type, MVT::v2i32,
/*46236*/       OPC_RecordChild2, // #1 = $Vm
/*46237*/       OPC_CheckChild2Type, MVT::v2i32,
/*46239*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46241*/       OPC_EmitInteger, MVT::i32, 14, 
/*46244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46247*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46284
/*46260*/       OPC_CheckChild1Type, MVT::v8i16,
/*46262*/       OPC_RecordChild2, // #1 = $Vm
/*46263*/       OPC_CheckChild2Type, MVT::v8i16,
/*46265*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46267*/       OPC_EmitInteger, MVT::i32, 14, 
/*46270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46310
/*46286*/       OPC_CheckChild1Type, MVT::v4i32,
/*46288*/       OPC_RecordChild2, // #1 = $Vm
/*46289*/       OPC_CheckChild2Type, MVT::v4i32,
/*46291*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46293*/       OPC_EmitInteger, MVT::i32, 14, 
/*46296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46299*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46336
/*46312*/       OPC_CheckChild1Type, MVT::v8i8,
/*46314*/       OPC_RecordChild2, // #1 = $Vm
/*46315*/       OPC_CheckChild2Type, MVT::v8i8,
/*46317*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46319*/       OPC_EmitInteger, MVT::i32, 14, 
/*46322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46362
/*46338*/       OPC_CheckChild1Type, MVT::v16i8,
/*46340*/       OPC_RecordChild2, // #1 = $Vm
/*46341*/       OPC_CheckChild2Type, MVT::v16i8,
/*46343*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46345*/       OPC_EmitInteger, MVT::i32, 14, 
/*46348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46388
/*46364*/       OPC_CheckChild1Type, MVT::v2f32,
/*46366*/       OPC_RecordChild2, // #1 = $Vm
/*46367*/       OPC_CheckChild2Type, MVT::v2f32,
/*46369*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46371*/       OPC_EmitInteger, MVT::i32, 14, 
/*46374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 22:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46414
/*46390*/       OPC_CheckChild1Type, MVT::v4f32,
/*46392*/       OPC_RecordChild2, // #1 = $Vm
/*46393*/       OPC_CheckChild2Type, MVT::v4f32,
/*46395*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46397*/       OPC_EmitInteger, MVT::i32, 14, 
/*46400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46403*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 22:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46415*/   /*Scope*/ 34|128,1/*162*/, /*->46579*/
/*46417*/     OPC_CheckInteger, 23, 
/*46419*/     OPC_MoveParent,
/*46420*/     OPC_RecordChild1, // #0 = $Vn
/*46421*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46448
/*46424*/       OPC_CheckChild1Type, MVT::v4i16,
/*46426*/       OPC_RecordChild2, // #1 = $Vm
/*46427*/       OPC_CheckChild2Type, MVT::v4i16,
/*46429*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46431*/       OPC_EmitInteger, MVT::i32, 14, 
/*46434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46474
/*46450*/       OPC_CheckChild1Type, MVT::v2i32,
/*46452*/       OPC_RecordChild2, // #1 = $Vm
/*46453*/       OPC_CheckChild2Type, MVT::v2i32,
/*46455*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46457*/       OPC_EmitInteger, MVT::i32, 14, 
/*46460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46500
/*46476*/       OPC_CheckChild1Type, MVT::v8i16,
/*46478*/       OPC_RecordChild2, // #1 = $Vm
/*46479*/       OPC_CheckChild2Type, MVT::v8i16,
/*46481*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46483*/       OPC_EmitInteger, MVT::i32, 14, 
/*46486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46526
/*46502*/       OPC_CheckChild1Type, MVT::v4i32,
/*46504*/       OPC_RecordChild2, // #1 = $Vm
/*46505*/       OPC_CheckChild2Type, MVT::v4i32,
/*46507*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46509*/       OPC_EmitInteger, MVT::i32, 14, 
/*46512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46515*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46552
/*46528*/       OPC_CheckChild1Type, MVT::v8i8,
/*46530*/       OPC_RecordChild2, // #1 = $Vm
/*46531*/       OPC_CheckChild2Type, MVT::v8i8,
/*46533*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46535*/       OPC_EmitInteger, MVT::i32, 14, 
/*46538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46541*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46578
/*46554*/       OPC_CheckChild1Type, MVT::v16i8,
/*46556*/       OPC_RecordChild2, // #1 = $Vm
/*46557*/       OPC_CheckChild2Type, MVT::v16i8,
/*46559*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46561*/       OPC_EmitInteger, MVT::i32, 14, 
/*46564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46567*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46579*/   /*Scope*/ 86|128,1/*214*/, /*->46795*/
/*46581*/     OPC_CheckInteger, 60, 
/*46583*/     OPC_MoveParent,
/*46584*/     OPC_RecordChild1, // #0 = $Vn
/*46585*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46612
/*46588*/       OPC_CheckChild1Type, MVT::v4i16,
/*46590*/       OPC_RecordChild2, // #1 = $Vm
/*46591*/       OPC_CheckChild2Type, MVT::v4i16,
/*46593*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46595*/       OPC_EmitInteger, MVT::i32, 14, 
/*46598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 60:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46638
/*46614*/       OPC_CheckChild1Type, MVT::v2i32,
/*46616*/       OPC_RecordChild2, // #1 = $Vm
/*46617*/       OPC_CheckChild2Type, MVT::v2i32,
/*46619*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46621*/       OPC_EmitInteger, MVT::i32, 14, 
/*46624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 60:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46664
/*46640*/       OPC_CheckChild1Type, MVT::v8i16,
/*46642*/       OPC_RecordChild2, // #1 = $Vm
/*46643*/       OPC_CheckChild2Type, MVT::v8i16,
/*46645*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46647*/       OPC_EmitInteger, MVT::i32, 14, 
/*46650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 60:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46690
/*46666*/       OPC_CheckChild1Type, MVT::v4i32,
/*46668*/       OPC_RecordChild2, // #1 = $Vm
/*46669*/       OPC_CheckChild2Type, MVT::v4i32,
/*46671*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46673*/       OPC_EmitInteger, MVT::i32, 14, 
/*46676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 60:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46716
/*46692*/       OPC_CheckChild1Type, MVT::v8i8,
/*46694*/       OPC_RecordChild2, // #1 = $Vm
/*46695*/       OPC_CheckChild2Type, MVT::v8i8,
/*46697*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46699*/       OPC_EmitInteger, MVT::i32, 14, 
/*46702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 60:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46742
/*46718*/       OPC_CheckChild1Type, MVT::v16i8,
/*46720*/       OPC_RecordChild2, // #1 = $Vm
/*46721*/       OPC_CheckChild2Type, MVT::v16i8,
/*46723*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46725*/       OPC_EmitInteger, MVT::i32, 14, 
/*46728*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46731*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 60:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46768
/*46744*/       OPC_CheckChild1Type, MVT::v2f32,
/*46746*/       OPC_RecordChild2, // #1 = $Vm
/*46747*/       OPC_CheckChild2Type, MVT::v2f32,
/*46749*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46751*/       OPC_EmitInteger, MVT::i32, 14, 
/*46754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 60:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46794
/*46770*/       OPC_CheckChild1Type, MVT::v4f32,
/*46772*/       OPC_RecordChild2, // #1 = $Vm
/*46773*/       OPC_CheckChild2Type, MVT::v4f32,
/*46775*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46777*/       OPC_EmitInteger, MVT::i32, 14, 
/*46780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 60:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46795*/   /*Scope*/ 34|128,1/*162*/, /*->46959*/
/*46797*/     OPC_CheckInteger, 61, 
/*46799*/     OPC_MoveParent,
/*46800*/     OPC_RecordChild1, // #0 = $Vn
/*46801*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46828
/*46804*/       OPC_CheckChild1Type, MVT::v4i16,
/*46806*/       OPC_RecordChild2, // #1 = $Vm
/*46807*/       OPC_CheckChild2Type, MVT::v4i16,
/*46809*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46811*/       OPC_EmitInteger, MVT::i32, 14, 
/*46814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 61:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46854
/*46830*/       OPC_CheckChild1Type, MVT::v2i32,
/*46832*/       OPC_RecordChild2, // #1 = $Vm
/*46833*/       OPC_CheckChild2Type, MVT::v2i32,
/*46835*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46837*/       OPC_EmitInteger, MVT::i32, 14, 
/*46840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 61:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46880
/*46856*/       OPC_CheckChild1Type, MVT::v8i16,
/*46858*/       OPC_RecordChild2, // #1 = $Vm
/*46859*/       OPC_CheckChild2Type, MVT::v8i16,
/*46861*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46863*/       OPC_EmitInteger, MVT::i32, 14, 
/*46866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 61:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46906
/*46882*/       OPC_CheckChild1Type, MVT::v4i32,
/*46884*/       OPC_RecordChild2, // #1 = $Vm
/*46885*/       OPC_CheckChild2Type, MVT::v4i32,
/*46887*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46889*/       OPC_EmitInteger, MVT::i32, 14, 
/*46892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46932
/*46908*/       OPC_CheckChild1Type, MVT::v8i8,
/*46910*/       OPC_RecordChild2, // #1 = $Vm
/*46911*/       OPC_CheckChild2Type, MVT::v8i8,
/*46913*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46915*/       OPC_EmitInteger, MVT::i32, 14, 
/*46918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 61:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46958
/*46934*/       OPC_CheckChild1Type, MVT::v16i8,
/*46936*/       OPC_RecordChild2, // #1 = $Vm
/*46937*/       OPC_CheckChild2Type, MVT::v16i8,
/*46939*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46941*/       OPC_EmitInteger, MVT::i32, 14, 
/*46944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 61:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46959*/   /*Scope*/ 86|128,1/*214*/, /*->47175*/
/*46961*/     OPC_CheckInteger, 63, 
/*46963*/     OPC_MoveParent,
/*46964*/     OPC_RecordChild1, // #0 = $Vn
/*46965*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46992
/*46968*/       OPC_CheckChild1Type, MVT::v4i16,
/*46970*/       OPC_RecordChild2, // #1 = $Vm
/*46971*/       OPC_CheckChild2Type, MVT::v4i16,
/*46973*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46975*/       OPC_EmitInteger, MVT::i32, 14, 
/*46978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47018
/*46994*/       OPC_CheckChild1Type, MVT::v2i32,
/*46996*/       OPC_RecordChild2, // #1 = $Vm
/*46997*/       OPC_CheckChild2Type, MVT::v2i32,
/*46999*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47001*/       OPC_EmitInteger, MVT::i32, 14, 
/*47004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47044
/*47020*/       OPC_CheckChild1Type, MVT::v8i16,
/*47022*/       OPC_RecordChild2, // #1 = $Vm
/*47023*/       OPC_CheckChild2Type, MVT::v8i16,
/*47025*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47027*/       OPC_EmitInteger, MVT::i32, 14, 
/*47030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47070
/*47046*/       OPC_CheckChild1Type, MVT::v4i32,
/*47048*/       OPC_RecordChild2, // #1 = $Vm
/*47049*/       OPC_CheckChild2Type, MVT::v4i32,
/*47051*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47053*/       OPC_EmitInteger, MVT::i32, 14, 
/*47056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47096
/*47072*/       OPC_CheckChild1Type, MVT::v8i8,
/*47074*/       OPC_RecordChild2, // #1 = $Vm
/*47075*/       OPC_CheckChild2Type, MVT::v8i8,
/*47077*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47079*/       OPC_EmitInteger, MVT::i32, 14, 
/*47082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 63:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47122
/*47098*/       OPC_CheckChild1Type, MVT::v16i8,
/*47100*/       OPC_RecordChild2, // #1 = $Vm
/*47101*/       OPC_CheckChild2Type, MVT::v16i8,
/*47103*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47105*/       OPC_EmitInteger, MVT::i32, 14, 
/*47108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 63:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47148
/*47124*/       OPC_CheckChild1Type, MVT::v2f32,
/*47126*/       OPC_RecordChild2, // #1 = $Vm
/*47127*/       OPC_CheckChild2Type, MVT::v2f32,
/*47129*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47131*/       OPC_EmitInteger, MVT::i32, 14, 
/*47134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 63:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->47174
/*47150*/       OPC_CheckChild1Type, MVT::v4f32,
/*47152*/       OPC_RecordChild2, // #1 = $Vm
/*47153*/       OPC_CheckChild2Type, MVT::v4f32,
/*47155*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47157*/       OPC_EmitInteger, MVT::i32, 14, 
/*47160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 63:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*47175*/   /*Scope*/ 34|128,1/*162*/, /*->47339*/
/*47177*/     OPC_CheckInteger, 64, 
/*47179*/     OPC_MoveParent,
/*47180*/     OPC_RecordChild1, // #0 = $Vn
/*47181*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47208
/*47184*/       OPC_CheckChild1Type, MVT::v4i16,
/*47186*/       OPC_RecordChild2, // #1 = $Vm
/*47187*/       OPC_CheckChild2Type, MVT::v4i16,
/*47189*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47191*/       OPC_EmitInteger, MVT::i32, 14, 
/*47194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47197*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 64:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47234
/*47210*/       OPC_CheckChild1Type, MVT::v2i32,
/*47212*/       OPC_RecordChild2, // #1 = $Vm
/*47213*/       OPC_CheckChild2Type, MVT::v2i32,
/*47215*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47217*/       OPC_EmitInteger, MVT::i32, 14, 
/*47220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 64:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47260
/*47236*/       OPC_CheckChild1Type, MVT::v8i16,
/*47238*/       OPC_RecordChild2, // #1 = $Vm
/*47239*/       OPC_CheckChild2Type, MVT::v8i16,
/*47241*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47243*/       OPC_EmitInteger, MVT::i32, 14, 
/*47246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47286
/*47262*/       OPC_CheckChild1Type, MVT::v4i32,
/*47264*/       OPC_RecordChild2, // #1 = $Vm
/*47265*/       OPC_CheckChild2Type, MVT::v4i32,
/*47267*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47269*/       OPC_EmitInteger, MVT::i32, 14, 
/*47272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47312
/*47288*/       OPC_CheckChild1Type, MVT::v8i8,
/*47290*/       OPC_RecordChild2, // #1 = $Vm
/*47291*/       OPC_CheckChild2Type, MVT::v8i8,
/*47293*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47295*/       OPC_EmitInteger, MVT::i32, 14, 
/*47298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 64:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47338
/*47314*/       OPC_CheckChild1Type, MVT::v16i8,
/*47316*/       OPC_RecordChild2, // #1 = $Vm
/*47317*/       OPC_CheckChild2Type, MVT::v16i8,
/*47319*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47321*/       OPC_EmitInteger, MVT::i32, 14, 
/*47324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47327*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 64:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*47339*/   /*Scope*/ 110, /*->47450*/
/*47340*/     OPC_CheckInteger, 71, 
/*47342*/     OPC_MoveParent,
/*47343*/     OPC_RecordChild1, // #0 = $Vn
/*47344*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47371
/*47347*/       OPC_CheckChild1Type, MVT::v8i8,
/*47349*/       OPC_RecordChild2, // #1 = $Vm
/*47350*/       OPC_CheckChild2Type, MVT::v8i8,
/*47352*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47354*/       OPC_EmitInteger, MVT::i32, 14, 
/*47357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 71:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47397
/*47373*/       OPC_CheckChild1Type, MVT::v4i16,
/*47375*/       OPC_RecordChild2, // #1 = $Vm
/*47376*/       OPC_CheckChild2Type, MVT::v4i16,
/*47378*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47380*/       OPC_EmitInteger, MVT::i32, 14, 
/*47383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 71:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47423
/*47399*/       OPC_CheckChild1Type, MVT::v2i32,
/*47401*/       OPC_RecordChild2, // #1 = $Vm
/*47402*/       OPC_CheckChild2Type, MVT::v2i32,
/*47404*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47406*/       OPC_EmitInteger, MVT::i32, 14, 
/*47409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 71:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47449
/*47425*/       OPC_CheckChild1Type, MVT::v2f32,
/*47427*/       OPC_RecordChild2, // #1 = $Vm
/*47428*/       OPC_CheckChild2Type, MVT::v2f32,
/*47430*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47432*/       OPC_EmitInteger, MVT::i32, 14, 
/*47435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 71:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47450*/   /*Scope*/ 10|128,1/*138*/, /*->47590*/
/*47452*/     OPC_CheckInteger, 72, 
/*47454*/     OPC_MoveParent,
/*47455*/     OPC_RecordChild1, // #0 = $Vm
/*47456*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->47479
/*47459*/       OPC_CheckChild1Type, MVT::v8i8,
/*47461*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47463*/       OPC_EmitInteger, MVT::i32, 14, 
/*47466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 72:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->47501
/*47481*/       OPC_CheckChild1Type, MVT::v4i16,
/*47483*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47485*/       OPC_EmitInteger, MVT::i32, 14, 
/*47488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 72:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->47523
/*47503*/       OPC_CheckChild1Type, MVT::v2i32,
/*47505*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47507*/       OPC_EmitInteger, MVT::i32, 14, 
/*47510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 72:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->47545
/*47525*/       OPC_CheckChild1Type, MVT::v16i8,
/*47527*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47529*/       OPC_EmitInteger, MVT::i32, 14, 
/*47532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47535*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 72:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47567
/*47547*/       OPC_CheckChild1Type, MVT::v8i16,
/*47549*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47551*/       OPC_EmitInteger, MVT::i32, 14, 
/*47554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 72:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47589
/*47569*/       OPC_CheckChild1Type, MVT::v4i32,
/*47571*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47573*/       OPC_EmitInteger, MVT::i32, 14, 
/*47576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 72:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47590*/   /*Scope*/ 10|128,1/*138*/, /*->47730*/
/*47592*/     OPC_CheckInteger, 73, 
/*47594*/     OPC_MoveParent,
/*47595*/     OPC_RecordChild1, // #0 = $Vm
/*47596*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->47619
/*47599*/       OPC_CheckChild1Type, MVT::v8i8,
/*47601*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47603*/       OPC_EmitInteger, MVT::i32, 14, 
/*47606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 73:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->47641
/*47621*/       OPC_CheckChild1Type, MVT::v4i16,
/*47623*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47625*/       OPC_EmitInteger, MVT::i32, 14, 
/*47628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 73:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->47663
/*47643*/       OPC_CheckChild1Type, MVT::v2i32,
/*47645*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47647*/       OPC_EmitInteger, MVT::i32, 14, 
/*47650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 73:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->47685
/*47665*/       OPC_CheckChild1Type, MVT::v16i8,
/*47667*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47669*/       OPC_EmitInteger, MVT::i32, 14, 
/*47672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47675*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 73:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47707
/*47687*/       OPC_CheckChild1Type, MVT::v8i16,
/*47689*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47691*/       OPC_EmitInteger, MVT::i32, 14, 
/*47694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 73:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47729
/*47709*/       OPC_CheckChild1Type, MVT::v4i32,
/*47711*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47713*/       OPC_EmitInteger, MVT::i32, 14, 
/*47716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 73:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47730*/   /*Scope*/ 34|128,1/*162*/, /*->47894*/
/*47732*/     OPC_CheckInteger, 69, 
/*47734*/     OPC_MoveParent,
/*47735*/     OPC_RecordChild1, // #0 = $src1
/*47736*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47763
/*47739*/       OPC_CheckChild1Type, MVT::v4i16,
/*47741*/       OPC_RecordChild2, // #1 = $Vm
/*47742*/       OPC_CheckChild2Type, MVT::v8i8,
/*47744*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47746*/       OPC_EmitInteger, MVT::i32, 14, 
/*47749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47789
/*47765*/       OPC_CheckChild1Type, MVT::v2i32,
/*47767*/       OPC_RecordChild2, // #1 = $Vm
/*47768*/       OPC_CheckChild2Type, MVT::v4i16,
/*47770*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47772*/       OPC_EmitInteger, MVT::i32, 14, 
/*47775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47815
/*47791*/       OPC_CheckChild1Type, MVT::v1i64,
/*47793*/       OPC_RecordChild2, // #1 = $Vm
/*47794*/       OPC_CheckChild2Type, MVT::v2i32,
/*47796*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47798*/       OPC_EmitInteger, MVT::i32, 14, 
/*47801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 69:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47841
/*47817*/       OPC_CheckChild1Type, MVT::v8i16,
/*47819*/       OPC_RecordChild2, // #1 = $Vm
/*47820*/       OPC_CheckChild2Type, MVT::v16i8,
/*47822*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47824*/       OPC_EmitInteger, MVT::i32, 14, 
/*47827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47830*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47867
/*47843*/       OPC_CheckChild1Type, MVT::v4i32,
/*47845*/       OPC_RecordChild2, // #1 = $Vm
/*47846*/       OPC_CheckChild2Type, MVT::v8i16,
/*47848*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47850*/       OPC_EmitInteger, MVT::i32, 14, 
/*47853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47856*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47893
/*47869*/       OPC_CheckChild1Type, MVT::v2i64,
/*47871*/       OPC_RecordChild2, // #1 = $Vm
/*47872*/       OPC_CheckChild2Type, MVT::v4i32,
/*47874*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47876*/       OPC_EmitInteger, MVT::i32, 14, 
/*47879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 69:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47894*/   /*Scope*/ 34|128,1/*162*/, /*->48058*/
/*47896*/     OPC_CheckInteger, 70, 
/*47898*/     OPC_MoveParent,
/*47899*/     OPC_RecordChild1, // #0 = $src1
/*47900*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47927
/*47903*/       OPC_CheckChild1Type, MVT::v4i16,
/*47905*/       OPC_RecordChild2, // #1 = $Vm
/*47906*/       OPC_CheckChild2Type, MVT::v8i8,
/*47908*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47910*/       OPC_EmitInteger, MVT::i32, 14, 
/*47913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47953
/*47929*/       OPC_CheckChild1Type, MVT::v2i32,
/*47931*/       OPC_RecordChild2, // #1 = $Vm
/*47932*/       OPC_CheckChild2Type, MVT::v4i16,
/*47934*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47936*/       OPC_EmitInteger, MVT::i32, 14, 
/*47939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47979
/*47955*/       OPC_CheckChild1Type, MVT::v1i64,
/*47957*/       OPC_RecordChild2, // #1 = $Vm
/*47958*/       OPC_CheckChild2Type, MVT::v2i32,
/*47960*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47962*/       OPC_EmitInteger, MVT::i32, 14, 
/*47965*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47968*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 70:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48005
/*47981*/       OPC_CheckChild1Type, MVT::v8i16,
/*47983*/       OPC_RecordChild2, // #1 = $Vm
/*47984*/       OPC_CheckChild2Type, MVT::v16i8,
/*47986*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47988*/       OPC_EmitInteger, MVT::i32, 14, 
/*47991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48031
/*48007*/       OPC_CheckChild1Type, MVT::v4i32,
/*48009*/       OPC_RecordChild2, // #1 = $Vm
/*48010*/       OPC_CheckChild2Type, MVT::v8i16,
/*48012*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48014*/       OPC_EmitInteger, MVT::i32, 14, 
/*48017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48057
/*48033*/       OPC_CheckChild1Type, MVT::v2i64,
/*48035*/       OPC_RecordChild2, // #1 = $Vm
/*48036*/       OPC_CheckChild2Type, MVT::v4i32,
/*48038*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48040*/       OPC_EmitInteger, MVT::i32, 14, 
/*48043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 70:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*48058*/   /*Scope*/ 110, /*->48169*/
/*48059*/     OPC_CheckInteger, 74, 
/*48061*/     OPC_MoveParent,
/*48062*/     OPC_RecordChild1, // #0 = $Vn
/*48063*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->48090
/*48066*/       OPC_CheckChild1Type, MVT::v8i8,
/*48068*/       OPC_RecordChild2, // #1 = $Vm
/*48069*/       OPC_CheckChild2Type, MVT::v8i8,
/*48071*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48073*/       OPC_EmitInteger, MVT::i32, 14, 
/*48076*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48079*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 74:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48116
/*48092*/       OPC_CheckChild1Type, MVT::v4i16,
/*48094*/       OPC_RecordChild2, // #1 = $Vm
/*48095*/       OPC_CheckChild2Type, MVT::v4i16,
/*48097*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48099*/       OPC_EmitInteger, MVT::i32, 14, 
/*48102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 74:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48142
/*48118*/       OPC_CheckChild1Type, MVT::v2i32,
/*48120*/       OPC_RecordChild2, // #1 = $Vm
/*48121*/       OPC_CheckChild2Type, MVT::v2i32,
/*48123*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48125*/       OPC_EmitInteger, MVT::i32, 14, 
/*48128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48131*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 74:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->48168
/*48144*/       OPC_CheckChild1Type, MVT::v2f32,
/*48146*/       OPC_RecordChild2, // #1 = $Vm
/*48147*/       OPC_CheckChild2Type, MVT::v2f32,
/*48149*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48151*/       OPC_EmitInteger, MVT::i32, 14, 
/*48154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 74:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*48169*/   /*Scope*/ 84, /*->48254*/
/*48170*/     OPC_CheckInteger, 75, 
/*48172*/     OPC_MoveParent,
/*48173*/     OPC_RecordChild1, // #0 = $Vn
/*48174*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->48201
/*48177*/       OPC_CheckChild1Type, MVT::v8i8,
/*48179*/       OPC_RecordChild2, // #1 = $Vm
/*48180*/       OPC_CheckChild2Type, MVT::v8i8,
/*48182*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48184*/       OPC_EmitInteger, MVT::i32, 14, 
/*48187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 75:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48227
/*48203*/       OPC_CheckChild1Type, MVT::v4i16,
/*48205*/       OPC_RecordChild2, // #1 = $Vm
/*48206*/       OPC_CheckChild2Type, MVT::v4i16,
/*48208*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48210*/       OPC_EmitInteger, MVT::i32, 14, 
/*48213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 75:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48253
/*48229*/       OPC_CheckChild1Type, MVT::v2i32,
/*48231*/       OPC_RecordChild2, // #1 = $Vm
/*48232*/       OPC_CheckChild2Type, MVT::v2i32,
/*48234*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48236*/       OPC_EmitInteger, MVT::i32, 14, 
/*48239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 75:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*48254*/   /*Scope*/ 110, /*->48365*/
/*48255*/     OPC_CheckInteger, 76, 
/*48257*/     OPC_MoveParent,
/*48258*/     OPC_RecordChild1, // #0 = $Vn
/*48259*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->48286
/*48262*/       OPC_CheckChild1Type, MVT::v8i8,
/*48264*/       OPC_RecordChild2, // #1 = $Vm
/*48265*/       OPC_CheckChild2Type, MVT::v8i8,
/*48267*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48269*/       OPC_EmitInteger, MVT::i32, 14, 
/*48272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 76:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48312
/*48288*/       OPC_CheckChild1Type, MVT::v4i16,
/*48290*/       OPC_RecordChild2, // #1 = $Vm
/*48291*/       OPC_CheckChild2Type, MVT::v4i16,
/*48293*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48295*/       OPC_EmitInteger, MVT::i32, 14, 
/*48298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 76:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48338
/*48314*/       OPC_CheckChild1Type, MVT::v2i32,
/*48316*/       OPC_RecordChild2, // #1 = $Vm
/*48317*/       OPC_CheckChild2Type, MVT::v2i32,
/*48319*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48321*/       OPC_EmitInteger, MVT::i32, 14, 
/*48324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48327*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 76:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->48364
/*48340*/       OPC_CheckChild1Type, MVT::v2f32,
/*48342*/       OPC_RecordChild2, // #1 = $Vm
/*48343*/       OPC_CheckChild2Type, MVT::v2f32,
/*48345*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48347*/       OPC_EmitInteger, MVT::i32, 14, 
/*48350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 76:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*48365*/   /*Scope*/ 84, /*->48450*/
/*48366*/     OPC_CheckInteger, 77, 
/*48368*/     OPC_MoveParent,
/*48369*/     OPC_RecordChild1, // #0 = $Vn
/*48370*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->48397
/*48373*/       OPC_CheckChild1Type, MVT::v8i8,
/*48375*/       OPC_RecordChild2, // #1 = $Vm
/*48376*/       OPC_CheckChild2Type, MVT::v8i8,
/*48378*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48380*/       OPC_EmitInteger, MVT::i32, 14, 
/*48383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 77:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48423
/*48399*/       OPC_CheckChild1Type, MVT::v4i16,
/*48401*/       OPC_RecordChild2, // #1 = $Vm
/*48402*/       OPC_CheckChild2Type, MVT::v4i16,
/*48404*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48406*/       OPC_EmitInteger, MVT::i32, 14, 
/*48409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 77:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48449
/*48425*/       OPC_CheckChild1Type, MVT::v2i32,
/*48427*/       OPC_RecordChild2, // #1 = $Vm
/*48428*/       OPC_CheckChild2Type, MVT::v2i32,
/*48430*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48432*/       OPC_EmitInteger, MVT::i32, 14, 
/*48435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 77:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*48450*/   /*Scope*/ 94, /*->48545*/
/*48451*/     OPC_CheckInteger, 104, 
/*48453*/     OPC_MoveParent,
/*48454*/     OPC_RecordChild1, // #0 = $Vm
/*48455*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->48478
/*48458*/       OPC_CheckChild1Type, MVT::v2i32,
/*48460*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48462*/       OPC_EmitInteger, MVT::i32, 14, 
/*48465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 104:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48500
/*48480*/       OPC_CheckChild1Type, MVT::v4i32,
/*48482*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48484*/       OPC_EmitInteger, MVT::i32, 14, 
/*48487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 104:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48522
/*48502*/       OPC_CheckChild1Type, MVT::v2f32,
/*48504*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48506*/       OPC_EmitInteger, MVT::i32, 14, 
/*48509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 104:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48544
/*48524*/       OPC_CheckChild1Type, MVT::v4f32,
/*48526*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48528*/       OPC_EmitInteger, MVT::i32, 14, 
/*48531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48534*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 104:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48545*/   /*Scope*/ 94, /*->48640*/
/*48546*/     OPC_CheckInteger, 117, 
/*48548*/     OPC_MoveParent,
/*48549*/     OPC_RecordChild1, // #0 = $Vm
/*48550*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->48573
/*48553*/       OPC_CheckChild1Type, MVT::v2i32,
/*48555*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48557*/       OPC_EmitInteger, MVT::i32, 14, 
/*48560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 117:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48595
/*48575*/       OPC_CheckChild1Type, MVT::v4i32,
/*48577*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48579*/       OPC_EmitInteger, MVT::i32, 14, 
/*48582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 117:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48617
/*48597*/       OPC_CheckChild1Type, MVT::v2f32,
/*48599*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48601*/       OPC_EmitInteger, MVT::i32, 14, 
/*48604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 117:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48639
/*48619*/       OPC_CheckChild1Type, MVT::v4f32,
/*48621*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48623*/       OPC_EmitInteger, MVT::i32, 14, 
/*48626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48629*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 117:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48640*/   /*Scope*/ 86|128,1/*214*/, /*->48856*/
/*48642*/     OPC_CheckInteger, 124, 
/*48644*/     OPC_MoveParent,
/*48645*/     OPC_RecordChild1, // #0 = $Vm
/*48646*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48673
/*48649*/       OPC_CheckChild1Type, MVT::v4i16,
/*48651*/       OPC_RecordChild2, // #1 = $Vn
/*48652*/       OPC_CheckChild2Type, MVT::v4i16,
/*48654*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48656*/       OPC_EmitInteger, MVT::i32, 14, 
/*48659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48662*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 124:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48699
/*48675*/       OPC_CheckChild1Type, MVT::v2i32,
/*48677*/       OPC_RecordChild2, // #1 = $Vn
/*48678*/       OPC_CheckChild2Type, MVT::v2i32,
/*48680*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48682*/       OPC_EmitInteger, MVT::i32, 14, 
/*48685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 124:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48725
/*48701*/       OPC_CheckChild1Type, MVT::v8i16,
/*48703*/       OPC_RecordChild2, // #1 = $Vn
/*48704*/       OPC_CheckChild2Type, MVT::v8i16,
/*48706*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48708*/       OPC_EmitInteger, MVT::i32, 14, 
/*48711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 124:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48751
/*48727*/       OPC_CheckChild1Type, MVT::v4i32,
/*48729*/       OPC_RecordChild2, // #1 = $Vn
/*48730*/       OPC_CheckChild2Type, MVT::v4i32,
/*48732*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48734*/       OPC_EmitInteger, MVT::i32, 14, 
/*48737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 124:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48777
/*48753*/       OPC_CheckChild1Type, MVT::v8i8,
/*48755*/       OPC_RecordChild2, // #1 = $Vn
/*48756*/       OPC_CheckChild2Type, MVT::v8i8,
/*48758*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48760*/       OPC_EmitInteger, MVT::i32, 14, 
/*48763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 124:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48803
/*48779*/       OPC_CheckChild1Type, MVT::v16i8,
/*48781*/       OPC_RecordChild2, // #1 = $Vn
/*48782*/       OPC_CheckChild2Type, MVT::v16i8,
/*48784*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48786*/       OPC_EmitInteger, MVT::i32, 14, 
/*48789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 124:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48829
/*48805*/       OPC_CheckChild1Type, MVT::v1i64,
/*48807*/       OPC_RecordChild2, // #1 = $Vn
/*48808*/       OPC_CheckChild2Type, MVT::v1i64,
/*48810*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48812*/       OPC_EmitInteger, MVT::i32, 14, 
/*48815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 124:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48855
/*48831*/       OPC_CheckChild1Type, MVT::v2i64,
/*48833*/       OPC_RecordChild2, // #1 = $Vn
/*48834*/       OPC_CheckChild2Type, MVT::v2i64,
/*48836*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48838*/       OPC_EmitInteger, MVT::i32, 14, 
/*48841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 124:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48856*/   /*Scope*/ 86|128,1/*214*/, /*->49072*/
/*48858*/     OPC_CheckInteger, 125, 
/*48860*/     OPC_MoveParent,
/*48861*/     OPC_RecordChild1, // #0 = $Vm
/*48862*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48889
/*48865*/       OPC_CheckChild1Type, MVT::v4i16,
/*48867*/       OPC_RecordChild2, // #1 = $Vn
/*48868*/       OPC_CheckChild2Type, MVT::v4i16,
/*48870*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48872*/       OPC_EmitInteger, MVT::i32, 14, 
/*48875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 125:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48915
/*48891*/       OPC_CheckChild1Type, MVT::v2i32,
/*48893*/       OPC_RecordChild2, // #1 = $Vn
/*48894*/       OPC_CheckChild2Type, MVT::v2i32,
/*48896*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48898*/       OPC_EmitInteger, MVT::i32, 14, 
/*48901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 125:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48941
/*48917*/       OPC_CheckChild1Type, MVT::v8i16,
/*48919*/       OPC_RecordChild2, // #1 = $Vn
/*48920*/       OPC_CheckChild2Type, MVT::v8i16,
/*48922*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48924*/       OPC_EmitInteger, MVT::i32, 14, 
/*48927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 125:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48967
/*48943*/       OPC_CheckChild1Type, MVT::v4i32,
/*48945*/       OPC_RecordChild2, // #1 = $Vn
/*48946*/       OPC_CheckChild2Type, MVT::v4i32,
/*48948*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48950*/       OPC_EmitInteger, MVT::i32, 14, 
/*48953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 125:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48993
/*48969*/       OPC_CheckChild1Type, MVT::v8i8,
/*48971*/       OPC_RecordChild2, // #1 = $Vn
/*48972*/       OPC_CheckChild2Type, MVT::v8i8,
/*48974*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48976*/       OPC_EmitInteger, MVT::i32, 14, 
/*48979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 125:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49019
/*48995*/       OPC_CheckChild1Type, MVT::v16i8,
/*48997*/       OPC_RecordChild2, // #1 = $Vn
/*48998*/       OPC_CheckChild2Type, MVT::v16i8,
/*49000*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49002*/       OPC_EmitInteger, MVT::i32, 14, 
/*49005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 125:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49045
/*49021*/       OPC_CheckChild1Type, MVT::v1i64,
/*49023*/       OPC_RecordChild2, // #1 = $Vn
/*49024*/       OPC_CheckChild2Type, MVT::v1i64,
/*49026*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49028*/       OPC_EmitInteger, MVT::i32, 14, 
/*49031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 125:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49071
/*49047*/       OPC_CheckChild1Type, MVT::v2i64,
/*49049*/       OPC_RecordChild2, // #1 = $Vn
/*49050*/       OPC_CheckChild2Type, MVT::v2i64,
/*49052*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49054*/       OPC_EmitInteger, MVT::i32, 14, 
/*49057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 125:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49072*/   /*Scope*/ 86|128,1/*214*/, /*->49288*/
/*49074*/     OPC_CheckInteger, 115, 
/*49076*/     OPC_MoveParent,
/*49077*/     OPC_RecordChild1, // #0 = $Vm
/*49078*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49105
/*49081*/       OPC_CheckChild1Type, MVT::v4i16,
/*49083*/       OPC_RecordChild2, // #1 = $Vn
/*49084*/       OPC_CheckChild2Type, MVT::v4i16,
/*49086*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49088*/       OPC_EmitInteger, MVT::i32, 14, 
/*49091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 115:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49131
/*49107*/       OPC_CheckChild1Type, MVT::v2i32,
/*49109*/       OPC_RecordChild2, // #1 = $Vn
/*49110*/       OPC_CheckChild2Type, MVT::v2i32,
/*49112*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49114*/       OPC_EmitInteger, MVT::i32, 14, 
/*49117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49120*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 115:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49157
/*49133*/       OPC_CheckChild1Type, MVT::v8i16,
/*49135*/       OPC_RecordChild2, // #1 = $Vn
/*49136*/       OPC_CheckChild2Type, MVT::v8i16,
/*49138*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49140*/       OPC_EmitInteger, MVT::i32, 14, 
/*49143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 115:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49183
/*49159*/       OPC_CheckChild1Type, MVT::v4i32,
/*49161*/       OPC_RecordChild2, // #1 = $Vn
/*49162*/       OPC_CheckChild2Type, MVT::v4i32,
/*49164*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49166*/       OPC_EmitInteger, MVT::i32, 14, 
/*49169*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49172*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 115:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49209
/*49185*/       OPC_CheckChild1Type, MVT::v8i8,
/*49187*/       OPC_RecordChild2, // #1 = $Vn
/*49188*/       OPC_CheckChild2Type, MVT::v8i8,
/*49190*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49192*/       OPC_EmitInteger, MVT::i32, 14, 
/*49195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 115:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49235
/*49211*/       OPC_CheckChild1Type, MVT::v16i8,
/*49213*/       OPC_RecordChild2, // #1 = $Vn
/*49214*/       OPC_CheckChild2Type, MVT::v16i8,
/*49216*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49218*/       OPC_EmitInteger, MVT::i32, 14, 
/*49221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 115:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49261
/*49237*/       OPC_CheckChild1Type, MVT::v1i64,
/*49239*/       OPC_RecordChild2, // #1 = $Vn
/*49240*/       OPC_CheckChild2Type, MVT::v1i64,
/*49242*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49244*/       OPC_EmitInteger, MVT::i32, 14, 
/*49247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 115:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49287
/*49263*/       OPC_CheckChild1Type, MVT::v2i64,
/*49265*/       OPC_RecordChild2, // #1 = $Vn
/*49266*/       OPC_CheckChild2Type, MVT::v2i64,
/*49268*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49270*/       OPC_EmitInteger, MVT::i32, 14, 
/*49273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 115:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49288*/   /*Scope*/ 86|128,1/*214*/, /*->49504*/
/*49290*/     OPC_CheckInteger, 116, 
/*49292*/     OPC_MoveParent,
/*49293*/     OPC_RecordChild1, // #0 = $Vm
/*49294*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49321
/*49297*/       OPC_CheckChild1Type, MVT::v4i16,
/*49299*/       OPC_RecordChild2, // #1 = $Vn
/*49300*/       OPC_CheckChild2Type, MVT::v4i16,
/*49302*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49304*/       OPC_EmitInteger, MVT::i32, 14, 
/*49307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 116:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49347
/*49323*/       OPC_CheckChild1Type, MVT::v2i32,
/*49325*/       OPC_RecordChild2, // #1 = $Vn
/*49326*/       OPC_CheckChild2Type, MVT::v2i32,
/*49328*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49330*/       OPC_EmitInteger, MVT::i32, 14, 
/*49333*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49336*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 116:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49373
/*49349*/       OPC_CheckChild1Type, MVT::v8i16,
/*49351*/       OPC_RecordChild2, // #1 = $Vn
/*49352*/       OPC_CheckChild2Type, MVT::v8i16,
/*49354*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49356*/       OPC_EmitInteger, MVT::i32, 14, 
/*49359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 116:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49399
/*49375*/       OPC_CheckChild1Type, MVT::v4i32,
/*49377*/       OPC_RecordChild2, // #1 = $Vn
/*49378*/       OPC_CheckChild2Type, MVT::v4i32,
/*49380*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49382*/       OPC_EmitInteger, MVT::i32, 14, 
/*49385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 116:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49425
/*49401*/       OPC_CheckChild1Type, MVT::v8i8,
/*49403*/       OPC_RecordChild2, // #1 = $Vn
/*49404*/       OPC_CheckChild2Type, MVT::v8i8,
/*49406*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49408*/       OPC_EmitInteger, MVT::i32, 14, 
/*49411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49414*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 116:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49451
/*49427*/       OPC_CheckChild1Type, MVT::v16i8,
/*49429*/       OPC_RecordChild2, // #1 = $Vn
/*49430*/       OPC_CheckChild2Type, MVT::v16i8,
/*49432*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49434*/       OPC_EmitInteger, MVT::i32, 14, 
/*49437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 116:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49477
/*49453*/       OPC_CheckChild1Type, MVT::v1i64,
/*49455*/       OPC_RecordChild2, // #1 = $Vn
/*49456*/       OPC_CheckChild2Type, MVT::v1i64,
/*49458*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49460*/       OPC_EmitInteger, MVT::i32, 14, 
/*49463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 116:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49503
/*49479*/       OPC_CheckChild1Type, MVT::v2i64,
/*49481*/       OPC_RecordChild2, // #1 = $Vn
/*49482*/       OPC_CheckChild2Type, MVT::v2i64,
/*49484*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49486*/       OPC_EmitInteger, MVT::i32, 14, 
/*49489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 116:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49504*/   /*Scope*/ 86|128,1/*214*/, /*->49720*/
/*49506*/     OPC_CheckInteger, 98, 
/*49508*/     OPC_MoveParent,
/*49509*/     OPC_RecordChild1, // #0 = $Vm
/*49510*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49537
/*49513*/       OPC_CheckChild1Type, MVT::v4i16,
/*49515*/       OPC_RecordChild2, // #1 = $Vn
/*49516*/       OPC_CheckChild2Type, MVT::v4i16,
/*49518*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49520*/       OPC_EmitInteger, MVT::i32, 14, 
/*49523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 98:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49563
/*49539*/       OPC_CheckChild1Type, MVT::v2i32,
/*49541*/       OPC_RecordChild2, // #1 = $Vn
/*49542*/       OPC_CheckChild2Type, MVT::v2i32,
/*49544*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49546*/       OPC_EmitInteger, MVT::i32, 14, 
/*49549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 98:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49589
/*49565*/       OPC_CheckChild1Type, MVT::v8i16,
/*49567*/       OPC_RecordChild2, // #1 = $Vn
/*49568*/       OPC_CheckChild2Type, MVT::v8i16,
/*49570*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49572*/       OPC_EmitInteger, MVT::i32, 14, 
/*49575*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 98:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49615
/*49591*/       OPC_CheckChild1Type, MVT::v4i32,
/*49593*/       OPC_RecordChild2, // #1 = $Vn
/*49594*/       OPC_CheckChild2Type, MVT::v4i32,
/*49596*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49598*/       OPC_EmitInteger, MVT::i32, 14, 
/*49601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 98:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49641
/*49617*/       OPC_CheckChild1Type, MVT::v8i8,
/*49619*/       OPC_RecordChild2, // #1 = $Vn
/*49620*/       OPC_CheckChild2Type, MVT::v8i8,
/*49622*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49624*/       OPC_EmitInteger, MVT::i32, 14, 
/*49627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 98:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49667
/*49643*/       OPC_CheckChild1Type, MVT::v16i8,
/*49645*/       OPC_RecordChild2, // #1 = $Vn
/*49646*/       OPC_CheckChild2Type, MVT::v16i8,
/*49648*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49650*/       OPC_EmitInteger, MVT::i32, 14, 
/*49653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 98:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49693
/*49669*/       OPC_CheckChild1Type, MVT::v1i64,
/*49671*/       OPC_RecordChild2, // #1 = $Vn
/*49672*/       OPC_CheckChild2Type, MVT::v1i64,
/*49674*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49676*/       OPC_EmitInteger, MVT::i32, 14, 
/*49679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 98:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49719
/*49695*/       OPC_CheckChild1Type, MVT::v2i64,
/*49697*/       OPC_RecordChild2, // #1 = $Vn
/*49698*/       OPC_CheckChild2Type, MVT::v2i64,
/*49700*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49702*/       OPC_EmitInteger, MVT::i32, 14, 
/*49705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 98:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49720*/   /*Scope*/ 86|128,1/*214*/, /*->49936*/
/*49722*/     OPC_CheckInteger, 100, 
/*49724*/     OPC_MoveParent,
/*49725*/     OPC_RecordChild1, // #0 = $Vm
/*49726*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49753
/*49729*/       OPC_CheckChild1Type, MVT::v4i16,
/*49731*/       OPC_RecordChild2, // #1 = $Vn
/*49732*/       OPC_CheckChild2Type, MVT::v4i16,
/*49734*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49736*/       OPC_EmitInteger, MVT::i32, 14, 
/*49739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49742*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 100:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49779
/*49755*/       OPC_CheckChild1Type, MVT::v2i32,
/*49757*/       OPC_RecordChild2, // #1 = $Vn
/*49758*/       OPC_CheckChild2Type, MVT::v2i32,
/*49760*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49762*/       OPC_EmitInteger, MVT::i32, 14, 
/*49765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49768*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 100:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49805
/*49781*/       OPC_CheckChild1Type, MVT::v8i16,
/*49783*/       OPC_RecordChild2, // #1 = $Vn
/*49784*/       OPC_CheckChild2Type, MVT::v8i16,
/*49786*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49788*/       OPC_EmitInteger, MVT::i32, 14, 
/*49791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49794*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 100:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49831
/*49807*/       OPC_CheckChild1Type, MVT::v4i32,
/*49809*/       OPC_RecordChild2, // #1 = $Vn
/*49810*/       OPC_CheckChild2Type, MVT::v4i32,
/*49812*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49814*/       OPC_EmitInteger, MVT::i32, 14, 
/*49817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 100:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49857
/*49833*/       OPC_CheckChild1Type, MVT::v8i8,
/*49835*/       OPC_RecordChild2, // #1 = $Vn
/*49836*/       OPC_CheckChild2Type, MVT::v8i8,
/*49838*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49840*/       OPC_EmitInteger, MVT::i32, 14, 
/*49843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 100:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49883
/*49859*/       OPC_CheckChild1Type, MVT::v16i8,
/*49861*/       OPC_RecordChild2, // #1 = $Vn
/*49862*/       OPC_CheckChild2Type, MVT::v16i8,
/*49864*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49866*/       OPC_EmitInteger, MVT::i32, 14, 
/*49869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 100:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49909
/*49885*/       OPC_CheckChild1Type, MVT::v1i64,
/*49887*/       OPC_RecordChild2, // #1 = $Vn
/*49888*/       OPC_CheckChild2Type, MVT::v1i64,
/*49890*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49892*/       OPC_EmitInteger, MVT::i32, 14, 
/*49895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 100:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49935
/*49911*/       OPC_CheckChild1Type, MVT::v2i64,
/*49913*/       OPC_RecordChild2, // #1 = $Vn
/*49914*/       OPC_CheckChild2Type, MVT::v2i64,
/*49916*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49918*/       OPC_EmitInteger, MVT::i32, 14, 
/*49921*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49924*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 100:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49936*/   /*Scope*/ 86|128,1/*214*/, /*->50152*/
/*49938*/     OPC_CheckInteger, 93, 
/*49940*/     OPC_MoveParent,
/*49941*/     OPC_RecordChild1, // #0 = $Vm
/*49942*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49969
/*49945*/       OPC_CheckChild1Type, MVT::v4i16,
/*49947*/       OPC_RecordChild2, // #1 = $Vn
/*49948*/       OPC_CheckChild2Type, MVT::v4i16,
/*49950*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49952*/       OPC_EmitInteger, MVT::i32, 14, 
/*49955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 93:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49995
/*49971*/       OPC_CheckChild1Type, MVT::v2i32,
/*49973*/       OPC_RecordChild2, // #1 = $Vn
/*49974*/       OPC_CheckChild2Type, MVT::v2i32,
/*49976*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49978*/       OPC_EmitInteger, MVT::i32, 14, 
/*49981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 93:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->50021
/*49997*/       OPC_CheckChild1Type, MVT::v8i16,
/*49999*/       OPC_RecordChild2, // #1 = $Vn
/*50000*/       OPC_CheckChild2Type, MVT::v8i16,
/*50002*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50004*/       OPC_EmitInteger, MVT::i32, 14, 
/*50007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 93:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->50047
/*50023*/       OPC_CheckChild1Type, MVT::v4i32,
/*50025*/       OPC_RecordChild2, // #1 = $Vn
/*50026*/       OPC_CheckChild2Type, MVT::v4i32,
/*50028*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50030*/       OPC_EmitInteger, MVT::i32, 14, 
/*50033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50036*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 93:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->50073
/*50049*/       OPC_CheckChild1Type, MVT::v8i8,
/*50051*/       OPC_RecordChild2, // #1 = $Vn
/*50052*/       OPC_CheckChild2Type, MVT::v8i8,
/*50054*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50056*/       OPC_EmitInteger, MVT::i32, 14, 
/*50059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 93:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->50099
/*50075*/       OPC_CheckChild1Type, MVT::v16i8,
/*50077*/       OPC_RecordChild2, // #1 = $Vn
/*50078*/       OPC_CheckChild2Type, MVT::v16i8,
/*50080*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50082*/       OPC_EmitInteger, MVT::i32, 14, 
/*50085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 93:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->50125
/*50101*/       OPC_CheckChild1Type, MVT::v1i64,
/*50103*/       OPC_RecordChild2, // #1 = $Vn
/*50104*/       OPC_CheckChild2Type, MVT::v1i64,
/*50106*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50108*/       OPC_EmitInteger, MVT::i32, 14, 
/*50111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 93:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->50151
/*50127*/       OPC_CheckChild1Type, MVT::v2i64,
/*50129*/       OPC_RecordChild2, // #1 = $Vn
/*50130*/       OPC_CheckChild2Type, MVT::v2i64,
/*50132*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50134*/       OPC_EmitInteger, MVT::i32, 14, 
/*50137*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50140*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 93:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*50152*/   /*Scope*/ 86|128,1/*214*/, /*->50368*/
/*50154*/     OPC_CheckInteger, 94, 
/*50156*/     OPC_MoveParent,
/*50157*/     OPC_RecordChild1, // #0 = $Vm
/*50158*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->50185
/*50161*/       OPC_CheckChild1Type, MVT::v4i16,
/*50163*/       OPC_RecordChild2, // #1 = $Vn
/*50164*/       OPC_CheckChild2Type, MVT::v4i16,
/*50166*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50168*/       OPC_EmitInteger, MVT::i32, 14, 
/*50171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 94:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->50211
/*50187*/       OPC_CheckChild1Type, MVT::v2i32,
/*50189*/       OPC_RecordChild2, // #1 = $Vn
/*50190*/       OPC_CheckChild2Type, MVT::v2i32,
/*50192*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50194*/       OPC_EmitInteger, MVT::i32, 14, 
/*50197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50200*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 94:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->50237
/*50213*/       OPC_CheckChild1Type, MVT::v8i16,
/*50215*/       OPC_RecordChild2, // #1 = $Vn
/*50216*/       OPC_CheckChild2Type, MVT::v8i16,
/*50218*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50220*/       OPC_EmitInteger, MVT::i32, 14, 
/*50223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50226*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 94:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->50263
/*50239*/       OPC_CheckChild1Type, MVT::v4i32,
/*50241*/       OPC_RecordChild2, // #1 = $Vn
/*50242*/       OPC_CheckChild2Type, MVT::v4i32,
/*50244*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50246*/       OPC_EmitInteger, MVT::i32, 14, 
/*50249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 94:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->50289
/*50265*/       OPC_CheckChild1Type, MVT::v8i8,
/*50267*/       OPC_RecordChild2, // #1 = $Vn
/*50268*/       OPC_CheckChild2Type, MVT::v8i8,
/*50270*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50272*/       OPC_EmitInteger, MVT::i32, 14, 
/*50275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50278*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 94:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->50315
/*50291*/       OPC_CheckChild1Type, MVT::v16i8,
/*50293*/       OPC_RecordChild2, // #1 = $Vn
/*50294*/       OPC_CheckChild2Type, MVT::v16i8,
/*50296*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50298*/       OPC_EmitInteger, MVT::i32, 14, 
/*50301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 94:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->50341
/*50317*/       OPC_CheckChild1Type, MVT::v1i64,
/*50319*/       OPC_RecordChild2, // #1 = $Vn
/*50320*/       OPC_CheckChild2Type, MVT::v1i64,
/*50322*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50324*/       OPC_EmitInteger, MVT::i32, 14, 
/*50327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 94:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->50367
/*50343*/       OPC_CheckChild1Type, MVT::v2i64,
/*50345*/       OPC_RecordChild2, // #1 = $Vn
/*50346*/       OPC_CheckChild2Type, MVT::v2i64,
/*50348*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50350*/       OPC_EmitInteger, MVT::i32, 14, 
/*50353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50356*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 94:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*50368*/   /*Scope*/ 50|128,1/*178*/, /*->50548*/
/*50370*/     OPC_CheckInteger, 24, 
/*50372*/     OPC_MoveParent,
/*50373*/     OPC_RecordChild1, // #0 = $Vm
/*50374*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->50397
/*50377*/       OPC_CheckChild1Type, MVT::v8i8,
/*50379*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50381*/       OPC_EmitInteger, MVT::i32, 14, 
/*50384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 24:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50419
/*50399*/       OPC_CheckChild1Type, MVT::v4i16,
/*50401*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50403*/       OPC_EmitInteger, MVT::i32, 14, 
/*50406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 24:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50441
/*50421*/       OPC_CheckChild1Type, MVT::v2i32,
/*50423*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50425*/       OPC_EmitInteger, MVT::i32, 14, 
/*50428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 24:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50463
/*50443*/       OPC_CheckChild1Type, MVT::v16i8,
/*50445*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50447*/       OPC_EmitInteger, MVT::i32, 14, 
/*50450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 24:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50485
/*50465*/       OPC_CheckChild1Type, MVT::v8i16,
/*50467*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50469*/       OPC_EmitInteger, MVT::i32, 14, 
/*50472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50475*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 24:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50507
/*50487*/       OPC_CheckChild1Type, MVT::v4i32,
/*50489*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50491*/       OPC_EmitInteger, MVT::i32, 14, 
/*50494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50497*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 24:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 18,  MVT::v2f32,// ->50527
/*50509*/       OPC_CheckChild1Type, MVT::v2f32,
/*50511*/       OPC_EmitInteger, MVT::i32, 14, 
/*50514*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50517*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 24:iPTR, DPR:v2f32:$src) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->50547
/*50529*/       OPC_CheckChild1Type, MVT::v4f32,
/*50531*/       OPC_EmitInteger, MVT::i32, 14, 
/*50534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 24:iPTR, QPR:v4f32:$src) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$src)
              0, // EndSwitchType
/*50548*/   /*Scope*/ 10|128,1/*138*/, /*->50688*/
/*50550*/     OPC_CheckInteger, 78, 
/*50552*/     OPC_MoveParent,
/*50553*/     OPC_RecordChild1, // #0 = $Vm
/*50554*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50577
/*50557*/       OPC_CheckChild1Type, MVT::v8i8,
/*50559*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50561*/       OPC_EmitInteger, MVT::i32, 14, 
/*50564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50567*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 78:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50599
/*50579*/       OPC_CheckChild1Type, MVT::v4i16,
/*50581*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50583*/       OPC_EmitInteger, MVT::i32, 14, 
/*50586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50589*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 78:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50621
/*50601*/       OPC_CheckChild1Type, MVT::v2i32,
/*50603*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50605*/       OPC_EmitInteger, MVT::i32, 14, 
/*50608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 78:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50643
/*50623*/       OPC_CheckChild1Type, MVT::v16i8,
/*50625*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50627*/       OPC_EmitInteger, MVT::i32, 14, 
/*50630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 78:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50665
/*50645*/       OPC_CheckChild1Type, MVT::v8i16,
/*50647*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50649*/       OPC_EmitInteger, MVT::i32, 14, 
/*50652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50655*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 78:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50687
/*50667*/       OPC_CheckChild1Type, MVT::v4i32,
/*50669*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50671*/       OPC_EmitInteger, MVT::i32, 14, 
/*50674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50688*/   /*Scope*/ 10|128,1/*138*/, /*->50828*/
/*50690*/     OPC_CheckInteger, 88, 
/*50692*/     OPC_MoveParent,
/*50693*/     OPC_RecordChild1, // #0 = $Vm
/*50694*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50717
/*50697*/       OPC_CheckChild1Type, MVT::v8i8,
/*50699*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50701*/       OPC_EmitInteger, MVT::i32, 14, 
/*50704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 88:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50739
/*50719*/       OPC_CheckChild1Type, MVT::v4i16,
/*50721*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50723*/       OPC_EmitInteger, MVT::i32, 14, 
/*50726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 88:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50761
/*50741*/       OPC_CheckChild1Type, MVT::v2i32,
/*50743*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50745*/       OPC_EmitInteger, MVT::i32, 14, 
/*50748*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50751*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 88:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50783
/*50763*/       OPC_CheckChild1Type, MVT::v16i8,
/*50765*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50767*/       OPC_EmitInteger, MVT::i32, 14, 
/*50770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 88:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50805
/*50785*/       OPC_CheckChild1Type, MVT::v8i16,
/*50787*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50789*/       OPC_EmitInteger, MVT::i32, 14, 
/*50792*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 88:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50827
/*50807*/       OPC_CheckChild1Type, MVT::v4i32,
/*50809*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50811*/       OPC_EmitInteger, MVT::i32, 14, 
/*50814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 88:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50828*/   /*Scope*/ 10|128,1/*138*/, /*->50968*/
/*50830*/     OPC_CheckInteger, 31, 
/*50832*/     OPC_MoveParent,
/*50833*/     OPC_RecordChild1, // #0 = $Vm
/*50834*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50857
/*50837*/       OPC_CheckChild1Type, MVT::v8i8,
/*50839*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50841*/       OPC_EmitInteger, MVT::i32, 14, 
/*50844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 31:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50879
/*50859*/       OPC_CheckChild1Type, MVT::v4i16,
/*50861*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50863*/       OPC_EmitInteger, MVT::i32, 14, 
/*50866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 31:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50901
/*50881*/       OPC_CheckChild1Type, MVT::v2i32,
/*50883*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50885*/       OPC_EmitInteger, MVT::i32, 14, 
/*50888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 31:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50923
/*50903*/       OPC_CheckChild1Type, MVT::v16i8,
/*50905*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50907*/       OPC_EmitInteger, MVT::i32, 14, 
/*50910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 31:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50945
/*50925*/       OPC_CheckChild1Type, MVT::v8i16,
/*50927*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50929*/       OPC_EmitInteger, MVT::i32, 14, 
/*50932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 31:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50967
/*50947*/       OPC_CheckChild1Type, MVT::v4i32,
/*50949*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50951*/       OPC_EmitInteger, MVT::i32, 14, 
/*50954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 31:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50968*/   /*Scope*/ 72, /*->51041*/
/*50969*/     OPC_CheckInteger, 85, 
/*50971*/     OPC_MoveParent,
/*50972*/     OPC_RecordChild1, // #0 = $Vm
/*50973*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50996
/*50976*/       OPC_CheckChild1Type, MVT::v8i16,
/*50978*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50980*/       OPC_EmitInteger, MVT::i32, 14, 
/*50983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 85:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51018
/*50998*/       OPC_CheckChild1Type, MVT::v4i32,
/*51000*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51002*/       OPC_EmitInteger, MVT::i32, 14, 
/*51005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 85:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51040
/*51020*/       OPC_CheckChild1Type, MVT::v2i64,
/*51022*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51024*/       OPC_EmitInteger, MVT::i32, 14, 
/*51027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 85:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*51041*/   /*Scope*/ 72, /*->51114*/
/*51042*/     OPC_CheckInteger, 87, 
/*51044*/     OPC_MoveParent,
/*51045*/     OPC_RecordChild1, // #0 = $Vm
/*51046*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->51069
/*51049*/       OPC_CheckChild1Type, MVT::v8i16,
/*51051*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51053*/       OPC_EmitInteger, MVT::i32, 14, 
/*51056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51091
/*51071*/       OPC_CheckChild1Type, MVT::v4i32,
/*51073*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51075*/       OPC_EmitInteger, MVT::i32, 14, 
/*51078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51081*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51113
/*51093*/       OPC_CheckChild1Type, MVT::v2i64,
/*51095*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51097*/       OPC_EmitInteger, MVT::i32, 14, 
/*51100*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51103*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*51114*/   /*Scope*/ 72, /*->51187*/
/*51115*/     OPC_CheckInteger, 86, 
/*51117*/     OPC_MoveParent,
/*51118*/     OPC_RecordChild1, // #0 = $Vm
/*51119*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->51142
/*51122*/       OPC_CheckChild1Type, MVT::v8i16,
/*51124*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51126*/       OPC_EmitInteger, MVT::i32, 14, 
/*51129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 86:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51164
/*51144*/       OPC_CheckChild1Type, MVT::v4i32,
/*51146*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51148*/       OPC_EmitInteger, MVT::i32, 14, 
/*51151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 86:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51186
/*51166*/       OPC_CheckChild1Type, MVT::v2i64,
/*51168*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51170*/       OPC_EmitInteger, MVT::i32, 14, 
/*51173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 86:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*51187*/   /*Scope*/ 34, /*->51222*/
/*51188*/     OPC_CheckInteger, 34, 
/*51190*/     OPC_MoveParent,
/*51191*/     OPC_RecordChild1, // #0 = $Vm
/*51192*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->51207
/*51195*/       OPC_CheckChild1Type, MVT::v2f32,
/*51197*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51199*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 34:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->51221
/*51209*/       OPC_CheckChild1Type, MVT::v4f32,
/*51211*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51213*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 34:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51222*/   /*Scope*/ 34, /*->51257*/
/*51223*/     OPC_CheckInteger, 35, 
/*51225*/     OPC_MoveParent,
/*51226*/     OPC_RecordChild1, // #0 = $Vm
/*51227*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->51242
/*51230*/       OPC_CheckChild1Type, MVT::v2f32,
/*51232*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 35:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->51256
/*51244*/       OPC_CheckChild1Type, MVT::v4f32,
/*51246*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 35:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51257*/   /*Scope*/ 34, /*->51292*/
/*51258*/     OPC_CheckInteger, 44, 
/*51260*/     OPC_MoveParent,
/*51261*/     OPC_RecordChild1, // #0 = $Vm
/*51262*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->51277
/*51265*/       OPC_CheckChild1Type, MVT::v2f32,
/*51267*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51269*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->51291
/*51279*/       OPC_CheckChild1Type, MVT::v4f32,
/*51281*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 44:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51292*/   /*Scope*/ 34, /*->51327*/
/*51293*/     OPC_CheckInteger, 45, 
/*51295*/     OPC_MoveParent,
/*51296*/     OPC_RecordChild1, // #0 = $Vm
/*51297*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->51312
/*51300*/       OPC_CheckChild1Type, MVT::v2f32,
/*51302*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->51326
/*51314*/       OPC_CheckChild1Type, MVT::v4f32,
/*51316*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51318*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 45:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51327*/   /*Scope*/ 34, /*->51362*/
/*51328*/     OPC_CheckInteger, 46, 
/*51330*/     OPC_MoveParent,
/*51331*/     OPC_RecordChild1, // #0 = $Vm
/*51332*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->51347
/*51335*/       OPC_CheckChild1Type, MVT::v2f32,
/*51337*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 46:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->51361
/*51349*/       OPC_CheckChild1Type, MVT::v4f32,
/*51351*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 46:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51362*/   /*Scope*/ 34, /*->51397*/
/*51363*/     OPC_CheckInteger, 47, 
/*51365*/     OPC_MoveParent,
/*51366*/     OPC_RecordChild1, // #0 = $Vm
/*51367*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->51382
/*51370*/       OPC_CheckChild1Type, MVT::v2f32,
/*51372*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 47:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->51396
/*51384*/       OPC_CheckChild1Type, MVT::v4f32,
/*51386*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 47:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51397*/   /*Scope*/ 34, /*->51432*/
/*51398*/     OPC_CheckInteger, 42, 
/*51400*/     OPC_MoveParent,
/*51401*/     OPC_RecordChild1, // #0 = $Vm
/*51402*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->51417
/*51405*/       OPC_CheckChild1Type, MVT::v2f32,
/*51407*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->51431
/*51419*/       OPC_CheckChild1Type, MVT::v4f32,
/*51421*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51423*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51432*/   /*Scope*/ 34, /*->51467*/
/*51433*/     OPC_CheckInteger, 43, 
/*51435*/     OPC_MoveParent,
/*51436*/     OPC_RecordChild1, // #0 = $Vm
/*51437*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->51452
/*51440*/       OPC_CheckChild1Type, MVT::v2f32,
/*51442*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->51466
/*51454*/       OPC_CheckChild1Type, MVT::v4f32,
/*51456*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 43:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51467*/   /*Scope*/ 22, /*->51490*/
/*51468*/     OPC_CheckInteger, 38, 
/*51470*/     OPC_MoveParent,
/*51471*/     OPC_RecordChild1, // #0 = $Vm
/*51472*/     OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*51474*/     OPC_EmitInteger, MVT::i32, 14, 
/*51477*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 38:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*51490*/   /*Scope*/ 25, /*->51516*/
/*51491*/     OPC_CheckInteger, 6|128,1/*134*/, 
/*51494*/     OPC_MoveParent,
/*51495*/     OPC_RecordChild1, // #0 = $Vn
/*51496*/     OPC_RecordChild2, // #1 = $Vm
/*51497*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51499*/     OPC_EmitInteger, MVT::i32, 14, 
/*51502*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51505*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 134:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*51516*/   /*Scope*/ 27, /*->51544*/
/*51517*/     OPC_CheckInteger, 10|128,1/*138*/, 
/*51520*/     OPC_MoveParent,
/*51521*/     OPC_RecordChild1, // #0 = $orig
/*51522*/     OPC_RecordChild2, // #1 = $Vn
/*51523*/     OPC_RecordChild3, // #2 = $Vm
/*51524*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51526*/     OPC_EmitInteger, MVT::i32, 14, 
/*51529*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51532*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 138:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*51544*/   /*Scope*/ 42, /*->51587*/
/*51545*/     OPC_CheckInteger, 59, 
/*51547*/     OPC_MoveParent,
/*51548*/     OPC_RecordChild1, // #0 = $Vn
/*51549*/     OPC_SwitchType /*2 cases */, 16,  MVT::v2f32,// ->51568
/*51552*/       OPC_CheckChild1Type, MVT::v2f32,
/*51554*/       OPC_RecordChild2, // #1 = $Vm
/*51555*/       OPC_CheckChild2Type, MVT::v2f32,
/*51557*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51559*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v2f32 59:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 16,  MVT::v4f32,// ->51586
/*51570*/       OPC_CheckChild1Type, MVT::v4f32,
/*51572*/       OPC_RecordChild2, // #1 = $Vm
/*51573*/       OPC_CheckChild2Type, MVT::v4f32,
/*51575*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 59:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51587*/   /*Scope*/ 42, /*->51630*/
/*51588*/     OPC_CheckInteger, 62, 
/*51590*/     OPC_MoveParent,
/*51591*/     OPC_RecordChild1, // #0 = $Vn
/*51592*/     OPC_SwitchType /*2 cases */, 16,  MVT::v2f32,// ->51611
/*51595*/       OPC_CheckChild1Type, MVT::v2f32,
/*51597*/       OPC_RecordChild2, // #1 = $Vm
/*51598*/       OPC_CheckChild2Type, MVT::v2f32,
/*51600*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51602*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v2f32 62:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 16,  MVT::v4f32,// ->51629
/*51613*/       OPC_CheckChild1Type, MVT::v4f32,
/*51615*/       OPC_RecordChild2, // #1 = $Vm
/*51616*/       OPC_CheckChild2Type, MVT::v4f32,
/*51618*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 62:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51630*/   /*Scope*/ 58, /*->51689*/
/*51631*/     OPC_CheckInteger, 105, 
/*51633*/     OPC_MoveParent,
/*51634*/     OPC_RecordChild1, // #0 = $Vn
/*51635*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51662
/*51638*/       OPC_CheckChild1Type, MVT::v2f32,
/*51640*/       OPC_RecordChild2, // #1 = $Vm
/*51641*/       OPC_CheckChild2Type, MVT::v2f32,
/*51643*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51645*/       OPC_EmitInteger, MVT::i32, 14, 
/*51648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 105:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51688
/*51664*/       OPC_CheckChild1Type, MVT::v4f32,
/*51666*/       OPC_RecordChild2, // #1 = $Vm
/*51667*/       OPC_CheckChild2Type, MVT::v4f32,
/*51669*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51671*/       OPC_EmitInteger, MVT::i32, 14, 
/*51674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 105:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51689*/   /*Scope*/ 58, /*->51748*/
/*51690*/     OPC_CheckInteger, 118, 
/*51692*/     OPC_MoveParent,
/*51693*/     OPC_RecordChild1, // #0 = $Vn
/*51694*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51721
/*51697*/       OPC_CheckChild1Type, MVT::v2f32,
/*51699*/       OPC_RecordChild2, // #1 = $Vm
/*51700*/       OPC_CheckChild2Type, MVT::v2f32,
/*51702*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51704*/       OPC_EmitInteger, MVT::i32, 14, 
/*51707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51710*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 118:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51747
/*51723*/       OPC_CheckChild1Type, MVT::v4f32,
/*51725*/       OPC_RecordChild2, // #1 = $Vm
/*51726*/       OPC_CheckChild2Type, MVT::v4f32,
/*51728*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51730*/       OPC_EmitInteger, MVT::i32, 14, 
/*51733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 118:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51748*/   /*Scope*/ 22, /*->51771*/
/*51749*/     OPC_CheckInteger, 41, 
/*51751*/     OPC_MoveParent,
/*51752*/     OPC_RecordChild1, // #0 = $Vm
/*51753*/     OPC_CheckPatternPredicate, 30, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*51755*/     OPC_EmitInteger, MVT::i32, 14, 
/*51758*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51761*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 41:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*51771*/   /*Scope*/ 34, /*->51806*/
/*51772*/     OPC_CheckInteger, 110, 
/*51774*/     OPC_MoveParent,
/*51775*/     OPC_RecordChild1, // #0 = $Vm
/*51776*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51791
/*51779*/       OPC_CheckChild1Type, MVT::v2f32,
/*51781*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 110:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51805
/*51793*/       OPC_CheckChild1Type, MVT::v4f32,
/*51795*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 110:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51806*/   /*Scope*/ 34, /*->51841*/
/*51807*/     OPC_CheckInteger, 112, 
/*51809*/     OPC_MoveParent,
/*51810*/     OPC_RecordChild1, // #0 = $Vm
/*51811*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51826
/*51814*/       OPC_CheckChild1Type, MVT::v2f32,
/*51816*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 112:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51840
/*51828*/       OPC_CheckChild1Type, MVT::v4f32,
/*51830*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 112:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51841*/   /*Scope*/ 34, /*->51876*/
/*51842*/     OPC_CheckInteger, 108, 
/*51844*/     OPC_MoveParent,
/*51845*/     OPC_RecordChild1, // #0 = $Vm
/*51846*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51861
/*51849*/       OPC_CheckChild1Type, MVT::v2f32,
/*51851*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51853*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 108:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51875
/*51863*/       OPC_CheckChild1Type, MVT::v4f32,
/*51865*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 108:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51876*/   /*Scope*/ 34, /*->51911*/
/*51877*/     OPC_CheckInteger, 113, 
/*51879*/     OPC_MoveParent,
/*51880*/     OPC_RecordChild1, // #0 = $Vm
/*51881*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51896
/*51884*/       OPC_CheckChild1Type, MVT::v2f32,
/*51886*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 113:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51910
/*51898*/       OPC_CheckChild1Type, MVT::v4f32,
/*51900*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 113:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51911*/   /*Scope*/ 34, /*->51946*/
/*51912*/     OPC_CheckInteger, 109, 
/*51914*/     OPC_MoveParent,
/*51915*/     OPC_RecordChild1, // #0 = $Vm
/*51916*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51931
/*51919*/       OPC_CheckChild1Type, MVT::v2f32,
/*51921*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 109:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51945
/*51933*/       OPC_CheckChild1Type, MVT::v4f32,
/*51935*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 109:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51946*/   /*Scope*/ 34, /*->51981*/
/*51947*/     OPC_CheckInteger, 111, 
/*51949*/     OPC_MoveParent,
/*51950*/     OPC_RecordChild1, // #0 = $Vm
/*51951*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->51966
/*51954*/       OPC_CheckChild1Type, MVT::v2f32,
/*51956*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 111:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->51980
/*51968*/       OPC_CheckChild1Type, MVT::v4f32,
/*51970*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*51972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 111:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51981*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,2/*287*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->52273
/*51986*/   OPC_Scope, 6|128,1/*134*/, /*->52123*/ // 2 children in Scope
/*51989*/     OPC_MoveChild, 0,
/*51991*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*51994*/     OPC_RecordChild0, // #0 = $Rm
/*51995*/     OPC_RecordChild1, // #1 = $rot
/*51996*/     OPC_MoveChild, 1,
/*51998*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52001*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*52003*/     OPC_CheckType, MVT::i32,
/*52005*/     OPC_MoveParent,
/*52006*/     OPC_MoveParent,
/*52007*/     OPC_MoveChild, 1,
/*52009*/     OPC_Scope, 55, /*->52066*/ // 2 children in Scope
/*52011*/       OPC_CheckValueType, MVT::i8,
/*52013*/       OPC_MoveParent,
/*52014*/       OPC_Scope, 24, /*->52040*/ // 2 children in Scope
/*52016*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*52018*/         OPC_EmitConvertToTarget, 1,
/*52020*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*52023*/         OPC_EmitInteger, MVT::i32, 14, 
/*52026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*52040*/       /*Scope*/ 24, /*->52065*/
/*52041*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52043*/         OPC_EmitConvertToTarget, 1,
/*52045*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*52048*/         OPC_EmitInteger, MVT::i32, 14, 
/*52051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*52065*/       0, /*End of Scope*/
/*52066*/     /*Scope*/ 55, /*->52122*/
/*52067*/       OPC_CheckValueType, MVT::i16,
/*52069*/       OPC_MoveParent,
/*52070*/       OPC_Scope, 24, /*->52096*/ // 2 children in Scope
/*52072*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*52074*/         OPC_EmitConvertToTarget, 1,
/*52076*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*52079*/         OPC_EmitInteger, MVT::i32, 14, 
/*52082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*52096*/       /*Scope*/ 24, /*->52121*/
/*52097*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52099*/         OPC_EmitConvertToTarget, 1,
/*52101*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*52104*/         OPC_EmitInteger, MVT::i32, 14, 
/*52107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*52121*/       0, /*End of Scope*/
/*52122*/     0, /*End of Scope*/
/*52123*/   /*Scope*/ 19|128,1/*147*/, /*->52272*/
/*52125*/     OPC_RecordChild0, // #0 = $Src
/*52126*/     OPC_MoveChild, 1,
/*52128*/     OPC_Scope, 70, /*->52200*/ // 2 children in Scope
/*52130*/       OPC_CheckValueType, MVT::i8,
/*52132*/       OPC_MoveParent,
/*52133*/       OPC_Scope, 22, /*->52157*/ // 3 children in Scope
/*52135*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*52137*/         OPC_EmitInteger, MVT::i32, 0, 
/*52140*/         OPC_EmitInteger, MVT::i32, 14, 
/*52143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52146*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*52157*/       /*Scope*/ 18, /*->52176*/
/*52158*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*52160*/         OPC_EmitInteger, MVT::i32, 14, 
/*52163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*52176*/       /*Scope*/ 22, /*->52199*/
/*52177*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52179*/         OPC_EmitInteger, MVT::i32, 0, 
/*52182*/         OPC_EmitInteger, MVT::i32, 14, 
/*52185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*52199*/       0, /*End of Scope*/
/*52200*/     /*Scope*/ 70, /*->52271*/
/*52201*/       OPC_CheckValueType, MVT::i16,
/*52203*/       OPC_MoveParent,
/*52204*/       OPC_Scope, 22, /*->52228*/ // 3 children in Scope
/*52206*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*52208*/         OPC_EmitInteger, MVT::i32, 0, 
/*52211*/         OPC_EmitInteger, MVT::i32, 14, 
/*52214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*52228*/       /*Scope*/ 18, /*->52247*/
/*52229*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*52231*/         OPC_EmitInteger, MVT::i32, 14, 
/*52234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*52247*/       /*Scope*/ 22, /*->52270*/
/*52248*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*52250*/         OPC_EmitInteger, MVT::i32, 0, 
/*52253*/         OPC_EmitInteger, MVT::i32, 14, 
/*52256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*52270*/       0, /*End of Scope*/
/*52271*/     0, /*End of Scope*/
/*52272*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 107|128,16/*2155*/,  TARGET_VAL(ISD::FADD),// ->54432
/*52277*/   OPC_Scope, 113, /*->52392*/ // 14 children in Scope
/*52279*/     OPC_MoveChild, 0,
/*52281*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*52284*/     OPC_MoveChild, 0,
/*52286*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52289*/     OPC_RecordChild0, // #0 = $Dn
/*52290*/     OPC_RecordChild1, // #1 = $Dm
/*52291*/     OPC_CheckPredicate, 95, // Predicate_fmul_su
/*52293*/     OPC_MoveParent,
/*52294*/     OPC_MoveParent,
/*52295*/     OPC_RecordChild1, // #2 = $Ddin
/*52296*/     OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*52298*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->52345
/*52301*/       OPC_Scope, 20, /*->52323*/ // 2 children in Scope
/*52303*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*52305*/         OPC_EmitInteger, MVT::i32, 14, 
/*52308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*52323*/       /*Scope*/ 20, /*->52344*/
/*52324*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52326*/         OPC_EmitInteger, MVT::i32, 14, 
/*52329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52332*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*52344*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->52391
/*52347*/       OPC_Scope, 20, /*->52369*/ // 2 children in Scope
/*52349*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*52351*/         OPC_EmitInteger, MVT::i32, 14, 
/*52354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*52369*/       /*Scope*/ 20, /*->52390*/
/*52370*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52372*/         OPC_EmitInteger, MVT::i32, 14, 
/*52375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52378*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*52390*/       0, /*End of Scope*/
              0, // EndSwitchType
/*52392*/   /*Scope*/ 115|128,1/*243*/, /*->52637*/
/*52394*/     OPC_RecordChild0, // #0 = $Ddin
/*52395*/     OPC_MoveChild, 1,
/*52397*/     OPC_SwitchOpcode /*2 cases */, 107,  TARGET_VAL(ISD::FNEG),// ->52508
/*52401*/       OPC_MoveChild, 0,
/*52403*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52406*/       OPC_RecordChild0, // #1 = $Dn
/*52407*/       OPC_RecordChild1, // #2 = $Dm
/*52408*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*52410*/       OPC_MoveParent,
/*52411*/       OPC_MoveParent,
/*52412*/       OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*52414*/       OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->52461
/*52417*/         OPC_Scope, 20, /*->52439*/ // 2 children in Scope
/*52419*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*52421*/           OPC_EmitInteger, MVT::i32, 14, 
/*52424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52427*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*52439*/         /*Scope*/ 20, /*->52460*/
/*52440*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52442*/           OPC_EmitInteger, MVT::i32, 14, 
/*52445*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52448*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*52460*/         0, /*End of Scope*/
                /*SwitchType*/ 44,  MVT::f32,// ->52507
/*52463*/         OPC_Scope, 20, /*->52485*/ // 2 children in Scope
/*52465*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*52467*/           OPC_EmitInteger, MVT::i32, 14, 
/*52470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52473*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*52485*/         /*Scope*/ 20, /*->52506*/
/*52486*/           OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52488*/           OPC_EmitInteger, MVT::i32, 14, 
/*52491*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52494*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*52506*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchOpcode*/ 125,  TARGET_VAL(ISD::FMUL),// ->52636
/*52511*/       OPC_Scope, 74, /*->52587*/ // 2 children in Scope
/*52513*/         OPC_RecordChild0, // #1 = $Vn
/*52514*/         OPC_MoveChild, 1,
/*52516*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52519*/         OPC_RecordChild0, // #2 = $Vm
/*52520*/         OPC_CheckChild0Type, MVT::v2f32,
/*52522*/         OPC_RecordChild1, // #3 = $lane
/*52523*/         OPC_MoveChild, 1,
/*52525*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52528*/         OPC_MoveParent,
/*52529*/         OPC_MoveParent,
/*52530*/         OPC_CheckPredicate, 95, // Predicate_fmul_su
/*52532*/         OPC_MoveParent,
/*52533*/         OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*52535*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->52561
/*52538*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52540*/           OPC_EmitConvertToTarget, 3,
/*52542*/           OPC_EmitInteger, MVT::i32, 14, 
/*52545*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52548*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->52586
/*52563*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52565*/           OPC_EmitConvertToTarget, 3,
/*52567*/           OPC_EmitInteger, MVT::i32, 14, 
/*52570*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52573*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*52587*/       /*Scope*/ 47, /*->52635*/
/*52588*/         OPC_MoveChild, 0,
/*52590*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52593*/         OPC_RecordChild0, // #1 = $Vm
/*52594*/         OPC_CheckChild0Type, MVT::v2f32,
/*52596*/         OPC_RecordChild1, // #2 = $lane
/*52597*/         OPC_MoveChild, 1,
/*52599*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52602*/         OPC_MoveParent,
/*52603*/         OPC_MoveParent,
/*52604*/         OPC_RecordChild1, // #3 = $Vn
/*52605*/         OPC_CheckPredicate, 95, // Predicate_fmul_su
/*52607*/         OPC_MoveParent,
/*52608*/         OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*52610*/         OPC_CheckType, MVT::v2f32,
/*52612*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52614*/         OPC_EmitConvertToTarget, 2,
/*52616*/         OPC_EmitInteger, MVT::i32, 14, 
/*52619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52622*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*52635*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*52637*/   /*Scope*/ 105, /*->52743*/
/*52638*/     OPC_MoveChild, 0,
/*52640*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52643*/     OPC_Scope, 48, /*->52693*/ // 2 children in Scope
/*52645*/       OPC_RecordChild0, // #0 = $Vn
/*52646*/       OPC_MoveChild, 1,
/*52648*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52651*/       OPC_RecordChild0, // #1 = $Vm
/*52652*/       OPC_CheckChild0Type, MVT::v2f32,
/*52654*/       OPC_RecordChild1, // #2 = $lane
/*52655*/       OPC_MoveChild, 1,
/*52657*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52660*/       OPC_MoveParent,
/*52661*/       OPC_MoveParent,
/*52662*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*52664*/       OPC_MoveParent,
/*52665*/       OPC_RecordChild1, // #3 = $src1
/*52666*/       OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*52668*/       OPC_CheckType, MVT::v2f32,
/*52670*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52672*/       OPC_EmitConvertToTarget, 2,
/*52674*/       OPC_EmitInteger, MVT::i32, 14, 
/*52677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*52693*/     /*Scope*/ 48, /*->52742*/
/*52694*/       OPC_MoveChild, 0,
/*52696*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52699*/       OPC_RecordChild0, // #0 = $Vm
/*52700*/       OPC_CheckChild0Type, MVT::v2f32,
/*52702*/       OPC_RecordChild1, // #1 = $lane
/*52703*/       OPC_MoveChild, 1,
/*52705*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52708*/       OPC_MoveParent,
/*52709*/       OPC_MoveParent,
/*52710*/       OPC_RecordChild1, // #2 = $Vn
/*52711*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*52713*/       OPC_MoveParent,
/*52714*/       OPC_RecordChild1, // #3 = $src1
/*52715*/       OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*52717*/       OPC_CheckType, MVT::v2f32,
/*52719*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52721*/       OPC_EmitConvertToTarget, 1,
/*52723*/       OPC_EmitInteger, MVT::i32, 14, 
/*52726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*52742*/     0, /*End of Scope*/
/*52743*/   /*Scope*/ 53, /*->52797*/
/*52744*/     OPC_RecordChild0, // #0 = $src1
/*52745*/     OPC_MoveChild, 1,
/*52747*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52750*/     OPC_MoveChild, 0,
/*52752*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52755*/     OPC_RecordChild0, // #1 = $Vm
/*52756*/     OPC_CheckChild0Type, MVT::v2f32,
/*52758*/     OPC_RecordChild1, // #2 = $lane
/*52759*/     OPC_MoveChild, 1,
/*52761*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52764*/     OPC_MoveParent,
/*52765*/     OPC_MoveParent,
/*52766*/     OPC_RecordChild1, // #3 = $Vn
/*52767*/     OPC_CheckPredicate, 95, // Predicate_fmul_su
/*52769*/     OPC_MoveParent,
/*52770*/     OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*52772*/     OPC_CheckType, MVT::v4f32,
/*52774*/     OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52776*/     OPC_EmitConvertToTarget, 2,
/*52778*/     OPC_EmitInteger, MVT::i32, 14, 
/*52781*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52784*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*52797*/   /*Scope*/ 105, /*->52903*/
/*52798*/     OPC_MoveChild, 0,
/*52800*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52803*/     OPC_Scope, 48, /*->52853*/ // 2 children in Scope
/*52805*/       OPC_RecordChild0, // #0 = $Vn
/*52806*/       OPC_MoveChild, 1,
/*52808*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52811*/       OPC_RecordChild0, // #1 = $Vm
/*52812*/       OPC_CheckChild0Type, MVT::v2f32,
/*52814*/       OPC_RecordChild1, // #2 = $lane
/*52815*/       OPC_MoveChild, 1,
/*52817*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52820*/       OPC_MoveParent,
/*52821*/       OPC_MoveParent,
/*52822*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*52824*/       OPC_MoveParent,
/*52825*/       OPC_RecordChild1, // #3 = $src1
/*52826*/       OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*52828*/       OPC_CheckType, MVT::v4f32,
/*52830*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52832*/       OPC_EmitConvertToTarget, 2,
/*52834*/       OPC_EmitInteger, MVT::i32, 14, 
/*52837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52840*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*52853*/     /*Scope*/ 48, /*->52902*/
/*52854*/       OPC_MoveChild, 0,
/*52856*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52859*/       OPC_RecordChild0, // #0 = $Vm
/*52860*/       OPC_CheckChild0Type, MVT::v2f32,
/*52862*/       OPC_RecordChild1, // #1 = $lane
/*52863*/       OPC_MoveChild, 1,
/*52865*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52868*/       OPC_MoveParent,
/*52869*/       OPC_MoveParent,
/*52870*/       OPC_RecordChild1, // #2 = $Vn
/*52871*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*52873*/       OPC_MoveParent,
/*52874*/       OPC_RecordChild1, // #3 = $src1
/*52875*/       OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*52877*/       OPC_CheckType, MVT::v4f32,
/*52879*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52881*/       OPC_EmitConvertToTarget, 1,
/*52883*/       OPC_EmitInteger, MVT::i32, 14, 
/*52886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52889*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*52902*/     0, /*End of Scope*/
/*52903*/   /*Scope*/ 10|128,1/*138*/, /*->53043*/
/*52905*/     OPC_RecordChild0, // #0 = $src1
/*52906*/     OPC_MoveChild, 1,
/*52908*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52911*/     OPC_Scope, 64, /*->52977*/ // 2 children in Scope
/*52913*/       OPC_RecordChild0, // #1 = $src2
/*52914*/       OPC_MoveChild, 1,
/*52916*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52919*/       OPC_RecordChild0, // #2 = $src3
/*52920*/       OPC_CheckChild0Type, MVT::v4f32,
/*52922*/       OPC_RecordChild1, // #3 = $lane
/*52923*/       OPC_MoveChild, 1,
/*52925*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52928*/       OPC_MoveParent,
/*52929*/       OPC_MoveParent,
/*52930*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*52932*/       OPC_MoveParent,
/*52933*/       OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*52935*/       OPC_CheckType, MVT::v4f32,
/*52937*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52939*/       OPC_EmitConvertToTarget, 3,
/*52941*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*52944*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*52953*/       OPC_EmitConvertToTarget, 3,
/*52955*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*52958*/       OPC_EmitInteger, MVT::i32, 14, 
/*52961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52977*/     /*Scope*/ 64, /*->53042*/
/*52978*/       OPC_MoveChild, 0,
/*52980*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52983*/       OPC_RecordChild0, // #1 = $src3
/*52984*/       OPC_CheckChild0Type, MVT::v4f32,
/*52986*/       OPC_RecordChild1, // #2 = $lane
/*52987*/       OPC_MoveChild, 1,
/*52989*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52992*/       OPC_MoveParent,
/*52993*/       OPC_MoveParent,
/*52994*/       OPC_RecordChild1, // #3 = $src2
/*52995*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*52997*/       OPC_MoveParent,
/*52998*/       OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*53000*/       OPC_CheckType, MVT::v4f32,
/*53002*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53004*/       OPC_EmitConvertToTarget, 2,
/*53006*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*53009*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*53018*/       OPC_EmitConvertToTarget, 2,
/*53020*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*53023*/       OPC_EmitInteger, MVT::i32, 14, 
/*53026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53042*/     0, /*End of Scope*/
/*53043*/   /*Scope*/ 66|128,1/*194*/, /*->53239*/
/*53045*/     OPC_MoveChild, 0,
/*53047*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53050*/     OPC_Scope, 65, /*->53117*/ // 3 children in Scope
/*53052*/       OPC_RecordChild0, // #0 = $src2
/*53053*/       OPC_MoveChild, 1,
/*53055*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53058*/       OPC_RecordChild0, // #1 = $src3
/*53059*/       OPC_CheckChild0Type, MVT::v4f32,
/*53061*/       OPC_RecordChild1, // #2 = $lane
/*53062*/       OPC_MoveChild, 1,
/*53064*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53067*/       OPC_MoveParent,
/*53068*/       OPC_MoveParent,
/*53069*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*53071*/       OPC_MoveParent,
/*53072*/       OPC_RecordChild1, // #3 = $src1
/*53073*/       OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*53075*/       OPC_CheckType, MVT::v4f32,
/*53077*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53079*/       OPC_EmitConvertToTarget, 2,
/*53081*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*53084*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*53093*/       OPC_EmitConvertToTarget, 2,
/*53095*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*53098*/       OPC_EmitInteger, MVT::i32, 14, 
/*53101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53104*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53117*/     /*Scope*/ 65, /*->53183*/
/*53118*/       OPC_MoveChild, 0,
/*53120*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53123*/       OPC_RecordChild0, // #0 = $src3
/*53124*/       OPC_CheckChild0Type, MVT::v4f32,
/*53126*/       OPC_RecordChild1, // #1 = $lane
/*53127*/       OPC_MoveChild, 1,
/*53129*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53132*/       OPC_MoveParent,
/*53133*/       OPC_MoveParent,
/*53134*/       OPC_RecordChild1, // #2 = $src2
/*53135*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*53137*/       OPC_MoveParent,
/*53138*/       OPC_RecordChild1, // #3 = $src1
/*53139*/       OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*53141*/       OPC_CheckType, MVT::v4f32,
/*53143*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53145*/       OPC_EmitConvertToTarget, 1,
/*53147*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*53150*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*53159*/       OPC_EmitConvertToTarget, 1,
/*53161*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*53164*/       OPC_EmitInteger, MVT::i32, 14, 
/*53167*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53170*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53183*/     /*Scope*/ 54, /*->53238*/
/*53184*/       OPC_RecordChild0, // #0 = $Dn
/*53185*/       OPC_RecordChild1, // #1 = $Dm
/*53186*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*53188*/       OPC_MoveParent,
/*53189*/       OPC_RecordChild1, // #2 = $Ddin
/*53190*/       OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*53192*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53215
/*53195*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*53197*/         OPC_EmitInteger, MVT::i32, 14, 
/*53200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->53237
/*53217*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*53219*/         OPC_EmitInteger, MVT::i32, 14, 
/*53222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*53238*/     0, /*End of Scope*/
/*53239*/   /*Scope*/ 59, /*->53299*/
/*53240*/     OPC_RecordChild0, // #0 = $dstin
/*53241*/     OPC_MoveChild, 1,
/*53243*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53246*/     OPC_RecordChild0, // #1 = $a
/*53247*/     OPC_RecordChild1, // #2 = $b
/*53248*/     OPC_CheckPredicate, 95, // Predicate_fmul_su
/*53250*/     OPC_MoveParent,
/*53251*/     OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*53253*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53276
/*53256*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*53258*/       OPC_EmitInteger, MVT::i32, 14, 
/*53261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->53298
/*53278*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*53280*/       OPC_EmitInteger, MVT::i32, 14, 
/*53283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*53299*/   /*Scope*/ 59, /*->53359*/
/*53300*/     OPC_MoveChild, 0,
/*53302*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53305*/     OPC_RecordChild0, // #0 = $Dn
/*53306*/     OPC_RecordChild1, // #1 = $Dm
/*53307*/     OPC_CheckPredicate, 95, // Predicate_fmul_su
/*53309*/     OPC_MoveParent,
/*53310*/     OPC_RecordChild1, // #2 = $Ddin
/*53311*/     OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*53313*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53336
/*53316*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53318*/       OPC_EmitInteger, MVT::i32, 14, 
/*53321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->53358
/*53338*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53340*/       OPC_EmitInteger, MVT::i32, 14, 
/*53343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*53359*/   /*Scope*/ 97|128,2/*353*/, /*->53714*/
/*53361*/     OPC_RecordChild0, // #0 = $dstin
/*53362*/     OPC_MoveChild, 1,
/*53364*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53367*/     OPC_RecordChild0, // #1 = $a
/*53368*/     OPC_RecordChild1, // #2 = $b
/*53369*/     OPC_Scope, 51, /*->53422*/ // 2 children in Scope
/*53371*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*53373*/       OPC_MoveParent,
/*53374*/       OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*53376*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53399
/*53379*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53381*/         OPC_EmitInteger, MVT::i32, 14, 
/*53384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->53421
/*53401*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53403*/         OPC_EmitInteger, MVT::i32, 14, 
/*53406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*53422*/     /*Scope*/ 33|128,2/*289*/, /*->53713*/
/*53424*/       OPC_MoveParent,
/*53425*/       OPC_CheckType, MVT::f32,
/*53427*/       OPC_Scope, 12|128,1/*140*/, /*->53570*/ // 2 children in Scope
/*53430*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*53432*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*53439*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53442*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*53451*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53454*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*53464*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*53471*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53474*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*53483*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53486*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*53496*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*53503*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53506*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*53515*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53518*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*53528*/         OPC_EmitInteger, MVT::i32, 14, 
/*53531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53534*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*53546*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53549*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*53558*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53561*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*53570*/       /*Scope*/ 12|128,1/*140*/, /*->53712*/
/*53572*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53574*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*53581*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53584*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*53593*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53596*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*53606*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*53613*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53616*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*53625*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53628*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*53638*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*53645*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53648*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*53657*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53660*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*53670*/         OPC_EmitInteger, MVT::i32, 14, 
/*53673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53676*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*53688*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53691*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*53700*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53703*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*53712*/       0, /*End of Scope*/
/*53713*/     0, /*End of Scope*/
/*53714*/   /*Scope*/ 41|128,2/*297*/, /*->54013*/
/*53716*/     OPC_MoveChild, 0,
/*53718*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53721*/     OPC_RecordChild0, // #0 = $a
/*53722*/     OPC_RecordChild1, // #1 = $b
/*53723*/     OPC_MoveParent,
/*53724*/     OPC_RecordChild1, // #2 = $acc
/*53725*/     OPC_CheckType, MVT::f32,
/*53727*/     OPC_Scope, 12|128,1/*140*/, /*->53870*/ // 2 children in Scope
/*53730*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*53732*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*53739*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53742*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*53751*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53754*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*53764*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*53771*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53774*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*53783*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53786*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*53796*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*53803*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53806*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*53815*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53818*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*53828*/       OPC_EmitInteger, MVT::i32, 14, 
/*53831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53834*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*53846*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53849*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*53858*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53861*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*53870*/     /*Scope*/ 12|128,1/*140*/, /*->54012*/
/*53872*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53874*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*53881*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53884*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*53893*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53896*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*53906*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*53913*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53916*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*53925*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53928*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*53938*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*53945*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53948*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*53957*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53960*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*53970*/       OPC_EmitInteger, MVT::i32, 14, 
/*53973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53976*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*53988*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53991*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*54000*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54003*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*54012*/     0, /*End of Scope*/
/*54013*/   /*Scope*/ 107, /*->54121*/
/*54014*/     OPC_RecordChild0, // #0 = $src1
/*54015*/     OPC_MoveChild, 1,
/*54017*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54020*/     OPC_RecordChild0, // #1 = $Vn
/*54021*/     OPC_RecordChild1, // #2 = $Vm
/*54022*/     OPC_CheckPredicate, 95, // Predicate_fmul_su
/*54024*/     OPC_MoveParent,
/*54025*/     OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*54027*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->54074
/*54030*/       OPC_Scope, 20, /*->54052*/ // 2 children in Scope
/*54032*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54034*/         OPC_EmitInteger, MVT::i32, 14, 
/*54037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54052*/       /*Scope*/ 20, /*->54073*/
/*54053*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54055*/         OPC_EmitInteger, MVT::i32, 14, 
/*54058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54061*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54073*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->54120
/*54076*/       OPC_Scope, 20, /*->54098*/ // 2 children in Scope
/*54078*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54080*/         OPC_EmitInteger, MVT::i32, 14, 
/*54083*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54086*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54098*/       /*Scope*/ 20, /*->54119*/
/*54099*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54101*/         OPC_EmitInteger, MVT::i32, 14, 
/*54104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54107*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54119*/       0, /*End of Scope*/
              0, // EndSwitchType
/*54121*/   /*Scope*/ 107, /*->54229*/
/*54122*/     OPC_MoveChild, 0,
/*54124*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54127*/     OPC_RecordChild0, // #0 = $Vn
/*54128*/     OPC_RecordChild1, // #1 = $Vm
/*54129*/     OPC_CheckPredicate, 95, // Predicate_fmul_su
/*54131*/     OPC_MoveParent,
/*54132*/     OPC_RecordChild1, // #2 = $src1
/*54133*/     OPC_CheckPredicate, 96, // Predicate_fadd_mlx
/*54135*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->54182
/*54138*/       OPC_Scope, 20, /*->54160*/ // 2 children in Scope
/*54140*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54142*/         OPC_EmitInteger, MVT::i32, 14, 
/*54145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54160*/       /*Scope*/ 20, /*->54181*/
/*54161*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54163*/         OPC_EmitInteger, MVT::i32, 14, 
/*54166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54169*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54181*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->54228
/*54184*/       OPC_Scope, 20, /*->54206*/ // 2 children in Scope
/*54186*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54188*/         OPC_EmitInteger, MVT::i32, 14, 
/*54191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54206*/       /*Scope*/ 20, /*->54227*/
/*54207*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54209*/         OPC_EmitInteger, MVT::i32, 14, 
/*54212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54227*/       0, /*End of Scope*/
              0, // EndSwitchType
/*54229*/   /*Scope*/ 72|128,1/*200*/, /*->54431*/
/*54231*/     OPC_RecordChild0, // #0 = $Dn
/*54232*/     OPC_RecordChild1, // #1 = $Dm
/*54233*/     OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->54255
/*54236*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*54238*/       OPC_EmitInteger, MVT::i32, 14, 
/*54241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->54388
/*54258*/       OPC_Scope, 19, /*->54279*/ // 2 children in Scope
/*54260*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*54262*/         OPC_EmitInteger, MVT::i32, 14, 
/*54265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*54279*/       /*Scope*/ 107, /*->54387*/
/*54280*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*54282*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*54289*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54292*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*54301*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54304*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*54314*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*54321*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54324*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*54333*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54336*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*54346*/         OPC_EmitInteger, MVT::i32, 14, 
/*54349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54352*/         OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*54363*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54366*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*54375*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54378*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                  // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*54387*/       0, /*End of Scope*/
              /*SwitchType*/ 19,  MVT::v2f32,// ->54409
/*54390*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54392*/       OPC_EmitInteger, MVT::i32, 14, 
/*54395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->54430
/*54411*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54413*/       OPC_EmitInteger, MVT::i32, 14, 
/*54416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*54431*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 96|128,9/*1248*/,  TARGET_VAL(ISD::FSUB),// ->55684
/*54436*/   OPC_Scope, 113, /*->54551*/ // 6 children in Scope
/*54438*/     OPC_MoveChild, 0,
/*54440*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*54443*/     OPC_MoveChild, 0,
/*54445*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54448*/     OPC_RecordChild0, // #0 = $Dn
/*54449*/     OPC_RecordChild1, // #1 = $Dm
/*54450*/     OPC_CheckPredicate, 95, // Predicate_fmul_su
/*54452*/     OPC_MoveParent,
/*54453*/     OPC_MoveParent,
/*54454*/     OPC_RecordChild1, // #2 = $Ddin
/*54455*/     OPC_CheckPredicate, 97, // Predicate_fsub_mlx
/*54457*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->54504
/*54460*/       OPC_Scope, 20, /*->54482*/ // 2 children in Scope
/*54462*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54464*/         OPC_EmitInteger, MVT::i32, 14, 
/*54467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*54482*/       /*Scope*/ 20, /*->54503*/
/*54483*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54485*/         OPC_EmitInteger, MVT::i32, 14, 
/*54488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*54503*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->54550
/*54506*/       OPC_Scope, 20, /*->54528*/ // 2 children in Scope
/*54508*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54510*/         OPC_EmitInteger, MVT::i32, 14, 
/*54513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54516*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*54528*/       /*Scope*/ 20, /*->54549*/
/*54529*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54531*/         OPC_EmitInteger, MVT::i32, 14, 
/*54534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54537*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*54549*/       0, /*End of Scope*/
              0, // EndSwitchType
/*54551*/   /*Scope*/ 86|128,2/*342*/, /*->54895*/
/*54553*/     OPC_RecordChild0, // #0 = $src1
/*54554*/     OPC_MoveChild, 1,
/*54556*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54559*/     OPC_Scope, 74, /*->54635*/ // 5 children in Scope
/*54561*/       OPC_RecordChild0, // #1 = $Vn
/*54562*/       OPC_MoveChild, 1,
/*54564*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54567*/       OPC_RecordChild0, // #2 = $Vm
/*54568*/       OPC_CheckChild0Type, MVT::v2f32,
/*54570*/       OPC_RecordChild1, // #3 = $lane
/*54571*/       OPC_MoveChild, 1,
/*54573*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54576*/       OPC_MoveParent,
/*54577*/       OPC_MoveParent,
/*54578*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*54580*/       OPC_MoveParent,
/*54581*/       OPC_CheckPredicate, 97, // Predicate_fsub_mlx
/*54583*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->54609
/*54586*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54588*/         OPC_EmitConvertToTarget, 3,
/*54590*/         OPC_EmitInteger, MVT::i32, 14, 
/*54593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->54634
/*54611*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54613*/         OPC_EmitConvertToTarget, 3,
/*54615*/         OPC_EmitInteger, MVT::i32, 14, 
/*54618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54621*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*54635*/     /*Scope*/ 74, /*->54710*/
/*54636*/       OPC_MoveChild, 0,
/*54638*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54641*/       OPC_RecordChild0, // #1 = $Vm
/*54642*/       OPC_CheckChild0Type, MVT::v2f32,
/*54644*/       OPC_RecordChild1, // #2 = $lane
/*54645*/       OPC_MoveChild, 1,
/*54647*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54650*/       OPC_MoveParent,
/*54651*/       OPC_MoveParent,
/*54652*/       OPC_RecordChild1, // #3 = $Vn
/*54653*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*54655*/       OPC_MoveParent,
/*54656*/       OPC_CheckPredicate, 97, // Predicate_fsub_mlx
/*54658*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->54684
/*54661*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54663*/         OPC_EmitConvertToTarget, 2,
/*54665*/         OPC_EmitInteger, MVT::i32, 14, 
/*54668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->54709
/*54686*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54688*/         OPC_EmitConvertToTarget, 2,
/*54690*/         OPC_EmitInteger, MVT::i32, 14, 
/*54693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*54710*/     /*Scope*/ 64, /*->54775*/
/*54711*/       OPC_RecordChild0, // #1 = $src2
/*54712*/       OPC_MoveChild, 1,
/*54714*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54717*/       OPC_RecordChild0, // #2 = $src3
/*54718*/       OPC_CheckChild0Type, MVT::v4f32,
/*54720*/       OPC_RecordChild1, // #3 = $lane
/*54721*/       OPC_MoveChild, 1,
/*54723*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54726*/       OPC_MoveParent,
/*54727*/       OPC_MoveParent,
/*54728*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*54730*/       OPC_MoveParent,
/*54731*/       OPC_CheckPredicate, 97, // Predicate_fsub_mlx
/*54733*/       OPC_CheckType, MVT::v4f32,
/*54735*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54737*/       OPC_EmitConvertToTarget, 3,
/*54739*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*54742*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*54751*/       OPC_EmitConvertToTarget, 3,
/*54753*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*54756*/       OPC_EmitInteger, MVT::i32, 14, 
/*54759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*54775*/     /*Scope*/ 64, /*->54840*/
/*54776*/       OPC_MoveChild, 0,
/*54778*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54781*/       OPC_RecordChild0, // #1 = $src3
/*54782*/       OPC_CheckChild0Type, MVT::v4f32,
/*54784*/       OPC_RecordChild1, // #2 = $lane
/*54785*/       OPC_MoveChild, 1,
/*54787*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54790*/       OPC_MoveParent,
/*54791*/       OPC_MoveParent,
/*54792*/       OPC_RecordChild1, // #3 = $src2
/*54793*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*54795*/       OPC_MoveParent,
/*54796*/       OPC_CheckPredicate, 97, // Predicate_fsub_mlx
/*54798*/       OPC_CheckType, MVT::v4f32,
/*54800*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54802*/       OPC_EmitConvertToTarget, 2,
/*54804*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*54807*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*54816*/       OPC_EmitConvertToTarget, 2,
/*54818*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*54821*/       OPC_EmitInteger, MVT::i32, 14, 
/*54824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*54840*/     /*Scope*/ 53, /*->54894*/
/*54841*/       OPC_RecordChild0, // #1 = $a
/*54842*/       OPC_RecordChild1, // #2 = $b
/*54843*/       OPC_CheckPredicate, 95, // Predicate_fmul_su
/*54845*/       OPC_MoveParent,
/*54846*/       OPC_CheckPredicate, 97, // Predicate_fsub_mlx
/*54848*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54871
/*54851*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54853*/         OPC_EmitInteger, MVT::i32, 14, 
/*54856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->54893
/*54873*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54875*/         OPC_EmitInteger, MVT::i32, 14, 
/*54878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*54894*/     0, /*End of Scope*/
/*54895*/   /*Scope*/ 59, /*->54955*/
/*54896*/     OPC_MoveChild, 0,
/*54898*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54901*/     OPC_RecordChild0, // #0 = $Dn
/*54902*/     OPC_RecordChild1, // #1 = $Dm
/*54903*/     OPC_CheckPredicate, 95, // Predicate_fmul_su
/*54905*/     OPC_MoveParent,
/*54906*/     OPC_RecordChild1, // #2 = $Ddin
/*54907*/     OPC_CheckPredicate, 97, // Predicate_fsub_mlx
/*54909*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54932
/*54912*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54914*/       OPC_EmitInteger, MVT::i32, 14, 
/*54917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->54954
/*54934*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54936*/       OPC_EmitInteger, MVT::i32, 14, 
/*54939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*54955*/   /*Scope*/ 59, /*->55015*/
/*54956*/     OPC_RecordChild0, // #0 = $dstin
/*54957*/     OPC_MoveChild, 1,
/*54959*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54962*/     OPC_RecordChild0, // #1 = $a
/*54963*/     OPC_RecordChild1, // #2 = $b
/*54964*/     OPC_CheckPredicate, 95, // Predicate_fmul_su
/*54966*/     OPC_MoveParent,
/*54967*/     OPC_CheckPredicate, 97, // Predicate_fsub_mlx
/*54969*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54992
/*54972*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54974*/       OPC_EmitInteger, MVT::i32, 14, 
/*54977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->55014
/*54994*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54996*/       OPC_EmitInteger, MVT::i32, 14, 
/*54999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*55015*/   /*Scope*/ 59, /*->55075*/
/*55016*/     OPC_MoveChild, 0,
/*55018*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55021*/     OPC_RecordChild0, // #0 = $Dn
/*55022*/     OPC_RecordChild1, // #1 = $Dm
/*55023*/     OPC_CheckPredicate, 95, // Predicate_fmul_su
/*55025*/     OPC_MoveParent,
/*55026*/     OPC_RecordChild1, // #2 = $Ddin
/*55027*/     OPC_CheckPredicate, 97, // Predicate_fsub_mlx
/*55029*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55052
/*55032*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55034*/       OPC_EmitInteger, MVT::i32, 14, 
/*55037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->55074
/*55054*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55056*/       OPC_EmitInteger, MVT::i32, 14, 
/*55059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*55075*/   /*Scope*/ 94|128,4/*606*/, /*->55683*/
/*55077*/     OPC_RecordChild0, // #0 = $acc
/*55078*/     OPC_Scope, 16|128,3/*400*/, /*->55481*/ // 2 children in Scope
/*55081*/       OPC_MoveChild, 1,
/*55083*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55086*/       OPC_RecordChild0, // #1 = $a
/*55087*/       OPC_RecordChild1, // #2 = $b
/*55088*/       OPC_Scope, 33|128,2/*289*/, /*->55380*/ // 2 children in Scope
/*55091*/         OPC_MoveParent,
/*55092*/         OPC_CheckType, MVT::f32,
/*55094*/         OPC_Scope, 12|128,1/*140*/, /*->55237*/ // 2 children in Scope
/*55097*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55099*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*55106*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55109*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*55118*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55121*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*55131*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*55138*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55141*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*55150*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55153*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*55163*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*55170*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55173*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*55182*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55185*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*55195*/           OPC_EmitInteger, MVT::i32, 14, 
/*55198*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55201*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*55213*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55216*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*55225*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55228*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*55237*/         /*Scope*/ 12|128,1/*140*/, /*->55379*/
/*55239*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55241*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*55248*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55251*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*55260*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55263*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*55273*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*55280*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55283*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*55292*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55295*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*55305*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*55312*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55315*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*55324*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55327*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*55337*/           OPC_EmitInteger, MVT::i32, 14, 
/*55340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55343*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*55355*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55358*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*55367*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55370*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*55379*/         0, /*End of Scope*/
/*55380*/       /*Scope*/ 99, /*->55480*/
/*55381*/         OPC_CheckPredicate, 95, // Predicate_fmul_su
/*55383*/         OPC_MoveParent,
/*55384*/         OPC_CheckPredicate, 97, // Predicate_fsub_mlx
/*55386*/         OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->55433
/*55389*/           OPC_Scope, 20, /*->55411*/ // 2 children in Scope
/*55391*/             OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55393*/             OPC_EmitInteger, MVT::i32, 14, 
/*55396*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55399*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55411*/           /*Scope*/ 20, /*->55432*/
/*55412*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55414*/             OPC_EmitInteger, MVT::i32, 14, 
/*55417*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55420*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55432*/           0, /*End of Scope*/
                  /*SwitchType*/ 44,  MVT::v4f32,// ->55479
/*55435*/           OPC_Scope, 20, /*->55457*/ // 2 children in Scope
/*55437*/             OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55439*/             OPC_EmitInteger, MVT::i32, 14, 
/*55442*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55445*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55457*/           /*Scope*/ 20, /*->55478*/
/*55458*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55460*/             OPC_EmitInteger, MVT::i32, 14, 
/*55463*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55466*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55478*/           0, /*End of Scope*/
                  0, // EndSwitchType
/*55480*/       0, /*End of Scope*/
/*55481*/     /*Scope*/ 71|128,1/*199*/, /*->55682*/
/*55483*/       OPC_RecordChild1, // #1 = $Dm
/*55484*/       OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->55506
/*55487*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*55489*/         OPC_EmitInteger, MVT::i32, 14, 
/*55492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->55639
/*55509*/         OPC_Scope, 19, /*->55530*/ // 2 children in Scope
/*55511*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*55513*/           OPC_EmitInteger, MVT::i32, 14, 
/*55516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55519*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*55530*/         /*Scope*/ 107, /*->55638*/
/*55531*/           OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55533*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*55540*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55543*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*55552*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55555*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*55565*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*55572*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55575*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*55584*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55587*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*55597*/           OPC_EmitInteger, MVT::i32, 14, 
/*55600*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55603*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*55614*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55617*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*55626*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55629*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*55638*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v2f32,// ->55660
/*55641*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55643*/         OPC_EmitInteger, MVT::i32, 14, 
/*55646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55649*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->55681
/*55662*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55664*/         OPC_EmitInteger, MVT::i32, 14, 
/*55667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*55682*/     0, /*End of Scope*/
/*55683*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63|128,5/*703*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->56391
/*55688*/   OPC_RecordChild0, // #0 = $src
/*55689*/   OPC_Scope, 85|128,2/*341*/, /*->56033*/ // 2 children in Scope
/*55692*/     OPC_MoveChild, 1,
/*55694*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*55697*/     OPC_RecordMemRef,
/*55698*/     OPC_RecordNode, // #1 = 'ld' chained node
/*55699*/     OPC_CheckFoldableChainNode,
/*55700*/     OPC_RecordChild1, // #2 = $Rn
/*55701*/     OPC_CheckChild1Type, MVT::i32,
/*55703*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*55705*/     OPC_Scope, 86, /*->55793*/ // 4 children in Scope
/*55707*/       OPC_CheckPredicate, 62, // Predicate_extload
/*55709*/       OPC_CheckType, MVT::i32,
/*55711*/       OPC_Scope, 39, /*->55752*/ // 2 children in Scope
/*55713*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*55715*/         OPC_MoveParent,
/*55716*/         OPC_RecordChild2, // #3 = $lane
/*55717*/         OPC_MoveChild, 2,
/*55719*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55722*/         OPC_MoveParent,
/*55723*/         OPC_CheckType, MVT::v8i8,
/*55725*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55727*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*55730*/         OPC_EmitMergeInputChains1_1,
/*55731*/         OPC_EmitConvertToTarget, 3,
/*55733*/         OPC_EmitInteger, MVT::i32, 14, 
/*55736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*55752*/       /*Scope*/ 39, /*->55792*/
/*55753*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*55755*/         OPC_MoveParent,
/*55756*/         OPC_RecordChild2, // #3 = $lane
/*55757*/         OPC_MoveChild, 2,
/*55759*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55762*/         OPC_MoveParent,
/*55763*/         OPC_CheckType, MVT::v4i16,
/*55765*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55767*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*55770*/         OPC_EmitMergeInputChains1_1,
/*55771*/         OPC_EmitConvertToTarget, 3,
/*55773*/         OPC_EmitInteger, MVT::i32, 14, 
/*55776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*55792*/       0, /*End of Scope*/
/*55793*/     /*Scope*/ 41, /*->55835*/
/*55794*/       OPC_CheckPredicate, 30, // Predicate_load
/*55796*/       OPC_CheckType, MVT::i32,
/*55798*/       OPC_MoveParent,
/*55799*/       OPC_RecordChild2, // #3 = $lane
/*55800*/       OPC_MoveChild, 2,
/*55802*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55805*/       OPC_MoveParent,
/*55806*/       OPC_CheckType, MVT::v2i32,
/*55808*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55810*/       OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*55813*/       OPC_EmitMergeInputChains1_1,
/*55814*/       OPC_EmitConvertToTarget, 3,
/*55816*/       OPC_EmitInteger, MVT::i32, 14, 
/*55819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55822*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*55835*/     /*Scope*/ 86, /*->55922*/
/*55836*/       OPC_CheckPredicate, 62, // Predicate_extload
/*55838*/       OPC_CheckType, MVT::i32,
/*55840*/       OPC_Scope, 39, /*->55881*/ // 2 children in Scope
/*55842*/         OPC_CheckPredicate, 64, // Predicate_extloadi8
/*55844*/         OPC_MoveParent,
/*55845*/         OPC_RecordChild2, // #3 = $lane
/*55846*/         OPC_MoveChild, 2,
/*55848*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55851*/         OPC_MoveParent,
/*55852*/         OPC_CheckType, MVT::v16i8,
/*55854*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55856*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*55859*/         OPC_EmitMergeInputChains1_1,
/*55860*/         OPC_EmitConvertToTarget, 3,
/*55862*/         OPC_EmitInteger, MVT::i32, 14, 
/*55865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*55881*/       /*Scope*/ 39, /*->55921*/
/*55882*/         OPC_CheckPredicate, 65, // Predicate_extloadi16
/*55884*/         OPC_MoveParent,
/*55885*/         OPC_RecordChild2, // #3 = $lane
/*55886*/         OPC_MoveChild, 2,
/*55888*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55891*/         OPC_MoveParent,
/*55892*/         OPC_CheckType, MVT::v8i16,
/*55894*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55896*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*55899*/         OPC_EmitMergeInputChains1_1,
/*55900*/         OPC_EmitConvertToTarget, 3,
/*55902*/         OPC_EmitInteger, MVT::i32, 14, 
/*55905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*55921*/       0, /*End of Scope*/
/*55922*/     /*Scope*/ 109, /*->56032*/
/*55923*/       OPC_CheckPredicate, 30, // Predicate_load
/*55925*/       OPC_SwitchType /*2 cases */, 37,  MVT::i32,// ->55965
/*55928*/         OPC_MoveParent,
/*55929*/         OPC_RecordChild2, // #3 = $lane
/*55930*/         OPC_MoveChild, 2,
/*55932*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55935*/         OPC_MoveParent,
/*55936*/         OPC_CheckType, MVT::v4i32,
/*55938*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55940*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*55943*/         OPC_EmitMergeInputChains1_1,
/*55944*/         OPC_EmitConvertToTarget, 3,
/*55946*/         OPC_EmitInteger, MVT::i32, 14, 
/*55949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55952*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
                /*SwitchType*/ 64,  MVT::f32,// ->56031
/*55967*/         OPC_MoveParent,
/*55968*/         OPC_RecordChild2, // #3 = $lane
/*55969*/         OPC_MoveChild, 2,
/*55971*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55974*/         OPC_MoveParent,
/*55975*/         OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->56003
/*55978*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*55981*/           OPC_EmitMergeInputChains1_1,
/*55982*/           OPC_EmitConvertToTarget, 3,
/*55984*/           OPC_EmitInteger, MVT::i32, 14, 
/*55987*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55990*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
                  /*SwitchType*/ 25,  MVT::v4f32,// ->56030
/*56005*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*56008*/           OPC_EmitMergeInputChains1_1,
/*56009*/           OPC_EmitConvertToTarget, 3,
/*56011*/           OPC_EmitInteger, MVT::i32, 14, 
/*56014*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56017*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
                  0, // EndSwitchType
                0, // EndSwitchType
/*56032*/     0, /*End of Scope*/
/*56033*/   /*Scope*/ 99|128,2/*355*/, /*->56390*/
/*56035*/     OPC_RecordChild1, // #1 = $R
/*56036*/     OPC_Scope, 59, /*->56097*/ // 4 children in Scope
/*56038*/       OPC_CheckChild1Type, MVT::i32,
/*56040*/       OPC_RecordChild2, // #2 = $lane
/*56041*/       OPC_MoveChild, 2,
/*56043*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56046*/       OPC_MoveParent,
/*56047*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->56072
/*56050*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56052*/         OPC_EmitConvertToTarget, 2,
/*56054*/         OPC_EmitInteger, MVT::i32, 14, 
/*56057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->56096
/*56074*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56076*/         OPC_EmitConvertToTarget, 2,
/*56078*/         OPC_EmitInteger, MVT::i32, 14, 
/*56081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56084*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*56097*/     /*Scope*/ 31, /*->56129*/
/*56098*/       OPC_RecordChild2, // #2 = $lane
/*56099*/       OPC_MoveChild, 2,
/*56101*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56104*/       OPC_MoveParent,
/*56105*/       OPC_CheckType, MVT::v2i32,
/*56107*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56109*/       OPC_EmitConvertToTarget, 2,
/*56111*/       OPC_EmitInteger, MVT::i32, 14, 
/*56114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*56129*/     /*Scope*/ 119, /*->56249*/
/*56130*/       OPC_CheckChild1Type, MVT::i32,
/*56132*/       OPC_RecordChild2, // #2 = $lane
/*56133*/       OPC_MoveChild, 2,
/*56135*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56138*/       OPC_MoveParent,
/*56139*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->56194
/*56142*/         OPC_EmitConvertToTarget, 2,
/*56144*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*56147*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*56156*/         OPC_EmitConvertToTarget, 2,
/*56158*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*56161*/         OPC_EmitInteger, MVT::i32, 14, 
/*56164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56167*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*56179*/         OPC_EmitConvertToTarget, 2,
/*56181*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*56184*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->56248
/*56196*/         OPC_EmitConvertToTarget, 2,
/*56198*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*56201*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*56210*/         OPC_EmitConvertToTarget, 2,
/*56212*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*56215*/         OPC_EmitInteger, MVT::i32, 14, 
/*56218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56221*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*56233*/         OPC_EmitConvertToTarget, 2,
/*56235*/         OPC_EmitNodeXForm, 1, 11, // DSubReg_i16_reg
/*56238*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*56249*/     /*Scope*/ 10|128,1/*138*/, /*->56389*/
/*56251*/       OPC_RecordChild2, // #2 = $lane
/*56252*/       OPC_MoveChild, 2,
/*56254*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56257*/       OPC_MoveParent,
/*56258*/       OPC_SwitchType /*4 cases */, 52,  MVT::v4i32,// ->56313
/*56261*/         OPC_EmitConvertToTarget, 2,
/*56263*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*56266*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*56275*/         OPC_EmitConvertToTarget, 2,
/*56277*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*56280*/         OPC_EmitInteger, MVT::i32, 14, 
/*56283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56286*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*56298*/         OPC_EmitConvertToTarget, 2,
/*56300*/         OPC_EmitNodeXForm, 3, 11, // DSubReg_i32_reg
/*56303*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 15,  MVT::v2f64,// ->56330
/*56315*/         OPC_EmitConvertToTarget, 2,
/*56317*/         OPC_EmitNodeXForm, 15, 3, // DSubReg_f64_reg
/*56320*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v2f32,// ->56359
/*56332*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56335*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*56344*/         OPC_EmitConvertToTarget, 2,
/*56346*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*56349*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v4f32,// ->56388
/*56361*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*56364*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*56373*/         OPC_EmitConvertToTarget, 2,
/*56375*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*56378*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                0, // EndSwitchType
/*56389*/     0, /*End of Scope*/
/*56390*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 25|128,4/*537*/,  TARGET_VAL(ARMISD::VDUP),// ->56932
/*56395*/   OPC_Scope, 78|128,2/*334*/, /*->56732*/ // 2 children in Scope
/*56398*/     OPC_MoveChild, 0,
/*56400*/     OPC_SwitchOpcode /*2 cases */, 126|128,1/*254*/,  TARGET_VAL(ISD::LOAD),// ->56659
/*56405*/       OPC_RecordMemRef,
/*56406*/       OPC_RecordNode, // #0 = 'ld' chained node
/*56407*/       OPC_RecordChild1, // #1 = $Rn
/*56408*/       OPC_CheckChild1Type, MVT::i32,
/*56410*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*56412*/       OPC_Scope, 64, /*->56478*/ // 4 children in Scope
/*56414*/         OPC_CheckPredicate, 62, // Predicate_extload
/*56416*/         OPC_CheckType, MVT::i32,
/*56418*/         OPC_Scope, 28, /*->56448*/ // 2 children in Scope
/*56420*/           OPC_CheckPredicate, 64, // Predicate_extloadi8
/*56422*/           OPC_MoveParent,
/*56423*/           OPC_CheckType, MVT::v8i8,
/*56425*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56427*/           OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*56430*/           OPC_EmitMergeInputChains1_0,
/*56431*/           OPC_EmitInteger, MVT::i32, 14, 
/*56434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56437*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*56448*/         /*Scope*/ 28, /*->56477*/
/*56449*/           OPC_CheckPredicate, 65, // Predicate_extloadi16
/*56451*/           OPC_MoveParent,
/*56452*/           OPC_CheckType, MVT::v4i16,
/*56454*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56456*/           OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*56459*/           OPC_EmitMergeInputChains1_0,
/*56460*/           OPC_EmitInteger, MVT::i32, 14, 
/*56463*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56466*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*56477*/         0, /*End of Scope*/
/*56478*/       /*Scope*/ 30, /*->56509*/
/*56479*/         OPC_CheckPredicate, 30, // Predicate_load
/*56481*/         OPC_CheckType, MVT::i32,
/*56483*/         OPC_MoveParent,
/*56484*/         OPC_CheckType, MVT::v2i32,
/*56486*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56488*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*56491*/         OPC_EmitMergeInputChains1_0,
/*56492*/         OPC_EmitInteger, MVT::i32, 14, 
/*56495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*56509*/       /*Scope*/ 64, /*->56574*/
/*56510*/         OPC_CheckPredicate, 62, // Predicate_extload
/*56512*/         OPC_CheckType, MVT::i32,
/*56514*/         OPC_Scope, 28, /*->56544*/ // 2 children in Scope
/*56516*/           OPC_CheckPredicate, 64, // Predicate_extloadi8
/*56518*/           OPC_MoveParent,
/*56519*/           OPC_CheckType, MVT::v16i8,
/*56521*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56523*/           OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*56526*/           OPC_EmitMergeInputChains1_0,
/*56527*/           OPC_EmitInteger, MVT::i32, 14, 
/*56530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dup:i32:$Rn)
/*56544*/         /*Scope*/ 28, /*->56573*/
/*56545*/           OPC_CheckPredicate, 65, // Predicate_extloadi16
/*56547*/           OPC_MoveParent,
/*56548*/           OPC_CheckType, MVT::v8i16,
/*56550*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56552*/           OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*56555*/           OPC_EmitMergeInputChains1_0,
/*56556*/           OPC_EmitInteger, MVT::i32, 14, 
/*56559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56562*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dup:i32:$Rn)
/*56573*/         0, /*End of Scope*/
/*56574*/       /*Scope*/ 83, /*->56658*/
/*56575*/         OPC_CheckPredicate, 30, // Predicate_load
/*56577*/         OPC_SwitchType /*2 cases */, 26,  MVT::i32,// ->56606
/*56580*/           OPC_MoveParent,
/*56581*/           OPC_CheckType, MVT::v4i32,
/*56583*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56585*/           OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*56588*/           OPC_EmitMergeInputChains1_0,
/*56589*/           OPC_EmitInteger, MVT::i32, 14, 
/*56592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4i32 addrmode6dup:i32:$Rn)
                  /*SwitchType*/ 49,  MVT::f32,// ->56657
/*56608*/           OPC_MoveParent,
/*56609*/           OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->56633
/*56612*/             OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*56615*/             OPC_EmitMergeInputChains1_0,
/*56616*/             OPC_EmitInteger, MVT::i32, 14, 
/*56619*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56622*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                    /*SwitchType*/ 21,  MVT::v4f32,// ->56656
/*56635*/             OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*56638*/             OPC_EmitMergeInputChains1_0,
/*56639*/             OPC_EmitInteger, MVT::i32, 14, 
/*56642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56645*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
                    0, // EndSwitchType
                  0, // EndSwitchType
/*56658*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::BITCAST),// ->56731
/*56662*/       OPC_RecordChild0, // #0 = $R
/*56663*/       OPC_CheckChild0Type, MVT::i32,
/*56665*/       OPC_CheckType, MVT::f32,
/*56667*/       OPC_MoveParent,
/*56668*/       OPC_SwitchType /*2 cases */, 41,  MVT::v2f32,// ->56712
/*56671*/         OPC_Scope, 18, /*->56691*/ // 2 children in Scope
/*56673*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*56675*/           OPC_EmitInteger, MVT::i32, 14, 
/*56678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56681*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*56691*/         /*Scope*/ 19, /*->56711*/
/*56692*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*56694*/           OPC_EmitInteger, MVT::i32, 14, 
/*56697*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56700*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*56711*/         0, /*End of Scope*/
                /*SwitchType*/ 16,  MVT::v4f32,// ->56730
/*56714*/         OPC_EmitInteger, MVT::i32, 14, 
/*56717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32q:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*56732*/   /*Scope*/ 69|128,1/*197*/, /*->56931*/
/*56734*/     OPC_RecordChild0, // #0 = $R
/*56735*/     OPC_Scope, 19|128,1/*147*/, /*->56885*/ // 2 children in Scope
/*56738*/       OPC_CheckChild0Type, MVT::i32,
/*56740*/       OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->56761
/*56743*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56745*/         OPC_EmitInteger, MVT::i32, 14, 
/*56748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i16,// ->56781
/*56763*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56765*/         OPC_EmitInteger, MVT::i32, 14, 
/*56768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56771*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
                /*SwitchType*/ 41,  MVT::v2i32,// ->56824
/*56783*/         OPC_Scope, 18, /*->56803*/ // 2 children in Scope
/*56785*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*56787*/           OPC_EmitInteger, MVT::i32, 14, 
/*56790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56793*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*56803*/         /*Scope*/ 19, /*->56823*/
/*56804*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*56806*/           OPC_EmitInteger, MVT::i32, 14, 
/*56809*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56812*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*56823*/         0, /*End of Scope*/
                /*SwitchType*/ 18,  MVT::v16i8,// ->56844
/*56826*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56828*/         OPC_EmitInteger, MVT::i32, 14, 
/*56831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v8i16,// ->56864
/*56846*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56848*/         OPC_EmitInteger, MVT::i32, 14, 
/*56851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i32,// ->56884
/*56866*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56868*/         OPC_EmitInteger, MVT::i32, 14, 
/*56871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56874*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
                0, // EndSwitchType
/*56885*/     /*Scope*/ 44, /*->56930*/
/*56886*/       OPC_CheckChild0Type, MVT::f32,
/*56888*/       OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->56909
/*56891*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56893*/         OPC_EmitInteger, MVT::i32, 14, 
/*56896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56899*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
                /*SwitchType*/ 18,  MVT::v4f32,// ->56929
/*56911*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56913*/         OPC_EmitInteger, MVT::i32, 14, 
/*56916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56919*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
                0, // EndSwitchType
/*56930*/     0, /*End of Scope*/
/*56931*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->57005
/*56935*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*56936*/   OPC_RecordChild1, // #1 = $cc
/*56937*/   OPC_MoveChild, 1,
/*56939*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56942*/   OPC_MoveParent,
/*56943*/   OPC_RecordChild2, // #2 = $lhs1
/*56944*/   OPC_RecordChild3, // #3 = $lhs2
/*56945*/   OPC_Scope, 31, /*->56978*/ // 2 children in Scope
/*56947*/     OPC_MoveChild, 4,
/*56949*/     OPC_CheckInteger, 0, 
/*56951*/     OPC_MoveParent,
/*56952*/     OPC_MoveChild, 5,
/*56954*/     OPC_CheckInteger, 0, 
/*56956*/     OPC_MoveParent,
/*56957*/     OPC_RecordChild6, // #4 = $dst
/*56958*/     OPC_MoveChild, 6,
/*56960*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*56963*/     OPC_MoveParent,
/*56964*/     OPC_EmitMergeInputChains1_0,
/*56965*/     OPC_EmitConvertToTarget, 1,
/*56967*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*56978*/   /*Scope*/ 25, /*->57004*/
/*56979*/     OPC_RecordChild4, // #4 = $rhs1
/*56980*/     OPC_RecordChild5, // #5 = $rhs2
/*56981*/     OPC_RecordChild6, // #6 = $dst
/*56982*/     OPC_MoveChild, 6,
/*56984*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*56987*/     OPC_MoveParent,
/*56988*/     OPC_EmitMergeInputChains1_0,
/*56989*/     OPC_EmitConvertToTarget, 1,
/*56991*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*57004*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 24|128,2/*280*/,  TARGET_VAL(ARMISD::CMP),// ->57289
/*57009*/   OPC_RecordChild0, // #0 = $Rn
/*57010*/   OPC_CheckChild0Type, MVT::i32,
/*57012*/   OPC_RecordChild1, // #1 = $shift
/*57013*/   OPC_Scope, 49, /*->57064*/ // 6 children in Scope
/*57015*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57017*/     OPC_Scope, 22, /*->57041*/ // 2 children in Scope
/*57019*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*57022*/       OPC_EmitInteger, MVT::i32, 14, 
/*57025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*57041*/     /*Scope*/ 21, /*->57063*/
/*57042*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*57045*/       OPC_EmitInteger, MVT::i32, 14, 
/*57048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*57063*/     0, /*End of Scope*/
/*57064*/   /*Scope*/ 23, /*->57088*/
/*57065*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57067*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*57070*/     OPC_EmitInteger, MVT::i32, 14, 
/*57073*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57076*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*57088*/   /*Scope*/ 10|128,1/*138*/, /*->57228*/
/*57090*/     OPC_MoveChild, 1,
/*57092*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57095*/     OPC_Scope, 24, /*->57121*/ // 5 children in Scope
/*57097*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*57099*/       OPC_MoveParent,
/*57100*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57102*/       OPC_EmitConvertToTarget, 1,
/*57104*/       OPC_EmitInteger, MVT::i32, 14, 
/*57107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*57121*/     /*Scope*/ 27, /*->57149*/
/*57122*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*57124*/       OPC_MoveParent,
/*57125*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57127*/       OPC_EmitConvertToTarget, 1,
/*57129*/       OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*57132*/       OPC_EmitInteger, MVT::i32, 14, 
/*57135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57138*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*57149*/     /*Scope*/ 24, /*->57174*/
/*57150*/       OPC_CheckPredicate, 54, // Predicate_imm0_255
/*57152*/       OPC_MoveParent,
/*57153*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57155*/       OPC_EmitConvertToTarget, 1,
/*57157*/       OPC_EmitInteger, MVT::i32, 14, 
/*57160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*57174*/     /*Scope*/ 24, /*->57199*/
/*57175*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*57177*/       OPC_MoveParent,
/*57178*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57180*/       OPC_EmitConvertToTarget, 1,
/*57182*/       OPC_EmitInteger, MVT::i32, 14, 
/*57185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57188*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*57199*/     /*Scope*/ 27, /*->57227*/
/*57200*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*57202*/       OPC_MoveParent,
/*57203*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57205*/       OPC_EmitConvertToTarget, 1,
/*57207*/       OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*57210*/       OPC_EmitInteger, MVT::i32, 14, 
/*57213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*57227*/     0, /*End of Scope*/
/*57228*/   /*Scope*/ 19, /*->57248*/
/*57229*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57231*/     OPC_EmitInteger, MVT::i32, 14, 
/*57234*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57237*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*57248*/   /*Scope*/ 19, /*->57268*/
/*57249*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57251*/     OPC_EmitInteger, MVT::i32, 14, 
/*57254*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*57268*/   /*Scope*/ 19, /*->57288*/
/*57269*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57271*/     OPC_EmitInteger, MVT::i32, 14, 
/*57274*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57277*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*57288*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::CMN),// ->57370
/*57292*/   OPC_RecordChild0, // #0 = $Rn
/*57293*/   OPC_CheckChild0Type, MVT::i32,
/*57295*/   OPC_Scope, 41, /*->57338*/ // 2 children in Scope
/*57297*/     OPC_MoveChild, 1,
/*57299*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*57302*/     OPC_MoveChild, 0,
/*57304*/     OPC_CheckInteger, 0, 
/*57306*/     OPC_MoveParent,
/*57307*/     OPC_RecordChild1, // #1 = $imm
/*57308*/     OPC_MoveChild, 1,
/*57310*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57313*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*57315*/     OPC_MoveParent,
/*57316*/     OPC_MoveParent,
/*57317*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57319*/     OPC_EmitConvertToTarget, 1,
/*57321*/     OPC_EmitInteger, MVT::i32, 14, 
/*57324*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57327*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*57338*/   /*Scope*/ 30, /*->57369*/
/*57339*/     OPC_RecordChild1, // #1 = $imm
/*57340*/     OPC_MoveChild, 1,
/*57342*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57345*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*57347*/     OPC_MoveParent,
/*57348*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57350*/     OPC_EmitConvertToTarget, 1,
/*57352*/     OPC_EmitInteger, MVT::i32, 14, 
/*57355*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57358*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
              // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*57369*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->57645
/*57374*/   OPC_Scope, 69|128,1/*197*/, /*->57574*/ // 2 children in Scope
/*57377*/     OPC_MoveChild, 0,
/*57379*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*57382*/     OPC_MoveChild, 0,
/*57384*/     OPC_Scope, 93, /*->57479*/ // 2 children in Scope
/*57386*/       OPC_CheckInteger, 22, 
/*57388*/       OPC_MoveParent,
/*57389*/       OPC_RecordChild1, // #0 = $Vn
/*57390*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->57420
/*57393*/         OPC_CheckChild1Type, MVT::v8i8,
/*57395*/         OPC_RecordChild2, // #1 = $Vm
/*57396*/         OPC_CheckChild2Type, MVT::v8i8,
/*57398*/         OPC_MoveParent,
/*57399*/         OPC_CheckType, MVT::v8i16,
/*57401*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57403*/         OPC_EmitInteger, MVT::i32, 14, 
/*57406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->57449
/*57422*/         OPC_CheckChild1Type, MVT::v4i16,
/*57424*/         OPC_RecordChild2, // #1 = $Vm
/*57425*/         OPC_CheckChild2Type, MVT::v4i16,
/*57427*/         OPC_MoveParent,
/*57428*/         OPC_CheckType, MVT::v4i32,
/*57430*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57432*/         OPC_EmitInteger, MVT::i32, 14, 
/*57435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->57478
/*57451*/         OPC_CheckChild1Type, MVT::v2i32,
/*57453*/         OPC_RecordChild2, // #1 = $Vm
/*57454*/         OPC_CheckChild2Type, MVT::v2i32,
/*57456*/         OPC_MoveParent,
/*57457*/         OPC_CheckType, MVT::v2i64,
/*57459*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57461*/         OPC_EmitInteger, MVT::i32, 14, 
/*57464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*57479*/     /*Scope*/ 93, /*->57573*/
/*57480*/       OPC_CheckInteger, 23, 
/*57482*/       OPC_MoveParent,
/*57483*/       OPC_RecordChild1, // #0 = $Vn
/*57484*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->57514
/*57487*/         OPC_CheckChild1Type, MVT::v8i8,
/*57489*/         OPC_RecordChild2, // #1 = $Vm
/*57490*/         OPC_CheckChild2Type, MVT::v8i8,
/*57492*/         OPC_MoveParent,
/*57493*/         OPC_CheckType, MVT::v8i16,
/*57495*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57497*/         OPC_EmitInteger, MVT::i32, 14, 
/*57500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->57543
/*57516*/         OPC_CheckChild1Type, MVT::v4i16,
/*57518*/         OPC_RecordChild2, // #1 = $Vm
/*57519*/         OPC_CheckChild2Type, MVT::v4i16,
/*57521*/         OPC_MoveParent,
/*57522*/         OPC_CheckType, MVT::v4i32,
/*57524*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57526*/         OPC_EmitInteger, MVT::i32, 14, 
/*57529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->57572
/*57545*/         OPC_CheckChild1Type, MVT::v2i32,
/*57547*/         OPC_RecordChild2, // #1 = $Vm
/*57548*/         OPC_CheckChild2Type, MVT::v2i32,
/*57550*/         OPC_MoveParent,
/*57551*/         OPC_CheckType, MVT::v2i64,
/*57553*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57555*/         OPC_EmitInteger, MVT::i32, 14, 
/*57558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*57573*/     0, /*End of Scope*/
/*57574*/   /*Scope*/ 69, /*->57644*/
/*57575*/     OPC_RecordChild0, // #0 = $Vm
/*57576*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->57599
/*57579*/       OPC_CheckChild0Type, MVT::v8i8,
/*57581*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57583*/       OPC_EmitInteger, MVT::i32, 14, 
/*57586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57589*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->57621
/*57601*/       OPC_CheckChild0Type, MVT::v4i16,
/*57603*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57605*/       OPC_EmitInteger, MVT::i32, 14, 
/*57608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->57643
/*57623*/       OPC_CheckChild0Type, MVT::v2i32,
/*57625*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57627*/       OPC_EmitInteger, MVT::i32, 14, 
/*57630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*57644*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->57711
/*57648*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*57649*/   OPC_CaptureGlueInput,
/*57650*/   OPC_RecordChild1, // #1 = $amt1
/*57651*/   OPC_MoveChild, 1,
/*57653*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->57683
/*57657*/     OPC_MoveParent,
/*57658*/     OPC_RecordChild2, // #2 = $amt2
/*57659*/     OPC_MoveChild, 2,
/*57661*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*57664*/     OPC_MoveParent,
/*57665*/     OPC_EmitMergeInputChains1_0,
/*57666*/     OPC_EmitInteger, MVT::i32, 14, 
/*57669*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57672*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->57710
/*57686*/     OPC_MoveParent,
/*57687*/     OPC_RecordChild2, // #2 = $amt2
/*57688*/     OPC_MoveChild, 2,
/*57690*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57693*/     OPC_MoveParent,
/*57694*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57696*/     OPC_EmitMergeInputChains1_0,
/*57697*/     OPC_EmitConvertToTarget, 1,
/*57699*/     OPC_EmitConvertToTarget, 2,
/*57701*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->57796
/*57714*/   OPC_RecordChild0, // #0 = $dst
/*57715*/   OPC_MoveChild, 0,
/*57717*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*57720*/   OPC_MoveParent,
/*57721*/   OPC_RecordChild1, // #1 = $id
/*57722*/   OPC_MoveChild, 1,
/*57724*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57727*/   OPC_MoveParent,
/*57728*/   OPC_Scope, 21, /*->57751*/ // 3 children in Scope
/*57730*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57732*/     OPC_EmitConvertToTarget, 1,
/*57734*/     OPC_EmitInteger, MVT::i32, 14, 
/*57737*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57740*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*57751*/   /*Scope*/ 21, /*->57773*/
/*57752*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57754*/     OPC_EmitConvertToTarget, 1,
/*57756*/     OPC_EmitInteger, MVT::i32, 14, 
/*57759*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57762*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*57773*/   /*Scope*/ 21, /*->57795*/
/*57774*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57776*/     OPC_EmitConvertToTarget, 1,
/*57778*/     OPC_EmitInteger, MVT::i32, 14, 
/*57781*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57784*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*57795*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->57833
/*57799*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*57800*/   OPC_RecordChild1, // #1 = $target
/*57801*/   OPC_CheckChild1Type, MVT::i32,
/*57803*/   OPC_RecordChild2, // #2 = $index
/*57804*/   OPC_RecordChild3, // #3 = $jt
/*57805*/   OPC_MoveChild, 3,
/*57807*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*57810*/   OPC_MoveParent,
/*57811*/   OPC_RecordChild4, // #4 = $id
/*57812*/   OPC_MoveChild, 4,
/*57814*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57817*/   OPC_MoveParent,
/*57818*/   OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57820*/   OPC_EmitMergeInputChains1_0,
/*57821*/   OPC_EmitConvertToTarget, 4,
/*57823*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->57895
/*57836*/   OPC_RecordChild0, // #0 = $src
/*57837*/   OPC_RecordChild1, // #1 = $Rn
/*57838*/   OPC_RecordChild2, // #2 = $imm
/*57839*/   OPC_MoveChild, 2,
/*57841*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57844*/   OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*57846*/   OPC_MoveParent,
/*57847*/   OPC_Scope, 22, /*->57871*/ // 2 children in Scope
/*57849*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57851*/     OPC_EmitConvertToTarget, 2,
/*57853*/     OPC_EmitInteger, MVT::i32, 14, 
/*57856*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57859*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*57871*/   /*Scope*/ 22, /*->57894*/
/*57872*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57874*/     OPC_EmitConvertToTarget, 2,
/*57876*/     OPC_EmitInteger, MVT::i32, 14, 
/*57879*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57882*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*57894*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ISD::ADDC),// ->58068
/*57899*/   OPC_RecordChild0, // #0 = $lhs
/*57900*/   OPC_RecordChild1, // #1 = $rhs
/*57901*/   OPC_Scope, 9|128,1/*137*/, /*->58041*/ // 2 children in Scope
/*57904*/     OPC_MoveChild, 1,
/*57906*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57909*/     OPC_Scope, 30, /*->57941*/ // 4 children in Scope
/*57911*/       OPC_CheckPredicate, 5, // Predicate_imm0_7
/*57913*/       OPC_MoveParent,
/*57914*/       OPC_CheckType, MVT::i32,
/*57916*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57918*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57921*/       OPC_EmitConvertToTarget, 1,
/*57923*/       OPC_EmitInteger, MVT::i32, 14, 
/*57926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*57941*/     /*Scope*/ 30, /*->57972*/
/*57942*/       OPC_CheckPredicate, 6, // Predicate_imm8_255
/*57944*/       OPC_MoveParent,
/*57945*/       OPC_CheckType, MVT::i32,
/*57947*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57949*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57952*/       OPC_EmitConvertToTarget, 1,
/*57954*/       OPC_EmitInteger, MVT::i32, 14, 
/*57957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*57972*/     /*Scope*/ 33, /*->58006*/
/*57973*/       OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*57975*/       OPC_MoveParent,
/*57976*/       OPC_CheckType, MVT::i32,
/*57978*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57980*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57983*/       OPC_EmitConvertToTarget, 1,
/*57985*/       OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*57988*/       OPC_EmitInteger, MVT::i32, 14, 
/*57991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*58006*/     /*Scope*/ 33, /*->58040*/
/*58007*/       OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*58009*/       OPC_MoveParent,
/*58010*/       OPC_CheckType, MVT::i32,
/*58012*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58014*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58017*/       OPC_EmitConvertToTarget, 1,
/*58019*/       OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*58022*/       OPC_EmitInteger, MVT::i32, 14, 
/*58025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*58040*/     0, /*End of Scope*/
/*58041*/   /*Scope*/ 25, /*->58067*/
/*58042*/     OPC_CheckType, MVT::i32,
/*58044*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58046*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58049*/     OPC_EmitInteger, MVT::i32, 14, 
/*58052*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58055*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*58067*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->58104
/*58071*/   OPC_RecordChild0, // #0 = $addr
/*58072*/   OPC_MoveChild, 0,
/*58074*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*58077*/   OPC_MoveParent,
/*58078*/   OPC_CheckType, MVT::i32,
/*58080*/   OPC_Scope, 10, /*->58092*/ // 2 children in Scope
/*58082*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*58084*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58092*/   /*Scope*/ 10, /*->58103*/
/*58093*/     OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*58095*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58103*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->58140
/*58107*/   OPC_RecordChild0, // #0 = $addr
/*58108*/   OPC_MoveChild, 0,
/*58110*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*58113*/   OPC_MoveParent,
/*58114*/   OPC_CheckType, MVT::i32,
/*58116*/   OPC_Scope, 10, /*->58128*/ // 2 children in Scope
/*58118*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*58120*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*58128*/   /*Scope*/ 10, /*->58139*/
/*58129*/     OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*58131*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*58139*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->58301
/*58144*/   OPC_RecordChild0, // #0 = $dst
/*58145*/   OPC_MoveChild, 0,
/*58147*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->58235
/*58151*/     OPC_MoveParent,
/*58152*/     OPC_CheckType, MVT::i32,
/*58154*/     OPC_Scope, 18, /*->58174*/ // 5 children in Scope
/*58156*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*58158*/       OPC_EmitInteger, MVT::i32, 14, 
/*58161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*58174*/     /*Scope*/ 10, /*->58185*/
/*58175*/       OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*58177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58185*/     /*Scope*/ 18, /*->58204*/
/*58186*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58188*/       OPC_EmitInteger, MVT::i32, 14, 
/*58191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*58204*/     /*Scope*/ 18, /*->58223*/
/*58205*/       OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*58207*/       OPC_EmitInteger, MVT::i32, 14, 
/*58210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58213*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*58223*/     /*Scope*/ 10, /*->58234*/
/*58224*/       OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*58226*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58234*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->58300
/*58238*/     OPC_MoveParent,
/*58239*/     OPC_CheckType, MVT::i32,
/*58241*/     OPC_Scope, 18, /*->58261*/ // 3 children in Scope
/*58243*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58245*/       OPC_EmitInteger, MVT::i32, 14, 
/*58248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58251*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*58261*/     /*Scope*/ 18, /*->58280*/
/*58262*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58264*/       OPC_EmitInteger, MVT::i32, 14, 
/*58267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*58280*/     /*Scope*/ 18, /*->58299*/
/*58281*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58283*/       OPC_EmitInteger, MVT::i32, 14, 
/*58286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*58299*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->58462
/*58305*/   OPC_RecordChild0, // #0 = $V
/*58306*/   OPC_Scope, 30, /*->58338*/ // 4 children in Scope
/*58308*/     OPC_CheckChild0Type, MVT::v8i8,
/*58310*/     OPC_RecordChild1, // #1 = $lane
/*58311*/     OPC_MoveChild, 1,
/*58313*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58316*/     OPC_MoveParent,
/*58317*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58319*/     OPC_EmitConvertToTarget, 1,
/*58321*/     OPC_EmitInteger, MVT::i32, 14, 
/*58324*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58327*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58338*/   /*Scope*/ 30, /*->58369*/
/*58339*/     OPC_CheckChild0Type, MVT::v4i16,
/*58341*/     OPC_RecordChild1, // #1 = $lane
/*58342*/     OPC_MoveChild, 1,
/*58344*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58347*/     OPC_MoveParent,
/*58348*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58350*/     OPC_EmitConvertToTarget, 1,
/*58352*/     OPC_EmitInteger, MVT::i32, 14, 
/*58355*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58358*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58369*/   /*Scope*/ 45, /*->58415*/
/*58370*/     OPC_CheckChild0Type, MVT::v16i8,
/*58372*/     OPC_RecordChild1, // #1 = $lane
/*58373*/     OPC_MoveChild, 1,
/*58375*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58378*/     OPC_MoveParent,
/*58379*/     OPC_EmitConvertToTarget, 1,
/*58381*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58384*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58393*/     OPC_EmitConvertToTarget, 1,
/*58395*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58398*/     OPC_EmitInteger, MVT::i32, 14, 
/*58401*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58404*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58415*/   /*Scope*/ 45, /*->58461*/
/*58416*/     OPC_CheckChild0Type, MVT::v8i16,
/*58418*/     OPC_RecordChild1, // #1 = $lane
/*58419*/     OPC_MoveChild, 1,
/*58421*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58424*/     OPC_MoveParent,
/*58425*/     OPC_EmitConvertToTarget, 1,
/*58427*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*58430*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58439*/     OPC_EmitConvertToTarget, 1,
/*58441*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*58444*/     OPC_EmitInteger, MVT::i32, 14, 
/*58447*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58450*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58461*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->58623
/*58466*/   OPC_RecordChild0, // #0 = $V
/*58467*/   OPC_Scope, 30, /*->58499*/ // 4 children in Scope
/*58469*/     OPC_CheckChild0Type, MVT::v8i8,
/*58471*/     OPC_RecordChild1, // #1 = $lane
/*58472*/     OPC_MoveChild, 1,
/*58474*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58477*/     OPC_MoveParent,
/*58478*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58480*/     OPC_EmitConvertToTarget, 1,
/*58482*/     OPC_EmitInteger, MVT::i32, 14, 
/*58485*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58488*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58499*/   /*Scope*/ 30, /*->58530*/
/*58500*/     OPC_CheckChild0Type, MVT::v4i16,
/*58502*/     OPC_RecordChild1, // #1 = $lane
/*58503*/     OPC_MoveChild, 1,
/*58505*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58508*/     OPC_MoveParent,
/*58509*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58511*/     OPC_EmitConvertToTarget, 1,
/*58513*/     OPC_EmitInteger, MVT::i32, 14, 
/*58516*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58519*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58530*/   /*Scope*/ 45, /*->58576*/
/*58531*/     OPC_CheckChild0Type, MVT::v16i8,
/*58533*/     OPC_RecordChild1, // #1 = $lane
/*58534*/     OPC_MoveChild, 1,
/*58536*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58539*/     OPC_MoveParent,
/*58540*/     OPC_EmitConvertToTarget, 1,
/*58542*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58545*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58554*/     OPC_EmitConvertToTarget, 1,
/*58556*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58559*/     OPC_EmitInteger, MVT::i32, 14, 
/*58562*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58565*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58576*/   /*Scope*/ 45, /*->58622*/
/*58577*/     OPC_CheckChild0Type, MVT::v8i16,
/*58579*/     OPC_RecordChild1, // #1 = $lane
/*58580*/     OPC_MoveChild, 1,
/*58582*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58585*/     OPC_MoveParent,
/*58586*/     OPC_EmitConvertToTarget, 1,
/*58588*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*58591*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58600*/     OPC_EmitConvertToTarget, 1,
/*58602*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*58605*/     OPC_EmitInteger, MVT::i32, 14, 
/*58608*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58611*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58622*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,1/*250*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->58877
/*58627*/   OPC_RecordChild0, // #0 = $V
/*58628*/   OPC_Scope, 64, /*->58694*/ // 5 children in Scope
/*58630*/     OPC_CheckChild0Type, MVT::v2i32,
/*58632*/     OPC_RecordChild1, // #1 = $lane
/*58633*/     OPC_MoveChild, 1,
/*58635*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58638*/     OPC_MoveParent,
/*58639*/     OPC_CheckType, MVT::i32,
/*58641*/     OPC_Scope, 21, /*->58664*/ // 2 children in Scope
/*58643*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*58645*/       OPC_EmitConvertToTarget, 1,
/*58647*/       OPC_EmitInteger, MVT::i32, 14, 
/*58650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*58664*/     /*Scope*/ 28, /*->58693*/
/*58665*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*58667*/       OPC_EmitConvertToTarget, 1,
/*58669*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58672*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58681*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58684*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58693*/     0, /*End of Scope*/
/*58694*/   /*Scope*/ 81, /*->58776*/
/*58695*/     OPC_CheckChild0Type, MVT::v4i32,
/*58697*/     OPC_RecordChild1, // #1 = $lane
/*58698*/     OPC_MoveChild, 1,
/*58700*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58703*/     OPC_MoveParent,
/*58704*/     OPC_CheckType, MVT::i32,
/*58706*/     OPC_Scope, 38, /*->58746*/ // 2 children in Scope
/*58708*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*58710*/       OPC_EmitConvertToTarget, 1,
/*58712*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*58715*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58724*/       OPC_EmitConvertToTarget, 1,
/*58726*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*58729*/       OPC_EmitInteger, MVT::i32, 14, 
/*58732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*58746*/     /*Scope*/ 28, /*->58775*/
/*58747*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*58749*/       OPC_EmitConvertToTarget, 1,
/*58751*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58754*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58763*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58766*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58775*/     0, /*End of Scope*/
/*58776*/   /*Scope*/ 23, /*->58800*/
/*58777*/     OPC_RecordChild1, // #1 = $src2
/*58778*/     OPC_MoveChild, 1,
/*58780*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58783*/     OPC_MoveParent,
/*58784*/     OPC_CheckType, MVT::f64,
/*58786*/     OPC_EmitConvertToTarget, 1,
/*58788*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*58791*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*58800*/   /*Scope*/ 37, /*->58838*/
/*58801*/     OPC_CheckChild0Type, MVT::v2f32,
/*58803*/     OPC_RecordChild1, // #1 = $src2
/*58804*/     OPC_MoveChild, 1,
/*58806*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58809*/     OPC_MoveParent,
/*58810*/     OPC_CheckType, MVT::f32,
/*58812*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58815*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58824*/     OPC_EmitConvertToTarget, 1,
/*58826*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*58829*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58838*/   /*Scope*/ 37, /*->58876*/
/*58839*/     OPC_CheckChild0Type, MVT::v4f32,
/*58841*/     OPC_RecordChild1, // #1 = $src2
/*58842*/     OPC_MoveChild, 1,
/*58844*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58847*/     OPC_MoveParent,
/*58848*/     OPC_CheckType, MVT::f32,
/*58850*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*58853*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58862*/     OPC_EmitConvertToTarget, 1,
/*58864*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*58867*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58876*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->59207
/*58881*/   OPC_RecordNode,   // #0 = $imm
/*58882*/   OPC_CheckType, MVT::i32,
/*58884*/   OPC_Scope, 26, /*->58912*/ // 11 children in Scope
/*58886*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*58888*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58890*/     OPC_EmitConvertToTarget, 0,
/*58892*/     OPC_EmitInteger, MVT::i32, 14, 
/*58895*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58898*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58901*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*58912*/   /*Scope*/ 26, /*->58939*/
/*58913*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*58915*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58917*/     OPC_EmitConvertToTarget, 0,
/*58919*/     OPC_EmitInteger, MVT::i32, 14, 
/*58922*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58925*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58928*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*58939*/   /*Scope*/ 22, /*->58962*/
/*58940*/     OPC_CheckPredicate, 98, // Predicate_imm0_65535
/*58942*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*58944*/     OPC_EmitConvertToTarget, 0,
/*58946*/     OPC_EmitInteger, MVT::i32, 14, 
/*58949*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58952*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*58962*/   /*Scope*/ 29, /*->58992*/
/*58963*/     OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*58965*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58967*/     OPC_EmitConvertToTarget, 0,
/*58969*/     OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*58972*/     OPC_EmitInteger, MVT::i32, 14, 
/*58975*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58978*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58981*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*58992*/   /*Scope*/ 14, /*->59007*/
/*58993*/     OPC_CheckPredicate, 99, // Predicate_arm_i32imm
/*58995*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58997*/     OPC_EmitConvertToTarget, 0,
/*58999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*59007*/   /*Scope*/ 26, /*->59034*/
/*59008*/     OPC_CheckPredicate, 54, // Predicate_imm0_255
/*59010*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59012*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59015*/     OPC_EmitConvertToTarget, 0,
/*59017*/     OPC_EmitInteger, MVT::i32, 14, 
/*59020*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59023*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*59034*/   /*Scope*/ 22, /*->59057*/
/*59035*/     OPC_CheckPredicate, 98, // Predicate_imm0_65535
/*59037*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59039*/     OPC_EmitConvertToTarget, 0,
/*59041*/     OPC_EmitInteger, MVT::i32, 14, 
/*59044*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59047*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*59057*/   /*Scope*/ 29, /*->59087*/
/*59058*/     OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*59060*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59062*/     OPC_EmitConvertToTarget, 0,
/*59064*/     OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*59067*/     OPC_EmitInteger, MVT::i32, 14, 
/*59070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59073*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59076*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*59087*/   /*Scope*/ 55, /*->59143*/
/*59088*/     OPC_CheckPredicate, 100, // Predicate_thumb_immshifted
/*59090*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59092*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59095*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59098*/     OPC_EmitConvertToTarget, 0,
/*59100*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*59103*/     OPC_EmitInteger, MVT::i32, 14, 
/*59106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59109*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*59120*/     OPC_EmitConvertToTarget, 0,
/*59122*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*59125*/     OPC_EmitInteger, MVT::i32, 14, 
/*59128*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59131*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*59143*/   /*Scope*/ 49, /*->59193*/
/*59144*/     OPC_CheckPredicate, 101, // Predicate_imm0_255_comp
/*59146*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59148*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59151*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59154*/     OPC_EmitConvertToTarget, 0,
/*59156*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*59159*/     OPC_EmitInteger, MVT::i32, 14, 
/*59162*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59165*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*59176*/     OPC_EmitInteger, MVT::i32, 14, 
/*59179*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59182*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*59193*/   /*Scope*/ 12, /*->59206*/
/*59194*/     OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*59196*/     OPC_EmitConvertToTarget, 0,
/*59198*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*59206*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->59262
/*59210*/   OPC_RecordMemRef,
/*59211*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*59212*/   OPC_RecordChild1, // #1 = $ptr
/*59213*/   OPC_CheckChild1Type, MVT::i32,
/*59215*/   OPC_RecordChild2, // #2 = $incr
/*59216*/   OPC_CheckType, MVT::i32,
/*59218*/   OPC_Scope, 13, /*->59233*/ // 3 children in Scope
/*59220*/     OPC_CheckPredicate, 102, // Predicate_atomic_load_add_8
/*59222*/     OPC_EmitMergeInputChains1_0,
/*59223*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59233*/   /*Scope*/ 13, /*->59247*/
/*59234*/     OPC_CheckPredicate, 103, // Predicate_atomic_load_add_16
/*59236*/     OPC_EmitMergeInputChains1_0,
/*59237*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59247*/   /*Scope*/ 13, /*->59261*/
/*59248*/     OPC_CheckPredicate, 104, // Predicate_atomic_load_add_32
/*59250*/     OPC_EmitMergeInputChains1_0,
/*59251*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59261*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->59317
/*59265*/   OPC_RecordMemRef,
/*59266*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*59267*/   OPC_RecordChild1, // #1 = $ptr
/*59268*/   OPC_CheckChild1Type, MVT::i32,
/*59270*/   OPC_RecordChild2, // #2 = $incr
/*59271*/   OPC_CheckType, MVT::i32,
/*59273*/   OPC_Scope, 13, /*->59288*/ // 3 children in Scope
/*59275*/     OPC_CheckPredicate, 105, // Predicate_atomic_load_sub_8
/*59277*/     OPC_EmitMergeInputChains1_0,
/*59278*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59288*/   /*Scope*/ 13, /*->59302*/
/*59289*/     OPC_CheckPredicate, 106, // Predicate_atomic_load_sub_16
/*59291*/     OPC_EmitMergeInputChains1_0,
/*59292*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59302*/   /*Scope*/ 13, /*->59316*/
/*59303*/     OPC_CheckPredicate, 107, // Predicate_atomic_load_sub_32
/*59305*/     OPC_EmitMergeInputChains1_0,
/*59306*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59316*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->59372
/*59320*/   OPC_RecordMemRef,
/*59321*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*59322*/   OPC_RecordChild1, // #1 = $ptr
/*59323*/   OPC_CheckChild1Type, MVT::i32,
/*59325*/   OPC_RecordChild2, // #2 = $incr
/*59326*/   OPC_CheckType, MVT::i32,
/*59328*/   OPC_Scope, 13, /*->59343*/ // 3 children in Scope
/*59330*/     OPC_CheckPredicate, 108, // Predicate_atomic_load_and_8
/*59332*/     OPC_EmitMergeInputChains1_0,
/*59333*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59343*/   /*Scope*/ 13, /*->59357*/
/*59344*/     OPC_CheckPredicate, 109, // Predicate_atomic_load_and_16
/*59346*/     OPC_EmitMergeInputChains1_0,
/*59347*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59357*/   /*Scope*/ 13, /*->59371*/
/*59358*/     OPC_CheckPredicate, 110, // Predicate_atomic_load_and_32
/*59360*/     OPC_EmitMergeInputChains1_0,
/*59361*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59371*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->59427
/*59375*/   OPC_RecordMemRef,
/*59376*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*59377*/   OPC_RecordChild1, // #1 = $ptr
/*59378*/   OPC_CheckChild1Type, MVT::i32,
/*59380*/   OPC_RecordChild2, // #2 = $incr
/*59381*/   OPC_CheckType, MVT::i32,
/*59383*/   OPC_Scope, 13, /*->59398*/ // 3 children in Scope
/*59385*/     OPC_CheckPredicate, 111, // Predicate_atomic_load_or_8
/*59387*/     OPC_EmitMergeInputChains1_0,
/*59388*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59398*/   /*Scope*/ 13, /*->59412*/
/*59399*/     OPC_CheckPredicate, 112, // Predicate_atomic_load_or_16
/*59401*/     OPC_EmitMergeInputChains1_0,
/*59402*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59412*/   /*Scope*/ 13, /*->59426*/
/*59413*/     OPC_CheckPredicate, 113, // Predicate_atomic_load_or_32
/*59415*/     OPC_EmitMergeInputChains1_0,
/*59416*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59426*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->59482
/*59430*/   OPC_RecordMemRef,
/*59431*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*59432*/   OPC_RecordChild1, // #1 = $ptr
/*59433*/   OPC_CheckChild1Type, MVT::i32,
/*59435*/   OPC_RecordChild2, // #2 = $incr
/*59436*/   OPC_CheckType, MVT::i32,
/*59438*/   OPC_Scope, 13, /*->59453*/ // 3 children in Scope
/*59440*/     OPC_CheckPredicate, 114, // Predicate_atomic_load_xor_8
/*59442*/     OPC_EmitMergeInputChains1_0,
/*59443*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59453*/   /*Scope*/ 13, /*->59467*/
/*59454*/     OPC_CheckPredicate, 115, // Predicate_atomic_load_xor_16
/*59456*/     OPC_EmitMergeInputChains1_0,
/*59457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59467*/   /*Scope*/ 13, /*->59481*/
/*59468*/     OPC_CheckPredicate, 116, // Predicate_atomic_load_xor_32
/*59470*/     OPC_EmitMergeInputChains1_0,
/*59471*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59481*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->59537
/*59485*/   OPC_RecordMemRef,
/*59486*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*59487*/   OPC_RecordChild1, // #1 = $ptr
/*59488*/   OPC_CheckChild1Type, MVT::i32,
/*59490*/   OPC_RecordChild2, // #2 = $incr
/*59491*/   OPC_CheckType, MVT::i32,
/*59493*/   OPC_Scope, 13, /*->59508*/ // 3 children in Scope
/*59495*/     OPC_CheckPredicate, 117, // Predicate_atomic_load_nand_8
/*59497*/     OPC_EmitMergeInputChains1_0,
/*59498*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59508*/   /*Scope*/ 13, /*->59522*/
/*59509*/     OPC_CheckPredicate, 118, // Predicate_atomic_load_nand_16
/*59511*/     OPC_EmitMergeInputChains1_0,
/*59512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59522*/   /*Scope*/ 13, /*->59536*/
/*59523*/     OPC_CheckPredicate, 119, // Predicate_atomic_load_nand_32
/*59525*/     OPC_EmitMergeInputChains1_0,
/*59526*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*59536*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->59592
/*59540*/   OPC_RecordMemRef,
/*59541*/   OPC_RecordNode,   // #0 = 'atomic_load_min' chained node
/*59542*/   OPC_RecordChild1, // #1 = $ptr
/*59543*/   OPC_CheckChild1Type, MVT::i32,
/*59545*/   OPC_RecordChild2, // #2 = $val
/*59546*/   OPC_CheckType, MVT::i32,
/*59548*/   OPC_Scope, 13, /*->59563*/ // 3 children in Scope
/*59550*/     OPC_CheckPredicate, 120, // Predicate_atomic_load_min_8
/*59552*/     OPC_EmitMergeInputChains1_0,
/*59553*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59563*/   /*Scope*/ 13, /*->59577*/
/*59564*/     OPC_CheckPredicate, 121, // Predicate_atomic_load_min_16
/*59566*/     OPC_EmitMergeInputChains1_0,
/*59567*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59577*/   /*Scope*/ 13, /*->59591*/
/*59578*/     OPC_CheckPredicate, 122, // Predicate_atomic_load_min_32
/*59580*/     OPC_EmitMergeInputChains1_0,
/*59581*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59591*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->59647
/*59595*/   OPC_RecordMemRef,
/*59596*/   OPC_RecordNode,   // #0 = 'atomic_load_max' chained node
/*59597*/   OPC_RecordChild1, // #1 = $ptr
/*59598*/   OPC_CheckChild1Type, MVT::i32,
/*59600*/   OPC_RecordChild2, // #2 = $val
/*59601*/   OPC_CheckType, MVT::i32,
/*59603*/   OPC_Scope, 13, /*->59618*/ // 3 children in Scope
/*59605*/     OPC_CheckPredicate, 123, // Predicate_atomic_load_max_8
/*59607*/     OPC_EmitMergeInputChains1_0,
/*59608*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59618*/   /*Scope*/ 13, /*->59632*/
/*59619*/     OPC_CheckPredicate, 124, // Predicate_atomic_load_max_16
/*59621*/     OPC_EmitMergeInputChains1_0,
/*59622*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59632*/   /*Scope*/ 13, /*->59646*/
/*59633*/     OPC_CheckPredicate, 125, // Predicate_atomic_load_max_32
/*59635*/     OPC_EmitMergeInputChains1_0,
/*59636*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59646*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->59702
/*59650*/   OPC_RecordMemRef,
/*59651*/   OPC_RecordNode,   // #0 = 'atomic_load_umin' chained node
/*59652*/   OPC_RecordChild1, // #1 = $ptr
/*59653*/   OPC_CheckChild1Type, MVT::i32,
/*59655*/   OPC_RecordChild2, // #2 = $val
/*59656*/   OPC_CheckType, MVT::i32,
/*59658*/   OPC_Scope, 13, /*->59673*/ // 3 children in Scope
/*59660*/     OPC_CheckPredicate, 126, // Predicate_atomic_load_umin_8
/*59662*/     OPC_EmitMergeInputChains1_0,
/*59663*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59673*/   /*Scope*/ 13, /*->59687*/
/*59674*/     OPC_CheckPredicate, 127, // Predicate_atomic_load_umin_16
/*59676*/     OPC_EmitMergeInputChains1_0,
/*59677*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59687*/   /*Scope*/ 13, /*->59701*/
/*59688*/     OPC_CheckPredicate, 128, // Predicate_atomic_load_umin_32
/*59690*/     OPC_EmitMergeInputChains1_0,
/*59691*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59701*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->59757
/*59705*/   OPC_RecordMemRef,
/*59706*/   OPC_RecordNode,   // #0 = 'atomic_load_umax' chained node
/*59707*/   OPC_RecordChild1, // #1 = $ptr
/*59708*/   OPC_CheckChild1Type, MVT::i32,
/*59710*/   OPC_RecordChild2, // #2 = $val
/*59711*/   OPC_CheckType, MVT::i32,
/*59713*/   OPC_Scope, 13, /*->59728*/ // 3 children in Scope
/*59715*/     OPC_CheckPredicate, 129, // Predicate_atomic_load_umax_8
/*59717*/     OPC_EmitMergeInputChains1_0,
/*59718*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59728*/   /*Scope*/ 13, /*->59742*/
/*59729*/     OPC_CheckPredicate, 130, // Predicate_atomic_load_umax_16
/*59731*/     OPC_EmitMergeInputChains1_0,
/*59732*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59742*/   /*Scope*/ 13, /*->59756*/
/*59743*/     OPC_CheckPredicate, 131, // Predicate_atomic_load_umax_32
/*59745*/     OPC_EmitMergeInputChains1_0,
/*59746*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*59756*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->59812
/*59760*/   OPC_RecordMemRef,
/*59761*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*59762*/   OPC_RecordChild1, // #1 = $ptr
/*59763*/   OPC_CheckChild1Type, MVT::i32,
/*59765*/   OPC_RecordChild2, // #2 = $new
/*59766*/   OPC_CheckType, MVT::i32,
/*59768*/   OPC_Scope, 13, /*->59783*/ // 3 children in Scope
/*59770*/     OPC_CheckPredicate, 132, // Predicate_atomic_swap_8
/*59772*/     OPC_EmitMergeInputChains1_0,
/*59773*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*59783*/   /*Scope*/ 13, /*->59797*/
/*59784*/     OPC_CheckPredicate, 133, // Predicate_atomic_swap_16
/*59786*/     OPC_EmitMergeInputChains1_0,
/*59787*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*59797*/   /*Scope*/ 13, /*->59811*/
/*59798*/     OPC_CheckPredicate, 134, // Predicate_atomic_swap_32
/*59800*/     OPC_EmitMergeInputChains1_0,
/*59801*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*59811*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->59871
/*59815*/   OPC_RecordMemRef,
/*59816*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*59817*/   OPC_RecordChild1, // #1 = $ptr
/*59818*/   OPC_CheckChild1Type, MVT::i32,
/*59820*/   OPC_RecordChild2, // #2 = $old
/*59821*/   OPC_RecordChild3, // #3 = $new
/*59822*/   OPC_CheckType, MVT::i32,
/*59824*/   OPC_Scope, 14, /*->59840*/ // 3 children in Scope
/*59826*/     OPC_CheckPredicate, 135, // Predicate_atomic_cmp_swap_8
/*59828*/     OPC_EmitMergeInputChains1_0,
/*59829*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*59840*/   /*Scope*/ 14, /*->59855*/
/*59841*/     OPC_CheckPredicate, 136, // Predicate_atomic_cmp_swap_16
/*59843*/     OPC_EmitMergeInputChains1_0,
/*59844*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*59855*/   /*Scope*/ 14, /*->59870*/
/*59856*/     OPC_CheckPredicate, 137, // Predicate_atomic_cmp_swap_32
/*59858*/     OPC_EmitMergeInputChains1_0,
/*59859*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*59870*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->59914
/*59874*/   OPC_CaptureGlueInput,
/*59875*/   OPC_RecordChild0, // #0 = $Rm
/*59876*/   OPC_CheckType, MVT::i32,
/*59878*/   OPC_Scope, 10, /*->59890*/ // 2 children in Scope
/*59880*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59882*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*59890*/   /*Scope*/ 22, /*->59913*/
/*59891*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59893*/     OPC_EmitInteger, MVT::i32, 14, 
/*59896*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59899*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59902*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*59913*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->59954
/*59917*/   OPC_RecordChild0, // #0 = $src
/*59918*/   OPC_CheckType, MVT::i32,
/*59920*/   OPC_Scope, 11, /*->59933*/ // 2 children in Scope
/*59922*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59924*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*59933*/   /*Scope*/ 19, /*->59953*/
/*59934*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59936*/     OPC_EmitInteger, MVT::i32, 14, 
/*59939*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59942*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*59953*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->59994
/*59957*/   OPC_RecordChild0, // #0 = $src
/*59958*/   OPC_CheckType, MVT::i32,
/*59960*/   OPC_Scope, 11, /*->59973*/ // 2 children in Scope
/*59962*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59964*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*59973*/   /*Scope*/ 19, /*->59993*/
/*59974*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59976*/     OPC_EmitInteger, MVT::i32, 14, 
/*59979*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59982*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*59993*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->60043
/*59997*/   OPC_RecordChild0, // #0 = $Rn
/*59998*/   OPC_RecordChild1, // #1 = $Rm
/*59999*/   OPC_CheckType, MVT::i32,
/*60001*/   OPC_Scope, 19, /*->60022*/ // 2 children in Scope
/*60003*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*60005*/     OPC_EmitInteger, MVT::i32, 14, 
/*60008*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60011*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60022*/   /*Scope*/ 19, /*->60042*/
/*60023*/     OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*60025*/     OPC_EmitInteger, MVT::i32, 14, 
/*60028*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60031*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60042*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::SDIV),// ->60092
/*60046*/   OPC_RecordChild0, // #0 = $Rn
/*60047*/   OPC_RecordChild1, // #1 = $Rm
/*60048*/   OPC_CheckType, MVT::i32,
/*60050*/   OPC_Scope, 19, /*->60071*/ // 2 children in Scope
/*60052*/     OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*60054*/     OPC_EmitInteger, MVT::i32, 14, 
/*60057*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60060*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60071*/   /*Scope*/ 19, /*->60091*/
/*60072*/     OPC_CheckPatternPredicate, 47, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*60074*/     OPC_EmitInteger, MVT::i32, 14, 
/*60077*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60080*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60091*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::UDIV),// ->60141
/*60095*/   OPC_RecordChild0, // #0 = $Rn
/*60096*/   OPC_RecordChild1, // #1 = $Rm
/*60097*/   OPC_CheckType, MVT::i32,
/*60099*/   OPC_Scope, 19, /*->60120*/ // 2 children in Scope
/*60101*/     OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*60103*/     OPC_EmitInteger, MVT::i32, 14, 
/*60106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60120*/   /*Scope*/ 19, /*->60140*/
/*60121*/     OPC_CheckPatternPredicate, 47, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*60123*/     OPC_EmitInteger, MVT::i32, 14, 
/*60126*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60129*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60140*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37|128,1/*165*/,  TARGET_VAL(ISD::CTLZ),// ->60310
/*60145*/   OPC_RecordChild0, // #0 = $Rm
/*60146*/   OPC_SwitchType /*7 cases */, 40,  MVT::i32,// ->60189
/*60149*/     OPC_Scope, 18, /*->60169*/ // 2 children in Scope
/*60151*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*60153*/       OPC_EmitInteger, MVT::i32, 14, 
/*60156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60159*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (CLZ:i32 GPR:i32:$Rm)
/*60169*/     /*Scope*/ 18, /*->60188*/
/*60170*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60172*/       OPC_EmitInteger, MVT::i32, 14, 
/*60175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*60188*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v8i8,// ->60209
/*60191*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60193*/     OPC_EmitInteger, MVT::i32, 14, 
/*60196*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60199*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->60229
/*60211*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60213*/     OPC_EmitInteger, MVT::i32, 14, 
/*60216*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60219*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->60249
/*60231*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60233*/     OPC_EmitInteger, MVT::i32, 14, 
/*60236*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60239*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->60269
/*60251*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60253*/     OPC_EmitInteger, MVT::i32, 14, 
/*60256*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60259*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->60289
/*60271*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60273*/     OPC_EmitInteger, MVT::i32, 14, 
/*60276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->60309
/*60291*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60293*/     OPC_EmitInteger, MVT::i32, 14, 
/*60296*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60299*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->60356
/*60313*/   OPC_RecordChild0, // #0 = $Rm
/*60314*/   OPC_CheckType, MVT::i32,
/*60316*/   OPC_Scope, 18, /*->60336*/ // 2 children in Scope
/*60318*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*60320*/     OPC_EmitInteger, MVT::i32, 14, 
/*60323*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60326*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*60336*/   /*Scope*/ 18, /*->60355*/
/*60337*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60339*/     OPC_EmitInteger, MVT::i32, 14, 
/*60342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*60355*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->60421
/*60359*/   OPC_RecordChild0, // #0 = $Rm
/*60360*/   OPC_CheckType, MVT::i32,
/*60362*/   OPC_Scope, 18, /*->60382*/ // 3 children in Scope
/*60364*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*60366*/     OPC_EmitInteger, MVT::i32, 14, 
/*60369*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60372*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*60382*/   /*Scope*/ 18, /*->60401*/
/*60383*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*60385*/     OPC_EmitInteger, MVT::i32, 14, 
/*60388*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60391*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*60401*/   /*Scope*/ 18, /*->60420*/
/*60402*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60404*/     OPC_EmitInteger, MVT::i32, 14, 
/*60407*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60410*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*60420*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 22,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->60446
/*60424*/   OPC_CheckType, MVT::i32,
/*60426*/   OPC_Scope, 7, /*->60435*/ // 2 children in Scope
/*60428*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*60435*/   /*Scope*/ 9, /*->60445*/
/*60436*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*60438*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*60445*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123|128,2/*379*/,  TARGET_VAL(ISD::FMA),// ->60829
/*60450*/   OPC_Scope, 112, /*->60564*/ // 4 children in Scope
/*60452*/     OPC_MoveChild, 0,
/*60454*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60457*/     OPC_RecordChild0, // #0 = $Dn
/*60458*/     OPC_MoveParent,
/*60459*/     OPC_RecordChild1, // #1 = $Dm
/*60460*/     OPC_Scope, 53, /*->60515*/ // 2 children in Scope
/*60462*/       OPC_MoveChild, 2,
/*60464*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60467*/       OPC_RecordChild0, // #2 = $Ddin
/*60468*/       OPC_MoveParent,
/*60469*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->60492
/*60472*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60474*/         OPC_EmitInteger, MVT::i32, 14, 
/*60477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->60514
/*60494*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60496*/         OPC_EmitInteger, MVT::i32, 14, 
/*60499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60502*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*60515*/     /*Scope*/ 47, /*->60563*/
/*60516*/       OPC_RecordChild2, // #2 = $Ddin
/*60517*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->60540
/*60520*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60522*/         OPC_EmitInteger, MVT::i32, 14, 
/*60525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->60562
/*60542*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60544*/         OPC_EmitInteger, MVT::i32, 14, 
/*60547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60550*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*60563*/     0, /*End of Scope*/
/*60564*/   /*Scope*/ 113, /*->60678*/
/*60565*/     OPC_RecordChild0, // #0 = $Dn
/*60566*/     OPC_Scope, 54, /*->60622*/ // 2 children in Scope
/*60568*/       OPC_MoveChild, 1,
/*60570*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60573*/       OPC_RecordChild0, // #1 = $Dm
/*60574*/       OPC_MoveParent,
/*60575*/       OPC_RecordChild2, // #2 = $Ddin
/*60576*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->60599
/*60579*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60581*/         OPC_EmitInteger, MVT::i32, 14, 
/*60584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->60621
/*60601*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60603*/         OPC_EmitInteger, MVT::i32, 14, 
/*60606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*60622*/     /*Scope*/ 54, /*->60677*/
/*60623*/       OPC_RecordChild1, // #1 = $Dm
/*60624*/       OPC_MoveChild, 2,
/*60626*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60629*/       OPC_RecordChild0, // #2 = $Ddin
/*60630*/       OPC_MoveParent,
/*60631*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->60654
/*60634*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60636*/         OPC_EmitInteger, MVT::i32, 14, 
/*60639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->60676
/*60656*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60658*/         OPC_EmitInteger, MVT::i32, 14, 
/*60661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*60677*/     0, /*End of Scope*/
/*60678*/   /*Scope*/ 55, /*->60734*/
/*60679*/     OPC_MoveChild, 0,
/*60681*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60684*/     OPC_RecordChild0, // #0 = $Vn
/*60685*/     OPC_MoveParent,
/*60686*/     OPC_RecordChild1, // #1 = $Vm
/*60687*/     OPC_RecordChild2, // #2 = $src1
/*60688*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->60711
/*60691*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60693*/       OPC_EmitInteger, MVT::i32, 14, 
/*60696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->60733
/*60713*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60715*/       OPC_EmitInteger, MVT::i32, 14, 
/*60718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*60734*/   /*Scope*/ 93, /*->60828*/
/*60735*/     OPC_RecordChild0, // #0 = $Dn
/*60736*/     OPC_RecordChild1, // #1 = $Dm
/*60737*/     OPC_RecordChild2, // #2 = $Ddin
/*60738*/     OPC_SwitchType /*4 cases */, 20,  MVT::f64,// ->60761
/*60741*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60743*/       OPC_EmitInteger, MVT::i32, 14, 
/*60746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->60783
/*60763*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60765*/       OPC_EmitInteger, MVT::i32, 14, 
/*60768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->60805
/*60785*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60787*/       OPC_EmitInteger, MVT::i32, 14, 
/*60790*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60793*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->60827
/*60807*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60809*/       OPC_EmitInteger, MVT::i32, 14, 
/*60812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*60828*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 10|128,3/*394*/,  TARGET_VAL(ISD::FNEG),// ->61227
/*60833*/   OPC_Scope, 99|128,1/*227*/, /*->61063*/ // 2 children in Scope
/*60836*/     OPC_MoveChild, 0,
/*60838*/     OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/,  TARGET_VAL(ISD::FMA),// ->61012
/*60843*/       OPC_Scope, 56, /*->60901*/ // 2 children in Scope
/*60845*/         OPC_MoveChild, 0,
/*60847*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60850*/         OPC_RecordChild0, // #0 = $Dn
/*60851*/         OPC_MoveParent,
/*60852*/         OPC_RecordChild1, // #1 = $Dm
/*60853*/         OPC_RecordChild2, // #2 = $Ddin
/*60854*/         OPC_MoveParent,
/*60855*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->60878
/*60858*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60860*/           OPC_EmitInteger, MVT::i32, 14, 
/*60863*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60866*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->60900
/*60880*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60882*/           OPC_EmitInteger, MVT::i32, 14, 
/*60885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60888*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*60901*/       /*Scope*/ 109, /*->61011*/
/*60902*/         OPC_RecordChild0, // #0 = $Dn
/*60903*/         OPC_Scope, 55, /*->60960*/ // 2 children in Scope
/*60905*/           OPC_MoveChild, 1,
/*60907*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*60910*/           OPC_RecordChild0, // #1 = $Dm
/*60911*/           OPC_MoveParent,
/*60912*/           OPC_RecordChild2, // #2 = $Ddin
/*60913*/           OPC_MoveParent,
/*60914*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->60937
/*60917*/             OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60919*/             OPC_EmitInteger, MVT::i32, 14, 
/*60922*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60925*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->60959
/*60939*/             OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60941*/             OPC_EmitInteger, MVT::i32, 14, 
/*60944*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60947*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*60960*/         /*Scope*/ 49, /*->61010*/
/*60961*/           OPC_RecordChild1, // #1 = $Dm
/*60962*/           OPC_RecordChild2, // #2 = $Ddin
/*60963*/           OPC_MoveParent,
/*60964*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->60987
/*60967*/             OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60969*/             OPC_EmitInteger, MVT::i32, 14, 
/*60972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60975*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->61009
/*60989*/             OPC_CheckPatternPredicate, 48, // (Subtarget->hasVFP4())
/*60991*/             OPC_EmitInteger, MVT::i32, 14, 
/*60994*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60997*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*61010*/         0, /*End of Scope*/
/*61011*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FMUL),// ->61062
/*61015*/       OPC_RecordChild0, // #0 = $Dn
/*61016*/       OPC_RecordChild1, // #1 = $Dm
/*61017*/       OPC_MoveParent,
/*61018*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->61040
/*61021*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61023*/         OPC_EmitInteger, MVT::i32, 14, 
/*61026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 19,  MVT::f32,// ->61061
/*61042*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61044*/         OPC_EmitInteger, MVT::i32, 14, 
/*61047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61050*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*61063*/   /*Scope*/ 33|128,1/*161*/, /*->61226*/
/*61065*/     OPC_RecordChild0, // #0 = $Dm
/*61066*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->61087
/*61069*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61071*/       OPC_EmitInteger, MVT::i32, 14, 
/*61074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61077*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->61185
/*61089*/       OPC_Scope, 18, /*->61109*/ // 2 children in Scope
/*61091*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*61093*/         OPC_EmitInteger, MVT::i32, 14, 
/*61096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*61109*/       /*Scope*/ 74, /*->61184*/
/*61110*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*61112*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*61119*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61122*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*61131*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61134*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*61144*/         OPC_EmitInteger, MVT::i32, 14, 
/*61147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61150*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*61160*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61163*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*61172*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61175*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*61184*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->61205
/*61187*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61189*/       OPC_EmitInteger, MVT::i32, 14, 
/*61192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->61225
/*61207*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61209*/       OPC_EmitInteger, MVT::i32, 14, 
/*61212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*61226*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99|128,3/*483*/,  TARGET_VAL(ISD::BITCAST),// ->61714
/*61231*/   OPC_Scope, 34, /*->61267*/ // 2 children in Scope
/*61233*/     OPC_MoveChild, 0,
/*61235*/     OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*61238*/     OPC_RecordChild0, // #0 = $src
/*61239*/     OPC_CheckChild0Type, MVT::v2i32,
/*61241*/     OPC_RecordChild1, // #1 = $lane
/*61242*/     OPC_MoveChild, 1,
/*61244*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61247*/     OPC_MoveParent,
/*61248*/     OPC_CheckType, MVT::i32,
/*61250*/     OPC_MoveParent,
/*61251*/     OPC_CheckType, MVT::f32,
/*61253*/     OPC_EmitConvertToTarget, 1,
/*61255*/     OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*61258*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
              // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
              // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*61267*/   /*Scope*/ 60|128,3/*444*/, /*->61713*/
/*61269*/     OPC_RecordChild0, // #0 = $src
/*61270*/     OPC_Scope, 29, /*->61301*/ // 14 children in Scope
/*61272*/       OPC_CheckChild0Type, MVT::v1i64,
/*61274*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->61280
/*61277*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->61285
/*61282*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->61290
/*61287*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->61295
/*61292*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->61300
/*61297*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*61301*/     /*Scope*/ 29, /*->61331*/
/*61302*/       OPC_CheckChild0Type, MVT::v2i32,
/*61304*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->61310
/*61307*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->61315
/*61312*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->61320
/*61317*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->61325
/*61322*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->61330
/*61327*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*61331*/     /*Scope*/ 29, /*->61361*/
/*61332*/       OPC_CheckChild0Type, MVT::v4i16,
/*61334*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->61340
/*61337*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->61345
/*61342*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->61350
/*61347*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->61355
/*61352*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->61360
/*61357*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*61361*/     /*Scope*/ 29, /*->61391*/
/*61362*/       OPC_CheckChild0Type, MVT::v8i8,
/*61364*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->61370
/*61367*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->61375
/*61372*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->61380
/*61377*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->61385
/*61382*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->61390
/*61387*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*61391*/     /*Scope*/ 29, /*->61421*/
/*61392*/       OPC_CheckChild0Type, MVT::v2f32,
/*61394*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->61400
/*61397*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->61405
/*61402*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->61410
/*61407*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->61415
/*61412*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->61420
/*61417*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                0, // EndSwitchType
/*61421*/     /*Scope*/ 29, /*->61451*/
/*61422*/       OPC_CheckChild0Type, MVT::f64,
/*61424*/       OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->61430
/*61427*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->61435
/*61432*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->61440
/*61437*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->61445
/*61442*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->61450
/*61447*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*61451*/     /*Scope*/ 29, /*->61481*/
/*61452*/       OPC_CheckChild0Type, MVT::v4i32,
/*61454*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->61460
/*61457*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->61465
/*61462*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->61470
/*61467*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->61475
/*61472*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->61480
/*61477*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*61481*/     /*Scope*/ 29, /*->61511*/
/*61482*/       OPC_CheckChild0Type, MVT::v8i16,
/*61484*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->61490
/*61487*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->61495
/*61492*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->61500
/*61497*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->61505
/*61502*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->61510
/*61507*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*61511*/     /*Scope*/ 29, /*->61541*/
/*61512*/       OPC_CheckChild0Type, MVT::v16i8,
/*61514*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->61520
/*61517*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->61525
/*61522*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->61530
/*61527*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->61535
/*61532*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->61540
/*61537*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*61541*/     /*Scope*/ 29, /*->61571*/
/*61542*/       OPC_CheckChild0Type, MVT::v2f64,
/*61544*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->61550
/*61547*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->61555
/*61552*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->61560
/*61557*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->61565
/*61562*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->61570
/*61567*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                0, // EndSwitchType
/*61571*/     /*Scope*/ 29, /*->61601*/
/*61572*/       OPC_CheckChild0Type, MVT::v4f32,
/*61574*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->61580
/*61577*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->61585
/*61582*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->61590
/*61587*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->61595
/*61592*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->61600
/*61597*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*61601*/     /*Scope*/ 29, /*->61631*/
/*61602*/       OPC_CheckChild0Type, MVT::v2i64,
/*61604*/       OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->61610
/*61607*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->61615
/*61612*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->61620
/*61617*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->61625
/*61622*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->61630
/*61627*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*61631*/     /*Scope*/ 22, /*->61654*/
/*61632*/       OPC_CheckChild0Type, MVT::f32,
/*61634*/       OPC_CheckType, MVT::i32,
/*61636*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61638*/       OPC_EmitInteger, MVT::i32, 14, 
/*61641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61644*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*61654*/     /*Scope*/ 57, /*->61712*/
/*61655*/       OPC_CheckChild0Type, MVT::i32,
/*61657*/       OPC_CheckType, MVT::f32,
/*61659*/       OPC_Scope, 18, /*->61679*/ // 2 children in Scope
/*61661*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*61663*/         OPC_EmitInteger, MVT::i32, 14, 
/*61666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                  // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*61679*/       /*Scope*/ 31, /*->61711*/
/*61680*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*61682*/         OPC_EmitInteger, MVT::i32, 14, 
/*61685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61688*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*61699*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61702*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                  // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*61711*/       0, /*End of Scope*/
/*61712*/     0, /*End of Scope*/
/*61713*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46|128,4/*558*/,  TARGET_VAL(ISD::FMUL),// ->62276
/*61718*/   OPC_Scope, 52, /*->61772*/ // 6 children in Scope
/*61720*/     OPC_MoveChild, 0,
/*61722*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*61725*/     OPC_RecordChild0, // #0 = $a
/*61726*/     OPC_MoveParent,
/*61727*/     OPC_RecordChild1, // #1 = $b
/*61728*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->61750
/*61731*/       OPC_CheckPatternPredicate, 51, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*61733*/       OPC_EmitInteger, MVT::i32, 14, 
/*61736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->61771
/*61752*/       OPC_CheckPatternPredicate, 51, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*61754*/       OPC_EmitInteger, MVT::i32, 14, 
/*61757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61760*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*61772*/   /*Scope*/ 118, /*->61891*/
/*61773*/     OPC_RecordChild0, // #0 = $b
/*61774*/     OPC_MoveChild, 1,
/*61776*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::FNEG),// ->61826
/*61780*/       OPC_RecordChild0, // #1 = $a
/*61781*/       OPC_MoveParent,
/*61782*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->61804
/*61785*/         OPC_CheckPatternPredicate, 51, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*61787*/         OPC_EmitInteger, MVT::i32, 14, 
/*61790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->61825
/*61806*/         OPC_CheckPatternPredicate, 51, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*61808*/         OPC_EmitInteger, MVT::i32, 14, 
/*61811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
              /*SwitchOpcode*/ 61,  TARGET_VAL(ARMISD::VDUPLANE),// ->61890
/*61829*/       OPC_RecordChild0, // #1 = $Vm
/*61830*/       OPC_CheckChild0Type, MVT::v2f32,
/*61832*/       OPC_RecordChild1, // #2 = $lane
/*61833*/       OPC_MoveChild, 1,
/*61835*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61838*/       OPC_MoveParent,
/*61839*/       OPC_MoveParent,
/*61840*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->61865
/*61843*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61845*/         OPC_EmitConvertToTarget, 2,
/*61847*/         OPC_EmitInteger, MVT::i32, 14, 
/*61850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->61889
/*61867*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61869*/         OPC_EmitConvertToTarget, 2,
/*61871*/         OPC_EmitInteger, MVT::i32, 14, 
/*61874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61877*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*61891*/   /*Scope*/ 67, /*->61959*/
/*61892*/     OPC_MoveChild, 0,
/*61894*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61897*/     OPC_RecordChild0, // #0 = $Vm
/*61898*/     OPC_CheckChild0Type, MVT::v2f32,
/*61900*/     OPC_RecordChild1, // #1 = $lane
/*61901*/     OPC_MoveChild, 1,
/*61903*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61906*/     OPC_MoveParent,
/*61907*/     OPC_MoveParent,
/*61908*/     OPC_RecordChild1, // #2 = $Vn
/*61909*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->61934
/*61912*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61914*/       OPC_EmitConvertToTarget, 1,
/*61916*/       OPC_EmitInteger, MVT::i32, 14, 
/*61919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->61958
/*61936*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61938*/       OPC_EmitConvertToTarget, 1,
/*61940*/       OPC_EmitInteger, MVT::i32, 14, 
/*61943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*61959*/   /*Scope*/ 56, /*->62016*/
/*61960*/     OPC_RecordChild0, // #0 = $src1
/*61961*/     OPC_MoveChild, 1,
/*61963*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61966*/     OPC_RecordChild0, // #1 = $src2
/*61967*/     OPC_CheckChild0Type, MVT::v4f32,
/*61969*/     OPC_RecordChild1, // #2 = $lane
/*61970*/     OPC_MoveChild, 1,
/*61972*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61975*/     OPC_MoveParent,
/*61976*/     OPC_MoveParent,
/*61977*/     OPC_CheckType, MVT::v4f32,
/*61979*/     OPC_EmitConvertToTarget, 2,
/*61981*/     OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*61984*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*61993*/     OPC_EmitConvertToTarget, 2,
/*61995*/     OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*61998*/     OPC_EmitInteger, MVT::i32, 14, 
/*62001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62004*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62016*/   /*Scope*/ 56, /*->62073*/
/*62017*/     OPC_MoveChild, 0,
/*62019*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62022*/     OPC_RecordChild0, // #0 = $src2
/*62023*/     OPC_CheckChild0Type, MVT::v4f32,
/*62025*/     OPC_RecordChild1, // #1 = $lane
/*62026*/     OPC_MoveChild, 1,
/*62028*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62031*/     OPC_MoveParent,
/*62032*/     OPC_MoveParent,
/*62033*/     OPC_RecordChild1, // #2 = $src1
/*62034*/     OPC_CheckType, MVT::v4f32,
/*62036*/     OPC_EmitConvertToTarget, 1,
/*62038*/     OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*62041*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*62050*/     OPC_EmitConvertToTarget, 1,
/*62052*/     OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*62055*/     OPC_EmitInteger, MVT::i32, 14, 
/*62058*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62061*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62073*/   /*Scope*/ 72|128,1/*200*/, /*->62275*/
/*62075*/     OPC_RecordChild0, // #0 = $Dn
/*62076*/     OPC_RecordChild1, // #1 = $Dm
/*62077*/     OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->62099
/*62080*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*62082*/       OPC_EmitInteger, MVT::i32, 14, 
/*62085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->62232
/*62102*/       OPC_Scope, 19, /*->62123*/ // 2 children in Scope
/*62104*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*62106*/         OPC_EmitInteger, MVT::i32, 14, 
/*62109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*62123*/       /*Scope*/ 107, /*->62231*/
/*62124*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*62126*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*62133*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62136*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*62145*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62148*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*62158*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*62165*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62168*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*62177*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62180*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*62190*/         OPC_EmitInteger, MVT::i32, 14, 
/*62193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62196*/         OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*62207*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62210*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*62219*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62222*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                  // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62231*/       0, /*End of Scope*/
              /*SwitchType*/ 19,  MVT::v2f32,// ->62253
/*62234*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62236*/       OPC_EmitInteger, MVT::i32, 14, 
/*62239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->62274
/*62255*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62257*/       OPC_EmitInteger, MVT::i32, 14, 
/*62260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62263*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*62275*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57,  TARGET_VAL(ISD::ConstantFP),// ->62336
/*62279*/   OPC_RecordNode,   // #0 = $imm
/*62280*/   OPC_SwitchType /*2 cases */, 25,  MVT::f64,// ->62308
/*62283*/     OPC_CheckPredicate, 138, // Predicate_vfp_f64imm
/*62285*/     OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP3())
/*62287*/     OPC_EmitConvertToTarget, 0,
/*62289*/     OPC_EmitNodeXForm, 19, 1, // anonymous.val.3836
/*62292*/     OPC_EmitInteger, MVT::i32, 14, 
/*62295*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62298*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous.val.3836>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (anonymous.val.3836:f64 (fpimm:f64):$imm))
            /*SwitchType*/ 25,  MVT::f32,// ->62335
/*62310*/     OPC_CheckPredicate, 139, // Predicate_vfp_f32imm
/*62312*/     OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP3())
/*62314*/     OPC_EmitConvertToTarget, 0,
/*62316*/     OPC_EmitNodeXForm, 20, 1, // anonymous.val.3835
/*62319*/     OPC_EmitInteger, MVT::i32, 14, 
/*62322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous.val.3835>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (anonymous.val.3835:f32 (fpimm:f32):$imm))
            0, // EndSwitchType
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->62506
/*62340*/   OPC_RecordChild0, // #0 = $Vn
/*62341*/   OPC_Scope, 68, /*->62411*/ // 3 children in Scope
/*62343*/     OPC_CheckChild0Type, MVT::v4i16,
/*62345*/     OPC_Scope, 40, /*->62387*/ // 2 children in Scope
/*62347*/       OPC_MoveChild, 1,
/*62349*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62352*/       OPC_RecordChild0, // #1 = $Vm
/*62353*/       OPC_CheckChild0Type, MVT::v4i16,
/*62355*/       OPC_RecordChild1, // #2 = $lane
/*62356*/       OPC_MoveChild, 1,
/*62358*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62361*/       OPC_MoveParent,
/*62362*/       OPC_MoveParent,
/*62363*/       OPC_CheckType, MVT::v4i32,
/*62365*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62367*/       OPC_EmitConvertToTarget, 2,
/*62369*/       OPC_EmitInteger, MVT::i32, 14, 
/*62372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*62387*/     /*Scope*/ 22, /*->62410*/
/*62388*/       OPC_RecordChild1, // #1 = $Vm
/*62389*/       OPC_CheckType, MVT::v4i32,
/*62391*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62393*/       OPC_EmitInteger, MVT::i32, 14, 
/*62396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*62410*/     0, /*End of Scope*/
/*62411*/   /*Scope*/ 68, /*->62480*/
/*62412*/     OPC_CheckChild0Type, MVT::v2i32,
/*62414*/     OPC_Scope, 40, /*->62456*/ // 2 children in Scope
/*62416*/       OPC_MoveChild, 1,
/*62418*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62421*/       OPC_RecordChild0, // #1 = $Vm
/*62422*/       OPC_CheckChild0Type, MVT::v2i32,
/*62424*/       OPC_RecordChild1, // #2 = $lane
/*62425*/       OPC_MoveChild, 1,
/*62427*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62430*/       OPC_MoveParent,
/*62431*/       OPC_MoveParent,
/*62432*/       OPC_CheckType, MVT::v2i64,
/*62434*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62436*/       OPC_EmitConvertToTarget, 2,
/*62438*/       OPC_EmitInteger, MVT::i32, 14, 
/*62441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*62456*/     /*Scope*/ 22, /*->62479*/
/*62457*/       OPC_RecordChild1, // #1 = $Vm
/*62458*/       OPC_CheckType, MVT::v2i64,
/*62460*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62462*/       OPC_EmitInteger, MVT::i32, 14, 
/*62465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62468*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*62479*/     0, /*End of Scope*/
/*62480*/   /*Scope*/ 24, /*->62505*/
/*62481*/     OPC_CheckChild0Type, MVT::v8i8,
/*62483*/     OPC_RecordChild1, // #1 = $Vm
/*62484*/     OPC_CheckType, MVT::v8i16,
/*62486*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62488*/     OPC_EmitInteger, MVT::i32, 14, 
/*62491*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62494*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*62505*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->62676
/*62510*/   OPC_RecordChild0, // #0 = $Vn
/*62511*/   OPC_Scope, 68, /*->62581*/ // 3 children in Scope
/*62513*/     OPC_CheckChild0Type, MVT::v4i16,
/*62515*/     OPC_Scope, 40, /*->62557*/ // 2 children in Scope
/*62517*/       OPC_MoveChild, 1,
/*62519*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62522*/       OPC_RecordChild0, // #1 = $Vm
/*62523*/       OPC_CheckChild0Type, MVT::v4i16,
/*62525*/       OPC_RecordChild1, // #2 = $lane
/*62526*/       OPC_MoveChild, 1,
/*62528*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62531*/       OPC_MoveParent,
/*62532*/       OPC_MoveParent,
/*62533*/       OPC_CheckType, MVT::v4i32,
/*62535*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62537*/       OPC_EmitConvertToTarget, 2,
/*62539*/       OPC_EmitInteger, MVT::i32, 14, 
/*62542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62545*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*62557*/     /*Scope*/ 22, /*->62580*/
/*62558*/       OPC_RecordChild1, // #1 = $Vm
/*62559*/       OPC_CheckType, MVT::v4i32,
/*62561*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62563*/       OPC_EmitInteger, MVT::i32, 14, 
/*62566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*62580*/     0, /*End of Scope*/
/*62581*/   /*Scope*/ 68, /*->62650*/
/*62582*/     OPC_CheckChild0Type, MVT::v2i32,
/*62584*/     OPC_Scope, 40, /*->62626*/ // 2 children in Scope
/*62586*/       OPC_MoveChild, 1,
/*62588*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*62591*/       OPC_RecordChild0, // #1 = $Vm
/*62592*/       OPC_CheckChild0Type, MVT::v2i32,
/*62594*/       OPC_RecordChild1, // #2 = $lane
/*62595*/       OPC_MoveChild, 1,
/*62597*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62600*/       OPC_MoveParent,
/*62601*/       OPC_MoveParent,
/*62602*/       OPC_CheckType, MVT::v2i64,
/*62604*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62606*/       OPC_EmitConvertToTarget, 2,
/*62608*/       OPC_EmitInteger, MVT::i32, 14, 
/*62611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*62626*/     /*Scope*/ 22, /*->62649*/
/*62627*/       OPC_RecordChild1, // #1 = $Vm
/*62628*/       OPC_CheckType, MVT::v2i64,
/*62630*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62632*/       OPC_EmitInteger, MVT::i32, 14, 
/*62635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*62649*/     0, /*End of Scope*/
/*62650*/   /*Scope*/ 24, /*->62675*/
/*62651*/     OPC_CheckChild0Type, MVT::v8i8,
/*62653*/     OPC_RecordChild1, // #1 = $Vm
/*62654*/     OPC_CheckType, MVT::v8i16,
/*62656*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62658*/     OPC_EmitInteger, MVT::i32, 14, 
/*62661*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62664*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*62675*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->62712
/*62679*/   OPC_RecordNode,   // #0 = 'ARMcopystructbyval' chained node
/*62680*/   OPC_CaptureGlueInput,
/*62681*/   OPC_RecordChild1, // #1 = $dst
/*62682*/   OPC_RecordChild2, // #2 = $src
/*62683*/   OPC_RecordChild3, // #3 = $size
/*62684*/   OPC_MoveChild, 3,
/*62686*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62689*/   OPC_MoveParent,
/*62690*/   OPC_RecordChild4, // #4 = $alignment
/*62691*/   OPC_MoveChild, 4,
/*62693*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62696*/   OPC_MoveParent,
/*62697*/   OPC_EmitMergeInputChains1_0,
/*62698*/   OPC_EmitConvertToTarget, 3,
/*62700*/   OPC_EmitConvertToTarget, 4,
/*62702*/   OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
            // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
            // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
          /*SwitchOpcode*/ 54|128,3/*438*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->63154
/*62716*/   OPC_RecordChild0, // #0 = $Vm
/*62717*/   OPC_Scope, 62, /*->62781*/ // 8 children in Scope
/*62719*/     OPC_CheckChild0Type, MVT::v8i8,
/*62721*/     OPC_RecordChild1, // #1 = $lane
/*62722*/     OPC_MoveChild, 1,
/*62724*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62727*/     OPC_Scope, 26, /*->62755*/ // 2 children in Scope
/*62729*/       OPC_CheckPredicate, 140, // Predicate_VectorIndex32
/*62731*/       OPC_MoveParent,
/*62732*/       OPC_CheckType, MVT::v16i8,
/*62734*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62736*/       OPC_EmitConvertToTarget, 1,
/*62738*/       OPC_EmitInteger, MVT::i32, 14, 
/*62741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*62755*/     /*Scope*/ 24, /*->62780*/
/*62756*/       OPC_MoveParent,
/*62757*/       OPC_CheckType, MVT::v8i8,
/*62759*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62761*/       OPC_EmitConvertToTarget, 1,
/*62763*/       OPC_EmitInteger, MVT::i32, 14, 
/*62766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*62780*/     0, /*End of Scope*/
/*62781*/   /*Scope*/ 62, /*->62844*/
/*62782*/     OPC_CheckChild0Type, MVT::v4i16,
/*62784*/     OPC_RecordChild1, // #1 = $lane
/*62785*/     OPC_MoveChild, 1,
/*62787*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62790*/     OPC_Scope, 26, /*->62818*/ // 2 children in Scope
/*62792*/       OPC_CheckPredicate, 140, // Predicate_VectorIndex32
/*62794*/       OPC_MoveParent,
/*62795*/       OPC_CheckType, MVT::v8i16,
/*62797*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62799*/       OPC_EmitConvertToTarget, 1,
/*62801*/       OPC_EmitInteger, MVT::i32, 14, 
/*62804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*62818*/     /*Scope*/ 24, /*->62843*/
/*62819*/       OPC_MoveParent,
/*62820*/       OPC_CheckType, MVT::v4i16,
/*62822*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62824*/       OPC_EmitConvertToTarget, 1,
/*62826*/       OPC_EmitInteger, MVT::i32, 14, 
/*62829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*62843*/     0, /*End of Scope*/
/*62844*/   /*Scope*/ 62, /*->62907*/
/*62845*/     OPC_CheckChild0Type, MVT::v2i32,
/*62847*/     OPC_RecordChild1, // #1 = $lane
/*62848*/     OPC_MoveChild, 1,
/*62850*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62853*/     OPC_Scope, 26, /*->62881*/ // 2 children in Scope
/*62855*/       OPC_CheckPredicate, 140, // Predicate_VectorIndex32
/*62857*/       OPC_MoveParent,
/*62858*/       OPC_CheckType, MVT::v4i32,
/*62860*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62862*/       OPC_EmitConvertToTarget, 1,
/*62864*/       OPC_EmitInteger, MVT::i32, 14, 
/*62867*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62870*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*62881*/     /*Scope*/ 24, /*->62906*/
/*62882*/       OPC_MoveParent,
/*62883*/       OPC_CheckType, MVT::v2i32,
/*62885*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62887*/       OPC_EmitConvertToTarget, 1,
/*62889*/       OPC_EmitInteger, MVT::i32, 14, 
/*62892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*62906*/     0, /*End of Scope*/
/*62907*/   /*Scope*/ 47, /*->62955*/
/*62908*/     OPC_CheckChild0Type, MVT::v16i8,
/*62910*/     OPC_RecordChild1, // #1 = $lane
/*62911*/     OPC_MoveChild, 1,
/*62913*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62916*/     OPC_MoveParent,
/*62917*/     OPC_CheckType, MVT::v16i8,
/*62919*/     OPC_EmitConvertToTarget, 1,
/*62921*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*62924*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*62933*/     OPC_EmitConvertToTarget, 1,
/*62935*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*62938*/     OPC_EmitInteger, MVT::i32, 14, 
/*62941*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62944*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*62955*/   /*Scope*/ 47, /*->63003*/
/*62956*/     OPC_CheckChild0Type, MVT::v8i16,
/*62958*/     OPC_RecordChild1, // #1 = $lane
/*62959*/     OPC_MoveChild, 1,
/*62961*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62964*/     OPC_MoveParent,
/*62965*/     OPC_CheckType, MVT::v8i16,
/*62967*/     OPC_EmitConvertToTarget, 1,
/*62969*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*62972*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*62981*/     OPC_EmitConvertToTarget, 1,
/*62983*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*62986*/     OPC_EmitInteger, MVT::i32, 14, 
/*62989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*63003*/   /*Scope*/ 47, /*->63051*/
/*63004*/     OPC_CheckChild0Type, MVT::v4i32,
/*63006*/     OPC_RecordChild1, // #1 = $lane
/*63007*/     OPC_MoveChild, 1,
/*63009*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63012*/     OPC_MoveParent,
/*63013*/     OPC_CheckType, MVT::v4i32,
/*63015*/     OPC_EmitConvertToTarget, 1,
/*63017*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*63020*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63029*/     OPC_EmitConvertToTarget, 1,
/*63031*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*63034*/     OPC_EmitInteger, MVT::i32, 14, 
/*63037*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63040*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63051*/   /*Scope*/ 53, /*->63105*/
/*63052*/     OPC_CheckChild0Type, MVT::v2f32,
/*63054*/     OPC_RecordChild1, // #1 = $lane
/*63055*/     OPC_MoveChild, 1,
/*63057*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63060*/     OPC_MoveParent,
/*63061*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->63083
/*63064*/       OPC_EmitConvertToTarget, 1,
/*63066*/       OPC_EmitInteger, MVT::i32, 14, 
/*63069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 19,  MVT::v4f32,// ->63104
/*63085*/       OPC_EmitConvertToTarget, 1,
/*63087*/       OPC_EmitInteger, MVT::i32, 14, 
/*63090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63093*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*63105*/   /*Scope*/ 47, /*->63153*/
/*63106*/     OPC_CheckChild0Type, MVT::v4f32,
/*63108*/     OPC_RecordChild1, // #1 = $lane
/*63109*/     OPC_MoveChild, 1,
/*63111*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63114*/     OPC_MoveParent,
/*63115*/     OPC_CheckType, MVT::v4f32,
/*63117*/     OPC_EmitConvertToTarget, 1,
/*63119*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*63122*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63131*/     OPC_EmitConvertToTarget, 1,
/*63133*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*63136*/     OPC_EmitInteger, MVT::i32, 14, 
/*63139*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63142*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63153*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->63201
/*63157*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*63158*/   OPC_RecordChild1, // #1 = $amt
/*63159*/   OPC_MoveChild, 1,
/*63161*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->63183
/*63165*/     OPC_MoveParent,
/*63166*/     OPC_EmitMergeInputChains1_0,
/*63167*/     OPC_EmitInteger, MVT::i32, 14, 
/*63170*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63173*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->63200
/*63186*/     OPC_MoveParent,
/*63187*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63189*/     OPC_EmitMergeInputChains1_0,
/*63190*/     OPC_EmitConvertToTarget, 1,
/*63192*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::CALL),// ->63327
/*63204*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*63205*/   OPC_CaptureGlueInput,
/*63206*/   OPC_RecordChild1, // #1 = $func
/*63207*/   OPC_Scope, 80, /*->63289*/ // 2 children in Scope
/*63209*/     OPC_MoveChild, 1,
/*63211*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->63250
/*63215*/       OPC_MoveParent,
/*63216*/       OPC_Scope, 11, /*->63229*/ // 2 children in Scope
/*63218*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63220*/         OPC_EmitMergeInputChains1_0,
/*63221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*63229*/       /*Scope*/ 19, /*->63249*/
/*63230*/         OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*63232*/         OPC_EmitMergeInputChains1_0,
/*63233*/         OPC_EmitInteger, MVT::i32, 14, 
/*63236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*63249*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->63288
/*63253*/       OPC_MoveParent,
/*63254*/       OPC_Scope, 11, /*->63267*/ // 2 children in Scope
/*63256*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63258*/         OPC_EmitMergeInputChains1_0,
/*63259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*63267*/       /*Scope*/ 19, /*->63287*/
/*63268*/         OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*63270*/         OPC_EmitMergeInputChains1_0,
/*63271*/         OPC_EmitInteger, MVT::i32, 14, 
/*63274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*63287*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*63289*/   /*Scope*/ 36, /*->63326*/
/*63290*/     OPC_CheckChild1Type, MVT::i32,
/*63292*/     OPC_Scope, 11, /*->63305*/ // 2 children in Scope
/*63294*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*63296*/       OPC_EmitMergeInputChains1_0,
/*63297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*63305*/     /*Scope*/ 19, /*->63325*/
/*63306*/       OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*63308*/       OPC_EmitMergeInputChains1_0,
/*63309*/       OPC_EmitInteger, MVT::i32, 14, 
/*63312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*63325*/     0, /*End of Scope*/
/*63326*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ARMISD::CALL_PRED),// ->63383
/*63330*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*63331*/   OPC_CaptureGlueInput,
/*63332*/   OPC_RecordChild1, // #1 = $func
/*63333*/   OPC_Scope, 25, /*->63360*/ // 2 children in Scope
/*63335*/     OPC_MoveChild, 1,
/*63337*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*63340*/     OPC_MoveParent,
/*63341*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63343*/     OPC_EmitMergeInputChains1_0,
/*63344*/     OPC_EmitInteger, MVT::i32, 14, 
/*63347*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63350*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
              // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*63360*/   /*Scope*/ 21, /*->63382*/
/*63361*/     OPC_CheckChild1Type, MVT::i32,
/*63363*/     OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*63365*/     OPC_EmitMergeInputChains1_0,
/*63366*/     OPC_EmitInteger, MVT::i32, 14, 
/*63369*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63372*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
              // Dst: (BLX_pred:i32 GPR:i32:$func)
/*63382*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 81,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->63467
/*63386*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*63387*/   OPC_CaptureGlueInput,
/*63388*/   OPC_RecordChild1, // #1 = $func
/*63389*/   OPC_Scope, 34, /*->63425*/ // 2 children in Scope
/*63391*/     OPC_MoveChild, 1,
/*63393*/     OPC_SwitchOpcode /*2 cases */, 12,  TARGET_VAL(ISD::TargetGlobalAddress),// ->63409
/*63397*/       OPC_MoveParent,
/*63398*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63400*/       OPC_EmitMergeInputChains1_0,
/*63401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 12,  TARGET_VAL(ISD::TargetExternalSymbol),// ->63424
/*63412*/       OPC_MoveParent,
/*63413*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63415*/       OPC_EmitMergeInputChains1_0,
/*63416*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*63425*/   /*Scope*/ 40, /*->63466*/
/*63426*/     OPC_CheckChild1Type, MVT::i32,
/*63428*/     OPC_Scope, 11, /*->63441*/ // 3 children in Scope
/*63430*/       OPC_CheckPatternPredicate, 54, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*63432*/       OPC_EmitMergeInputChains1_0,
/*63433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*63441*/     /*Scope*/ 11, /*->63453*/
/*63442*/       OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*63444*/       OPC_EmitMergeInputChains1_0,
/*63445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*63453*/     /*Scope*/ 11, /*->63465*/
/*63454*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63456*/       OPC_EmitMergeInputChains1_0,
/*63457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*63465*/     0, /*End of Scope*/
/*63466*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ARMISD::MEMBARRIER),// ->63516
/*63470*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*63471*/   OPC_RecordChild1, // #1 = $opt
/*63472*/   OPC_MoveChild, 1,
/*63474*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63477*/   OPC_CheckType, MVT::i32,
/*63479*/   OPC_MoveParent,
/*63480*/   OPC_Scope, 12, /*->63494*/ // 2 children in Scope
/*63482*/     OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*63484*/     OPC_EmitMergeInputChains1_0,
/*63485*/     OPC_EmitConvertToTarget, 1,
/*63487*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*63494*/   /*Scope*/ 20, /*->63515*/
/*63495*/     OPC_CheckPatternPredicate, 57, // (Subtarget->hasDataBarrier())
/*63497*/     OPC_EmitMergeInputChains1_0,
/*63498*/     OPC_EmitConvertToTarget, 1,
/*63500*/     OPC_EmitInteger, MVT::i32, 14, 
/*63503*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63506*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*63515*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::TC_RETURN),// ->63568
/*63519*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*63520*/   OPC_CaptureGlueInput,
/*63521*/   OPC_RecordChild1, // #1 = $dst
/*63522*/   OPC_Scope, 32, /*->63556*/ // 2 children in Scope
/*63524*/     OPC_MoveChild, 1,
/*63526*/     OPC_SwitchOpcode /*2 cases */, 11,  TARGET_VAL(ISD::TargetGlobalAddress),// ->63541
/*63530*/       OPC_CheckType, MVT::i32,
/*63532*/       OPC_MoveParent,
/*63533*/       OPC_EmitMergeInputChains1_0,
/*63534*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              /*SwitchOpcode*/ 11,  TARGET_VAL(ISD::TargetExternalSymbol),// ->63555
/*63544*/       OPC_CheckType, MVT::i32,
/*63546*/       OPC_MoveParent,
/*63547*/       OPC_EmitMergeInputChains1_0,
/*63548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              0, // EndSwitchOpcode
/*63556*/   /*Scope*/ 10, /*->63567*/
/*63557*/     OPC_CheckChild1Type, MVT::i32,
/*63559*/     OPC_EmitMergeInputChains1_0,
/*63560*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
              // Dst: (TCRETURNri tcGPR:i32:$dst)
/*63567*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::tCALL),// ->63649
/*63571*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*63572*/   OPC_CaptureGlueInput,
/*63573*/   OPC_RecordChild1, // #1 = $func
/*63574*/   OPC_Scope, 50, /*->63626*/ // 2 children in Scope
/*63576*/     OPC_MoveChild, 1,
/*63578*/     OPC_SwitchOpcode /*2 cases */, 20,  TARGET_VAL(ISD::TargetGlobalAddress),// ->63602
/*63582*/       OPC_MoveParent,
/*63583*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*63585*/       OPC_EmitMergeInputChains1_0,
/*63586*/       OPC_EmitInteger, MVT::i32, 14, 
/*63589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 20,  TARGET_VAL(ISD::TargetExternalSymbol),// ->63625
/*63605*/       OPC_MoveParent,
/*63606*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*63608*/       OPC_EmitMergeInputChains1_0,
/*63609*/       OPC_EmitInteger, MVT::i32, 14, 
/*63612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63615*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*63626*/   /*Scope*/ 21, /*->63648*/
/*63627*/     OPC_CheckChild1Type, MVT::i32,
/*63629*/     OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*63631*/     OPC_EmitMergeInputChains1_0,
/*63632*/     OPC_EmitInteger, MVT::i32, 14, 
/*63635*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63638*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
              // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
              // Dst: (tBLXr:i32 GPR:i32:$func)
/*63648*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->63746
/*63652*/   OPC_RecordChild0, // #0 = $src
/*63653*/   OPC_RecordChild1, // #1 = $SIMM
/*63654*/   OPC_MoveChild, 1,
/*63656*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*63659*/   OPC_MoveParent,
/*63660*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->63682
/*63663*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63665*/     OPC_EmitInteger, MVT::i32, 14, 
/*63668*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63671*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->63703
/*63684*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63686*/     OPC_EmitInteger, MVT::i32, 14, 
/*63689*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63692*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->63724
/*63705*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63707*/     OPC_EmitInteger, MVT::i32, 14, 
/*63710*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63713*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->63745
/*63726*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63728*/     OPC_EmitInteger, MVT::i32, 14, 
/*63731*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63734*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->63843
/*63749*/   OPC_RecordChild0, // #0 = $src
/*63750*/   OPC_RecordChild1, // #1 = $SIMM
/*63751*/   OPC_MoveChild, 1,
/*63753*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*63756*/   OPC_MoveParent,
/*63757*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->63779
/*63760*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63762*/     OPC_EmitInteger, MVT::i32, 14, 
/*63765*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->63800
/*63781*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63783*/     OPC_EmitInteger, MVT::i32, 14, 
/*63786*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63789*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->63821
/*63802*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63804*/     OPC_EmitInteger, MVT::i32, 14, 
/*63807*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->63842
/*63823*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63825*/     OPC_EmitInteger, MVT::i32, 14, 
/*63828*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63831*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->63935
/*63846*/   OPC_RecordChild0, // #0 = $SIMM
/*63847*/   OPC_MoveChild, 0,
/*63849*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*63852*/   OPC_MoveParent,
/*63853*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->63874
/*63856*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63858*/     OPC_EmitInteger, MVT::i32, 14, 
/*63861*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63864*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->63894
/*63876*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63878*/     OPC_EmitInteger, MVT::i32, 14, 
/*63881*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63884*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->63914
/*63896*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63898*/     OPC_EmitInteger, MVT::i32, 14, 
/*63901*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63904*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->63934
/*63916*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63918*/     OPC_EmitInteger, MVT::i32, 14, 
/*63921*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63924*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->64133
/*63939*/   OPC_RecordChild0, // #0 = $Vm
/*63940*/   OPC_RecordChild1, // #1 = $SIMM
/*63941*/   OPC_MoveChild, 1,
/*63943*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63946*/   OPC_MoveParent,
/*63947*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63971
/*63950*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63952*/     OPC_EmitConvertToTarget, 1,
/*63954*/     OPC_EmitInteger, MVT::i32, 14, 
/*63957*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63960*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63994
/*63973*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63975*/     OPC_EmitConvertToTarget, 1,
/*63977*/     OPC_EmitInteger, MVT::i32, 14, 
/*63980*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63983*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->64017
/*63996*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63998*/     OPC_EmitConvertToTarget, 1,
/*64000*/     OPC_EmitInteger, MVT::i32, 14, 
/*64003*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64006*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->64040
/*64019*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64021*/     OPC_EmitConvertToTarget, 1,
/*64023*/     OPC_EmitInteger, MVT::i32, 14, 
/*64026*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64029*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->64063
/*64042*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64044*/     OPC_EmitConvertToTarget, 1,
/*64046*/     OPC_EmitInteger, MVT::i32, 14, 
/*64049*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64052*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->64086
/*64065*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64067*/     OPC_EmitConvertToTarget, 1,
/*64069*/     OPC_EmitInteger, MVT::i32, 14, 
/*64072*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64075*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64109
/*64088*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64090*/     OPC_EmitConvertToTarget, 1,
/*64092*/     OPC_EmitInteger, MVT::i32, 14, 
/*64095*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64098*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64132
/*64111*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64113*/     OPC_EmitConvertToTarget, 1,
/*64115*/     OPC_EmitInteger, MVT::i32, 14, 
/*64118*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64121*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->64331
/*64137*/   OPC_RecordChild0, // #0 = $Vm
/*64138*/   OPC_RecordChild1, // #1 = $SIMM
/*64139*/   OPC_MoveChild, 1,
/*64141*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64144*/   OPC_MoveParent,
/*64145*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->64169
/*64148*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64150*/     OPC_EmitConvertToTarget, 1,
/*64152*/     OPC_EmitInteger, MVT::i32, 14, 
/*64155*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64158*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->64192
/*64171*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64173*/     OPC_EmitConvertToTarget, 1,
/*64175*/     OPC_EmitInteger, MVT::i32, 14, 
/*64178*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->64215
/*64194*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64196*/     OPC_EmitConvertToTarget, 1,
/*64198*/     OPC_EmitInteger, MVT::i32, 14, 
/*64201*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64204*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->64238
/*64217*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64219*/     OPC_EmitConvertToTarget, 1,
/*64221*/     OPC_EmitInteger, MVT::i32, 14, 
/*64224*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->64261
/*64240*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64242*/     OPC_EmitConvertToTarget, 1,
/*64244*/     OPC_EmitInteger, MVT::i32, 14, 
/*64247*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64250*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->64284
/*64263*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64265*/     OPC_EmitConvertToTarget, 1,
/*64267*/     OPC_EmitInteger, MVT::i32, 14, 
/*64270*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64273*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64307
/*64286*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64288*/     OPC_EmitConvertToTarget, 1,
/*64290*/     OPC_EmitInteger, MVT::i32, 14, 
/*64293*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64296*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64330
/*64309*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64311*/     OPC_EmitConvertToTarget, 1,
/*64313*/     OPC_EmitInteger, MVT::i32, 14, 
/*64316*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64319*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->64529
/*64335*/   OPC_RecordChild0, // #0 = $Vm
/*64336*/   OPC_RecordChild1, // #1 = $SIMM
/*64337*/   OPC_MoveChild, 1,
/*64339*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64342*/   OPC_MoveParent,
/*64343*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->64367
/*64346*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64348*/     OPC_EmitConvertToTarget, 1,
/*64350*/     OPC_EmitInteger, MVT::i32, 14, 
/*64353*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64356*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->64390
/*64369*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64371*/     OPC_EmitConvertToTarget, 1,
/*64373*/     OPC_EmitInteger, MVT::i32, 14, 
/*64376*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64379*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->64413
/*64392*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64394*/     OPC_EmitConvertToTarget, 1,
/*64396*/     OPC_EmitInteger, MVT::i32, 14, 
/*64399*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64402*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->64436
/*64415*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64417*/     OPC_EmitConvertToTarget, 1,
/*64419*/     OPC_EmitInteger, MVT::i32, 14, 
/*64422*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64425*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->64459
/*64438*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64440*/     OPC_EmitConvertToTarget, 1,
/*64442*/     OPC_EmitInteger, MVT::i32, 14, 
/*64445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64448*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->64482
/*64461*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64463*/     OPC_EmitConvertToTarget, 1,
/*64465*/     OPC_EmitInteger, MVT::i32, 14, 
/*64468*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64471*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64505
/*64484*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64486*/     OPC_EmitConvertToTarget, 1,
/*64488*/     OPC_EmitInteger, MVT::i32, 14, 
/*64491*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64494*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64528
/*64507*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64509*/     OPC_EmitConvertToTarget, 1,
/*64511*/     OPC_EmitInteger, MVT::i32, 14, 
/*64514*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64517*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->64634
/*64532*/   OPC_RecordChild0, // #0 = $Vm
/*64533*/   OPC_Scope, 32, /*->64567*/ // 3 children in Scope
/*64535*/     OPC_CheckChild0Type, MVT::v8i8,
/*64537*/     OPC_RecordChild1, // #1 = $SIMM
/*64538*/     OPC_MoveChild, 1,
/*64540*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64543*/     OPC_MoveParent,
/*64544*/     OPC_CheckType, MVT::v8i16,
/*64546*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64548*/     OPC_EmitConvertToTarget, 1,
/*64550*/     OPC_EmitInteger, MVT::i32, 14, 
/*64553*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64556*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*64567*/   /*Scope*/ 32, /*->64600*/
/*64568*/     OPC_CheckChild0Type, MVT::v4i16,
/*64570*/     OPC_RecordChild1, // #1 = $SIMM
/*64571*/     OPC_MoveChild, 1,
/*64573*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64576*/     OPC_MoveParent,
/*64577*/     OPC_CheckType, MVT::v4i32,
/*64579*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64581*/     OPC_EmitConvertToTarget, 1,
/*64583*/     OPC_EmitInteger, MVT::i32, 14, 
/*64586*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64589*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*64600*/   /*Scope*/ 32, /*->64633*/
/*64601*/     OPC_CheckChild0Type, MVT::v2i32,
/*64603*/     OPC_RecordChild1, // #1 = $SIMM
/*64604*/     OPC_MoveChild, 1,
/*64606*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64609*/     OPC_MoveParent,
/*64610*/     OPC_CheckType, MVT::v2i64,
/*64612*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64614*/     OPC_EmitConvertToTarget, 1,
/*64616*/     OPC_EmitInteger, MVT::i32, 14, 
/*64619*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64622*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*64633*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->64739
/*64637*/   OPC_RecordChild0, // #0 = $Vm
/*64638*/   OPC_Scope, 32, /*->64672*/ // 3 children in Scope
/*64640*/     OPC_CheckChild0Type, MVT::v8i8,
/*64642*/     OPC_RecordChild1, // #1 = $SIMM
/*64643*/     OPC_MoveChild, 1,
/*64645*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64648*/     OPC_MoveParent,
/*64649*/     OPC_CheckType, MVT::v8i16,
/*64651*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64653*/     OPC_EmitConvertToTarget, 1,
/*64655*/     OPC_EmitInteger, MVT::i32, 14, 
/*64658*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64661*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*64672*/   /*Scope*/ 32, /*->64705*/
/*64673*/     OPC_CheckChild0Type, MVT::v4i16,
/*64675*/     OPC_RecordChild1, // #1 = $SIMM
/*64676*/     OPC_MoveChild, 1,
/*64678*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64681*/     OPC_MoveParent,
/*64682*/     OPC_CheckType, MVT::v4i32,
/*64684*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64686*/     OPC_EmitConvertToTarget, 1,
/*64688*/     OPC_EmitInteger, MVT::i32, 14, 
/*64691*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64694*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*64705*/   /*Scope*/ 32, /*->64738*/
/*64706*/     OPC_CheckChild0Type, MVT::v2i32,
/*64708*/     OPC_RecordChild1, // #1 = $SIMM
/*64709*/     OPC_MoveChild, 1,
/*64711*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64714*/     OPC_MoveParent,
/*64715*/     OPC_CheckType, MVT::v2i64,
/*64717*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64719*/     OPC_EmitConvertToTarget, 1,
/*64721*/     OPC_EmitInteger, MVT::i32, 14, 
/*64724*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64727*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*64738*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->64844
/*64742*/   OPC_RecordChild0, // #0 = $Vm
/*64743*/   OPC_Scope, 32, /*->64777*/ // 3 children in Scope
/*64745*/     OPC_CheckChild0Type, MVT::v8i8,
/*64747*/     OPC_RecordChild1, // #1 = $SIMM
/*64748*/     OPC_MoveChild, 1,
/*64750*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64753*/     OPC_MoveParent,
/*64754*/     OPC_CheckType, MVT::v8i16,
/*64756*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64758*/     OPC_EmitConvertToTarget, 1,
/*64760*/     OPC_EmitInteger, MVT::i32, 14, 
/*64763*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64766*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*64777*/   /*Scope*/ 32, /*->64810*/
/*64778*/     OPC_CheckChild0Type, MVT::v4i16,
/*64780*/     OPC_RecordChild1, // #1 = $SIMM
/*64781*/     OPC_MoveChild, 1,
/*64783*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64786*/     OPC_MoveParent,
/*64787*/     OPC_CheckType, MVT::v4i32,
/*64789*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64791*/     OPC_EmitConvertToTarget, 1,
/*64793*/     OPC_EmitInteger, MVT::i32, 14, 
/*64796*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64799*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*64810*/   /*Scope*/ 32, /*->64843*/
/*64811*/     OPC_CheckChild0Type, MVT::v2i32,
/*64813*/     OPC_RecordChild1, // #1 = $SIMM
/*64814*/     OPC_MoveChild, 1,
/*64816*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64819*/     OPC_MoveParent,
/*64820*/     OPC_CheckType, MVT::v2i64,
/*64822*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64824*/     OPC_EmitConvertToTarget, 1,
/*64826*/     OPC_EmitInteger, MVT::i32, 14, 
/*64829*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64832*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*64843*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->64949
/*64847*/   OPC_RecordChild0, // #0 = $Vm
/*64848*/   OPC_Scope, 32, /*->64882*/ // 3 children in Scope
/*64850*/     OPC_CheckChild0Type, MVT::v8i16,
/*64852*/     OPC_RecordChild1, // #1 = $SIMM
/*64853*/     OPC_MoveChild, 1,
/*64855*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64858*/     OPC_MoveParent,
/*64859*/     OPC_CheckType, MVT::v8i8,
/*64861*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64863*/     OPC_EmitConvertToTarget, 1,
/*64865*/     OPC_EmitInteger, MVT::i32, 14, 
/*64868*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64871*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64882*/   /*Scope*/ 32, /*->64915*/
/*64883*/     OPC_CheckChild0Type, MVT::v4i32,
/*64885*/     OPC_RecordChild1, // #1 = $SIMM
/*64886*/     OPC_MoveChild, 1,
/*64888*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64891*/     OPC_MoveParent,
/*64892*/     OPC_CheckType, MVT::v4i16,
/*64894*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64896*/     OPC_EmitConvertToTarget, 1,
/*64898*/     OPC_EmitInteger, MVT::i32, 14, 
/*64901*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64904*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64915*/   /*Scope*/ 32, /*->64948*/
/*64916*/     OPC_CheckChild0Type, MVT::v2i64,
/*64918*/     OPC_RecordChild1, // #1 = $SIMM
/*64919*/     OPC_MoveChild, 1,
/*64921*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64924*/     OPC_MoveParent,
/*64925*/     OPC_CheckType, MVT::v2i32,
/*64927*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64929*/     OPC_EmitConvertToTarget, 1,
/*64931*/     OPC_EmitInteger, MVT::i32, 14, 
/*64934*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64937*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64948*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->65147
/*64953*/   OPC_RecordChild0, // #0 = $Vm
/*64954*/   OPC_RecordChild1, // #1 = $SIMM
/*64955*/   OPC_MoveChild, 1,
/*64957*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64960*/   OPC_MoveParent,
/*64961*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->64985
/*64964*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64966*/     OPC_EmitConvertToTarget, 1,
/*64968*/     OPC_EmitInteger, MVT::i32, 14, 
/*64971*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64974*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->65008
/*64987*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64989*/     OPC_EmitConvertToTarget, 1,
/*64991*/     OPC_EmitInteger, MVT::i32, 14, 
/*64994*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64997*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65031
/*65010*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65012*/     OPC_EmitConvertToTarget, 1,
/*65014*/     OPC_EmitInteger, MVT::i32, 14, 
/*65017*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65020*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65054
/*65033*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65035*/     OPC_EmitConvertToTarget, 1,
/*65037*/     OPC_EmitInteger, MVT::i32, 14, 
/*65040*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65043*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65077
/*65056*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65058*/     OPC_EmitConvertToTarget, 1,
/*65060*/     OPC_EmitInteger, MVT::i32, 14, 
/*65063*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65066*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65100
/*65079*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65081*/     OPC_EmitConvertToTarget, 1,
/*65083*/     OPC_EmitInteger, MVT::i32, 14, 
/*65086*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65089*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->65123
/*65102*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65104*/     OPC_EmitConvertToTarget, 1,
/*65106*/     OPC_EmitInteger, MVT::i32, 14, 
/*65109*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65112*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->65146
/*65125*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65127*/     OPC_EmitConvertToTarget, 1,
/*65129*/     OPC_EmitInteger, MVT::i32, 14, 
/*65132*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65135*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->65345
/*65151*/   OPC_RecordChild0, // #0 = $Vm
/*65152*/   OPC_RecordChild1, // #1 = $SIMM
/*65153*/   OPC_MoveChild, 1,
/*65155*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65158*/   OPC_MoveParent,
/*65159*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->65183
/*65162*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65164*/     OPC_EmitConvertToTarget, 1,
/*65166*/     OPC_EmitInteger, MVT::i32, 14, 
/*65169*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65172*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->65206
/*65185*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65187*/     OPC_EmitConvertToTarget, 1,
/*65189*/     OPC_EmitInteger, MVT::i32, 14, 
/*65192*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65195*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65229
/*65208*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65210*/     OPC_EmitConvertToTarget, 1,
/*65212*/     OPC_EmitInteger, MVT::i32, 14, 
/*65215*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65218*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65252
/*65231*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65233*/     OPC_EmitConvertToTarget, 1,
/*65235*/     OPC_EmitInteger, MVT::i32, 14, 
/*65238*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65241*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65275
/*65254*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65256*/     OPC_EmitConvertToTarget, 1,
/*65258*/     OPC_EmitInteger, MVT::i32, 14, 
/*65261*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65264*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65298
/*65277*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65279*/     OPC_EmitConvertToTarget, 1,
/*65281*/     OPC_EmitInteger, MVT::i32, 14, 
/*65284*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65287*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->65321
/*65300*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65302*/     OPC_EmitConvertToTarget, 1,
/*65304*/     OPC_EmitInteger, MVT::i32, 14, 
/*65307*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65310*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->65344
/*65323*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65325*/     OPC_EmitConvertToTarget, 1,
/*65327*/     OPC_EmitInteger, MVT::i32, 14, 
/*65330*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65333*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->65450
/*65348*/   OPC_RecordChild0, // #0 = $Vm
/*65349*/   OPC_Scope, 32, /*->65383*/ // 3 children in Scope
/*65351*/     OPC_CheckChild0Type, MVT::v8i16,
/*65353*/     OPC_RecordChild1, // #1 = $SIMM
/*65354*/     OPC_MoveChild, 1,
/*65356*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65359*/     OPC_MoveParent,
/*65360*/     OPC_CheckType, MVT::v8i8,
/*65362*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65364*/     OPC_EmitConvertToTarget, 1,
/*65366*/     OPC_EmitInteger, MVT::i32, 14, 
/*65369*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65372*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*65383*/   /*Scope*/ 32, /*->65416*/
/*65384*/     OPC_CheckChild0Type, MVT::v4i32,
/*65386*/     OPC_RecordChild1, // #1 = $SIMM
/*65387*/     OPC_MoveChild, 1,
/*65389*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65392*/     OPC_MoveParent,
/*65393*/     OPC_CheckType, MVT::v4i16,
/*65395*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65397*/     OPC_EmitConvertToTarget, 1,
/*65399*/     OPC_EmitInteger, MVT::i32, 14, 
/*65402*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65405*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*65416*/   /*Scope*/ 32, /*->65449*/
/*65417*/     OPC_CheckChild0Type, MVT::v2i64,
/*65419*/     OPC_RecordChild1, // #1 = $SIMM
/*65420*/     OPC_MoveChild, 1,
/*65422*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65425*/     OPC_MoveParent,
/*65426*/     OPC_CheckType, MVT::v2i32,
/*65428*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65430*/     OPC_EmitConvertToTarget, 1,
/*65432*/     OPC_EmitInteger, MVT::i32, 14, 
/*65435*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65438*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*65449*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->65648
/*65454*/   OPC_RecordChild0, // #0 = $Vm
/*65455*/   OPC_RecordChild1, // #1 = $SIMM
/*65456*/   OPC_MoveChild, 1,
/*65458*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65461*/   OPC_MoveParent,
/*65462*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->65486
/*65465*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65467*/     OPC_EmitConvertToTarget, 1,
/*65469*/     OPC_EmitInteger, MVT::i32, 14, 
/*65472*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65475*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->65509
/*65488*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65490*/     OPC_EmitConvertToTarget, 1,
/*65492*/     OPC_EmitInteger, MVT::i32, 14, 
/*65495*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65498*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65532
/*65511*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65513*/     OPC_EmitConvertToTarget, 1,
/*65515*/     OPC_EmitInteger, MVT::i32, 14, 
/*65518*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65521*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65555
/*65534*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65536*/     OPC_EmitConvertToTarget, 1,
/*65538*/     OPC_EmitInteger, MVT::i32, 14, 
/*65541*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65544*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65578
/*65557*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65559*/     OPC_EmitConvertToTarget, 1,
/*65561*/     OPC_EmitInteger, MVT::i32, 14, 
/*65564*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65567*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65601
/*65580*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65582*/     OPC_EmitConvertToTarget, 1,
/*65584*/     OPC_EmitInteger, MVT::i32, 14, 
/*65587*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65590*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->65624
/*65603*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65605*/     OPC_EmitConvertToTarget, 1,
/*65607*/     OPC_EmitInteger, MVT::i32, 14, 
/*65610*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65613*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->65647
/*65626*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65628*/     OPC_EmitConvertToTarget, 1,
/*65630*/     OPC_EmitInteger, MVT::i32, 14, 
/*65633*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65636*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->65846
/*65652*/   OPC_RecordChild0, // #0 = $Vm
/*65653*/   OPC_RecordChild1, // #1 = $SIMM
/*65654*/   OPC_MoveChild, 1,
/*65656*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65659*/   OPC_MoveParent,
/*65660*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->65684
/*65663*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65665*/     OPC_EmitConvertToTarget, 1,
/*65667*/     OPC_EmitInteger, MVT::i32, 14, 
/*65670*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65673*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->65707
/*65686*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65688*/     OPC_EmitConvertToTarget, 1,
/*65690*/     OPC_EmitInteger, MVT::i32, 14, 
/*65693*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65696*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65730
/*65709*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65711*/     OPC_EmitConvertToTarget, 1,
/*65713*/     OPC_EmitInteger, MVT::i32, 14, 
/*65716*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65719*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65753
/*65732*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65734*/     OPC_EmitConvertToTarget, 1,
/*65736*/     OPC_EmitInteger, MVT::i32, 14, 
/*65739*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65742*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65776
/*65755*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65757*/     OPC_EmitConvertToTarget, 1,
/*65759*/     OPC_EmitInteger, MVT::i32, 14, 
/*65762*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65765*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65799
/*65778*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65780*/     OPC_EmitConvertToTarget, 1,
/*65782*/     OPC_EmitInteger, MVT::i32, 14, 
/*65785*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65788*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->65822
/*65801*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65803*/     OPC_EmitConvertToTarget, 1,
/*65805*/     OPC_EmitInteger, MVT::i32, 14, 
/*65808*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65811*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->65845
/*65824*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65826*/     OPC_EmitConvertToTarget, 1,
/*65828*/     OPC_EmitInteger, MVT::i32, 14, 
/*65831*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65834*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->66044
/*65850*/   OPC_RecordChild0, // #0 = $Vm
/*65851*/   OPC_RecordChild1, // #1 = $SIMM
/*65852*/   OPC_MoveChild, 1,
/*65854*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65857*/   OPC_MoveParent,
/*65858*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->65882
/*65861*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65863*/     OPC_EmitConvertToTarget, 1,
/*65865*/     OPC_EmitInteger, MVT::i32, 14, 
/*65868*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65871*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->65905
/*65884*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65886*/     OPC_EmitConvertToTarget, 1,
/*65888*/     OPC_EmitInteger, MVT::i32, 14, 
/*65891*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65894*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->65928
/*65907*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65909*/     OPC_EmitConvertToTarget, 1,
/*65911*/     OPC_EmitInteger, MVT::i32, 14, 
/*65914*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65917*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->65951
/*65930*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65932*/     OPC_EmitConvertToTarget, 1,
/*65934*/     OPC_EmitInteger, MVT::i32, 14, 
/*65937*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65940*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->65974
/*65953*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65955*/     OPC_EmitConvertToTarget, 1,
/*65957*/     OPC_EmitInteger, MVT::i32, 14, 
/*65960*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65963*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->65997
/*65976*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65978*/     OPC_EmitConvertToTarget, 1,
/*65980*/     OPC_EmitInteger, MVT::i32, 14, 
/*65983*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65986*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->66020
/*65999*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66001*/     OPC_EmitConvertToTarget, 1,
/*66003*/     OPC_EmitInteger, MVT::i32, 14, 
/*66006*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66009*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->66043
/*66022*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66024*/     OPC_EmitConvertToTarget, 1,
/*66026*/     OPC_EmitInteger, MVT::i32, 14, 
/*66029*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66032*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->66149
/*66047*/   OPC_RecordChild0, // #0 = $Vm
/*66048*/   OPC_Scope, 32, /*->66082*/ // 3 children in Scope
/*66050*/     OPC_CheckChild0Type, MVT::v8i16,
/*66052*/     OPC_RecordChild1, // #1 = $SIMM
/*66053*/     OPC_MoveChild, 1,
/*66055*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66058*/     OPC_MoveParent,
/*66059*/     OPC_CheckType, MVT::v8i8,
/*66061*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66063*/     OPC_EmitConvertToTarget, 1,
/*66065*/     OPC_EmitInteger, MVT::i32, 14, 
/*66068*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66071*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66082*/   /*Scope*/ 32, /*->66115*/
/*66083*/     OPC_CheckChild0Type, MVT::v4i32,
/*66085*/     OPC_RecordChild1, // #1 = $SIMM
/*66086*/     OPC_MoveChild, 1,
/*66088*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66091*/     OPC_MoveParent,
/*66092*/     OPC_CheckType, MVT::v4i16,
/*66094*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66096*/     OPC_EmitConvertToTarget, 1,
/*66098*/     OPC_EmitInteger, MVT::i32, 14, 
/*66101*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66104*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66115*/   /*Scope*/ 32, /*->66148*/
/*66116*/     OPC_CheckChild0Type, MVT::v2i64,
/*66118*/     OPC_RecordChild1, // #1 = $SIMM
/*66119*/     OPC_MoveChild, 1,
/*66121*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66124*/     OPC_MoveParent,
/*66125*/     OPC_CheckType, MVT::v2i32,
/*66127*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66129*/     OPC_EmitConvertToTarget, 1,
/*66131*/     OPC_EmitInteger, MVT::i32, 14, 
/*66134*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66137*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66148*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->66254
/*66152*/   OPC_RecordChild0, // #0 = $Vm
/*66153*/   OPC_Scope, 32, /*->66187*/ // 3 children in Scope
/*66155*/     OPC_CheckChild0Type, MVT::v8i16,
/*66157*/     OPC_RecordChild1, // #1 = $SIMM
/*66158*/     OPC_MoveChild, 1,
/*66160*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66163*/     OPC_MoveParent,
/*66164*/     OPC_CheckType, MVT::v8i8,
/*66166*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66168*/     OPC_EmitConvertToTarget, 1,
/*66170*/     OPC_EmitInteger, MVT::i32, 14, 
/*66173*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66176*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66187*/   /*Scope*/ 32, /*->66220*/
/*66188*/     OPC_CheckChild0Type, MVT::v4i32,
/*66190*/     OPC_RecordChild1, // #1 = $SIMM
/*66191*/     OPC_MoveChild, 1,
/*66193*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66196*/     OPC_MoveParent,
/*66197*/     OPC_CheckType, MVT::v4i16,
/*66199*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66201*/     OPC_EmitConvertToTarget, 1,
/*66203*/     OPC_EmitInteger, MVT::i32, 14, 
/*66206*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66209*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66220*/   /*Scope*/ 32, /*->66253*/
/*66221*/     OPC_CheckChild0Type, MVT::v2i64,
/*66223*/     OPC_RecordChild1, // #1 = $SIMM
/*66224*/     OPC_MoveChild, 1,
/*66226*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66229*/     OPC_MoveParent,
/*66230*/     OPC_CheckType, MVT::v2i32,
/*66232*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66234*/     OPC_EmitConvertToTarget, 1,
/*66236*/     OPC_EmitInteger, MVT::i32, 14, 
/*66239*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66242*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66253*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->66359
/*66257*/   OPC_RecordChild0, // #0 = $Vm
/*66258*/   OPC_Scope, 32, /*->66292*/ // 3 children in Scope
/*66260*/     OPC_CheckChild0Type, MVT::v8i16,
/*66262*/     OPC_RecordChild1, // #1 = $SIMM
/*66263*/     OPC_MoveChild, 1,
/*66265*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66268*/     OPC_MoveParent,
/*66269*/     OPC_CheckType, MVT::v8i8,
/*66271*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66273*/     OPC_EmitConvertToTarget, 1,
/*66275*/     OPC_EmitInteger, MVT::i32, 14, 
/*66278*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66281*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66292*/   /*Scope*/ 32, /*->66325*/
/*66293*/     OPC_CheckChild0Type, MVT::v4i32,
/*66295*/     OPC_RecordChild1, // #1 = $SIMM
/*66296*/     OPC_MoveChild, 1,
/*66298*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66301*/     OPC_MoveParent,
/*66302*/     OPC_CheckType, MVT::v4i16,
/*66304*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66306*/     OPC_EmitConvertToTarget, 1,
/*66308*/     OPC_EmitInteger, MVT::i32, 14, 
/*66311*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66314*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66325*/   /*Scope*/ 32, /*->66358*/
/*66326*/     OPC_CheckChild0Type, MVT::v2i64,
/*66328*/     OPC_RecordChild1, // #1 = $SIMM
/*66329*/     OPC_MoveChild, 1,
/*66331*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66334*/     OPC_MoveParent,
/*66335*/     OPC_CheckType, MVT::v2i32,
/*66337*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66339*/     OPC_EmitConvertToTarget, 1,
/*66341*/     OPC_EmitInteger, MVT::i32, 14, 
/*66344*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66347*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66358*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->66464
/*66362*/   OPC_RecordChild0, // #0 = $Vm
/*66363*/   OPC_Scope, 32, /*->66397*/ // 3 children in Scope
/*66365*/     OPC_CheckChild0Type, MVT::v8i16,
/*66367*/     OPC_RecordChild1, // #1 = $SIMM
/*66368*/     OPC_MoveChild, 1,
/*66370*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66373*/     OPC_MoveParent,
/*66374*/     OPC_CheckType, MVT::v8i8,
/*66376*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66378*/     OPC_EmitConvertToTarget, 1,
/*66380*/     OPC_EmitInteger, MVT::i32, 14, 
/*66383*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66386*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66397*/   /*Scope*/ 32, /*->66430*/
/*66398*/     OPC_CheckChild0Type, MVT::v4i32,
/*66400*/     OPC_RecordChild1, // #1 = $SIMM
/*66401*/     OPC_MoveChild, 1,
/*66403*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66406*/     OPC_MoveParent,
/*66407*/     OPC_CheckType, MVT::v4i16,
/*66409*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66411*/     OPC_EmitConvertToTarget, 1,
/*66413*/     OPC_EmitInteger, MVT::i32, 14, 
/*66416*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66419*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66430*/   /*Scope*/ 32, /*->66463*/
/*66431*/     OPC_CheckChild0Type, MVT::v2i64,
/*66433*/     OPC_RecordChild1, // #1 = $SIMM
/*66434*/     OPC_MoveChild, 1,
/*66436*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66439*/     OPC_MoveParent,
/*66440*/     OPC_CheckType, MVT::v2i32,
/*66442*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66444*/     OPC_EmitConvertToTarget, 1,
/*66446*/     OPC_EmitInteger, MVT::i32, 14, 
/*66449*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66452*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66463*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->66569
/*66467*/   OPC_RecordChild0, // #0 = $Vm
/*66468*/   OPC_Scope, 32, /*->66502*/ // 3 children in Scope
/*66470*/     OPC_CheckChild0Type, MVT::v8i16,
/*66472*/     OPC_RecordChild1, // #1 = $SIMM
/*66473*/     OPC_MoveChild, 1,
/*66475*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66478*/     OPC_MoveParent,
/*66479*/     OPC_CheckType, MVT::v8i8,
/*66481*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66483*/     OPC_EmitConvertToTarget, 1,
/*66485*/     OPC_EmitInteger, MVT::i32, 14, 
/*66488*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66491*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66502*/   /*Scope*/ 32, /*->66535*/
/*66503*/     OPC_CheckChild0Type, MVT::v4i32,
/*66505*/     OPC_RecordChild1, // #1 = $SIMM
/*66506*/     OPC_MoveChild, 1,
/*66508*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66511*/     OPC_MoveParent,
/*66512*/     OPC_CheckType, MVT::v4i16,
/*66514*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66516*/     OPC_EmitConvertToTarget, 1,
/*66518*/     OPC_EmitInteger, MVT::i32, 14, 
/*66521*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66524*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66535*/   /*Scope*/ 32, /*->66568*/
/*66536*/     OPC_CheckChild0Type, MVT::v2i64,
/*66538*/     OPC_RecordChild1, // #1 = $SIMM
/*66539*/     OPC_MoveChild, 1,
/*66541*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66544*/     OPC_MoveParent,
/*66545*/     OPC_CheckType, MVT::v2i32,
/*66547*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66549*/     OPC_EmitConvertToTarget, 1,
/*66551*/     OPC_EmitInteger, MVT::i32, 14, 
/*66554*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66557*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66568*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->66674
/*66572*/   OPC_RecordChild0, // #0 = $Vm
/*66573*/   OPC_Scope, 32, /*->66607*/ // 3 children in Scope
/*66575*/     OPC_CheckChild0Type, MVT::v8i16,
/*66577*/     OPC_RecordChild1, // #1 = $SIMM
/*66578*/     OPC_MoveChild, 1,
/*66580*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66583*/     OPC_MoveParent,
/*66584*/     OPC_CheckType, MVT::v8i8,
/*66586*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66588*/     OPC_EmitConvertToTarget, 1,
/*66590*/     OPC_EmitInteger, MVT::i32, 14, 
/*66593*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66596*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*66607*/   /*Scope*/ 32, /*->66640*/
/*66608*/     OPC_CheckChild0Type, MVT::v4i32,
/*66610*/     OPC_RecordChild1, // #1 = $SIMM
/*66611*/     OPC_MoveChild, 1,
/*66613*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66616*/     OPC_MoveParent,
/*66617*/     OPC_CheckType, MVT::v4i16,
/*66619*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66621*/     OPC_EmitConvertToTarget, 1,
/*66623*/     OPC_EmitInteger, MVT::i32, 14, 
/*66626*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66629*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*66640*/   /*Scope*/ 32, /*->66673*/
/*66641*/     OPC_CheckChild0Type, MVT::v2i64,
/*66643*/     OPC_RecordChild1, // #1 = $SIMM
/*66644*/     OPC_MoveChild, 1,
/*66646*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66649*/     OPC_MoveParent,
/*66650*/     OPC_CheckType, MVT::v2i32,
/*66652*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66654*/     OPC_EmitConvertToTarget, 1,
/*66656*/     OPC_EmitInteger, MVT::i32, 14, 
/*66659*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66662*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*66673*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->66881
/*66678*/   OPC_RecordChild0, // #0 = $src1
/*66679*/   OPC_RecordChild1, // #1 = $Vm
/*66680*/   OPC_RecordChild2, // #2 = $SIMM
/*66681*/   OPC_MoveChild, 2,
/*66683*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66686*/   OPC_MoveParent,
/*66687*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->66712
/*66690*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66692*/     OPC_EmitConvertToTarget, 2,
/*66694*/     OPC_EmitInteger, MVT::i32, 14, 
/*66697*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66736
/*66714*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66716*/     OPC_EmitConvertToTarget, 2,
/*66718*/     OPC_EmitInteger, MVT::i32, 14, 
/*66721*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66724*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->66760
/*66738*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66740*/     OPC_EmitConvertToTarget, 2,
/*66742*/     OPC_EmitInteger, MVT::i32, 14, 
/*66745*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66748*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->66784
/*66762*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66764*/     OPC_EmitConvertToTarget, 2,
/*66766*/     OPC_EmitInteger, MVT::i32, 14, 
/*66769*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66772*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->66808
/*66786*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66788*/     OPC_EmitConvertToTarget, 2,
/*66790*/     OPC_EmitInteger, MVT::i32, 14, 
/*66793*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66796*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66832
/*66810*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66812*/     OPC_EmitConvertToTarget, 2,
/*66814*/     OPC_EmitInteger, MVT::i32, 14, 
/*66817*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66820*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->66856
/*66834*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66836*/     OPC_EmitConvertToTarget, 2,
/*66838*/     OPC_EmitInteger, MVT::i32, 14, 
/*66841*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66844*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->66880
/*66858*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66860*/     OPC_EmitConvertToTarget, 2,
/*66862*/     OPC_EmitInteger, MVT::i32, 14, 
/*66865*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66868*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->67088
/*66885*/   OPC_RecordChild0, // #0 = $src1
/*66886*/   OPC_RecordChild1, // #1 = $Vm
/*66887*/   OPC_RecordChild2, // #2 = $SIMM
/*66888*/   OPC_MoveChild, 2,
/*66890*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66893*/   OPC_MoveParent,
/*66894*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->66919
/*66897*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66899*/     OPC_EmitConvertToTarget, 2,
/*66901*/     OPC_EmitInteger, MVT::i32, 14, 
/*66904*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66907*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66943
/*66921*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66923*/     OPC_EmitConvertToTarget, 2,
/*66925*/     OPC_EmitInteger, MVT::i32, 14, 
/*66928*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66931*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->66967
/*66945*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66947*/     OPC_EmitConvertToTarget, 2,
/*66949*/     OPC_EmitInteger, MVT::i32, 14, 
/*66952*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66955*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->66991
/*66969*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66971*/     OPC_EmitConvertToTarget, 2,
/*66973*/     OPC_EmitInteger, MVT::i32, 14, 
/*66976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66979*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67015
/*66993*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66995*/     OPC_EmitConvertToTarget, 2,
/*66997*/     OPC_EmitInteger, MVT::i32, 14, 
/*67000*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67003*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67039
/*67017*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67019*/     OPC_EmitConvertToTarget, 2,
/*67021*/     OPC_EmitInteger, MVT::i32, 14, 
/*67024*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67027*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67063
/*67041*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67043*/     OPC_EmitConvertToTarget, 2,
/*67045*/     OPC_EmitInteger, MVT::i32, 14, 
/*67048*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67051*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->67087
/*67065*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67067*/     OPC_EmitConvertToTarget, 2,
/*67069*/     OPC_EmitInteger, MVT::i32, 14, 
/*67072*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67075*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->67261
/*67092*/   OPC_RecordChild0, // #0 = $SIMM
/*67093*/   OPC_MoveChild, 0,
/*67095*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*67098*/   OPC_MoveParent,
/*67099*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->67120
/*67102*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67104*/     OPC_EmitInteger, MVT::i32, 14, 
/*67107*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67110*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->67140
/*67122*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67124*/     OPC_EmitInteger, MVT::i32, 14, 
/*67127*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67130*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->67160
/*67142*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67144*/     OPC_EmitInteger, MVT::i32, 14, 
/*67147*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67150*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->67180
/*67162*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67164*/     OPC_EmitInteger, MVT::i32, 14, 
/*67167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->67200
/*67182*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67184*/     OPC_EmitInteger, MVT::i32, 14, 
/*67187*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67190*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->67220
/*67202*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67204*/     OPC_EmitInteger, MVT::i32, 14, 
/*67207*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67210*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->67240
/*67222*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67224*/     OPC_EmitInteger, MVT::i32, 14, 
/*67227*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67230*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->67260
/*67242*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67244*/     OPC_EmitInteger, MVT::i32, 14, 
/*67247*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67250*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->67408
/*67265*/   OPC_RecordChild0, // #0 = $src
/*67266*/   OPC_Scope, 27, /*->67295*/ // 5 children in Scope
/*67268*/     OPC_CheckChild0Type, MVT::v16i8,
/*67270*/     OPC_RecordChild1, // #1 = $start
/*67271*/     OPC_MoveChild, 1,
/*67273*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67276*/     OPC_CheckType, MVT::i32,
/*67278*/     OPC_MoveParent,
/*67279*/     OPC_CheckType, MVT::v8i8,
/*67281*/     OPC_EmitConvertToTarget, 1,
/*67283*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*67286*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*67295*/   /*Scope*/ 27, /*->67323*/
/*67296*/     OPC_CheckChild0Type, MVT::v8i16,
/*67298*/     OPC_RecordChild1, // #1 = $start
/*67299*/     OPC_MoveChild, 1,
/*67301*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67304*/     OPC_CheckType, MVT::i32,
/*67306*/     OPC_MoveParent,
/*67307*/     OPC_CheckType, MVT::v4i16,
/*67309*/     OPC_EmitConvertToTarget, 1,
/*67311*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*67314*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*67323*/   /*Scope*/ 27, /*->67351*/
/*67324*/     OPC_CheckChild0Type, MVT::v4i32,
/*67326*/     OPC_RecordChild1, // #1 = $start
/*67327*/     OPC_MoveChild, 1,
/*67329*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67332*/     OPC_CheckType, MVT::i32,
/*67334*/     OPC_MoveParent,
/*67335*/     OPC_CheckType, MVT::v2i32,
/*67337*/     OPC_EmitConvertToTarget, 1,
/*67339*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*67342*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*67351*/   /*Scope*/ 27, /*->67379*/
/*67352*/     OPC_CheckChild0Type, MVT::v2i64,
/*67354*/     OPC_RecordChild1, // #1 = $start
/*67355*/     OPC_MoveChild, 1,
/*67357*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67360*/     OPC_CheckType, MVT::i32,
/*67362*/     OPC_MoveParent,
/*67363*/     OPC_CheckType, MVT::v1i64,
/*67365*/     OPC_EmitConvertToTarget, 1,
/*67367*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*67370*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*67379*/   /*Scope*/ 27, /*->67407*/
/*67380*/     OPC_CheckChild0Type, MVT::v4f32,
/*67382*/     OPC_RecordChild1, // #1 = $start
/*67383*/     OPC_MoveChild, 1,
/*67385*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67388*/     OPC_CheckType, MVT::i32,
/*67390*/     OPC_MoveParent,
/*67391*/     OPC_CheckType, MVT::v2f32,
/*67393*/     OPC_EmitConvertToTarget, 1,
/*67395*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*67398*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*67407*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::VEXT),// ->67635
/*67412*/   OPC_RecordChild0, // #0 = $Vn
/*67413*/   OPC_RecordChild1, // #1 = $Vm
/*67414*/   OPC_RecordChild2, // #2 = $index
/*67415*/   OPC_MoveChild, 2,
/*67417*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67420*/   OPC_MoveParent,
/*67421*/   OPC_SwitchType /*9 cases */, 22,  MVT::v8i8,// ->67446
/*67424*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67426*/     OPC_EmitConvertToTarget, 2,
/*67428*/     OPC_EmitInteger, MVT::i32, 14, 
/*67431*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67434*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67470
/*67448*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67450*/     OPC_EmitConvertToTarget, 2,
/*67452*/     OPC_EmitInteger, MVT::i32, 14, 
/*67455*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67458*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67494
/*67472*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67474*/     OPC_EmitConvertToTarget, 2,
/*67476*/     OPC_EmitInteger, MVT::i32, 14, 
/*67479*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67482*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67518
/*67496*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67498*/     OPC_EmitConvertToTarget, 2,
/*67500*/     OPC_EmitInteger, MVT::i32, 14, 
/*67503*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67506*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67542
/*67520*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67522*/     OPC_EmitConvertToTarget, 2,
/*67524*/     OPC_EmitInteger, MVT::i32, 14, 
/*67527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67566
/*67544*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67546*/     OPC_EmitConvertToTarget, 2,
/*67548*/     OPC_EmitInteger, MVT::i32, 14, 
/*67551*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67554*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i64,// ->67590
/*67568*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67570*/     OPC_EmitConvertToTarget, 2,
/*67572*/     OPC_EmitInteger, MVT::i32, 14, 
/*67575*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67578*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v2f32,// ->67612
/*67592*/     OPC_EmitConvertToTarget, 2,
/*67594*/     OPC_EmitInteger, MVT::i32, 14, 
/*67597*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67600*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v4f32,// ->67634
/*67614*/     OPC_EmitConvertToTarget, 2,
/*67616*/     OPC_EmitInteger, MVT::i32, 14, 
/*67619*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67622*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VMOVFPIMM),// ->67687
/*67638*/   OPC_RecordChild0, // #0 = $SIMM
/*67639*/   OPC_MoveChild, 0,
/*67641*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*67644*/   OPC_MoveParent,
/*67645*/   OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->67666
/*67648*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67650*/     OPC_EmitInteger, MVT::i32, 14, 
/*67653*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67656*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4f32,// ->67686
/*67668*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67670*/     OPC_EmitInteger, MVT::i32, 14, 
/*67673*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67676*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::TRAP),// ->67723
/*67690*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*67691*/   OPC_Scope, 9, /*->67702*/ // 3 children in Scope
/*67693*/     OPC_CheckPatternPredicate, 58, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*67695*/     OPC_EmitMergeInputChains1_0,
/*67696*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAPNaCl)
/*67702*/   /*Scope*/ 9, /*->67712*/
/*67703*/     OPC_CheckPatternPredicate, 59, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*67705*/     OPC_EmitMergeInputChains1_0,
/*67706*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*67712*/   /*Scope*/ 9, /*->67722*/
/*67713*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*67715*/     OPC_EmitMergeInputChains1_0,
/*67716*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*67722*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58,  TARGET_VAL(ARMISD::RET_FLAG),// ->67784
/*67726*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*67727*/   OPC_CaptureGlueInput,
/*67728*/   OPC_Scope, 17, /*->67747*/ // 3 children in Scope
/*67730*/     OPC_CheckPatternPredicate, 54, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*67732*/     OPC_EmitMergeInputChains1_0,
/*67733*/     OPC_EmitInteger, MVT::i32, 14, 
/*67736*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67739*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*67747*/   /*Scope*/ 17, /*->67765*/
/*67748*/     OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*67750*/     OPC_EmitMergeInputChains1_0,
/*67751*/     OPC_EmitInteger, MVT::i32, 14, 
/*67754*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67757*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*67765*/   /*Scope*/ 17, /*->67783*/
/*67766*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*67768*/     OPC_EmitMergeInputChains1_0,
/*67769*/     OPC_EmitInteger, MVT::i32, 14, 
/*67772*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67775*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*67783*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::BRIND),// ->67834
/*67787*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*67788*/   OPC_RecordChild1, // #1 = $dst
/*67789*/   OPC_CheckChild1Type, MVT::i32,
/*67791*/   OPC_Scope, 10, /*->67803*/ // 3 children in Scope
/*67793*/     OPC_CheckPatternPredicate, 54, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*67795*/     OPC_EmitMergeInputChains1_0,
/*67796*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*67803*/   /*Scope*/ 10, /*->67814*/
/*67804*/     OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*67806*/     OPC_EmitMergeInputChains1_0,
/*67807*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*67814*/   /*Scope*/ 18, /*->67833*/
/*67815*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*67817*/     OPC_EmitMergeInputChains1_0,
/*67818*/     OPC_EmitInteger, MVT::i32, 14, 
/*67821*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67824*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*67833*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::BR),// ->67896
/*67837*/   OPC_RecordNode,   // #0 = 'br' chained node
/*67838*/   OPC_RecordChild1, // #1 = $target
/*67839*/   OPC_MoveChild, 1,
/*67841*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*67844*/   OPC_MoveParent,
/*67845*/   OPC_Scope, 10, /*->67857*/ // 3 children in Scope
/*67847*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*67849*/     OPC_EmitMergeInputChains1_0,
/*67850*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*67857*/   /*Scope*/ 18, /*->67876*/
/*67858*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*67860*/     OPC_EmitMergeInputChains1_0,
/*67861*/     OPC_EmitInteger, MVT::i32, 14, 
/*67864*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67867*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*67876*/   /*Scope*/ 18, /*->67895*/
/*67877*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*67879*/     OPC_EmitMergeInputChains1_0,
/*67880*/     OPC_EmitInteger, MVT::i32, 14, 
/*67883*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67886*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*67895*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->67934
/*67899*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*67900*/   OPC_RecordChild1, // #1 = $src
/*67901*/   OPC_CheckChild1Type, MVT::i32,
/*67903*/   OPC_RecordChild2, // #2 = $scratch
/*67904*/   OPC_CheckChild2Type, MVT::i32,
/*67906*/   OPC_Scope, 12, /*->67920*/ // 2 children in Scope
/*67908*/     OPC_CheckPatternPredicate, 60, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*67910*/     OPC_EmitMergeInputChains1_0,
/*67911*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*67920*/   /*Scope*/ 12, /*->67933*/
/*67921*/     OPC_CheckPatternPredicate, 61, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*67923*/     OPC_EmitMergeInputChains1_0,
/*67924*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*67933*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 42,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->67979
/*67937*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*67938*/   OPC_RecordChild1, // #1 = $zero
/*67939*/   OPC_CheckChild1Type, MVT::i32,
/*67941*/   OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*67943*/   OPC_EmitMergeInputChains1_0,
/*67944*/   OPC_EmitInteger, MVT::i32, 15, 
/*67947*/   OPC_EmitInteger, MVT::i32, 0, 
/*67950*/   OPC_EmitInteger, MVT::i32, 7, 
/*67953*/   OPC_EmitInteger, MVT::i32, 10, 
/*67956*/   OPC_EmitInteger, MVT::i32, 5, 
/*67959*/   OPC_EmitInteger, MVT::i32, 14, 
/*67962*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67965*/   OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::ADDE),// ->68010
/*67982*/   OPC_CaptureGlueInput,
/*67983*/   OPC_RecordChild0, // #0 = $Rn
/*67984*/   OPC_RecordChild1, // #1 = $Rm
/*67985*/   OPC_CheckType, MVT::i32,
/*67987*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*67989*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*67992*/   OPC_EmitInteger, MVT::i32, 14, 
/*67995*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67998*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::SUBE),// ->68041
/*68013*/   OPC_CaptureGlueInput,
/*68014*/   OPC_RecordChild0, // #0 = $Rn
/*68015*/   OPC_RecordChild1, // #1 = $Rm
/*68016*/   OPC_CheckType, MVT::i32,
/*68018*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*68020*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*68023*/   OPC_EmitInteger, MVT::i32, 14, 
/*68026*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68029*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::SUBC),// ->68071
/*68044*/   OPC_RecordChild0, // #0 = $lhs
/*68045*/   OPC_RecordChild1, // #1 = $rhs
/*68046*/   OPC_CheckType, MVT::i32,
/*68048*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*68050*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*68053*/   OPC_EmitInteger, MVT::i32, 14, 
/*68056*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68059*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
            // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->68120
/*68074*/   OPC_RecordChild0, // #0 = $Dn
/*68075*/   OPC_RecordChild1, // #1 = $Dm
/*68076*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->68098
/*68079*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68081*/     OPC_EmitInteger, MVT::i32, 14, 
/*68084*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68087*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->68119
/*68100*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68102*/     OPC_EmitInteger, MVT::i32, 14, 
/*68105*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68108*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->68170
/*68123*/   OPC_RecordChild0, // #0 = $Dd
/*68124*/   OPC_Scope, 21, /*->68147*/ // 2 children in Scope
/*68126*/     OPC_CheckChild0Type, MVT::f64,
/*68128*/     OPC_RecordChild1, // #1 = $Dm
/*68129*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68131*/     OPC_EmitInteger, MVT::i32, 14, 
/*68134*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68137*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*68147*/   /*Scope*/ 21, /*->68169*/
/*68148*/     OPC_CheckChild0Type, MVT::f32,
/*68150*/     OPC_RecordChild1, // #1 = $Sm
/*68151*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68153*/     OPC_EmitInteger, MVT::i32, 14, 
/*68156*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68159*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*68169*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33|128,1/*161*/,  TARGET_VAL(ISD::FABS),// ->68335
/*68174*/   OPC_RecordChild0, // #0 = $Dm
/*68175*/   OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->68196
/*68178*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68180*/     OPC_EmitInteger, MVT::i32, 14, 
/*68183*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68186*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->68294
/*68198*/     OPC_Scope, 18, /*->68218*/ // 2 children in Scope
/*68200*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*68202*/       OPC_EmitInteger, MVT::i32, 14, 
/*68205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*68218*/     /*Scope*/ 74, /*->68293*/
/*68219*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68221*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68228*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68231*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*68240*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68243*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*68253*/       OPC_EmitInteger, MVT::i32, 14, 
/*68256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68259*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68269*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68272*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68281*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68284*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68293*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v2f32,// ->68314
/*68296*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68298*/     OPC_EmitInteger, MVT::i32, 14, 
/*68301*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68304*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 18,  MVT::v4f32,// ->68334
/*68316*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68318*/     OPC_EmitInteger, MVT::i32, 14, 
/*68321*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68324*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->68381
/*68338*/   OPC_RecordChild0, // #0 = $Dd
/*68339*/   OPC_Scope, 19, /*->68360*/ // 2 children in Scope
/*68341*/     OPC_CheckChild0Type, MVT::f64,
/*68343*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68345*/     OPC_EmitInteger, MVT::i32, 14, 
/*68348*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68351*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*68360*/   /*Scope*/ 19, /*->68380*/
/*68361*/     OPC_CheckChild0Type, MVT::f32,
/*68363*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68365*/     OPC_EmitInteger, MVT::i32, 14, 
/*68368*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68371*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*68380*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP32_TO_FP16),// ->68417
/*68384*/   OPC_RecordChild0, // #0 = $a
/*68385*/   OPC_CheckChild0Type, MVT::f32,
/*68387*/   OPC_CheckType, MVT::i32,
/*68389*/   OPC_EmitInteger, MVT::i32, 14, 
/*68392*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68395*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*68405*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*68408*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->68496
/*68420*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*68421*/   OPC_RecordChild1, // #1 = $src
/*68422*/   OPC_CheckChild1Type, MVT::i32,
/*68424*/   OPC_RecordChild2, // #2 = $val
/*68425*/   OPC_CheckChild2Type, MVT::i32,
/*68427*/   OPC_CheckType, MVT::i32,
/*68429*/   OPC_Scope, 12, /*->68443*/ // 5 children in Scope
/*68431*/     OPC_CheckPatternPredicate, 62, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*68433*/     OPC_EmitMergeInputChains1_0,
/*68434*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*68443*/   /*Scope*/ 12, /*->68456*/
/*68444*/     OPC_CheckPatternPredicate, 63, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*68446*/     OPC_EmitMergeInputChains1_0,
/*68447*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*68456*/   /*Scope*/ 12, /*->68469*/
/*68457*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*68459*/     OPC_EmitMergeInputChains1_0,
/*68460*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*68469*/   /*Scope*/ 12, /*->68482*/
/*68470*/     OPC_CheckPatternPredicate, 64, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*68472*/     OPC_EmitMergeInputChains1_0,
/*68473*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*68482*/   /*Scope*/ 12, /*->68495*/
/*68483*/     OPC_CheckPatternPredicate, 65, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*68485*/     OPC_EmitMergeInputChains1_0,
/*68486*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*68495*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->68522
/*68499*/   OPC_RecordChild0, // #0 = $Sm
/*68500*/   OPC_CheckChild0Type, MVT::f32,
/*68502*/   OPC_CheckType, MVT::f64,
/*68504*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68506*/   OPC_EmitInteger, MVT::i32, 14, 
/*68509*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68512*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->68546
/*68525*/   OPC_RecordChild0, // #0 = $Dm
/*68526*/   OPC_CheckType, MVT::f32,
/*68528*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68530*/   OPC_EmitInteger, MVT::i32, 14, 
/*68533*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68536*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->68592
/*68549*/   OPC_RecordChild0, // #0 = $Dm
/*68550*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->68571
/*68553*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68555*/     OPC_EmitInteger, MVT::i32, 14, 
/*68558*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68561*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->68591
/*68573*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68575*/     OPC_EmitInteger, MVT::i32, 14, 
/*68578*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68581*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->68616
/*68595*/   OPC_RecordChild0, // #0 = $Rt
/*68596*/   OPC_RecordChild1, // #1 = $Rt2
/*68597*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68599*/   OPC_EmitInteger, MVT::i32, 14, 
/*68602*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68605*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->68740
/*68619*/   OPC_RecordChild0, // #0 = $Sm
/*68620*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->68641
/*68623*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68625*/     OPC_EmitInteger, MVT::i32, 14, 
/*68628*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68631*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->68739
/*68643*/     OPC_Scope, 18, /*->68663*/ // 2 children in Scope
/*68645*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*68647*/       OPC_EmitInteger, MVT::i32, 14, 
/*68650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*68663*/     /*Scope*/ 74, /*->68738*/
/*68664*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68666*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68673*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68676*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*68685*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68688*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*68698*/       OPC_EmitInteger, MVT::i32, 14, 
/*68701*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68704*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68714*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68717*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68726*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68729*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68738*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->68864
/*68743*/   OPC_RecordChild0, // #0 = $Sm
/*68744*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->68765
/*68747*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68749*/     OPC_EmitInteger, MVT::i32, 14, 
/*68752*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68755*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->68863
/*68767*/     OPC_Scope, 18, /*->68787*/ // 2 children in Scope
/*68769*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*68771*/       OPC_EmitInteger, MVT::i32, 14, 
/*68774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68777*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*68787*/     /*Scope*/ 74, /*->68862*/
/*68788*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68790*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68797*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68800*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*68809*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68812*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*68822*/       OPC_EmitInteger, MVT::i32, 14, 
/*68825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68828*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68838*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68841*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68850*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68853*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68862*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->68990
/*68867*/   OPC_RecordChild0, // #0 = $Dm
/*68868*/   OPC_Scope, 20, /*->68890*/ // 2 children in Scope
/*68870*/     OPC_CheckChild0Type, MVT::f64,
/*68872*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68874*/     OPC_EmitInteger, MVT::i32, 14, 
/*68877*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68880*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*68890*/   /*Scope*/ 98, /*->68989*/
/*68891*/     OPC_CheckChild0Type, MVT::f32,
/*68893*/     OPC_Scope, 18, /*->68913*/ // 2 children in Scope
/*68895*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*68897*/       OPC_EmitInteger, MVT::i32, 14, 
/*68900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*68913*/     /*Scope*/ 74, /*->68988*/
/*68914*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68916*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68923*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68926*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*68935*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68938*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*68948*/       OPC_EmitInteger, MVT::i32, 14, 
/*68951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68954*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68964*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68967*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68976*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68979*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68988*/     0, /*End of Scope*/
/*68989*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->69116
/*68993*/   OPC_RecordChild0, // #0 = $Dm
/*68994*/   OPC_Scope, 20, /*->69016*/ // 2 children in Scope
/*68996*/     OPC_CheckChild0Type, MVT::f64,
/*68998*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69000*/     OPC_EmitInteger, MVT::i32, 14, 
/*69003*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69006*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*69016*/   /*Scope*/ 98, /*->69115*/
/*69017*/     OPC_CheckChild0Type, MVT::f32,
/*69019*/     OPC_Scope, 18, /*->69039*/ // 2 children in Scope
/*69021*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*69023*/       OPC_EmitInteger, MVT::i32, 14, 
/*69026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*69039*/     /*Scope*/ 74, /*->69114*/
/*69040*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69042*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69049*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69052*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*69061*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69064*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*69074*/       OPC_EmitInteger, MVT::i32, 14, 
/*69077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69080*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*69090*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69093*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69102*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69105*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69114*/     0, /*End of Scope*/
/*69115*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->69137
/*69119*/   OPC_CaptureGlueInput,
/*69120*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69122*/   OPC_EmitInteger, MVT::i32, 14, 
/*69125*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69128*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP16_TO_FP32),// ->69173
/*69140*/   OPC_RecordChild0, // #0 = $a
/*69141*/   OPC_CheckChild0Type, MVT::i32,
/*69143*/   OPC_CheckType, MVT::f32,
/*69145*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*69148*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*69157*/   OPC_EmitInteger, MVT::i32, 14, 
/*69160*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69163*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->69285
/*69176*/   OPC_RecordChild0, // #0 = $a
/*69177*/   OPC_RecordChild1, // #1 = $b
/*69178*/   OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69180*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69187*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69190*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*69199*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69202*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*69212*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*69219*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69222*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*69231*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69234*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*69244*/   OPC_EmitInteger, MVT::i32, 14, 
/*69247*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69250*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*69261*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69264*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*69273*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69276*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->69397
/*69288*/   OPC_RecordChild0, // #0 = $a
/*69289*/   OPC_RecordChild1, // #1 = $b
/*69290*/   OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69292*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69299*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69302*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*69311*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69314*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*69324*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*69331*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69334*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*69343*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69346*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*69356*/   OPC_EmitInteger, MVT::i32, 14, 
/*69359*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69362*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*69373*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69376*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*69385*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69388*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->69600
/*69401*/   OPC_RecordChild0, // #0 = $Vn
/*69402*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->69427
/*69405*/     OPC_CheckChild0Type, MVT::v8i8,
/*69407*/     OPC_RecordChild1, // #1 = $Vm
/*69408*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69410*/     OPC_EmitInteger, MVT::i32, 14, 
/*69413*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69416*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->69451
/*69429*/     OPC_CheckChild0Type, MVT::v4i16,
/*69431*/     OPC_RecordChild1, // #1 = $Vm
/*69432*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69434*/     OPC_EmitInteger, MVT::i32, 14, 
/*69437*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69440*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->69501
/*69453*/     OPC_Scope, 22, /*->69477*/ // 2 children in Scope
/*69455*/       OPC_CheckChild0Type, MVT::v2i32,
/*69457*/       OPC_RecordChild1, // #1 = $Vm
/*69458*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69460*/       OPC_EmitInteger, MVT::i32, 14, 
/*69463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69477*/     /*Scope*/ 22, /*->69500*/
/*69478*/       OPC_CheckChild0Type, MVT::v2f32,
/*69480*/       OPC_RecordChild1, // #1 = $Vm
/*69481*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69483*/       OPC_EmitInteger, MVT::i32, 14, 
/*69486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69500*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->69525
/*69503*/     OPC_CheckChild0Type, MVT::v16i8,
/*69505*/     OPC_RecordChild1, // #1 = $Vm
/*69506*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69508*/     OPC_EmitInteger, MVT::i32, 14, 
/*69511*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69514*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->69549
/*69527*/     OPC_CheckChild0Type, MVT::v8i16,
/*69529*/     OPC_RecordChild1, // #1 = $Vm
/*69530*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69532*/     OPC_EmitInteger, MVT::i32, 14, 
/*69535*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69538*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->69599
/*69551*/     OPC_Scope, 22, /*->69575*/ // 2 children in Scope
/*69553*/       OPC_CheckChild0Type, MVT::v4i32,
/*69555*/       OPC_RecordChild1, // #1 = $Vm
/*69556*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69558*/       OPC_EmitInteger, MVT::i32, 14, 
/*69561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69564*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*69575*/     /*Scope*/ 22, /*->69598*/
/*69576*/       OPC_CheckChild0Type, MVT::v4f32,
/*69578*/       OPC_RecordChild1, // #1 = $Vm
/*69579*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69581*/       OPC_EmitInteger, MVT::i32, 14, 
/*69584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69598*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->69787
/*69604*/   OPC_RecordChild0, // #0 = $Vm
/*69605*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->69628
/*69608*/     OPC_CheckChild0Type, MVT::v8i8,
/*69610*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69612*/     OPC_EmitInteger, MVT::i32, 14, 
/*69615*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69618*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->69650
/*69630*/     OPC_CheckChild0Type, MVT::v4i16,
/*69632*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69634*/     OPC_EmitInteger, MVT::i32, 14, 
/*69637*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69640*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->69696
/*69652*/     OPC_Scope, 20, /*->69674*/ // 2 children in Scope
/*69654*/       OPC_CheckChild0Type, MVT::v2i32,
/*69656*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69658*/       OPC_EmitInteger, MVT::i32, 14, 
/*69661*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*69674*/     /*Scope*/ 20, /*->69695*/
/*69675*/       OPC_CheckChild0Type, MVT::v2f32,
/*69677*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69679*/       OPC_EmitInteger, MVT::i32, 14, 
/*69682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*69695*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->69718
/*69698*/     OPC_CheckChild0Type, MVT::v16i8,
/*69700*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69702*/     OPC_EmitInteger, MVT::i32, 14, 
/*69705*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69708*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->69740
/*69720*/     OPC_CheckChild0Type, MVT::v8i16,
/*69722*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69724*/     OPC_EmitInteger, MVT::i32, 14, 
/*69727*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69730*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->69786
/*69742*/     OPC_Scope, 20, /*->69764*/ // 2 children in Scope
/*69744*/       OPC_CheckChild0Type, MVT::v4i32,
/*69746*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69748*/       OPC_EmitInteger, MVT::i32, 14, 
/*69751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69754*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*69764*/     /*Scope*/ 20, /*->69785*/
/*69765*/       OPC_CheckChild0Type, MVT::v4f32,
/*69767*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69769*/       OPC_EmitInteger, MVT::i32, 14, 
/*69772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*69785*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->69990
/*69791*/   OPC_RecordChild0, // #0 = $Vn
/*69792*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->69817
/*69795*/     OPC_CheckChild0Type, MVT::v8i8,
/*69797*/     OPC_RecordChild1, // #1 = $Vm
/*69798*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69800*/     OPC_EmitInteger, MVT::i32, 14, 
/*69803*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69806*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->69841
/*69819*/     OPC_CheckChild0Type, MVT::v4i16,
/*69821*/     OPC_RecordChild1, // #1 = $Vm
/*69822*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69824*/     OPC_EmitInteger, MVT::i32, 14, 
/*69827*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69830*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->69891
/*69843*/     OPC_Scope, 22, /*->69867*/ // 2 children in Scope
/*69845*/       OPC_CheckChild0Type, MVT::v2i32,
/*69847*/       OPC_RecordChild1, // #1 = $Vm
/*69848*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69850*/       OPC_EmitInteger, MVT::i32, 14, 
/*69853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69856*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*69867*/     /*Scope*/ 22, /*->69890*/
/*69868*/       OPC_CheckChild0Type, MVT::v2f32,
/*69870*/       OPC_RecordChild1, // #1 = $Vm
/*69871*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69873*/       OPC_EmitInteger, MVT::i32, 14, 
/*69876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69890*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->69915
/*69893*/     OPC_CheckChild0Type, MVT::v16i8,
/*69895*/     OPC_RecordChild1, // #1 = $Vm
/*69896*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69898*/     OPC_EmitInteger, MVT::i32, 14, 
/*69901*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69904*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->69939
/*69917*/     OPC_CheckChild0Type, MVT::v8i16,
/*69919*/     OPC_RecordChild1, // #1 = $Vm
/*69920*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69922*/     OPC_EmitInteger, MVT::i32, 14, 
/*69925*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69928*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->69989
/*69941*/     OPC_Scope, 22, /*->69965*/ // 2 children in Scope
/*69943*/       OPC_CheckChild0Type, MVT::v4i32,
/*69945*/       OPC_RecordChild1, // #1 = $Vm
/*69946*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69948*/       OPC_EmitInteger, MVT::i32, 14, 
/*69951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*69965*/     /*Scope*/ 22, /*->69988*/
/*69966*/       OPC_CheckChild0Type, MVT::v4f32,
/*69968*/       OPC_RecordChild1, // #1 = $Vm
/*69969*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69971*/       OPC_EmitInteger, MVT::i32, 14, 
/*69974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69988*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->70141
/*69994*/   OPC_RecordChild0, // #0 = $Vn
/*69995*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->70020
/*69998*/     OPC_CheckChild0Type, MVT::v8i8,
/*70000*/     OPC_RecordChild1, // #1 = $Vm
/*70001*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70003*/     OPC_EmitInteger, MVT::i32, 14, 
/*70006*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70009*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->70044
/*70022*/     OPC_CheckChild0Type, MVT::v4i16,
/*70024*/     OPC_RecordChild1, // #1 = $Vm
/*70025*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70027*/     OPC_EmitInteger, MVT::i32, 14, 
/*70030*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70033*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->70068
/*70046*/     OPC_CheckChild0Type, MVT::v2i32,
/*70048*/     OPC_RecordChild1, // #1 = $Vm
/*70049*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70051*/     OPC_EmitInteger, MVT::i32, 14, 
/*70054*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70057*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->70092
/*70070*/     OPC_CheckChild0Type, MVT::v16i8,
/*70072*/     OPC_RecordChild1, // #1 = $Vm
/*70073*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70075*/     OPC_EmitInteger, MVT::i32, 14, 
/*70078*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70081*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->70116
/*70094*/     OPC_CheckChild0Type, MVT::v8i16,
/*70096*/     OPC_RecordChild1, // #1 = $Vm
/*70097*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70099*/     OPC_EmitInteger, MVT::i32, 14, 
/*70102*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70105*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->70140
/*70118*/     OPC_CheckChild0Type, MVT::v4i32,
/*70120*/     OPC_RecordChild1, // #1 = $Vm
/*70121*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70123*/     OPC_EmitInteger, MVT::i32, 14, 
/*70126*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70129*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->70328
/*70145*/   OPC_RecordChild0, // #0 = $Vm
/*70146*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->70169
/*70149*/     OPC_CheckChild0Type, MVT::v8i8,
/*70151*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70153*/     OPC_EmitInteger, MVT::i32, 14, 
/*70156*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70159*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->70191
/*70171*/     OPC_CheckChild0Type, MVT::v4i16,
/*70173*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70175*/     OPC_EmitInteger, MVT::i32, 14, 
/*70178*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->70237
/*70193*/     OPC_Scope, 20, /*->70215*/ // 2 children in Scope
/*70195*/       OPC_CheckChild0Type, MVT::v2i32,
/*70197*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70199*/       OPC_EmitInteger, MVT::i32, 14, 
/*70202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70205*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*70215*/     /*Scope*/ 20, /*->70236*/
/*70216*/       OPC_CheckChild0Type, MVT::v2f32,
/*70218*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70220*/       OPC_EmitInteger, MVT::i32, 14, 
/*70223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70226*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*70236*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->70259
/*70239*/     OPC_CheckChild0Type, MVT::v16i8,
/*70241*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70243*/     OPC_EmitInteger, MVT::i32, 14, 
/*70246*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70249*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->70281
/*70261*/     OPC_CheckChild0Type, MVT::v8i16,
/*70263*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70265*/     OPC_EmitInteger, MVT::i32, 14, 
/*70268*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70271*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->70327
/*70283*/     OPC_Scope, 20, /*->70305*/ // 2 children in Scope
/*70285*/       OPC_CheckChild0Type, MVT::v4i32,
/*70287*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70289*/       OPC_EmitInteger, MVT::i32, 14, 
/*70292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70295*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*70305*/     /*Scope*/ 20, /*->70326*/
/*70306*/       OPC_CheckChild0Type, MVT::v4f32,
/*70308*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70310*/       OPC_EmitInteger, MVT::i32, 14, 
/*70313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*70326*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->70515
/*70332*/   OPC_RecordChild0, // #0 = $Vm
/*70333*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->70356
/*70336*/     OPC_CheckChild0Type, MVT::v8i8,
/*70338*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70340*/     OPC_EmitInteger, MVT::i32, 14, 
/*70343*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70346*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->70378
/*70358*/     OPC_CheckChild0Type, MVT::v4i16,
/*70360*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70362*/     OPC_EmitInteger, MVT::i32, 14, 
/*70365*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70368*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->70424
/*70380*/     OPC_Scope, 20, /*->70402*/ // 2 children in Scope
/*70382*/       OPC_CheckChild0Type, MVT::v2i32,
/*70384*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70386*/       OPC_EmitInteger, MVT::i32, 14, 
/*70389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*70402*/     /*Scope*/ 20, /*->70423*/
/*70403*/       OPC_CheckChild0Type, MVT::v2f32,
/*70405*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70407*/       OPC_EmitInteger, MVT::i32, 14, 
/*70410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70413*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*70423*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->70446
/*70426*/     OPC_CheckChild0Type, MVT::v16i8,
/*70428*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70430*/     OPC_EmitInteger, MVT::i32, 14, 
/*70433*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70436*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->70468
/*70448*/     OPC_CheckChild0Type, MVT::v8i16,
/*70450*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70452*/     OPC_EmitInteger, MVT::i32, 14, 
/*70455*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70458*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->70514
/*70470*/     OPC_Scope, 20, /*->70492*/ // 2 children in Scope
/*70472*/       OPC_CheckChild0Type, MVT::v4i32,
/*70474*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70476*/       OPC_EmitInteger, MVT::i32, 14, 
/*70479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70482*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*70492*/     /*Scope*/ 20, /*->70513*/
/*70493*/       OPC_CheckChild0Type, MVT::v4f32,
/*70495*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70497*/       OPC_EmitInteger, MVT::i32, 14, 
/*70500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70503*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*70513*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->70718
/*70519*/   OPC_RecordChild0, // #0 = $Vn
/*70520*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->70545
/*70523*/     OPC_CheckChild0Type, MVT::v8i8,
/*70525*/     OPC_RecordChild1, // #1 = $Vm
/*70526*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70528*/     OPC_EmitInteger, MVT::i32, 14, 
/*70531*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70534*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->70569
/*70547*/     OPC_CheckChild0Type, MVT::v4i16,
/*70549*/     OPC_RecordChild1, // #1 = $Vm
/*70550*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70552*/     OPC_EmitInteger, MVT::i32, 14, 
/*70555*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70558*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->70619
/*70571*/     OPC_Scope, 22, /*->70595*/ // 2 children in Scope
/*70573*/       OPC_CheckChild0Type, MVT::v2i32,
/*70575*/       OPC_RecordChild1, // #1 = $Vm
/*70576*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70578*/       OPC_EmitInteger, MVT::i32, 14, 
/*70581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*70595*/     /*Scope*/ 22, /*->70618*/
/*70596*/       OPC_CheckChild0Type, MVT::v2f32,
/*70598*/       OPC_RecordChild1, // #1 = $Vm
/*70599*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70601*/       OPC_EmitInteger, MVT::i32, 14, 
/*70604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70618*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->70643
/*70621*/     OPC_CheckChild0Type, MVT::v16i8,
/*70623*/     OPC_RecordChild1, // #1 = $Vm
/*70624*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70626*/     OPC_EmitInteger, MVT::i32, 14, 
/*70629*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70632*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->70667
/*70645*/     OPC_CheckChild0Type, MVT::v8i16,
/*70647*/     OPC_RecordChild1, // #1 = $Vm
/*70648*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70650*/     OPC_EmitInteger, MVT::i32, 14, 
/*70653*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70656*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->70717
/*70669*/     OPC_Scope, 22, /*->70693*/ // 2 children in Scope
/*70671*/       OPC_CheckChild0Type, MVT::v4i32,
/*70673*/       OPC_RecordChild1, // #1 = $Vm
/*70674*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70676*/       OPC_EmitInteger, MVT::i32, 14, 
/*70679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*70693*/     /*Scope*/ 22, /*->70716*/
/*70694*/       OPC_CheckChild0Type, MVT::v4f32,
/*70696*/       OPC_RecordChild1, // #1 = $Vm
/*70697*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70699*/       OPC_EmitInteger, MVT::i32, 14, 
/*70702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70716*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->70869
/*70722*/   OPC_RecordChild0, // #0 = $Vn
/*70723*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->70748
/*70726*/     OPC_CheckChild0Type, MVT::v8i8,
/*70728*/     OPC_RecordChild1, // #1 = $Vm
/*70729*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70731*/     OPC_EmitInteger, MVT::i32, 14, 
/*70734*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70737*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->70772
/*70750*/     OPC_CheckChild0Type, MVT::v4i16,
/*70752*/     OPC_RecordChild1, // #1 = $Vm
/*70753*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70755*/     OPC_EmitInteger, MVT::i32, 14, 
/*70758*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70761*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->70796
/*70774*/     OPC_CheckChild0Type, MVT::v2i32,
/*70776*/     OPC_RecordChild1, // #1 = $Vm
/*70777*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70779*/     OPC_EmitInteger, MVT::i32, 14, 
/*70782*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70785*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->70820
/*70798*/     OPC_CheckChild0Type, MVT::v16i8,
/*70800*/     OPC_RecordChild1, // #1 = $Vm
/*70801*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70803*/     OPC_EmitInteger, MVT::i32, 14, 
/*70806*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70809*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->70844
/*70822*/     OPC_CheckChild0Type, MVT::v8i16,
/*70824*/     OPC_RecordChild1, // #1 = $Vm
/*70825*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70827*/     OPC_EmitInteger, MVT::i32, 14, 
/*70830*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70833*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->70868
/*70846*/     OPC_CheckChild0Type, MVT::v4i32,
/*70848*/     OPC_RecordChild1, // #1 = $Vm
/*70849*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70851*/     OPC_EmitInteger, MVT::i32, 14, 
/*70854*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->71056
/*70873*/   OPC_RecordChild0, // #0 = $Vm
/*70874*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->70897
/*70877*/     OPC_CheckChild0Type, MVT::v8i8,
/*70879*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70881*/     OPC_EmitInteger, MVT::i32, 14, 
/*70884*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70887*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->70919
/*70899*/     OPC_CheckChild0Type, MVT::v4i16,
/*70901*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70903*/     OPC_EmitInteger, MVT::i32, 14, 
/*70906*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70909*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->70965
/*70921*/     OPC_Scope, 20, /*->70943*/ // 2 children in Scope
/*70923*/       OPC_CheckChild0Type, MVT::v2i32,
/*70925*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70927*/       OPC_EmitInteger, MVT::i32, 14, 
/*70930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*70943*/     /*Scope*/ 20, /*->70964*/
/*70944*/       OPC_CheckChild0Type, MVT::v2f32,
/*70946*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70948*/       OPC_EmitInteger, MVT::i32, 14, 
/*70951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*70964*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->70987
/*70967*/     OPC_CheckChild0Type, MVT::v16i8,
/*70969*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70971*/     OPC_EmitInteger, MVT::i32, 14, 
/*70974*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70977*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->71009
/*70989*/     OPC_CheckChild0Type, MVT::v8i16,
/*70991*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70993*/     OPC_EmitInteger, MVT::i32, 14, 
/*70996*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->71055
/*71011*/     OPC_Scope, 20, /*->71033*/ // 2 children in Scope
/*71013*/       OPC_CheckChild0Type, MVT::v4i32,
/*71015*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71017*/       OPC_EmitInteger, MVT::i32, 14, 
/*71020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*71033*/     /*Scope*/ 20, /*->71054*/
/*71034*/       OPC_CheckChild0Type, MVT::v4f32,
/*71036*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71038*/       OPC_EmitInteger, MVT::i32, 14, 
/*71041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*71054*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->71243
/*71060*/   OPC_RecordChild0, // #0 = $Vm
/*71061*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->71084
/*71064*/     OPC_CheckChild0Type, MVT::v8i8,
/*71066*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71068*/     OPC_EmitInteger, MVT::i32, 14, 
/*71071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->71106
/*71086*/     OPC_CheckChild0Type, MVT::v4i16,
/*71088*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71090*/     OPC_EmitInteger, MVT::i32, 14, 
/*71093*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71096*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->71152
/*71108*/     OPC_Scope, 20, /*->71130*/ // 2 children in Scope
/*71110*/       OPC_CheckChild0Type, MVT::v2i32,
/*71112*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71114*/       OPC_EmitInteger, MVT::i32, 14, 
/*71117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71120*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*71130*/     /*Scope*/ 20, /*->71151*/
/*71131*/       OPC_CheckChild0Type, MVT::v2f32,
/*71133*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71135*/       OPC_EmitInteger, MVT::i32, 14, 
/*71138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*71151*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->71174
/*71154*/     OPC_CheckChild0Type, MVT::v16i8,
/*71156*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71158*/     OPC_EmitInteger, MVT::i32, 14, 
/*71161*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71164*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->71196
/*71176*/     OPC_CheckChild0Type, MVT::v8i16,
/*71178*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71180*/     OPC_EmitInteger, MVT::i32, 14, 
/*71183*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71186*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->71242
/*71198*/     OPC_Scope, 20, /*->71220*/ // 2 children in Scope
/*71200*/       OPC_CheckChild0Type, MVT::v4i32,
/*71202*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71204*/       OPC_EmitInteger, MVT::i32, 14, 
/*71207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*71220*/     /*Scope*/ 20, /*->71241*/
/*71221*/       OPC_CheckChild0Type, MVT::v4f32,
/*71223*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71225*/       OPC_EmitInteger, MVT::i32, 14, 
/*71228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*71241*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->71394
/*71247*/   OPC_RecordChild0, // #0 = $Vn
/*71248*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->71273
/*71251*/     OPC_CheckChild0Type, MVT::v8i8,
/*71253*/     OPC_RecordChild1, // #1 = $Vm
/*71254*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71256*/     OPC_EmitInteger, MVT::i32, 14, 
/*71259*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71262*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->71297
/*71275*/     OPC_CheckChild0Type, MVT::v4i16,
/*71277*/     OPC_RecordChild1, // #1 = $Vm
/*71278*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71280*/     OPC_EmitInteger, MVT::i32, 14, 
/*71283*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71286*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->71321
/*71299*/     OPC_CheckChild0Type, MVT::v2i32,
/*71301*/     OPC_RecordChild1, // #1 = $Vm
/*71302*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71304*/     OPC_EmitInteger, MVT::i32, 14, 
/*71307*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71310*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->71345
/*71323*/     OPC_CheckChild0Type, MVT::v16i8,
/*71325*/     OPC_RecordChild1, // #1 = $Vm
/*71326*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71328*/     OPC_EmitInteger, MVT::i32, 14, 
/*71331*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71334*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->71369
/*71347*/     OPC_CheckChild0Type, MVT::v8i16,
/*71349*/     OPC_RecordChild1, // #1 = $Vm
/*71350*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71352*/     OPC_EmitInteger, MVT::i32, 14, 
/*71355*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71358*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->71393
/*71371*/     OPC_CheckChild0Type, MVT::v4i32,
/*71373*/     OPC_RecordChild1, // #1 = $Vm
/*71374*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71376*/     OPC_EmitInteger, MVT::i32, 14, 
/*71379*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71382*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VBSL),// ->71446
/*71397*/   OPC_RecordChild0, // #0 = $src1
/*71398*/   OPC_RecordChild1, // #1 = $Vn
/*71399*/   OPC_RecordChild2, // #2 = $Vm
/*71400*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->71423
/*71403*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71405*/     OPC_EmitInteger, MVT::i32, 14, 
/*71408*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71411*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->71445
/*71425*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71427*/     OPC_EmitInteger, MVT::i32, 14, 
/*71430*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71433*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTPOP),// ->71492
/*71449*/   OPC_RecordChild0, // #0 = $Vm
/*71450*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->71471
/*71453*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71455*/     OPC_EmitInteger, MVT::i32, 14, 
/*71458*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71461*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->71491
/*71473*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71475*/     OPC_EmitInteger, MVT::i32, 14, 
/*71478*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71481*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->71564
/*71495*/   OPC_RecordChild0, // #0 = $Vm
/*71496*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->71519
/*71499*/     OPC_CheckChild0Type, MVT::v8i16,
/*71501*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71503*/     OPC_EmitInteger, MVT::i32, 14, 
/*71506*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71509*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->71541
/*71521*/     OPC_CheckChild0Type, MVT::v4i32,
/*71523*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71525*/     OPC_EmitInteger, MVT::i32, 14, 
/*71528*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71531*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->71563
/*71543*/     OPC_CheckChild0Type, MVT::v2i64,
/*71545*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71547*/     OPC_EmitInteger, MVT::i32, 14, 
/*71550*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71553*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->71636
/*71567*/   OPC_RecordChild0, // #0 = $Vm
/*71568*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->71591
/*71571*/     OPC_CheckChild0Type, MVT::v8i8,
/*71573*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71575*/     OPC_EmitInteger, MVT::i32, 14, 
/*71578*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71581*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->71613
/*71593*/     OPC_CheckChild0Type, MVT::v4i16,
/*71595*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71597*/     OPC_EmitInteger, MVT::i32, 14, 
/*71600*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71603*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->71635
/*71615*/     OPC_CheckChild0Type, MVT::v2i32,
/*71617*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71619*/     OPC_EmitInteger, MVT::i32, 14, 
/*71622*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71625*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::ANY_EXTEND),// ->71702
/*71639*/   OPC_RecordChild0, // #0 = $Vm
/*71640*/   OPC_SwitchType /*3 cases */, 18,  MVT::v8i16,// ->71661
/*71643*/     OPC_CheckChild0Type, MVT::v8i8,
/*71645*/     OPC_EmitInteger, MVT::i32, 14, 
/*71648*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71651*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->71681
/*71663*/     OPC_CheckChild0Type, MVT::v4i16,
/*71665*/     OPC_EmitInteger, MVT::i32, 14, 
/*71668*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71671*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i64,// ->71701
/*71683*/     OPC_CheckChild0Type, MVT::v2i32,
/*71685*/     OPC_EmitInteger, MVT::i32, 14, 
/*71688*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71691*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->71752
/*71705*/   OPC_RecordChild0, // #0 = $Vm
/*71706*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->71729
/*71709*/     OPC_CheckChild0Type, MVT::v2f32,
/*71711*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71713*/     OPC_EmitInteger, MVT::i32, 14, 
/*71716*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71719*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->71751
/*71731*/     OPC_CheckChild0Type, MVT::v4f32,
/*71733*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71735*/     OPC_EmitInteger, MVT::i32, 14, 
/*71738*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71741*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->71802
/*71755*/   OPC_RecordChild0, // #0 = $Vm
/*71756*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->71779
/*71759*/     OPC_CheckChild0Type, MVT::v2f32,
/*71761*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71763*/     OPC_EmitInteger, MVT::i32, 14, 
/*71766*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71769*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->71801
/*71781*/     OPC_CheckChild0Type, MVT::v4f32,
/*71783*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71785*/     OPC_EmitInteger, MVT::i32, 14, 
/*71788*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71791*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(ARMISD::VREV64),// ->71965
/*71806*/   OPC_RecordChild0, // #0 = $Vm
/*71807*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->71828
/*71810*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71812*/     OPC_EmitInteger, MVT::i32, 14, 
/*71815*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71818*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->71848
/*71830*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71832*/     OPC_EmitInteger, MVT::i32, 14, 
/*71835*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71838*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->71868
/*71850*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71852*/     OPC_EmitInteger, MVT::i32, 14, 
/*71855*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71858*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->71888
/*71870*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71872*/     OPC_EmitInteger, MVT::i32, 14, 
/*71875*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71878*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->71908
/*71890*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71892*/     OPC_EmitInteger, MVT::i32, 14, 
/*71895*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71898*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->71928
/*71910*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71912*/     OPC_EmitInteger, MVT::i32, 14, 
/*71915*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71918*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 16,  MVT::v2f32,// ->71946
/*71930*/     OPC_EmitInteger, MVT::i32, 14, 
/*71933*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71936*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 16,  MVT::v4f32,// ->71964
/*71948*/     OPC_EmitInteger, MVT::i32, 14, 
/*71951*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71954*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->72051
/*71968*/   OPC_RecordChild0, // #0 = $Vm
/*71969*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->71990
/*71972*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71974*/     OPC_EmitInteger, MVT::i32, 14, 
/*71977*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71980*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->72010
/*71992*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71994*/     OPC_EmitInteger, MVT::i32, 14, 
/*71997*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72000*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->72030
/*72012*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72014*/     OPC_EmitInteger, MVT::i32, 14, 
/*72017*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72020*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->72050
/*72032*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72034*/     OPC_EmitInteger, MVT::i32, 14, 
/*72037*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72040*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->72097
/*72054*/   OPC_RecordChild0, // #0 = $Vm
/*72055*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->72076
/*72058*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72060*/     OPC_EmitInteger, MVT::i32, 14, 
/*72063*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72066*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->72096
/*72078*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72080*/     OPC_EmitInteger, MVT::i32, 14, 
/*72083*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72086*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->72424
/*72101*/   OPC_RecordChild0, // #0 = $src
/*72102*/   OPC_Scope, 116|128,1/*244*/, /*->72349*/ // 3 children in Scope
/*72105*/     OPC_CheckChild0Type, MVT::i32,
/*72107*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->72138
/*72110*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*72117*/       OPC_EmitInteger, MVT::i32, 0, 
/*72120*/       OPC_EmitInteger, MVT::i32, 14, 
/*72123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->72168
/*72140*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*72147*/       OPC_EmitInteger, MVT::i32, 0, 
/*72150*/       OPC_EmitInteger, MVT::i32, 14, 
/*72153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->72198
/*72170*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*72177*/       OPC_EmitInteger, MVT::i32, 0, 
/*72180*/       OPC_EmitInteger, MVT::i32, 14, 
/*72183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->72248
/*72200*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*72207*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*72214*/       OPC_EmitInteger, MVT::i32, 0, 
/*72217*/       OPC_EmitInteger, MVT::i32, 14, 
/*72220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72223*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*72235*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*72238*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->72298
/*72250*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*72257*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*72264*/       OPC_EmitInteger, MVT::i32, 0, 
/*72267*/       OPC_EmitInteger, MVT::i32, 14, 
/*72270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72273*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*72285*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*72288*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->72348
/*72300*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*72307*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*72314*/       OPC_EmitInteger, MVT::i32, 0, 
/*72317*/       OPC_EmitInteger, MVT::i32, 14, 
/*72320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72323*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*72335*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*72338*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*72349*/   /*Scope*/ 48, /*->72398*/
/*72350*/     OPC_CheckChild0Type, MVT::f32,
/*72352*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->72375
/*72355*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72362*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72365*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->72397
/*72377*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*72384*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72387*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*72398*/   /*Scope*/ 24, /*->72423*/
/*72399*/     OPC_CheckChild0Type, MVT::f64,
/*72401*/     OPC_CheckType, MVT::v2f64,
/*72403*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*72410*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*72413*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*72423*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->72474
/*72427*/   OPC_RecordChild0, // #0 = $Vm
/*72428*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->72451
/*72431*/     OPC_CheckChild0Type, MVT::v2i32,
/*72433*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72435*/     OPC_EmitInteger, MVT::i32, 14, 
/*72438*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72441*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->72473
/*72453*/     OPC_CheckChild0Type, MVT::v4i32,
/*72455*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72457*/     OPC_EmitInteger, MVT::i32, 14, 
/*72460*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72463*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->72524
/*72477*/   OPC_RecordChild0, // #0 = $Vm
/*72478*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->72501
/*72481*/     OPC_CheckChild0Type, MVT::v2i32,
/*72483*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72485*/     OPC_EmitInteger, MVT::i32, 14, 
/*72488*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72491*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->72523
/*72503*/     OPC_CheckChild0Type, MVT::v4i32,
/*72505*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72507*/     OPC_EmitInteger, MVT::i32, 14, 
/*72510*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72513*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 72526 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 627
  // #OPC_RecordNode                     = 54
  // #OPC_RecordChild                    = 1993
  // #OPC_RecordMemRef                   = 20
  // #OPC_CaptureGlueInput               = 12
  // #OPC_MoveChild                      = 1429
  // #OPC_MoveParent                     = 2057
  // #OPC_CheckSame                      = 107
  // #OPC_CheckPatternPredicate          = 1913
  // #OPC_CheckPredicate                 = 654
  // #OPC_CheckOpcode                    = 1004
  // #OPC_SwitchOpcode                   = 56
  // #OPC_CheckType                      = 1002
  // #OPC_SwitchType                     = 226
  // #OPC_CheckChildType                 = 1210
  // #OPC_CheckInteger                   = 321
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 372
  // #OPC_CheckAndImm                    = 70
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 7
  // #OPC_EmitInteger                    = 2160
  // #OPC_EmitStringInteger              = 141
  // #OPC_EmitRegister                   = 2271
  // #OPC_EmitConvertToTarget            = 690
  // #OPC_EmitMergeInputChains           = 388
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 337
  // #OPC_EmitNodeXForm                  = 172
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 86
  // #OPC_MorphNodeTo                    = 2150

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

virtual bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->hasNEON());
  case 7: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 9: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 10: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 11: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 17: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 18: return (Subtarget->hasVFP2());
  case 19: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 20: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 21: return (getTargetLowering()->isLittleEndian());
  case 22: return (getTargetLowering()->isBigEndian());
  case 23: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 24: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 25: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 26: return (Subtarget->isThumb());
  case 27: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 28: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 29: return (Subtarget->hasV8Ops()) && (Subtarget->hasNEON());
  case 30: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 31: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 32: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 33: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 34: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 35: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 36: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 37: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 38: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 39: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 40: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 41: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 42: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 43: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 44: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 45: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 46: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 47: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 48: return (Subtarget->hasVFP4());
  case 49: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 50: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 51: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 52: return (Subtarget->hasVFP3());
  case 53: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 54: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 55: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 56: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 57: return (Subtarget->hasDataBarrier());
  case 58: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 59: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 60: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 61: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 62: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 63: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 64: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 65: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  }
}

virtual bool CheckNodePredicate(SDNode *Node,
                                unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 14: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 15: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 16: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 17: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 18: { // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 19: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 20: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 21: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { // Predicate_ldrex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 23: { // Predicate_ldrex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 24: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 25: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 26: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 27: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 28: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 29: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 31: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 32: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 33: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 34: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 35: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 36: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 38: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 40: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 41: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 42: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 43: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 44: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 45: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 46: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 47: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 48: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 49: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 50: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 51: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 52: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 53: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 54: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 55: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 56: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 57: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 58: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 59: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 60: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 61: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 62: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 63: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 64: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 65: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 66: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 67: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 68: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 69: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 70: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 71: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 72: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 73: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 74: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 75: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 76: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 77: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 78: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 79: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 80: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 81: { // Predicate_strex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 82: { // Predicate_strex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 83: { // Predicate_strex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 84: { // Predicate_ldrex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 85: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 86: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 87: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 88: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 89: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 90: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 91: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 92: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 93: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 94: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 95: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 96: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 97: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 98: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 99: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 100: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 101: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 102: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 103: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 104: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 105: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 106: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 107: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 108: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 109: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 110: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 111: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 112: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 113: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 114: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 115: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 116: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 117: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 118: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 119: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 120: { // Predicate_atomic_load_min_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 121: { // Predicate_atomic_load_min_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 122: { // Predicate_atomic_load_min_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 123: { // Predicate_atomic_load_max_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 124: { // Predicate_atomic_load_max_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 125: { // Predicate_atomic_load_max_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 126: { // Predicate_atomic_load_umin_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 127: { // Predicate_atomic_load_umin_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 128: { // Predicate_atomic_load_umin_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 129: { // Predicate_atomic_load_umax_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 130: { // Predicate_atomic_load_umax_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 131: { // Predicate_atomic_load_umax_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 132: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 133: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 134: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 135: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 136: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 137: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 138: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 139: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 140: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

virtual bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                                 SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

virtual SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: assert(0);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 2: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 3: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 4: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 5: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 6: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous.val.3836
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous.val.3835
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

