Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 81AE6A19583
	for <lists+amd-gfx@lfdr.de>; Wed, 22 Jan 2025 16:42:43 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 2981910E715;
	Wed, 22 Jan 2025 15:42:42 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="bnxTVlmC";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-pl1-f173.google.com (mail-pl1-f173.google.com
 [209.85.214.173])
 by gabe.freedesktop.org (Postfix) with ESMTPS id D809010E70E
 for <amd-gfx@lists.freedesktop.org>; Wed, 22 Jan 2025 15:42:40 +0000 (UTC)
Received: by mail-pl1-f173.google.com with SMTP id
 d9443c01a7336-2162b5d2e1fso14584805ad.3
 for <amd-gfx@lists.freedesktop.org>; Wed, 22 Jan 2025 07:42:40 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1737560500; x=1738165300; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=KxaWm6AGihjau2ijbd/hzwXQNdyitr1jPmcPyNmUxEk=;
 b=bnxTVlmCTJQ29xAHKVrFA8QU5QjAQ4hT+BV+oZsfyqXAXUeRHi6gHltTI3pmYqUbCq
 uKjEMr9h3fH6LNKouxHVgZChWgsypQrLeh4H8Tj+V5yTtrJHkCu3ckW/YmlgXqe7uQCs
 YXlumQM5sTRSXdcbt9BpcIoCZEp8kaV8En/EjEvWzooUBkVD5m8YRk22jfkox7cybWwk
 K+4kwJ6h9VmNxG6eYAM8fCYdGK4bWL7vVCHgeC75XddCyZGtZ1uPcTpLCoy6jwwiXymc
 de7YLt+WosM+xHwagpsK7jBp5QeHVj3NIFSXTSr4N3/D0Y4cwTlIbK4EFnl7Orlc8Ut3
 UPfw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1737560500; x=1738165300;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=KxaWm6AGihjau2ijbd/hzwXQNdyitr1jPmcPyNmUxEk=;
 b=sY+KXJ58omP+JppNXNjWSEy9FlddtH+3mGgpq+xe30dMqY/yQ7dVmZHgy4/N3DG7ay
 13Ijbcw4jp9QARny7LgQFRXjPITCjF4WftTXYvWo0U1RmffoPyVF61dGg+2piLhUE2Mb
 EVKTHCjTrodoUInCUON9JaUttXjLEFcGWxZ33OeLPYI/4idNcSvBPmwRduc7ujBI5MCZ
 ccwurHT9q+XtmTMnLkxJBkGsaAK8B4ACy9nb9n2qqV3K01H5l+hwJsqpMtVpKbyBI6ij
 qMN2f7DrX0DbmFNgiGRHUnCLyvMnNWeBijekqkeUIHWivywgkL/3/3NHJitoz3OegOeM
 lB4g==
X-Gm-Message-State: AOJu0YzHYWiXCxjKXzcKZBM1vGCx5ssl6W2X/BJcTR7EdvBsf1ZQER7o
 SQCRjndRBLXmcaF3YyJoHaze0xPc4+WBymmu3CgyoO5j8T+3+Ye7eNadZxoJF4UpVhdACtvTA32
 E04ePJEpBN0v0bqiPvZXGr2NClQj45w==
X-Gm-Gg: ASbGncuIICU5I9CoFA6XvqIwTYqWHx/MZz3rsQf/x/5cBPnYeidtvVII2iVgyxnHYCw
 Gt22+JkCc3OMIPtg9WhDU/x7pM146Mc5z5fO3bVmvn3X6xbZC6ZI=
X-Google-Smtp-Source: AGHT+IH66166rBOnT+eM+EhCiEk6XVGTPW9TKLTVqcSdET1G4allFh6ySVItrAZskHvfgiMpGPwQioOUFgG70QMR+Tg=
X-Received: by 2002:a17:902:e809:b0:216:6db1:1a70 with SMTP id
 d9443c01a7336-21c3553935cmr126483475ad.3.1737560500193; Wed, 22 Jan 2025
 07:41:40 -0800 (PST)
MIME-Version: 1.0
References: <20250120194017.201218-1-alexander.deucher@amd.com>
In-Reply-To: <20250120194017.201218-1-alexander.deucher@amd.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Wed, 22 Jan 2025 10:41:27 -0500
X-Gm-Features: AbW1kvaX_KylmIjM4JBdENHSJ4RztWyxBxJ1kOI65C75nETNYqCPPGsxbaFhGKE
Message-ID: <CADnq5_MhadSHG=QUFQa=aFgQCs+HuZ777hFuZN4h_dbFX6z8GQ@mail.gmail.com>
Subject: Re: [PATCH] drm/amdgpu: update and cleanup PM4 headers
To: Alex Deucher <alexander.deucher@amd.com>
Cc: amd-gfx@lists.freedesktop.org, Saurabh Verma <saurabh.verma@amd.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

Ping?

On Mon, Jan 20, 2025 at 2:47=E2=80=AFPM Alex Deucher <alexander.deucher@amd=
.com> wrote:
>
> Consolidate PM4 definitions.  Most of these were previously
> only defined in UMDs.  Add them here as well and sync with
> latest packets.  Also no need to include soc15d.h on gfx10+.
>
> Suggested-by: Saurabh Verma <saurabh.verma@amd.com>
> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
> ---
>  drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c |   1 -
>  drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c |   1 -
>  drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c |   1 -
>  drivers/gpu/drm/amd/amdgpu/nvd.h       | 208 +++++++++++++++++++++++++
>  drivers/gpu/drm/amd/amdgpu/soc15d.h    | 139 +++++++++++++++++
>  5 files changed, 347 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c b/drivers/gpu/drm/amd=
/amdgpu/gfx_v10_0.c
> index 070b4d6bd9c59..63de78060d679 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
> @@ -40,7 +40,6 @@
>  #include "ivsrcid/gfx/irqsrcs_gfx_10_1.h"
>
>  #include "soc15.h"
> -#include "soc15d.h"
>  #include "soc15_common.h"
>  #include "clearstate_gfx10.h"
>  #include "v10_structs.h"
> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c b/drivers/gpu/drm/amd=
/amdgpu/gfx_v11_0.c
> index 52c571b134fd0..89d17750af04d 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
> @@ -42,7 +42,6 @@
>  #include "ivsrcid/gfx/irqsrcs_gfx_11_0_0.h"
>
>  #include "soc15.h"
> -#include "soc15d.h"
>  #include "clearstate_gfx11.h"
>  #include "v11_structs.h"
>  #include "gfx_v11_0.h"
> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c b/drivers/gpu/drm/amd=
/amdgpu/gfx_v12_0.c
> index 2a71998800414..e425b87078d7d 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c
> @@ -40,7 +40,6 @@
>  #include "ivsrcid/gfx/irqsrcs_gfx_11_0_0.h"
>
>  #include "soc15.h"
> -#include "soc15d.h"
>  #include "clearstate_gfx12.h"
>  #include "v12_structs.h"
>  #include "gfx_v12_0.h"
> diff --git a/drivers/gpu/drm/amd/amdgpu/nvd.h b/drivers/gpu/drm/amd/amdgp=
u/nvd.h
> index 631dafb922990..56f1bfac0b208 100644
> --- a/drivers/gpu/drm/amd/amdgpu/nvd.h
> +++ b/drivers/gpu/drm/amd/amdgpu/nvd.h
> @@ -64,6 +64,24 @@
>  #define        PACKET3_INDIRECT_BUFFER_CNST_END                0x19
>  #define        PACKET3_ATOMIC_GDS                              0x1D
>  #define        PACKET3_ATOMIC_MEM                              0x1E
> +#define        PACKET3_ATOMIC_MEM__ATOMIC(x) ((((unsigned)(x)) & 0x7F) <=
< 0)
> +#define        PACKET3_ATOMIC_MEM__COMMAND(x) ((((unsigned)(x)) & 0xF) <=
< 8)
> +#define        PACKET3_ATOMIC_MEM__CACHE_POLICY(x) ((((unsigned)(x)) & 0=
x3) << 25)
> +#define        PACKET3_ATOMIC_MEM__ADDR_LO(x) (((unsigned)(x)))
> +#define        PACKET3_ATOMIC_MEM__ADDR_HI(x) (((unsigned)(x)))
> +#define        PACKET3_ATOMIC_MEM__SRC_DATA_LO(x) (((unsigned)(x)))
> +#define        PACKET3_ATOMIC_MEM__SRC_DATA_HI(x) (((unsigned)(x)))
> +#define        PACKET3_ATOMIC_MEM__CMP_DATA_LO(x) (((unsigned)(x)))
> +#define        PACKET3_ATOMIC_MEM__CMP_DATA_HI(x) (((unsigned)(x)))
> +#define        PACKET3_ATOMIC_MEM__LOOP_INTERVAL(x) ((((unsigned)(x)) & =
0x1FFF) << 0)
> +#define        PACKET3_ATOMIC_MEM__COMMAND__SINGLE_PASS_ATOMIC 0
> +#define        PACKET3_ATOMIC_MEM__COMMAND__LOOP_UNTIL_COMPARE_SATISFIED=
 1
> +#define        PACKET3_ATOMIC_MEM__COMMAND__WAIT_FOR_WRITE_CONFIRMATION =
2
> +#define        PACKET3_ATOMIC_MEM__COMMAND__SEND_AND_CONTINUE 3
> +#define        PACKET3_ATOMIC_MEM__CACHE_POLICY__LRU 0
> +#define        PACKET3_ATOMIC_MEM__CACHE_POLICY__STREAM 1
> +#define        PACKET3_ATOMIC_MEM__CACHE_POLICY__NOA 2
> +#define        PACKET3_ATOMIC_MEM__CACHE_POLICY__BYPASS 3
>  #define        PACKET3_OCCLUSION_QUERY                         0x1F
>  #define        PACKET3_SET_PREDICATION                         0x20
>  #define        PACKET3_REG_RMW                                 0x21
> @@ -105,6 +123,38 @@
>                  * 1 - pfp
>                  * 2 - ce
>                  */
> +#define        PACKET3_WRITE_DATA__DST_SEL(x) ((((unsigned)(x)) & 0xF) <=
< 8)
> +#define        PACKET3_WRITE_DATA__ADDR_INCR(x) ((((unsigned)(x)) & 0x1)=
 << 16)
> +#define        PACKET3_WRITE_DATA__WR_CONFIRM(x) ((((unsigned)(x)) & 0x1=
) << 20)
> +#define        PACKET3_WRITE_DATA__CACHE_POLICY(x) ((((unsigned)(x)) & 0=
x3) << 25)
> +#define        PACKET3_WRITE_DATA__DST_MMREG_ADDR(x) ((((unsigned)(x)) &=
 0x3FFFF) << 0)
> +#define        PACKET3_WRITE_DATA__DST_GDS_ADDR(x) ((((unsigned)(x)) & 0=
xFFFF) << 0)
> +#define        PACKET3_WRITE_DATA__DST_MEM_ADDR_LO(x) ((((unsigned)(x)) =
& 0x3FFFFFFF) << 2)
> +#define        PACKET3_WRITE_DATA__DST_MEM_ADDR_HI(x) ((unsigned)(x))
> +#define        PACKET3_WRITE_DATA__MODE(x) ((((unsigned)(x)) & 0x1) << 2=
1)
> +#define        PACKET3_WRITE_DATA__AID_ID(x) ((((unsigned)(x)) & 0x3) <<=
 22)
> +#define        PACKET3_WRITE_DATA__TEMPORAL(x) ((((unsigned)(x)) & 0x3) =
<< 24)
> +#define        PACKET3_WRITE_DATA__DST_MMREG_ADDR_LO(x) ((unsigned)(x))
> +#define        PACKET3_WRITE_DATA__DST_MMREG_ADDR_HI(x) ((((unsigned)(x)=
) & 0xFF) << 0)
> +#define        PACKET3_WRITE_DATA__DST_SEL__MEM_MAPPED_REGISTER 0
> +#define        PACKET3_WRITE_DATA__DST_SEL__TC_L2 2
> +#define        PACKET3_WRITE_DATA__DST_SEL__GDS 3
> +#define        PACKET3_WRITE_DATA__DST_SEL__MEMORY 5
> +#define        PACKET3_WRITE_DATA__DST_SEL__MEMORY_MAPPED_ADC_PERSISTENT=
_STATE 6
> +#define        PACKET3_WRITE_DATA__ADDR_INCR__INCREMENT_ADDRESS 0
> +#define        PACKET3_WRITE_DATA__ADDR_INCR__DO_NOT_INCREMENT_ADDRESS 1
> +#define        PACKET3_WRITE_DATA__WR_CONFIRM__DO_NOT_WAIT_FOR_WRITE_CON=
FIRMATION 0
> +#define        PACKET3_WRITE_DATA__WR_CONFIRM__WAIT_FOR_WRITE_CONFIRMATI=
ON 1
> +#define        PACKET3_WRITE_DATA__MODE__PF_VF_DISABLED 0
> +#define        PACKET3_WRITE_DATA__MODE__PF_VF_ENABLED 1
> +#define        PACKET3_WRITE_DATA__TEMPORAL__RT 0
> +#define        PACKET3_WRITE_DATA__TEMPORAL__NT 1
> +#define        PACKET3_WRITE_DATA__TEMPORAL__HT 2
> +#define        PACKET3_WRITE_DATA__TEMPORAL__LU 3
> +#define        PACKET3_WRITE_DATA__CACHE_POLICY__LRU 0
> +#define        PACKET3_WRITE_DATA__CACHE_POLICY__STREAM 1
> +#define        PACKET3_WRITE_DATA__CACHE_POLICY__NOA 2
> +#define        PACKET3_WRITE_DATA__CACHE_POLICY__BYPASS 3
>  #define        PACKET3_DRAW_INDEX_INDIRECT_MULTI               0x38
>  #define        PACKET3_MEM_SEMAPHORE                           0x39
>  #              define PACKET3_SEM_USE_MAILBOX       (0x1 << 16)
> @@ -135,6 +185,42 @@
>                 /* 0 - me
>                  * 1 - pfp
>                  */
> +#define                PACKET3_WAIT_REG_MEM__FUNCTION(x) ((((unsigned)(x=
)) & 0x7) << 0)
> +#define                PACKET3_WAIT_REG_MEM__MEM_SPACE(x) ((((unsigned)(=
x)) & 0x3) << 4)
> +#define                PACKET3_WAIT_REG_MEM__OPERATION(x) ((((unsigned)(=
x)) & 0x3) << 6)
> +#define                PACKET3_WAIT_REG_MEM__MES_INTR_PIPE(x) ((((unsign=
ed)(x)) & 0x3) << 22)
> +#define                PACKET3_WAIT_REG_MEM__MES_ACTION(x) ((((unsigned)=
(x)) & 0x1) << 24)
> +#define                PACKET3_WAIT_REG_MEM__CACHE_POLICY(x) ((((unsigne=
d)(x)) & 0x3) << 25)
> +#define                PACKET3_WAIT_REG_MEM__TEMPORAL(x) ((((unsigned)(x=
)) & 0x3) << 25)
> +#define                PACKET3_WAIT_REG_MEM__MEM_POLL_ADDR_LO(x) ((((uns=
igned)(x)) & 0x3FFFFFFF) << 2)
> +#define                PACKET3_WAIT_REG_MEM__REG_POLL_ADDR(x) ((((unsign=
ed)(x)) & 0X3FFFF) << 0)
> +#define                PACKET3_WAIT_REG_MEM__REG_WRITE_ADDR1(x) ((((unsi=
gned)(x)) & 0X3FFFF) << 0)
> +#define                PACKET3_WAIT_REG_MEM__MEM_POLL_ADDR_HI(x) ((unsig=
ned)(x))
> +#define                PACKET3_WAIT_REG_MEM__REG_WRITE_ADDR2(x) ((((unsi=
gned)(x)) & 0x3FFFF) << 0)
> +#define                PACKET3_WAIT_REG_MEM__REFERENCE(x) ((unsigned)(x)=
)
> +#define                PACKET3_WAIT_REG_MEM__MASK(x) ((unsigned)(x))
> +#define                PACKET3_WAIT_REG_MEM__POLL_INTERVAL(x) ((((unsign=
ed)(x)) & 0xFFFF) << 0)
> +#define                PACKET3_WAIT_REG_MEM__OPTIMIZE_ACE_OFFLOAD_MODE(x=
) ((((unsigned)(x)) & 0x1) << 31)
> +#define        PACKET3_WAIT_REG_MEM__FUNCTION__ALWAYS_PASS 0
> +#define        PACKET3_WAIT_REG_MEM__FUNCTION__LESS_THAN_REF_VALUE 1
> +#define        PACKET3_WAIT_REG_MEM__FUNCTION__LESS_THAN_EQUAL_TO_THE_RE=
F_VALUE 2
> +#define        PACKET3_WAIT_REG_MEM__FUNCTION__EQUAL_TO_THE_REFERENCE_VA=
LUE 3
> +#define        PACKET3_WAIT_REG_MEM__FUNCTION__NOT_EQUAL_REFERENCE_VALUE=
 4
> +#define        PACKET3_WAIT_REG_MEM__FUNCTION__GREATER_THAN_OR_EQUAL_REF=
ERENCE_VALUE 5
> +#define        PACKET3_WAIT_REG_MEM__FUNCTION__GREATER_THAN_REFERENCE_VA=
LUE 6
> +#define        PACKET3_WAIT_REG_MEM__MEM_SPACE__REGISTER_SPACE 0
> +#define        PACKET3_WAIT_REG_MEM__MEM_SPACE__MEMORY_SPACE 1
> +#define        PACKET3_WAIT_REG_MEM__OPERATION__WAIT_REG_MEM 0
> +#define        PACKET3_WAIT_REG_MEM__OPERATION__WR_WAIT_WR_REG 1
> +#define        PACKET3_WAIT_REG_MEM__OPERATION__WAIT_MEM_PREEMPTABLE 3
> +#define        PACKET3_WAIT_REG_MEM__CACHE_POLICY__LRU 0
> +#define        PACKET3_WAIT_REG_MEM__CACHE_POLICY__STREAM 1
> +#define        PACKET3_WAIT_REG_MEM__CACHE_POLICY__NOA 2
> +#define        PACKET3_WAIT_REG_MEM__CACHE_POLICY__BYPASS 3
> +#define        PACKET3_WAIT_REG_MEM__TEMPORAL__RT 0
> +#define        PACKET3_WAIT_REG_MEM__TEMPORAL__NT 1
> +#define        PACKET3_WAIT_REG_MEM__TEMPORAL__HT 2
> +#define        PACKET3_WAIT_REG_MEM__TEMPORAL__LU 3
>  #define        PACKET3_INDIRECT_BUFFER                         0x3F
>  #define                INDIRECT_BUFFER_VALID                   (1 << 23)
>  #define                INDIRECT_BUFFER_CACHE_POLICY(x)         ((x) << 2=
8)
> @@ -144,8 +230,94 @@
>                  */
>  #define                INDIRECT_BUFFER_PRE_ENB(x)              ((x) << 2=
1)
>  #define                INDIRECT_BUFFER_PRE_RESUME(x)           ((x) << 3=
0)
> +#define        PACKET3_INDIRECT_BUFFER__IB_BASE_LO(x) ((((unsigned)(x)) =
& 0x3FFFFFFF) << 2)
> +#define        PACKET3_INDIRECT_BUFFER__IB_BASE_HI(x) ((unsigned)(x))
> +#define        PACKET3_INDIRECT_BUFFER__IB_SIZE(x) ((((unsigned)(x)) & 0=
xFFFFF) << 0)
> +#define        PACKET3_INDIRECT_BUFFER__CHAIN(x) ((((unsigned)(x)) & 0x1=
) << 20)
> +#define        PACKET3_INDIRECT_BUFFER__OFFLOAD_POLLING(x) ((((unsigned)=
(x)) & 0x1) << 21)
> +#define        PACKET3_INDIRECT_BUFFER__VALID(x) ((((unsigned)(x)) & 0x1=
) << 23)
> +#define        PACKET3_INDIRECT_BUFFER__VMID(x) ((((unsigned)(x)) & 0xF)=
 << 24)
> +#define        PACKET3_INDIRECT_BUFFER__CACHE_POLICY(x) ((((unsigned)(x)=
) & 0x3) << 28)
> +#define        PACKET3_INDIRECT_BUFFER__TEMPORAL(x) ((((unsigned)(x)) & =
0x3) << 28)
> +#define        PACKET3_INDIRECT_BUFFER__PRIV(x) ((((unsigned)(x)) & 0x1)=
 << 31)
> +#define        PACKET3_INDIRECT_BUFFER__TEMPORAL__RT 0
> +#define        PACKET3_INDIRECT_BUFFER__TEMPORAL__NT 1
> +#define        PACKET3_INDIRECT_BUFFER__TEMPORAL__HT 2
> +#define        PACKET3_INDIRECT_BUFFER__TEMPORAL__LU 3
> +#define        PACKET3_INDIRECT_BUFFER__CACHE_POLICY__LRU 0
> +#define        PACKET3_INDIRECT_BUFFER__CACHE_POLICY__STREAM 1
> +#define        PACKET3_INDIRECT_BUFFER__CACHE_POLICY__NOA 2
> +#define        PACKET3_INDIRECT_BUFFER__CACHE_POLICY__BYPASS 3
>  #define        PACKET3_COND_INDIRECT_BUFFER                    0x3F
>  #define        PACKET3_COPY_DATA                               0x40
> +#define        PACKET3_COPY_DATA__SRC_SEL(x) ((((unsigned)(x)) & 0xF) <<=
 0)
> +#define        PACKET3_COPY_DATA__DST_SEL(x) ((((unsigned)(x)) & 0xF) <<=
 8)
> +#define        PACKET3_COPY_DATA__SRC_CACHE_POLICY(x) ((((unsigned)(x)) =
& 0x3) << 13)
> +#define        PACKET3_COPY_DATA__SRC_TEMPORAL(x) ((((unsigned)(x)) & 0x=
3) << 13)
> +#define        PACKET3_COPY_DATA__COUNT_SEL(x) ((((unsigned)(x)) & 0x1) =
<< 16)
> +#define        PACKET3_COPY_DATA__WR_CONFIRM(x) ((((unsigned)(x)) & 0x1)=
 << 20)
> +#define        PACKET3_COPY_DATA__DST_CACHE_POLICY(x) ((((unsigned)(x)) =
& 0x3) << 25)
> +#define        PACKET3_COPY_DATA__PQ_EXE_STATUS(x) ((((unsigned)(x)) & 0=
x1) << 29)
> +#define        PACKET3_COPY_DATA__SRC_REG_OFFSET(x) ((((unsigned)(x)) & =
0x3FFFF) << 0)
> +#define        PACKET3_COPY_DATA__SRC_32B_ADDR_LO(x) ((((unsigned)(x)) &=
 0x3FFFFFFF) << 2)
> +#define        PACKET3_COPY_DATA__SRC_64B_ADDR_LO(x) ((((unsigned)(x)) &=
 0x1FFFFFFF) << 3)
> +#define        PACKET3_COPY_DATA__SRC_GDS_ADDR_LO(x) ((((unsigned)(x)) &=
 0xFFFF) << 0)
> +#define        PACKET3_COPY_DATA__IMM_DATA(x) ((unsigned)(x))
> +#define        PACKET3_COPY_DATA__SRC_MEMTC_ADDR_HI(x) ((unsigned)(x))
> +#define        PACKET3_COPY_DATA__SRC_IMM_DATA(x) ((unsigned)(x))
> +#define        PACKET3_COPY_DATA__DST_REG_OFFSET(x) ((((unsigned)(x)) & =
0x3FFFF) << 0)
> +#define        PACKET3_COPY_DATA__DST_32B_ADDR_LO(x) ((((unsigned)(x)) &=
 0x3FFFFFFF) << 2)
> +#define        PACKET3_COPY_DATA__DST_64B_ADDR_LO(x) ((((unsigned)(x)) &=
 0x1FFFFFFF) << 3)
> +#define        PACKET3_COPY_DATA__DST_GDS_ADDR_LO(x) ((((unsigned)(x)) &=
 0xFFFF) << 0)
> +#define        PACKET3_COPY_DATA__DST_ADDR_HI(x) ((unsigned)(x))
> +#define        PACKET3_COPY_DATA__MODE(x) ((((unsigned)(x)) & 0x1) << 21=
)
> +#define        PACKET3_COPY_DATA__AID_ID(x) ((((unsigned)(x)) & 0x3) << =
23)
> +#define        PACKET3_COPY_DATA__DST_TEMPORAL(x) ((((unsigned)(x)) & 0x=
3) << 25)
> +#define        PACKET3_COPY_DATA__SRC_REG_OFFSET_LO(x) ((unsigned)(x))
> +#define        PACKET3_COPY_DATA__SRC_REG_OFFSET_HI(x) ((((unsigned)(x))=
 & 0xFF) << 0)
> +#define        PACKET3_COPY_DATA__DST_REG_OFFSET_LO(x) ((unsigned)(x))
> +#define        PACKET3_COPY_DATA__DST_REG_OFFSET_HI(x) ((((unsigned)(x))=
 & 0xFF) << 0)
> +#define        PACKET3_COPY_DATA__SRC_SEL__MEM_MAPPED_REGISTER 0
> +#define        PACKET3_COPY_DATA__SRC_SEL__TC_L2_OBSOLETE 1
> +#define        PACKET3_COPY_DATA__SRC_SEL__TC_L2 2
> +#define        PACKET3_COPY_DATA__SRC_SEL__GDS 3
> +#define        PACKET3_COPY_DATA__SRC_SEL__PERFCOUNTERS 4
> +#define        PACKET3_COPY_DATA__SRC_SEL__IMMEDIATE_DATA 5
> +#define        PACKET3_COPY_DATA__SRC_SEL__ATOMIC_RETURN_DATA 6
> +#define        PACKET3_COPY_DATA__SRC_SEL__GDS_ATOMIC_RETURN_DATA0 7
> +#define        PACKET3_COPY_DATA__SRC_SEL__GDS_ATOMIC_RETURN_DATA1 8
> +#define        PACKET3_COPY_DATA__SRC_SEL__GPU_CLOCK_COUNT 9
> +#define        PACKET3_COPY_DATA__SRC_SEL__SYSTEM_CLOCK_COUNT 10
> +#define        PACKET3_COPY_DATA__DST_SEL__MEM_MAPPED_REGISTER 0
> +#define        PACKET3_COPY_DATA__DST_SEL__TC_L2 2
> +#define        PACKET3_COPY_DATA__DST_SEL__GDS 3
> +#define        PACKET3_COPY_DATA__DST_SEL__PERFCOUNTERS 4
> +#define        PACKET3_COPY_DATA__DST_SEL__TC_L2_OBSOLETE 5
> +#define        PACKET3_COPY_DATA__DST_SEL__MEM_MAPPED_REG_DC 6
> +#define        PACKET3_COPY_DATA__SRC_TEMPORAL__RT 0
> +#define        PACKET3_COPY_DATA__SRC_TEMPORAL__NT 1
> +#define        PACKET3_COPY_DATA__SRC_TEMPORAL__HT 2
> +#define        PACKET3_COPY_DATA__SRC_TEMPORAL__LU 3
> +#define        PACKET3_COPY_DATA__SRC_CACHE_POLICY__LRU 0
> +#define        PACKET3_COPY_DATA__SRC_CACHE_POLICY__STREAM 1
> +#define        PACKET3_COPY_DATA__SRC_CACHE_POLICY__NOA 2
> +#define        PACKET3_COPY_DATA__SRC_CACHE_POLICY__BYPASS 3
> +#define        PACKET3_COPY_DATA__COUNT_SEL__32_BITS_OF_DATA 0
> +#define        PACKET3_COPY_DATA__COUNT_SEL__64_BITS_OF_DATA 1
> +#define        PACKET3_COPY_DATA__WR_CONFIRM__DO_NOT_WAIT_FOR_CONFIRMATI=
ON 0
> +#define        PACKET3_COPY_DATA__WR_CONFIRM__WAIT_FOR_CONFIRMATION 1
> +#define        PACKET3_COPY_DATA__MODE__PF_VF_DISABLED 0
> +#define        PACKET3_COPY_DATA__MODE__PF_VF_ENABLED 1
> +#define        PACKET3_COPY_DATA__DST_TEMPORAL__RT 0
> +#define        PACKET3_COPY_DATA__DST_TEMPORAL__NT 1
> +#define        PACKET3_COPY_DATA__DST_TEMPORAL__HT 2
> +#define        PACKET3_COPY_DATA__DST_TEMPORAL__LU 3
> +#define        PACKET3_COPY_DATA__DST_CACHE_POLICY__LRU 0
> +#define        PACKET3_COPY_DATA__DST_CACHE_POLICY__STREAM 1
> +#define        PACKET3_COPY_DATA__DST_CACHE_POLICY__NOA 2
> +#define        PACKET3_COPY_DATA__DST_CACHE_POLICY__BYPASS 3
> +#define        PACKET3_COPY_DATA__PQ_EXE_STATUS__DEFAULT 0
> +#define        PACKET3_COPY_DATA__PQ_EXE_STATUS__PHASE_UPDATE 1
>  #define        PACKET3_CP_DMA                                  0x41
>  #define        PACKET3_PFP_SYNC_ME                             0x42
>  #define        PACKET3_SURFACE_SYNC                            0x43
> @@ -160,6 +332,23 @@
>                  * 3 - SAMPLE_STREAMOUTSTAT*
>                  * 4 - *S_PARTIAL_FLUSH
>                  */
> +#define                PACKET3_EVENT_WRITE__EVENT_TYPE(x) ((((unsigned)(=
x)) & 0x3F) << 0)
> +#define                PACKET3_EVENT_WRITE__EVENT_INDEX(x) ((((unsigned)=
(x)) & 0xF) << 8)
> +#define                PACKET3_EVENT_WRITE__SAMP_PLST_CNTR_MODE(x) ((((u=
nsigned)(x)) & 0x3) << 29)
> +#define                PACKET3_EVENT_WRITE__OFFLOAD_ENABLE(x) ((((unsign=
ed)(x)) & 0x1) << 0)
> +#define        PACKET3_EVENT_WRITE__ADDRESS_LO(x) ((((unsigned)(x)) & 0x=
1FFFFFFF) << 3)
> +#define        PACKET3_EVENT_WRITE__ADDRESS_HI(x) ((unsigned)(x))
> +#define        PACKET3_EVENT_WRITE__EVENT_INDEX__OTHER 0
> +#define        PACKET3_EVENT_WRITE__EVENT_INDEX__SAMPLE_PIPELINESTAT 2
> +#define        PACKET3_EVENT_WRITE__EVENT_INDEX__CS_PARTIAL_FLUSH 4
> +#define        PACKET3_EVENT_WRITE__EVENT_INDEX__SAMPLE_STREAMOUTSTATS 8
> +#define        PACKET3_EVENT_WRITE__EVENT_INDEX__SAMPLE_STREAMOUTSTATS1 =
9
> +#define        PACKET3_EVENT_WRITE__EVENT_INDEX__SAMPLE_STREAMOUTSTATS2 =
10
> +#define        PACKET3_EVENT_WRITE__EVENT_INDEX__SAMPLE_STREAMOUTSTATS3 =
11
> +#define        PACKET3_EVENT_WRITE__SAMP_PLST_CNTR_MODE__LEGACY_MODE 0
> +#define        PACKET3_EVENT_WRITE__SAMP_PLST_CNTR_MODE__MIXED_MODE1 1
> +#define        PACKET3_EVENT_WRITE__SAMP_PLST_CNTR_MODE__NEW_MODE 2
> +#define        PACKET3_EVENT_WRITE__SAMP_PLST_CNTR_MODE__MIXED_MODE3 3
>  #define        PACKET3_EVENT_WRITE_EOP                         0x47
>  #define        PACKET3_EVENT_WRITE_EOS                         0x48
>  #define        PACKET3_RELEASE_MEM                             0x49
> @@ -304,6 +493,12 @@
>                  * 2: REVERSE
>                  */
>  #define        PACKET3_ACQUIRE_MEM_GCR_RANGE_IS_PA  (1 << 18)
> +#define        PACKET3_ACQUIRE_MEM__COHER_SIZE(x) ((unsigned)(x))
> +#define        PACKET3_ACQUIRE_MEM__COHER_SIZE_HI(x) ((((unsigned)(x)) &=
 0xFF) << 0)
> +#define        PACKET3_ACQUIRE_MEM__COHER_BASE_LO(x) ((unsigned)(x))
> +#define        PACKET3_ACQUIRE_MEM__COHER_BASE_HI(x) ((((unsigned)(x)) &=
 0xFFFFFF) << 0)
> +#define        PACKET3_ACQUIRE_MEM__POLL_INTERVAL(x) ((((unsigned)(x)) &=
 0xFFFF) << 0)
> +#define        PACKET3_ACQUIRE_MEM__GCR_CNTL(x) ((((unsigned)(x)) & 0x7F=
FFF) << 0)
>  #define        PACKET3_REWIND                                  0x59
>  #define        PACKET3_INTERRUPT                               0x5A
>  #define        PACKET3_GEN_PDEPTE                              0x5B
> @@ -330,11 +525,17 @@
>  #define        PACKET3_SET_SH_REG                              0x76
>  #define                PACKET3_SET_SH_REG_START                        0=
x00002c00
>  #define                PACKET3_SET_SH_REG_END                          0=
x00003000
> +#define        PACKET3_SET_SH_REG__REG_OFFSET(x) ((((unsigned)(x)) & 0xF=
FFF) << 0)
> +#define        PACKET3_SET_SH_REG__VMID_SHIFT(x) ((((unsigned)(x)) & 0x1=
F) << 23)
> +#define        PACKET3_SET_SH_REG__INDEX(x) ((((unsigned)(x)) & 0xF) << =
28)
> +#define        PACKET3_SET_SH_REG__INDEX__DEFAULT 0
> +#define        PACKET3_SET_SH_REG__INDEX__INSERT_VMID 1
>  #define        PACKET3_SET_SH_REG_OFFSET                       0x77
>  #define        PACKET3_SET_QUEUE_REG                           0x78
>  #define        PACKET3_SET_UCONFIG_REG                         0x79
>  #define                PACKET3_SET_UCONFIG_REG_START                   0=
x0000c000
>  #define                PACKET3_SET_UCONFIG_REG_END                     0=
x0000c400
> +#define        PACKET3_SET_UCONFIG_REG__REG_OFFSET(x) ((((unsigned)(x)) =
& 0xFFFF) << 0)
>  #define        PACKET3_SET_UCONFIG_REG_INDEX                   0x7A
>  #define        PACKET3_FORWARD_HEADER                          0x7C
>  #define        PACKET3_SCRATCH_RAM_WRITE                       0x7D
> @@ -369,6 +570,7 @@
>  #              define PACKET3_INVALIDATE_TLBS_DST_SEL(x)     ((x) << 0)
>  #              define PACKET3_INVALIDATE_TLBS_ALL_HUB(x)     ((x) << 4)
>  #              define PACKET3_INVALIDATE_TLBS_PASID(x)       ((x) << 5)
> +#              define PACKET3_INVALIDATE_TLBS_FLUSH_TYPE(x)  ((x) << 29)
>  #define        PACKET3_AQL_PACKET                              0x99
>  #define        PACKET3_DMA_DATA_FILL_MULTI                     0x9A
>  #define        PACKET3_SET_SH_REG_INDEX                        0x9B
> @@ -462,6 +664,12 @@
>  #              define PACKET3_QUERY_STATUS_ENG_SEL(x)          ((x) << 2=
5)
>  #define        PACKET3_RUN_LIST                                0xA5
>  #define        PACKET3_MAP_PROCESS_VM                          0xA6
> +
> +#define PACKET3_RUN_CLEANER_SHADER                      0xD2
> +/* 1. header
> + * 2. RESERVED [31:0]
> + */
> +
>  /* GFX11 */
>  #define        PACKET3_SET_Q_PREEMPTION_MODE                   0xF0
>  #              define PACKET3_SET_Q_PREEMPTION_MODE_IB_VMID(x)  ((x) << =
0)
> diff --git a/drivers/gpu/drm/amd/amdgpu/soc15d.h b/drivers/gpu/drm/amd/am=
dgpu/soc15d.h
> index b9cbeb389edc1..a5000c171c02c 100644
> --- a/drivers/gpu/drm/amd/amdgpu/soc15d.h
> +++ b/drivers/gpu/drm/amd/amdgpu/soc15d.h
> @@ -93,11 +93,25 @@
>  #define        PACKET3_DISPATCH_INDIRECT                       0x16
>  #define        PACKET3_ATOMIC_GDS                              0x1D
>  #define        PACKET3_ATOMIC_MEM                              0x1E
> +#define                PACKET3_ATOMIC_MEM__ATOMIC(x) ((((unsigned)(x)) &=
 0x3F) << 0)
> +#define                PACKET3_ATOMIC_MEM__COMMAND(x) ((((unsigned)(x)) =
& 0xF) << 8)
> +#define                PACKET3_ATOMIC_MEM__CACHE_POLICY(x) ((((unsigned)=
(x)) & 0x3) << 25)
> +#define                PACKET3_ATOMIC_MEM__ADDR_LO(x) (((unsigned)(x)) <=
< 0)
> +#define                PACKET3_ATOMIC_MEM__ADDR_HI(x) (((unsigned)(x)) <=
< 0)
> +#define                PACKET3_ATOMIC_MEM__SRC_DATA_LO(x) (((unsigned)(x=
)) << 0)
> +#define                PACKET3_ATOMIC_MEM__SRC_DATA_HI(x) (((unsigned)(x=
)) << 0)
> +#define                PACKET3_ATOMIC_MEM__CMP_DATA_LO(x) (((unsigned)(x=
)) << 0)
> +#define                PACKET3_ATOMIC_MEM__CMP_DATA_HI(x) (((unsigned)(x=
)) << 0)
> +#define                PACKET3_ATOMIC_MEM__LOOP_INTERVAL(x) ((((unsigned=
)(x)) & 0x1FFF) << 0)
> +#define        PACKET3_ATOMIC_MEM__COMMAND__SINGLE_PASS_ATOMIC 0
> +#define        PACKET3_ATOMIC_MEM__COMMAND__LOOP_UNTIL_COMPARE_SATISFIED=
 1
>  #define        PACKET3_OCCLUSION_QUERY                         0x1F
>  #define        PACKET3_SET_PREDICATION                         0x20
>  #define        PACKET3_REG_RMW                                 0x21
>  #define        PACKET3_COND_EXEC                               0x22
>  #define        PACKET3_PRED_EXEC                               0x23
> +#define                PACKET3_PRED_EXEC__EXEC_COUNT(x)        ((((unsig=
ned)(x)) & 0x3FFF) << 0)
> +#define                PACKET3_PRED_EXEC__VIRTUAL_XCC_ID_SELECT(x)     (=
(((unsigned)(x)) & 0xFF) << 24)
>  #define        PACKET3_DRAW_INDIRECT                           0x24
>  #define        PACKET3_DRAW_INDEX_INDIRECT                     0x25
>  #define        PACKET3_INDEX_BASE                              0x26
> @@ -132,6 +146,28 @@
>                  * 1 - pfp
>                  * 2 - ce
>                  */
> +#define                PACKET3_WRITE_DATA__DST_SEL(x) ((((unsigned)(x)) =
& 0xF) << 8)
> +#define                PACKET3_WRITE_DATA__ADDR_INCR(x) ((((unsigned)(x)=
) & 0x1) << 16)
> +#define                PACKET3_WRITE_DATA__RESUME_VF_MI300(x) ((((unsign=
ed)(x)) & 0x1) << 19)
> +#define                PACKET3_WRITE_DATA__WR_CONFIRM(x) ((((unsigned)(x=
)) & 0x1) << 20)
> +#define                PACKET3_WRITE_DATA__CACHE_POLICY(x) ((((unsigned)=
(x)) & 0x3) << 25)
> +#define                PACKET3_WRITE_DATA__DST_MMREG_ADDR(x) ((((unsigne=
d)(x)) & 0x3FFFF) << 0)
> +#define                PACKET3_WRITE_DATA__DST_GDS_ADDR(x) ((((unsigned)=
(x)) & 0xFFFF) << 0)
> +#define                PACKET3_WRITE_DATA__DST_MEM_ADDR_LO(x) ((((unsign=
ed)(x)) & 0x3FFFFFFF) << 2)
> +#define                PACKET3_WRITE_DATA__DST_MEM_ADDR_HI(x) ((unsigned=
)(x))
> +#define                PACKET3_WRITE_DATA__DST_SEL__MEM_MAPPED_REGISTER =
       0
> +#define                PACKET3_WRITE_DATA__DST_SEL__TC_L2      2
> +#define                PACKET3_WRITE_DATA__DST_SEL__GDS        3
> +#define                PACKET3_WRITE_DATA__DST_SEL__MEMORY     5
> +#define                PACKET3_WRITE_DATA__DST_SEL__MEMORY_MAPPED_ADC_PE=
RSISTENT_STATE 6
> +#define                PACKET3_WRITE_DATA__ADDR_INCR__INCREMENT_ADDRESS =
       0
> +#define                PACKET3_WRITE_DATA__ADDR_INCR__DO_NOT_INCREMENT_A=
DDRESS 1
> +#define                PACKET3_WRITE_DATA__WR_CONFIRM__DO_NOT_WAIT_FOR_W=
RITE_CONFIRMATION      0
> +#define                PACKET3_WRITE_DATA__WR_CONFIRM__WAIT_FOR_WRITE_CO=
NFIRMATION     1
> +#define                PACKET3_WRITE_DATA__CACHE_POLICY__LRU   0
> +#define                PACKET3_WRITE_DATA__CACHE_POLICY__STREAM        1
> +#define                PACKET3_WRITE_DATA__CACHE_POLICY__NOA   2
> +#define                PACKET3_WRITE_DATA__CACHE_POLICY__BYPASS        3
>  #define        PACKET3_DRAW_INDEX_INDIRECT_MULTI               0x38
>  #define        PACKET3_MEM_SEMAPHORE                           0x39
>  #              define PACKET3_SEM_USE_MAILBOX       (0x1 << 16)
> @@ -160,6 +196,33 @@
>                 /* 0 - me
>                  * 1 - pfp
>                  */
> +#define                PACKET3_WAIT_REG_MEM__FUNCTION(x) ((((unsigned)(x=
)) & 0x7) << 0)
> +#define                PACKET3_WAIT_REG_MEM__MEM_SPACE(x) ((((unsigned)(=
x)) & 0x3) << 4)
> +#define                PACKET3_WAIT_REG_MEM__OPERATION(x) ((((unsigned)(=
x)) & 0x3) << 6)
> +#define                PACKET3_WAIT_REG_MEM__MES_INTR_PIPE(x) ((((unsign=
ed)(x)) & 0x3) << 22)
> +#define                PACKET3_WAIT_REG_MEM__MES_ACTION(x) ((((unsigned)=
(x)) & 0x1) << 24)
> +#define                PACKET3_WAIT_REG_MEM__CACHE_POLICY(x) ((((unsigne=
d)(x)) & 0x3) << 25)
> +#define                PACKET3_WAIT_REG_MEM__MEM_POLL_ADDR_LO(x) ((((uns=
igned)(x)) & 0x3FFFFFFF) << 2)
> +#define                PACKET3_WAIT_REG_MEM__REG_POLL_ADDR(x) ((((unsign=
ed)(x)) & 0x3FFFF) << 0)
> +#define                PACKET3_WAIT_REG_MEM__REG_WRITE_ADDR1(x) ((((unsi=
gned)(x)) & 0x3FFFF) << 0)
> +#define                PACKET3_WAIT_REG_MEM__MEM_POLL_ADDR_HI(x) ((unsig=
ned)(x))
> +#define                PACKET3_WAIT_REG_MEM__REG_WRITE_ADDR2(x) ((((unsi=
gned)(x)) & 0x3FFFF) << 0)
> +#define                PACKET3_WAIT_REG_MEM__REFERENCE(x) ((unsigned)(x)=
)
> +#define                PACKET3_WAIT_REG_MEM__MASK(x) ((unsigned)(x))
> +#define                PACKET3_WAIT_REG_MEM__POLL_INTERVAL(x) ((((unsign=
ed)(x)) & 0xFFFF) << 0)
> +#define                PACKET3_WAIT_REG_MEM__OPTIMIZE_ACE_OFFLOAD_MODE(x=
) ((((unsigned)(x)) & 0x1) << 31)
> +#define                PACKET3_WAIT_REG_MEM__FUNCTION__ALWAYS_PASS     0
> +#define                PACKET3_WAIT_REG_MEM__FUNCTION__LESS_THAN_REF_VAL=
UE     1
> +#define                PACKET3_WAIT_REG_MEM__FUNCTION__LESS_THAN_EQUAL_T=
O_THE_REF_VALUE        2
> +#define                PACKET3_WAIT_REG_MEM__FUNCTION__EQUAL_TO_THE_REFE=
RENCE_VALUE    3
> +#define                PACKET3_WAIT_REG_MEM__FUNCTION__NOT_EQUAL_REFEREN=
CE_VALUE       4
> +#define                PACKET3_WAIT_REG_MEM__FUNCTION__GREATER_THAN_OR_E=
QUAL_REFERENCE_VALUE   5
> +#define                PACKET3_WAIT_REG_MEM__FUNCTION__GREATER_THAN_REFE=
RENCE_VALUE    6
> +#define                PACKET3_WAIT_REG_MEM__MEM_SPACE__REGISTER_SPACE 0
> +#define                PACKET3_WAIT_REG_MEM__MEM_SPACE__MEMORY_SPACE   1
> +#define                PACKET3_WAIT_REG_MEM__OPERATION__WAIT_REG_MEM   0
> +#define                PACKET3_WAIT_REG_MEM__OPERATION__WR_WAIT_WR_REG 1
> +#define                PACKET3_WAIT_REG_MEM__OPERATION__WAIT_MEM_PREEMPT=
ABLE   3
>  #define        PACKET3_INDIRECT_BUFFER                         0x3F
>  #define                INDIRECT_BUFFER_VALID                   (1 << 23)
>  #define                INDIRECT_BUFFER_CACHE_POLICY(x)         ((x) << 2=
8)
> @@ -169,7 +232,63 @@
>                  */
>  #define     INDIRECT_BUFFER_PRE_ENB(x)          ((x) << 21)
>  #define     INDIRECT_BUFFER_PRE_RESUME(x)               ((x) << 30)
> +#define                PACKET3_INDIRECT_BUFFER__IB_BASE_LO(x) ((((unsign=
ed)(x)) & 0x3FFFFFFF) << 2)
> +#define                PACKET3_INDIRECT_BUFFER__IB_BASE_HI(x) ((unsigned=
)(x))
> +#define                PACKET3_INDIRECT_BUFFER__IB_SIZE(x) ((((unsigned)=
(x)) & 0xFFFFF) << 0)
> +#define                PACKET3_INDIRECT_BUFFER__CHAIN(x) ((((unsigned)(x=
)) & 0x1) << 20)
> +#define                PACKET3_INDIRECT_BUFFER__OFFLOAD_POLLING(x) ((((u=
nsigned)(x)) & 0x1) << 21)
> +#define                PACKET3_INDIRECT_BUFFER__VALID(x) ((((unsigned)(x=
)) & 0x1) << 23)
> +#define                PACKET3_INDIRECT_BUFFER__VMID(x) ((((unsigned)(x)=
) & 0xF) << 24)
> +#define                PACKET3_INDIRECT_BUFFER__CACHE_POLICY(x) ((((unsi=
gned)(x)) & 0x3) << 28)
> +#define                PACKET3_INDIRECT_BUFFER__PRIV(x) ((((unsigned)(x)=
) & 0x1) << 31)
> +#define                PACKET3_INDIRECT_BUFFER__CACHE_POLICY__LRU      0
> +#define                PACKET3_INDIRECT_BUFFER__CACHE_POLICY__STREAM   1
>  #define        PACKET3_COPY_DATA                               0x40
> +#define                PACKET3_COPY_DATA__SRC_SEL(x) ((((unsigned)(x)) &=
 0xF) << 0)
> +#define                PACKET3_COPY_DATA__DST_SEL(x) ((((unsigned)(x)) &=
 0xF) << 8)
> +#define                PACKET3_COPY_DATA__SRC_CACHE_POLICY(x) ((((unsign=
ed)(x)) & 0x3) << 13)
> +#define                PACKET3_COPY_DATA__COUNT_SEL(x) ((((unsigned)(x))=
 & 0x1) << 16)
> +#define                PACKET3_COPY_DATA__WR_CONFIRM(x) ((((unsigned)(x)=
) & 0x1) << 20)
> +#define                PACKET3_COPY_DATA__DST_CACHE_POLICY(x) ((((unsign=
ed)(x)) & 0x3) << 25)
> +#define                PACKET3_COPY_DATA__PQ_EXE_STATUS(x) ((((unsigned)=
(x)) & 0x1) << 29)
> +#define                PACKET3_COPY_DATA__SRC_REG_OFFSET(x) ((((unsigned=
)(x)) & 0x3FFFF) << 0)
> +#define                PACKET3_COPY_DATA__SRC_32B_ADDR_LO(x) ((((unsigne=
d)(x)) & 0x3FFFFFFF) << 2)
> +#define                PACKET3_COPY_DATA__SRC_64B_ADDR_LO(x) ((((unsigne=
d)(x)) & 0x1FFFFFFF) << 3)
> +#define                PACKET3_COPY_DATA__SRC_GDS_ADDR_LO(x) ((((unsigne=
d)(x)) & 0xFFFF) << 0)
> +#define                PACKET3_COPY_DATA__IMM_DATA(x) ((unsigned)(x))
> +#define                PACKET3_COPY_DATA__SRC_MEMTC_ADDR_HI(x) ((unsigne=
d)(x))
> +#define                PACKET3_COPY_DATA__SRC_IMM_DATA(x) ((unsigned)(x)=
)
> +#define                PACKET3_COPY_DATA__DST_REG_OFFSET(x) ((((unsigned=
)(x)) & 0x3FFFF) << 0)
> +#define                PACKET3_COPY_DATA__DST_32B_ADDR_LO(x) ((((unsigne=
d)(x)) & 0x3FFFFFFF) << 2)
> +#define                PACKET3_COPY_DATA__DST_64B_ADDR_LO(x) ((((unsigne=
d)(x)) & 0x1FFFFFFF) << 3)
> +#define                PACKET3_COPY_DATA__DST_GDS_ADDR_LO(x) ((((unsigne=
d)(x)) & 0xFFFF) << 0)
> +#define                PACKET3_COPY_DATA__DST_ADDR_HI(x) ((unsigned)(x))
> +#define                PACKET3_COPY_DATA__SRC_SEL__MEM_MAPPED_REGISTER 0
> +#define                PACKET3_COPY_DATA__SRC_SEL__MEMORY      1
> +#define                PACKET3_COPY_DATA__SRC_SEL__TC_L2       2
> +#define                PACKET3_COPY_DATA__SRC_SEL__GDS 3
> +#define                PACKET3_COPY_DATA__SRC_SEL__PERFCOUNTERS        4
> +#define                PACKET3_COPY_DATA__SRC_SEL__IMMEDIATE_DATA      5
> +#define                PACKET3_COPY_DATA__SRC_SEL__ATOMIC_RETURN_DATA  6
> +#define                PACKET3_COPY_DATA__SRC_SEL__GDS_ATOMIC_RETURN_DAT=
A0     7
> +#define                PACKET3_COPY_DATA__SRC_SEL__GDS_ATOMIC_RETURN_DAT=
A1     8
> +#define                PACKET3_COPY_DATA__SRC_SEL__GPU_CLOCK_COUNT     9
> +#define                PACKET3_COPY_DATA__DST_SEL__MEM_MAPPED_REGISTER 0
> +#define                PACKET3_COPY_DATA__DST_SEL__TC_L2       2
> +#define                PACKET3_COPY_DATA__DST_SEL__GDS 3
> +#define                PACKET3_COPY_DATA__DST_SEL__PERFCOUNTERS        4
> +#define                PACKET3_COPY_DATA__DST_SEL__MEMORY      5
> +#define                PACKET3_COPY_DATA__DST_SEL__MEM_MAPPED_REG_DC   6
> +#define                PACKET3_COPY_DATA__SRC_CACHE_POLICY__LRU        0
> +#define                PACKET3_COPY_DATA__SRC_CACHE_POLICY__STREAM 1
> +#define                PACKET3_COPY_DATA__COUNT_SEL__32_BITS_OF_DATA   0
> +#define                PACKET3_COPY_DATA__COUNT_SEL__64_BITS_OF_DATA   1
> +#define                PACKET3_COPY_DATA__WR_CONFIRM__DO_NOT_WAIT_FOR_CO=
NFIRMATION     0
> +#define                PACKET3_COPY_DATA__WR_CONFIRM__WAIT_FOR_CONFIRMAT=
ION    1
> +#define                PACKET3_COPY_DATA__DST_CACHE_POLICY__LRU        0
> +#define                PACKET3_COPY_DATA__DST_CACHE_POLICY__STREAM     1
> +#define                PACKET3_COPY_DATA__PQ_EXE_STATUS__DEFAULT       0
> +#define                PACKET3_COPY_DATA__PQ_EXE_STATUS__PHASE_UPDATE  1
>  #define        PACKET3_PFP_SYNC_ME                             0x42
>  #define        PACKET3_COND_WRITE                              0x45
>  #define        PACKET3_EVENT_WRITE                             0x46
> @@ -181,6 +300,15 @@
>                  * 3 - SAMPLE_STREAMOUTSTAT*
>                  * 4 - *S_PARTIAL_FLUSH
>                  */
> +#define                PACKET3_EVENT_WRITE__EVENT_TYPE(x) ((((unsigned)(=
x)) & 0x3F) << 0)
> +#define                PACKET3_EVENT_WRITE__EVENT_INDEX(x) ((((unsigned)=
(x)) & 0xF) << 8)
> +#define                PACKET3_EVENT_WRITE__OFFLOAD_ENABLE(x) ((((unsign=
ed)(x)) & 0x1) << 31)
> +#define                PACKET3_EVENT_WRITE__SAMP_PLST_CNTR_MODE(x) ((((u=
nsigned)(x)) & 0x3) << 29)
> +#define                PACKET3_EVENT_WRITE__ADDRESS_LO(x) ((((unsigned)(=
x)) & 0x1FFFFFFF) << 3)
> +#define                PACKET3_EVENT_WRITE__ADDRESS_HI(x) (((unsigned)(x=
)) << 0)
> +#define                PACKET3_EVENT_WRITE__EVENT_INDEX__OTHER 0
> +#define                PACKET3_EVENT_WRITE__EVENT_INDEX__SAMPLE_PIPELINE=
STATS  2
> +#define                PACKET3_EVENT_WRITE__EVENT_INDEX__CS_PARTIAL_FLUS=
H      4
>  #define        PACKET3_RELEASE_MEM                             0x49
>  #define                EVENT_TYPE(x)                           ((x) << 0=
)
>  #define                EVENT_INDEX(x)                          ((x) << 8=
)
> @@ -286,6 +414,13 @@
>  #define        PACKET3_ACQUIRE_MEM_CP_COHER_CNTL_SH_ICACHE_ACTION_ENA(x)=
 ((x) << 29)
>  #define        PACKET3_ACQUIRE_MEM_CP_COHER_CNTL_SH_KCACHE_WB_ACTION_ENA=
(x) ((x) << 30)
>  #define        PACKET3_REWIND                                  0x59
> +#define                PACKET3_ACQUIRE_MEM__COHER_SIZE(x) ((unsigned)(x)=
)
> +#define        PACKET3_ACQUIRE_MEM__COHER_SIZE_HI(x) ((((unsigned)(x)) &=
 0xFF) << 0)
> +#define        PACKET3_ACQUIRE_MEM__COHER_SIZE_HI_VG10(x) ((((unsigned)(=
x)) & 0xFFFFFF) << 0)
> +#define        PACKET3_ACQUIRE_MEM__COHER_BASE_LO(x) ((unsigned)(x))
> +#define        PACKET3_ACQUIRE_MEM__COHER_BASE_HI(x) ((((unsigned)(x)) &=
 0xFFFFFF) << 0)
> +#define        PACKET3_ACQUIRE_MEM__POLL_INTERVAL(x) ((((unsigned)(x)) &=
 0xFFFF) << 0)
> +#define        PACKET3_ACQUIRE_MEM__GCR_CNTL(x) ((((unsigned)(x)) & 0x7F=
F) << 0)
>  #define        PACKET3_LOAD_UCONFIG_REG                        0x5E
>  #define        PACKET3_LOAD_SH_REG                             0x5F
>  #define        PACKET3_LOAD_CONFIG_REG                         0x60
> @@ -300,12 +435,16 @@
>  #define        PACKET3_SET_SH_REG                              0x76
>  #define                PACKET3_SET_SH_REG_START                        0=
x00002c00
>  #define                PACKET3_SET_SH_REG_END                          0=
x00003000
> +#define        PACKET3_SET_SH_REG__REG_OFFSET(x) ((((unsigned)(x)) & 0xF=
FFF) << 0)
> +#define        PACKET3_SET_SH_REG__VMID_SHIFT(x) ((((unsigned)(x)) & 0x1=
F) << 23)
> +#define        PACKET3_SET_SH_REG__INDEX(x) ((((unsigned)(x)) & 0xF) << =
28)
>  #define        PACKET3_SET_SH_REG_OFFSET                       0x77
>  #define        PACKET3_SET_QUEUE_REG                           0x78
>  #define        PACKET3_SET_UCONFIG_REG                         0x79
>  #define                PACKET3_SET_UCONFIG_REG_START                   0=
x0000c000
>  #define                PACKET3_SET_UCONFIG_REG_END                     0=
x0000c400
>  #define                PACKET3_SET_UCONFIG_REG_INDEX_TYPE              (=
2 << 28)
> +#define        PACKET3_SET_UCONFIG_REG__REG_OFFSET(x) ((((unsigned)(x)) =
& 0xFFFF) << 0)
>  #define        PACKET3_SCRATCH_RAM_WRITE                       0x7D
>  #define        PACKET3_SCRATCH_RAM_READ                        0x7E
>  #define        PACKET3_LOAD_CONST_RAM                          0x80
> --
> 2.48.1
>
