<<<<<<< HEAD
Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Shine/Desktop/Git/CPU/CPUproject/test_pc_isim_beh.exe -prj C:/Users/Shine/Desktop/Git/CPU/CPUproject/test_pc_beh.prj work.test_pc 
=======
Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/MemSignalController_test_isim_beh.exe -prj D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/MemSignalController_test_beh.prj work.MemSignalController_test 
>>>>>>> 8b4c96d468bd1997efd490f2d86ed7bb33e83a72
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
<<<<<<< HEAD
Parsing VHDL file "C:/Users/Shine/Desktop/Git/CPU/CPUproject/constantsIF.vhd" into library work
Parsing VHDL file "C:/Users/Shine/Desktop/Git/CPU/CPUproject/PCSrcMux.vhd" into library work
Parsing VHDL file "C:/Users/Shine/Desktop/Git/CPU/CPUproject/PCIncreasor.vhd" into library work
Parsing VHDL file "C:/Users/Shine/Desktop/Git/CPU/CPUproject/PC.vhd" into library work
Parsing VHDL file "C:/Users/Shine/Desktop/Git/CPU/CPUproject/JumpController.vhd" into library work
Parsing VHDL file "C:/Users/Shine/Desktop/Git/CPU/CPUproject/Test_PC_Jump.vhd" into library work
Parsing VHDL file "C:/Users/Shine/Desktop/Git/CPU/CPUproject/test_pc.vhd" into library work
=======
Parsing VHDL file "D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/constantsIF.vhd" into library work
Parsing VHDL file "D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/MemSignalController.vhd" into library work
Parsing VHDL file "D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/MemSignalController_test.vhd" into library work
>>>>>>> 8b4c96d468bd1997efd490f2d86ed7bb33e83a72
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package constantsif
<<<<<<< HEAD
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity JumpController [jumpcontroller_default]
Compiling architecture arch of entity PCIncreasor [pcincreasor_default]
Compiling architecture behavioral of entity PCSrcMux [pcsrcmux_default]
Compiling architecture behavioral of entity Test_PC_Jump [test_pc_jump_default]
Compiling architecture behavior of entity test_pc
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable C:/Users/Shine/Desktop/Git/CPU/CPUproject/test_pc_isim_beh.exe
Fuse Memory Usage: 35452 KB
Fuse CPU Usage: 952 ms
=======
Compiling architecture behavioral of entity MemSignalController [memsignalcontroller_default]
Compiling architecture behavior of entity memsignalcontroller_test
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable D:/XilinxWorkspace/CPUThinPad/CPU/CPUproject/MemSignalController_test_isim_beh.exe
Fuse Memory Usage: 36580 KB
Fuse CPU Usage: 421 ms
>>>>>>> 8b4c96d468bd1997efd490f2d86ed7bb33e83a72
