[
  {
    "type": "numerical",
    "question": "Question 1 An application executes [latex]6.4 \\times 10^8[/latex] number of instructions in 6.3 seconds. There are four types of instructions, the details of which are given in the table. The duration of a clock cycle in nanoseconds is _________. (rounded off to one decimal place)\n\n[latex] \\begin{array}{|c|c|c|}\n\\hline\n\\text{Instruction type} & \\text{Clock cycles required per instruction (CPI)} & \\text{Number of instructions executed} \\\\\n\\hline\n\\text{Branch} & 2 & 2.25 \\times 10^8 \\\\\n\\text{Load} & 5 & 1.20 \\times 10^8 \\\\\n\\text{Store} & 4 & 1.65 \\times 10^8 \\\\\n\\text{Arithmetic} & 3 & 1.30 \\times 10^8 \\\\\n\\hline\n\\end{array} [/latex]",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 3.0,
    "max": 3.0
  },
  {
    "type": "numerical",
    "question": "Question 2 A 5-stage instruction pipeline has stage delays of 180, 250, 150, 170, and 250, respectively, in nanoseconds. The delay of an inter-stage latch is 10 nanoseconds. Assume that there are no pipeline stalls due to branches and other hazards. The time taken to process 1000 instructions in microseconds is __________ . (rounded off to two decimal places)",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 260.2,
    "max": 261.2
  },
  {
    "type": "numerical",
    "question": "Question 3 Given a computing system with two levels of cache (L1 and L2) and a main memory. The first level (L1) cache access time is 1 nanosecond (ns) and the \"hit rate\" for L1 cache is 90% while the processor is accessing the data from L1 cache. Whereas, for the second level (L2) cache, the \"hit rate\" is 80% and the \"miss penalty\" for transferring data from L2 cache to L1 cache is 10 ns. The \"miss penalty\" for the data to be transferred from main memory to L2 cache is 100 ns. Then the average memory access time in this system in nanoseconds is ___________ . (rounded off to one decimal place)",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 4.0,
    "max": 4.0
  },
  {
    "type": "mcq",
    "question": "Question 4 For a direct-mapped cache, 4 bits are used for the tag field and 12 bits are used to index into a cache block. The size of each cache block is one byte. Assume that there is no other information stored for each cache block. Which ONE of the following is the CORRECT option for the sizes of the main memory and the cache memory in this system (byte addressable), respectively?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "64 KB and 4 KB",
      "B": "128 KB and 16 KB",
      "C": "64 KB and 8 KB",
      "D": "128 KB and 6 KB"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 5 Which of the following is/are part of an Instruction Set Architecture of a processor?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "The size of the cache memory",
      "B": "The clock frequency of the processor",
      "C": "The number of cache memory levels",
      "D": "The total number of registers"
    },
    "correct_answer": "D"
  },
  {
    "type": "numerical",
    "question": "Question 6 A computer has a memory hierarchy consisting of two-level cache (L1 and L2) and a main memory. If the processor needs to access data from memory, it first looks into L1 cache. If the data is not found in L1 cache, it goes to L2 cache. If it fails to get the data from L2 cache, it goes to main memory, where the data is definitely available. Hit rates and access times of various memory units are shown in the figure. The average memory access time in nanoseconds (ns) is _________. (rounded off to two decimal places)",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page2_q1.webp",
    "min": 11.83,
    "max": 11.87
  },
  {
    "type": "mcq",
    "question": "Question 7 A processor has 64 general-purpose registers and 50 distinct instruction types. An instruction is encoded in 32-bits. What is the maximum number of bits that can be used to store the immediate operand for the given instruction? ADD  R1, #25       // R1 = R1 + 25",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "16",
      "B": "20",
      "C": "22",
      "D": "24"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 8 Consider a memory system with 1M bytes of main memory and 16K bytes of cache memory. Assume that the processor generates 20-bit memory address, and the cache block size is 16 bytes. If the cache uses direct mapping, how many bits will be required to store all the tag values? [Assume memory is byte addressable, 1K = [latex]2^{10}[/latex], 1M = [latex]2^{20}[/latex].]",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex]6 \\times 2^{10}[/latex]",
      "B": "[latex]8 \\times 2^{10}[/latex]",
      "C": "[latex]2^{12}[/latex]",
      "D": "[latex]2^{14}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 9 A partial data path of a processor is given in the figure, where [latex]RA[/latex], [latex]RB[/latex], and [latex]RZ[/latex] are 32-bit registers. Which option(s) is/are CORRECT related to arithmetic operations using the data path as shown?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page2_q4.webp",
    "options": {
      "A": "The data path can implement arithmetic operations involving two registers.",
      "B": "The data path can implement arithmetic operations involving one register and one immediate value.",
      "C": "The data path can implement arithmetic operations involving two immediate values.",
      "D": "The data path can only implement arithmetic operations involving one register and one immediate value."
    },
    "correct_answers": [
      "A",
      "B",
      "C"
    ]
  },
  {
    "type": "mcq",
    "question": "Question 10 Suppose a program is running on a non-pipelined single processor computer system. The computer is connected to an external device that can interrupt the processor asynchronously. The processor needs to execute the interrupt service routine (ISR) to serve this interrupt. The following steps (not necessarily in order) are taken by the processor when the interrupt arrives: (i) The processor saves the content of the program counter. (ii) The program counter is loaded with the start address of the ISR. (iii) The processor finishes the present instruction. Which ONE of the following is the CORRECT sequence of steps?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "(iii), (i), (ii)",
      "B": "(i), (iii), (ii)",
      "C": "(i), (ii), (iii)",
      "D": "(iii), (ii), (i)"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 11 A processor uses a 32-bit instruction format and supports byte-addressable memory\naccess. The ISA of the processor has 150 distinct instructions. The instructions are\nequally divided into two types, namely R-type and I-type, whose formats are shown\nbelow. In the OPCODE, 1 bit is used to distinguish between I-type and R-type instructions\nand the remaining bits indicate the operation. The processor has 50 architectural\nregisters, and all register fields in the instructions are of equal size. Let X be the number of bits used to encode the UNUSED field, Y be the number\nof bits used to encode the OPCODE field, and Z be the number of bits used to\nencode the immediate value/address field. The value of X + 2Y + Z is ______",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page3_q1.webp",
    "min": 34.0,
    "max": 34.0
  },
  {
    "type": "numerical",
    "question": "Question 12 A non-pipelined instruction execution unit operating at 2 GHz takes an average of\n6 cycles to execute an instruction of a program P. The unit is then redesigned to\noperate on a 5-stage pipeline at 2 GHz. Assume that the ideal throughput of the\npipelined unit is 1 instruction per cycle. In the execution of program P,\n20% instructions incur an average of 2 cycles stall due to data hazards and\n20% instructions incur an average of 3 cycles stall due to control hazards. The\nspeedup (rounded off to one decimal place) obtained by the pipelined design over\nthe non-pipelined design is ________",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 2.9,
    "max": 3.1
  },
  {
    "type": "numerical",
    "question": "Question 13 A processor with 16 general purpose registers uses a 32-bit instruction format. The\ninstruction format consists of an opcode field, an addressing mode field, two register\noperand fields, and a 16-bit scalar field. If 8 addressing modes are to be supported,\nthe maximum number of unique opcodes possible for every addressing mode\nis _________",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 32.0,
    "max": 32.0
  },
  {
    "type": "numerical",
    "question": "Question 14 Consider a disk with the following specifications: rotation speed of 6000 RPM,\naverage seek time of 5 milliseconds, 500 sectors/track, 512-byte sectors.\nA file has content stored in 3000 sectors located randomly on the disk. Assuming\naverage rotational latency, the total time (in seconds, rounded off to 2 decimal\nplaces) to read the entire file from the disk is _______",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 29.5,
    "max": 30.5
  },
  {
    "type": "mcq",
    "question": "Question 15 An instruction format has the following structure: Instruction Number: [latex]Opcode \\; \\; destination reg, \\;\\; source reg-1, \\;\\;source reg-2[/latex] Consider the following sequence of instructions to be executed in a pipelined\nprocessor: I1: DIV R3, R1, R2 I2: SUB R5, R3, R4 I3: ADD R3, R5, R6 I4: MUL R7, R3, R8 Which of the following statements is/are TRUE",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "There is a RAW dependency on R3 between I1 and I2",
      "B": "There is a WAR dependency on R3 between I1 and I3",
      "C": "There is a RAW dependency on R3 between I2 and I3",
      "D": "There is a WAW dependency on R3 between I3 and I4"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 16 Consider  a  computer  with  a  4  MHz  processor.  Its  DMA  controller  can  transfer 8 bytes in 1 cycle from a device to main memory through cycle stealing at regular intervals. Which one of the following is the data transfer rate (in bits per second) of the DMA controller if 1% of the processor cycles are used for DMA?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "2,56,000",
      "B": "3,200",
      "C": "25,60,000",
      "D": "32,000"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 17 A given program has 25% load/store instructions. Suppose the ideal CPI (cycles per\ninstruction) without any memory stalls is 2. The program exhibits 2% miss rate on\ninstruction cache and 8% miss rate on data cache. The miss penalty is 100 cycles.\nThe speedup (rounded off to two decimal places) achieved with a perfect cache (i.e.,\nwith NO data or instruction cache misses) is _________",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 3.0,
    "max": 3.0
  },
  {
    "type": "numerical",
    "question": "Question 18 The baseline execution time of a program on a 2 GHz single core machine is\n100 nanoseconds (ns). The code corresponding to 90% of the execution time can be\nfully parallelized. The overhead for using an additional core is 10 ns when running\non a multicore system. Assume that all cores in the multicore system run their share\nof the parallelized code for an equal amount of time. The number of cores that minimize the execution time of the program is _______",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 3.0,
    "max": 3.0
  },
  {
    "type": "numerical",
    "question": "Question 19 Consider a 512 GB hard disk with 32 storage surfaces. There are 4096 sectors per\ntrack and each sector holds 1024 bytes of data. The number of cylinders in the hard\ndisk is ____",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 4096.0,
    "max": 4096.0
  },
  {
    "type": "mcq",
    "question": "Question 20 Consider two set-associative cache memory architectures: WBC, which uses the\nwrite back policy, and WTC, which uses the write through policy. Both of them use\nthe LRU (Least Recently Used) block replacement policy. The cache memory is\nconnected to the main memory. Which of the following statements is/are TRUE?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "A read miss in WBC never evicts a dirty block",
      "B": "A read miss in WTC never triggers a write back operation of a cache block to\nmain memory",
      "C": "A write hit in WBC can modify the value of the dirty bit of a cache block",
      "D": "A write miss in WTC always writes the victim cache block to main memory\nbefore loading the missed block to the cache"
    },
    "correct_answers": [
      "B",
      "C"
    ]
  },
  {
    "type": "mcq",
    "question": "Question 21 Consider a 5-stage pipelined processor with Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Register Writeback (WB) stages. Which of the following statements about forwarding is/are CORRECT?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "In a pipelined execution, forwarding means the result from a source stage of an\nearlier instruction is passed on to the destination stage of a later instruction",
      "B": "In forwarding, data from the output of the MEM stage can be passed on to the\ninput of the EX stage of the next instruction",
      "C": "Forwarding cannot prevent all pipeline stalls",
      "D": "Forwarding does not require any extra hardware to retrieve the data from the\npipeline stages"
    },
    "correct_answers": [
      "A",
      "B",
      "C"
    ]
  },
  {
    "type": "mcq",
    "question": "Question 22 Which one of the following statements is FALSE?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "In the cycle stealing mode of DMA, one word of data is transferred between an I/O\ndevice and main memory in a stolen cycle",
      "B": "For bulk data transfer, the burst mode of DMA has a higher throughput than the\ncycle stealing mode",
      "C": "Programmed I/O mechanism has a better CPU utilization than the interrupt driven\nI/O mechanism",
      "D": "The CPU can start executing an interrupt service routine faster with vectored\ninterrupts than with non-vectored interrupts"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 23 An 8-way set associative cache of size 64 KB (1 KB = 1024 bytes) is used in a\nsystem with 32-bit address. The address is sub-divided into TAG, INDEX, and\nBLOCK OFFSET. The number of bits in the TAG is ____.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 19.0,
    "max": 19.0
  },
  {
    "type": "mcq",
    "question": "Question 24 A 4 kilobyte (KB) byte-addressable memory is realized using four 1 KB memory\nblocks. Two input address lines (IA4 and IA3) are connected to the chip select\n(CS) port of these memory blocks through a decoder as shown in the figure. The\nremaining ten input address lines from IA11-IA0 are connected to the address\nport of these blocks. The chip select (CS) is active high. The input memory addresses (IA11-IA0), in decimal, for the starting locations\n(Addr=0) of each block (indicated as X1, X2, X3, X4 in the figure) are among the\noptions given below. Which one of the following options is CORRECT?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page5_q4.webp",
    "options": {
      "A": "(0, 1, 2, 3)",
      "B": "(0, 1024, 2048, 3072)",
      "C": "(0, 8, 16, 24)",
      "D": "(0, 0, 0, 0)"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 25 Consider the given C-code and its corresponding assembly code, with a few\noperands U1-U4 being unknown. Some useful information as well as the semantics\nof each unique assembly instruction is annotated as inline comments in the code.\nThe memory is byte-addressable. Which one of the following options is a CORRECT replacement for operands in\nthe position (U1, U2, U3, U4) in the above assembly code?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page5_q5.webp",
    "options": {
      "A": "(8, 4, 1, Lo2)",
      "B": "(3, 4, 4, Lo1)",
      "C": "(8, 1, 1, Lo2)",
      "D": "(3, 1, 1, Lo1)"
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 26 A keyboard connected to a computer is used at a rate of 1 keystroke per second.\nThe computer system polls the keyboard every 10 ms (milli seconds) to check for\na keystroke and consumes 100 [latex] \\mu s[/latex] (micro seconds) for each poll. If it is determined\nafter polling that a key has been pressed, the system consumes an additional 200\n[latex] \\mu s[/latex] to process the keystroke. Let [latex] T_1[/latex] denote the fraction of a second spent in polling\nand processing a keystroke. In an alternative implementation, the system uses interrupts instead of polling.\nAn interrupt is raised for every keystroke. It takes a total of 1 ms for servicing an\ninterrupt and processing a keystroke. Let  [latex] T_2[/latex] denote the fraction of a second spent\nin servicing the interrupt and processing a keystroke.\nThe ratio [latex] \\frac{T_1}{T_2}[/latex]\nis ______ . (Rounded off to one decimal place)",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 10.2,
    "max": 10.2
  },
  {
    "type": "numerical",
    "question": "Question 27 Consider a 3-stage pipelined processor having a delay of 10 ns (nanoseconds),\n20 ns, and 14 ns, for the first, second, and the third stages, respectively. Assume\nthat there is no other delay and the processor does not suffer from any pipeline\nhazards. Also assume that one instruction is fetched every cycle. The total execution time for executing 100 instructions on this processor is _______\nns",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 2040.0,
    "max": 2040.0
  },
  {
    "type": "numerical",
    "question": "Question 28 A processor [latex]X_1[/latex] operating at 2 GHz has a standard 5-stage RISC instruction pipeline having a base CPI (cycles per instruction) of one without any pipeline hazards. For a given program P that has 30% branch instructions, control hazards incur 2 cycles stall for every branch. A new version of the processor [latex]X_2[/latex] operating at same clock frequency has an additional branch predictor unit (BPU) that completely eliminates stalls for correctly predicted branches. There is neither any savings nor any additional stalls for wrong predictions. There are no structural hazards and data hazards for [latex]X_1[/latex] and [latex]X_2[/latex]. If the BPU has a prediction accuracy of 80%, the speed up (rounded   off to   two decimal places)   obtained   by [latex]X_2[/latex]    over   [latex]X_1[/latex]   in executing P is",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 1.42,
    "max": 1.45
  },
  {
    "type": "mcq",
    "question": "Question 29 Consider a system with 2 KB direct mapped data cache with a block size of 64 bytes. The system has a physical address space of 64 KB and a word length of 16 bits. During the execution of a program, four data words P, Q, R, and S are accessed in that order 10 times (i.e., PQRSPQRS...). Hence, there are 40 accesses to data cache altogether. Assume that the data cache is initially empty and no other data words are accessed by the program. The addresses of the first bytes of P, Q, R, and S are 0xA248, 0xC28A, 0xCA8A, and 0xA262, respectively. For the execution of the above program, which of the following statements is/are TRUE with respect to the data cache?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Every access to S is a hit.",
      "B": "Once P is brought to the cache it is never evicted.",
      "C": "At the end of the execution only R and S reside in the cache.",
      "D": "Every access to R evicts Q from the cache."
    },
    "correct_answers": [
      "A",
      "B",
      "D"
    ]
  },
  {
    "type": "mcq",
    "question": "Question 30 Consider a digital display system (DDS) shown in the figure that displays the contents of register X. A 16-bit code word is used to load a word in X, either from S or from R. S is a 1024-word memory segment and R is a 32-word register file. Based on the value of mode bit M, T selects an input word to load in X. P and Q interface with the corresponding bits in the code word to choose the addressed word. Which one of the following represents the functionality of P, Q, and T?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page6_q5.webp",
    "options": {
      "A": "P is 10:1 multiplexer; Q is 5:1 multiplexer; T is 2:1 multiplexer",
      "B": "P is [latex]10:2^{10}[/latex] decoder; Q is [latex]5:2^{5}[/latex] decoder; T is 2:1 encoder",
      "C": "P is [latex]10:2^{10}[/latex] decoder; Q is [latex]5:2^{5}[/latex] decoder; T is 2:1 multiplexer",
      "D": "P is 1:10 de-multiplexer; Q is 1:5 de-multiplexer; T is 2:1 multiplexer"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 31 A cache memory that has a hit rate of 0.8 has an access latency 10 ns and miss penalty 100 ns. An optimization is done on the cache to reduce the miss rate. However, the optimization results in an increase of cache access latency to 15 ns, whereas the miss penalty is not affected. The minimum hit rate (rounded off to two decimal places) needed after the optimization such that it should not increase the average memory access time is _____.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 0.85,
    "max": 0.85
  },
  {
    "type": "mcq",
    "question": "Question 32 Let WB and WT be two set associative cache organizations that use LRU algorithm for cache block replacement. WB is a write back cache and WT is a write through cache. Which of the following statements is/are FALSE?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Each cache block in WB and WT has a dirty bit.",
      "B": "Every write hit in WB leads to a data transfer from cache to main memory.",
      "C": "Eviction of a block from WT will not lead to data transfer from cache to main memory.",
      "D": "A read miss in WB will never lead to eviction of a dirty block from WB."
    },
    "correct_answers": [
      "A",
      "B",
      "D"
    ]
  },
  {
    "type": "mcq",
    "question": "Question 33 Which one of the following facilitates transfer of bulk data from hard disk to main memory with the highest throughput?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "DMA based I/O transfer",
      "B": "Interrupt driven I/O transfer",
      "C": "Polling based I/O transfer",
      "D": "Programmed I/O transfer"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 34 Consider a pipelined processor with 5 stages, Instruction Fetch(IF), Instruction Decode(ID), Execute (EX), Memory Access (MEM), and Write Back (WB). Each stage of the pipeline, except the EX stage, takes one cycle. Assume that the ID stage merely decodes the instruction and the register read is performed in the EX stage. The EX stage takes one cycle for ADD instruction and the register read is performed in the EX stage, The EX stage takes one cycle for ADD instruction and two cycles for MUL instruction. Ignore pipeline register latencies. Consider the following sequence of 8 instructions: ADD, MUL, ADD, MUL, ADD, MUL, ADD, MUL Assume that every MUL instruction is data-dependent on the ADD instruction just before it and every ADD instruction (except the first ADD) is data-dependent on the MUL instruction just before it. The speedup defined as follows. [latex]\\textit{Speedup} = \\dfrac{\\text{Execution time without operand forwarding}}{\\text{Execution time with operand forearding}}[/latex] The Speedup achieved in executing the given instruction sequence on the pipelined processor (rounded to 2 decimal places) is _____________",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 1.87,
    "max": 1.88
  },
  {
    "type": "mcq",
    "question": "Question 35 Assume a two-level inclusive cache hierarchy, L1 and L2, where L2 is the larger of the two. Consider the following statements. S1: Read misses in a write through L1 cache do not result in writebacks of dirty lines to the L2 S2: Write allocate policy must be used in conjunction with write through caches and no-write allocate policy is used with writeback caches. Which of the following statements is correct?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "S1  is true and S2 is false",
      "B": "S1  is false and S2 is true",
      "C": "S1  is true and S2 is true",
      "D": "S1  is false and S2 is false"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 36 Consider a computer system with DMA support. The DMA module is transferring one 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular intervals. Consider a 2 MHz processor. If 0.5% processor cycles are used for DMA, the data transfer rate of the device is __________ bits per second.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 80000.0,
    "max": 80000.0
  },
  {
    "type": "numerical",
    "question": "Question 37 Consider a set-associative cache of size 2KB ([latex]1KB=2^{10}[/latex] bytes) with cache block size of 64 bytes. Assume that the cache is byte-addressable and a 32 -bit address is used for accessing the cache. If the width of the tag field is 22 bits, the associativity of the cache is ______",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 2.0,
    "max": 2.0
  },
  {
    "type": "numerical",
    "question": "Question 38 Consider the following instruction sequence where registers [latex]R_1,R_2 \\text{ and }R_3[/latex] are general purpose and [latex]MEMORY[X][/latex] denotes the content at the memory location [latex]X[/latex]. [latex]\\begin{array}{llc} \\textbf{Instruction} & \\textbf{Semantics} & \\textbf{Instruction Size} \\text{ (bytes)} \\\\ \\hline \\text{MOV } R1, (5000) & R1 \\leftarrow \\text{MEMORY}[5000] & 4 \\\\ \\hline \\text{MOV } R2, (R3) & R2 \\leftarrow \\text{MEMORY}[R3] & 4 \\\\ \\hline \\text{ADD} R2, R1 & R2 \\leftarrow R1 + R2 & 2 \\\\ \\hline \\text{MOV } (R3), R2 & \\text{MEMORY}[R3] \\leftarrow R2 & 4 \\\\ \\hline \\text{INC } R3 & R3 \\leftarrow R3+1 & 2 \\\\ \\hline \\text{DEC } R1 & R1 \\leftarrow R1-1 & 2 \\\\ \\hline \\text{BNZ } 1004 & \\text{Branch if not zero to the} & 2 \\\\ & \\text{given absolute address} \\\\ \\hline \\text{HALT} & \\text{Stop} & 1 \\\\ \\hline \\end{array}[/latex] Assume that the content of the memory location 5000 is 10, and the content of the register [latex]R_3[/latex] is 3000. The content of each of the memory locations from 3000 to 3020 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable. After the execution of the program, the content of memory location 3010 is ____________",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 50.0,
    "max": 50.0
  },
  {
    "type": "numerical",
    "question": "Question 39 A five-stage pipeline has stage delays of 150, 120, 150, 160 and 140 nanoseconds. The registers that are used between the pipeline stages have a delay of 5 nanoseconds each. The total time to execute 100 independent instructions on this pipeline, assuming there are no pipeline stalls, is _______ nanoseconds.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 17160.0,
    "max": 17160.0
  },
  {
    "type": "numerical",
    "question": "Question 40 Consider a computer system with a byte-addressable primary memory of size [latex]2^{32} \\text{ bytes}[/latex]. Assume the computer system has a direct-mapped cache of size [latex]32 KB (1 KB = 2^{10}  \\text{ bytes})[/latex], and each cache block is of size 64 bytes. The size of the tag field is __________ bits.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 17.0,
    "max": 17.0
  },
  {
    "type": "mcq",
    "question": "Question 41 One instruction tries to write an operand before it is written by previous instruction. This may lead to a dependency called",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "True dependency",
      "B": "Anti-dependency",
      "C": "Output dependency",
      "D": "Control Hazard"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 42 How many total bits are required for a direct-mapped cache with 128 KB of data and 1 word block size, assuming a 32-bit address and 1 word size of 4 bytes?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "2  Mbits",
      "B": "1.7 Mbits",
      "C": "2.5 Mbits",
      "D": "1.5 Mbits"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 43 A magnetic disk has 100 cylinders, each with 10 tracks of 10 sectors. If each sector contains 128 bytes, what is the maximum capacity of the disk in kilobytes?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "12,80,000",
      "B": "1280",
      "C": "1250",
      "D": "1,28,000"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 44 Which of the following is an efficient method of cache updating?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Snoopy writes",
      "B": "Write through",
      "C": "Write within",
      "D": "Buffered write"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 45 A computer which issues instructions in order, has only 2 registers and 3 opcodes ADD, SUB and MOV. Consider 2 different implementations of the following basic block : [latex]\\begin{array}{l|l} \\text { Case } 1 & \\text { Case } 2 \\\\ \\hline t 1=a+b ; & t 2=c+d \\\\ t 2=c+d ; & t 3=e-t 2 \\\\ t 3=e-t 2 ; & t 1=a+b \\\\ t 4=t 1-t 2 ; & t 4=t 1-t 2 \\end{array}[/latex] Assume that all operands are initially in memory. Final value of computation also has to reside in memory. Which one is better in terms of memory accesses and by how many MOV instructions?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Case 2, 2",
      "B": "Case 2, 3",
      "C": "Case 1, 2",
      "D": "Case 1, 3"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 46 A stack organized computer is characterised by instructions with",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "indirect addressing",
      "B": "direct addressing",
      "C": "zero addressing",
      "D": "index addressing"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 47 Consider a 32- bit processor which supports 70 instructions. Each instruction is 32 bit long and has 4 fields namely opcode, two register identifiers and an immediate operand of unsigned integer type. Maximum value of the immediate operand that can be supported by the processor is 8191. How many registers the processor has?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "32",
      "B": "64",
      "C": "128",
      "D": "16"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 48 Consider a 5- segment pipeline with a clock cycle time 20 ns in each sub operation. Find out the approximate speed-up ratio between pipelined and non-pipelined system to execute 100 instructions. (if an average, every five cycles, a bubble due to data hazard has to be introduced in the pipeline)",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "5",
      "B": "4.03",
      "C": "4.81",
      "D": "4.17"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 49 A non-pipelined CPU has 12 general purpose registers?(R0,R1,R2,...,R12). Following operations are supported ADD Ra, Rb, Rr      Add Ra to Rb and store the result in Rr MUL Ra, Rb, Rr      Multiply Ra to Rb and store the result in Rr MUL  operation takes two clock cycles, ADD takes one clock cycle. Calculate minimum number of clock cycles required to compute the value of the expression XY+XYZ+YZ. The variable X,Y,Z are initially available in registers R0,R1 and R2 and contents of these registers must not be modified.",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "5",
      "B": "6",
      "C": "7",
      "D": "8"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 50 An array of 2 two byte integers is stored in big endian machine in byte addresses as shown below. What will be its storage pattern in little endian machine ? [latex]\\begin{array}{c|c}\\text{Address}& \\text{Data}\\\\\\hline0 \\times 104&78\\\\0 \\times 103&56\\\\0 \\times 102&34\\\\0 \\times 101&12\\end{array}[/latex]",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex]\\begin{array}{c|c}\\text{Address}& \\text{Data}\\\\\\hline0 \\times 104&12\\\\0 \\times 103&56\\\\0 \\times 102&34\\\\0 \\times 101&78\\end{array}[/latex]",
      "B": "[latex]\\begin{array}{c|c}\\text{Address}& \\text{Data}\\\\\\hline0 \\times 104&12\\\\0 \\times 103&34\\\\0 \\times 102&56\\\\0 \\times 101&78\\end{array} \\\\[/latex]",
      "C": "[latex]\\begin{array}{c|c}\\text{Address}& \\text{Data}\\\\\\hline0 \\times 104&56\\\\0 \\times 103&78\\\\0 \\times 102&12\\\\0 \\times 101&34\\end{array} \\\\[/latex]",
      "D": "[latex]\\begin{array}{c|c}\\text{Address}& \\text{Data}\\\\\\hline0 \\times 104&56\\\\0 \\times 103&12\\\\0 \\times 102&78\\\\0 \\times 101&34\\end{array}[/latex]"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 51 Which of the following affects the processing power assuming they do not influence each other 1. Data bus capability 2. Address scheme 3. Clock speed",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "3 only",
      "B": "1 and 3 only",
      "C": "2 and 3 only",
      "D": "1,2 and 3"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 52 Statements associated with registers of a CPU are given. Identify the false statement.",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "The program counter holds the memory address of the instruction in execution",
      "B": "Only opcode is transferred to the control unit",
      "C": "An instruction in the instruction register consists of the opcode and the operand",
      "D": "The value of the program counter is incremented by 1 once its value has been read to the memory address register"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 53 The immediate addressing mode can be used for 1. Loading internal registers with initial values 2. Perform arithmetic or logical operation on data contained in instructions Which of the following is true?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Only 1",
      "B": "Only 2",
      "C": "Both 1 and 2",
      "D": "Immediate mode refers to data in cache"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 54 A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is _______.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 14.0,
    "max": 14.0
  },
  {
    "type": "numerical",
    "question": "Question 55 Consider a non-pipelined processor operating at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor. Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions, 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALU instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 2.15,
    "max": 2.18
  },
  {
    "type": "mcq",
    "question": "Question 56 A computer system with a word length of 32 bits has a 16 MB byte- addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 256 bytes. Consider the following four physical addresses represented in hexadecimal notation. A1=0x42C8A4, A2=0x546888, A3=0x6A289C, A4=0x5E4880 Which one of the following is TRUE?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "A1 and A4 are mapped to different cache sets.",
      "B": "A2 and A3 are mapped to the same cache set.",
      "C": "A3 and A4 are mapped to the same cache set.",
      "D": "A1 and A3 are mapped to the same cache set."
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 57 A direct mapped cache memory of 1 MB has a block size of 256 bytes. The cache has an access time of 3 ns and a hit rate of 94%. During a cache miss, it takes 20 ns to bring the first word of a block from the main memory, while each subsequent word takes 5 ns. The word size is 64 bits. The average memory access time in ns (round off to 1 decimal place) is______.",
    "solution": "Other Answer as per GATE 2020 Answer Key : 13.3 to 13.3 or 13.5 to 13.5 Click here for detail solution by gateoverflow",
    "min": 13.5,
    "max": 13.5
  },
  {
    "type": "mcq",
    "question": "Question 58 Consider the following data path diagram. Consider an instruction: [latex]R0\\leftarrow R1+R2[/latex]. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively. [latex]1. \\; R2_r,TEMP1_r,ALU_{add},TEMP2_w[/latex] [latex]2. \\; R1_r,TEMP1_w[/latex] [latex]3. \\; PC_r,MAR_w,MEM_r[/latex] [latex]4. \\; TEMP2_r,R0_w[/latex] [latex]5. \\; MDR_r,IR_w[/latex] Which one of the following is the correct order of execution of the above steps?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page12_q3.webp",
    "options": {
      "A": "2,1,4,5,3",
      "B": "1,2,4,3,5",
      "C": "3,5,2,1,4",
      "D": "3,5,1,2,4"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 59 Consider the following statements. I. Daisy chaining is used to assign priorities in attending interrupts. II. When a device raises a vectored interrupt, the CPU does polling to identify the source of interrupt. III. In polling,the CPU periodically checks the status bits to know if any device needs its attention. IV. During DMA, both the CPU and DMA controller can be bus masters at the same time. Which of the above statements is/are TRUE?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "I and II only",
      "B": "I and IV only",
      "C": "I and III only",
      "D": "III only"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 60 A certain processor deploys a single-level cache. The cache block size is 8 words and the word size is 4 bytes. The memory system uses a 60-MHz clock. To service a cache-miss, the memory controller first takes 1 cycle to accept the starting address of the block, it then takes 3 cycles to fetch all the eight words of the block, and finally transmits the words of the requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory system when the program running on the processor issues a series of read operations is _________[latex]\\times 10^6[/latex] bytes/sec.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 160.0,
    "max": 160.0
  },
  {
    "type": "mcq",
    "question": "Question 61 The chip select logic for a certain DRAM chip in a memory system design is shown below. Assume that the memory system has 16 address lines denoted by [latex]A_{15} \\; to \\; A_0[/latex]. What is the range of address (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page13_q1.webp",
    "options": {
      "A": "C800 to CFFF",
      "B": "CA00 to CAFF",
      "C": "C800 to C8FF",
      "D": "DA00 to DFFF"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 62 A certain processor uses a fully associative cache of size 16 kB, The cache block size is 16 bytes. Assume that the main memory is byte addressable and uses a 32-bit address. How many bits are required for the Tag and the Index fields respectively in the addresses generated by the processor?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "24 bits and 0 bits",
      "B": "28 bits and 4 bits",
      "C": "24 bits and 4 bits",
      "D": "28 bits and 0 bits"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 63 For a multi-processor architecture, in which protocol a write transaction is forwarded to only those processors that are known to possess a copy of newly altered cache line?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Snoopy bus protocol",
      "B": "Cache coherency protocol",
      "C": "Directory based protocol",
      "D": "None of the above"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 64 A particular parallel program computation requires 100 sec when executed on a single processor, if 40% of this computation is inherently sequential (i.e. will not benefit from additional processors), then theoretically best possible elapsed times of this program running with 2 and 4 processors, respectively, are:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "20 sec and 10 sec",
      "B": "30 sec and 15 sec",
      "C": "50 sec and 25 sec",
      "D": "70 sec and 55 sec"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 65 Of the following, which best characterizes computers that use memory-mapped I/O?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "The computer provides special instructions for manipulating I/O ports",
      "B": "I/O ports are placed at addresses on the bus and are accessed just like other memory locations",
      "C": "To perform I/O operations. it is sufficient to place the data in an address register and call channel to perform the operation",
      "D": "I/O can be performed only when memory management hardware is turned on"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 66 A particular disk unit uses a bit string to record the occupancy or vacancy of its tracks, with 0 denoting vacant and 1 for occupied. A 32-bit segment of this string has hexadecimal value D4FE2003. The percentage of occupied tracks for the corresponding part of the disk, to the nearest percentage is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "12",
      "B": "25",
      "C": "38",
      "D": "44"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 67 Micro program is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "the name of a source program in micro computers",
      "B": "set of microinstructions that defines the individual operations in response to a machine-language instruction",
      "C": "a primitive form of macros used in assembly language programming",
      "D": "a very small segment of machine code"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 68 A byte addressable computer has a memory capacity of [latex]2^{m} K B(k \\text { bytes })[/latex] and can perform [latex]2^{n}[/latex] operations. An instruction involving 3 operands and one operator needs maximum of:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "3m bits",
      "B": "3m+n bits",
      "C": "m+n bits",
      "D": "none of the above"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 69 A data driven machine is one that executes an instruction if the needed data is available. The physical ordering of the code listing does not dictate the course of execution. Consider the following pseudo-code: A. Multiply E by 0.5 to get F B. Add A and B to get E C. Add B with 0.5 to get D D. Add E and F to get G E. Add A with 10.5 to get C Assume A,B,C are already assigned values and the desired output is G. Which of the following sequence of execution is valid?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "B, C, D, A, E",
      "B": "C, B, E, A, D",
      "C": "A, B, C, D, E",
      "D": "E, D, C, B, A"
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 70 A processor has 16 integer registers (R0, R1,...,R15) and 64 floating point registers (F0, F1,...,F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1, Type-2, Type-3, and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs). Type-2 category consists of eight instructions, each with 2 floating point register operands (2Fs). Type-3 category consists of fourteen instructions, each with one integer register operand and one floating point register operand (1R+1F). Type-4 category consists of N instructions, each with a floating point register operand (1F). The maximum value of N is __________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 32.0,
    "max": 32.0
  },
  {
    "type": "numerical",
    "question": "Question 71 The instruction pipeline of a RISC processor has the following stages: Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Writeback (WB). The IF, ID, OF and WB stages take 1 clock cycle each for every instruction. Consider a sequence of 100 instructions. In the PO stage, 40 instructions take 3 clock cycles each, 35 instructions take 2 clock cycles each, and the remaining 25 instructions take 1 clock cycle each. Assume that there are no data hazards and no control hazards. The number of clock cycles required for completion of execution of the sequence of instructions is ______.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 219.0,
    "max": 219.0
  },
  {
    "type": "mcq",
    "question": "Question 72 The size of the physical address space of a processor is [latex]2^{P}[/latex] bytes. The word length is [latex]2^{W}[/latex] bytes. The capacity of cache memory is [latex]2^{N}[/latex] Bytes. The size of each cache block is [latex]2^{M}[/latex] words. For a K-way set-associative cache memory, the length (in number of bits) of the\ntag field is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex]P-N-log_{2}K[/latex]",
      "B": "[latex]P-N+log_{2}K[/latex]",
      "C": "[latex]P-N-M-W-log_{2}K[/latex]",
      "D": "[latex]P-N-M-W+log_{2}K[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 73 A 32-bit wide main memory unit with a capacity of 1 GB is built using 256M x 4-bit DRAM chips. The number of rows of memory cells in the DRAM chip is [latex]2^{14}[/latex]. The time taken to perform one refresh operation is 50 nanoseconds. The refresh period is 2 milliseconds. The percentage (rounded to the closest integer) of the time available for performing the memory read/write operations in the main memory unit is __________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 59.0,
    "max": 60.0
  },
  {
    "type": "mcq",
    "question": "Question 74 The following are some events that occur after a device controller issues an interrupt while process L is under execution. (P) The processor pushes the process status of L onto the control stack. (Q) The processor finishes the execution of the current instruction. (R) The processor executes the interrupt service routine. (S) The processor pops the process status of L from the control stack. (T) The processor loads the new PC value based on the interrupt. Which one of the following is the correct order in which the events above occur?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "QPTRS",
      "B": "PTRSQ",
      "C": "TRPQS",
      "D": "QTPRS"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 75 Consider the following processor design characteristics. I. Register-to-register arithmetic operations only II. Fixed-length instruction format III. Hardwired control unit Which of the characteristics above are used in the design of a RISC processor?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "I and II only",
      "B": "II and III only",
      "C": "I and III only",
      "D": "I, II and III"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 76 SATA is the abbreviation of",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Serial Advanced Technology Attachment",
      "B": "Serial Advanced Technology Architecture",
      "C": "Serial Advanced Technology Adapter",
      "D": "Serial Advanced Technology Array"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 77 A cache memory needs an access time of 30 ns and main memory 150 ns, what is average access time of CPU (assume hit ratio = 80%)?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "60 ns",
      "B": "30 ns",
      "C": "150 ns",
      "D": "70 ns"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 78 Which interrupt in 8085 Microprocessor is unmaskable?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "RST 5.5",
      "B": "RST 7.5",
      "C": "TRAP",
      "D": "Both (A) and (B)"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 79 The most appropriate matching for the following pairs: [latex]\\begin{array}{|l|l|l|l|} \\hline \\text{X.} & \\text{Indirect Addressing} & i. & \\text{Loop} \\\\ \\hline \\text{Y.} & \\text{Immediate Addressing} & ii. & \\text{Pointers} \\\\ \\hline \\text{Z.} & \\text{Auto Decrement Addressing} & iii. & \\text{Constants} \\\\ \\hline \\end{array}[/latex]",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "X-iii, Y-ii, Z-i",
      "B": "X-ii, Y-iii, Z-i",
      "C": "X-iii, Y-i, Z-ii",
      "D": "X-ii, Y-i, Z-iii"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 80 How many 128x8 bit RAMs are required to design 32Kx32 bit RAM?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "512",
      "B": "1024",
      "C": "128",
      "D": "32"
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 81 Consider a machine with a byte addressable main memory of [latex]2^{32}[/latex] bytes divided into blocks of size 32 bytes. Assume that a direct mapped cache having 512 cache lines is used with this machine. The size of the tag field in bits is ______.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 18.0,
    "max": 18.0
  },
  {
    "type": "numerical",
    "question": "Question 82 The read access times and the hit ratios for different caches in a memory hierarchy are as\ngiven below. The read access time of main memory is 90 nanoseconds. Assume that the caches use the referred word-first read policy and the write back policy. Assume that all the caches are direct mapped caches. Assume that the dirty bit is always 0 for all the blocks in the caches. In execution of a program, 60% of memory reads are for instruction fetch and 40% are for memory operand fetch. The average read access time in nanoseconds (up to 2 decimal places) is______.",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page17_q2.webp",
    "min": 4.72,
    "max": 4.72
  },
  {
    "type": "mcq",
    "question": "Question 83 In a two-level cache system, the access times of [latex]L_{1}[/latex] and [latex]L_{2}[/latex] caches are 1 and 8 clock cycles, respectively. The miss penalty from L2 cache to main memory is 18 clock cycles . The miss rate of [latex]L_{1}[/latex] cache is twice that of [latex]L_{2}[/latex]. The average memory access time (AMAT) of this cache system is 2 cycles. This miss rates of [latex]L_{1}[/latex] and [latex]L_{2}[/latex] respectively are :",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "0.111 and 0.056",
      "B": "0.056 and 0.111",
      "C": "0.0892 and 0.1784",
      "D": "0.1784 and 0.0892"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 84 A cache memory unit with capacity of N words and block size of B words is to be designed.\nIf it is designed as a direct mapped cache, the length of the TAG field is 10 bits. If the cache\nunit is now designed as a 16-way set-associative cache, the length of the TAG field is\n______bits.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 14.0,
    "max": 14.0
  },
  {
    "type": "numerical",
    "question": "Question 85 Consider a 2-way set associative cache with 256 blocks and uses LRU replacement, Initially\r\nthe cache is empty. Conflict misses are those misses which occur due the contention of\r\nmultiple blocks for the same cache set. Compulsory misses occur due to first time access to\r\nthe block. The following sequence of accesses to memory blocks. (0,128,256,128,0,128,256,128,1,129,257,129,1,129,257,129) is repeated 10 times. The number of conflict misses experienced by the cache is ___________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 76.0,
    "max": 76.0
  },
  {
    "type": "numerical",
    "question": "Question 86 Instructions execution in a processor is divided into 5 stages. Instruction Fetch (IF),\r\nInstruction Decode (ID) , Operand Fetch (OF), Execute (EX), and Write Back (WB), These\r\nstages take 5,4,20, 10 and 3 nanoseconds (ns) respectively. A pipelined implementation of\r\nthe processor requires buffering between each pair of consecutive stages with a delay of 2ns. Two pipelined implementations of the processor are contemplated. (i) a naive pipeline implementation (NP) with 5 stages and (ii) an efficient pipeline (EP) where the OF stage id divided into stages OF1 and OF2\r\nwith execution times of 12 ns and 8 ns respectively. The speedup (correct to two decimals places) achieved by EP over NP in executing 20\r\nindependent instructions with no hazards is ________________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 1.49,
    "max": 1.52
  },
  {
    "type": "numerical",
    "question": "Question 87 Consider a RISC machine where each instruction is exactly 4 bytes long. Conditional and\nunconditional branch instructions use PC- relative addressing mode with Offset specified in\nbytes to the target location of the branch instruction. Further the Offset is always with respect\nto the address of the next instruction in the program sequence. Consider the following\ninstruction sequence. If the target of the branch instruction is i, then the decimal value of the Offset is __________",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page18_q2.webp",
    "min": -16.0,
    "max": -16.0
  },
  {
    "type": "numerical",
    "question": "Question 88 Consider a two-level cache hierarchy with L1 and L2 caches. An application incurs 1.4\nmemory accesses per instruction on average. For this application, the miss rate of L1 cache 0.1, the L2 cache experiences, on average, 7 misses per 1000 instructions. The miss rate of L2 expressed correct to two decimal places is ___________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 0.05,
    "max": 0.05
  },
  {
    "type": "mcq",
    "question": "Question 89 Consider the C struct defined below: struct data {\r\nint marks [100] ;\r\nchar grade;\r\nint cnumber;\r\n};\r\nstruct data student; The base address of student is available in register R1. The field student.grade can be\r\naccessed efficiently using",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Post-increment addressing mode. (R1)+",
      "B": "Pre-decrement addressing mode, -(R1)",
      "C": "Register direct addressing mode, R1",
      "D": "Index addressing mode, X(R1), where X is an offset represented in 2's complement 16-bit representation"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 90 Consider a system with 2 level cache. Access times of Level 1 cache, Level 2 cache and main memory are 1 ns, 10 ns, and 500 ns respectively. The hit rates of Level 1 and Level 2 caches are 0.8 and 0.9, respectively. What is the average access time of the system ignoring the search time within the cache?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex]13.0[/latex]",
      "B": "12.8",
      "C": "12.6",
      "D": "12.4"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 91 Relative mode of addressing is most relevant to writing:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Co - routines",
      "B": "Position - independent code",
      "C": "Shareable code",
      "D": "Interrupt Handlers"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 92 In which class of Flynn's taxanomy, Von Neumann architecture belongs to?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "SISD",
      "B": "SIMD",
      "C": "MIMD",
      "D": "MISD"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 93 Register renaming is done in pipelined processors:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "as an alternative to register allocation at compile time",
      "B": "for efficient access to function parameters and local variables",
      "C": "to handle certain kinds of hazards",
      "D": "as part of address translation"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 94 Consider a disk pack with 16 surfaces, 128 tracks per surface and 256 sectors per track. 512 bytes of data are stored in a bit serial manner in a sector. The capacity of the disk pack and the number of bits required to specify a particular sector in the disk are respectively:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "256  Mbyte, 19 bits",
      "B": "256 Mbyte, 28 bits",
      "C": "512 Mbyte, 20 bits",
      "D": "64 Gbyte, 28 bits"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 95 Consider a non-pipelined processor with a clock rate of 2.5 gigahertz and average cycles per instruction of four. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 2 gigahertz. Assume that there are no stalls in the pipeline. The speedup achieved in this pipelined processor is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "3.2",
      "B": "[latex]3.0[/latex]",
      "C": "2.2",
      "D": "[latex]2.0[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 96 The dynamic hazard problem occurs in",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "combinational circuit alone",
      "B": "sequential circuit only",
      "C": "Both (A) and (B)",
      "D": "None of the above"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 97 A file system uses an in-memory cache to cache disk blocks.The miss rate of the cache is shown in the figure. The latency to read a block from the cache is 1 ms and to read a block from the disk is 10ms. Assume that the cost of checking whether a block exists in the cache is negligible. Available cache sizes are in multiples of 10MB. The smallest cache size required to ensure an average read latency of less than 6ms is_________\nMB.",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page20_q2.webp",
    "min": 30.0,
    "max": 30.0
  },
  {
    "type": "numerical",
    "question": "Question 98 Consider a 3GHz (gigahertz) processor with a three-stage pipeline and stage latencies [latex]\\tau _{1}[/latex], [latex]\\tau _{2}[/latex], and [latex]\\tau _{3}[/latex] such that [latex]\\tau _{1}=3\\tau _{2}/4=2\\tau _{3}[/latex]. If the longest pipeline stage is split into two pipeline stages of equal latency, the new frequency is _____GHz, ignoring delays in the pipeline registers.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 3.9,
    "max": 4.1
  },
  {
    "type": "numerical",
    "question": "Question 99 The width of the physical address on a machine is 40 bits. The width of the tag field in a 512KB 8-way set associative cache is ________ bits.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 24.0,
    "max": 24.0
  },
  {
    "type": "numerical",
    "question": "Question 100 Consider a processor with 64 registers  and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in  byte-aligned fashion. If a program has 100 instructions, the amount of memory(in bytes) consumed by the program text is _____ .",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 500.0,
    "max": 500.0
  },
  {
    "type": "numerical",
    "question": "Question 101 Suppose the functions F and G can be computed in 5 and 3 nano seconds by functional units [latex]U_{F}[/latex] and [latex]U_{G}[/latex], respectively. Given two instances of [latex]U_{F}[/latex] and two instances of [latex]U_{G}[/latex], it is required to implement the computation [latex]F(G(X_{i}))[/latex] for [latex]1\\leq i\\leq 10[/latex]. Ignoring all other delays, the minimum time required to complete this computation is ________ nanoseconds.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 28.0,
    "max": 28.0
  },
  {
    "type": "numerical",
    "question": "Question 102 A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is _______ .",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 16.0,
    "max": 16.0
  },
  {
    "type": "numerical",
    "question": "Question 103 The stage delays in a 4-stage pipeline are 800,500,400 and 300 picoseconds.The first stage (with delay 800 picoseconds)is replaced with a functionally equivalent design involving two stages with respective delays 600 and 350 picoseconds.The throughput increase of the pipeline is ________ percent.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 33.0,
    "max": 34.0
  },
  {
    "type": "numerical",
    "question": "Question 104 The size of the data count register of a DMA controller is 16 bits.The processor needs to transfer a file of 29,154 kilobytes from disk to main memory.The memory is byte addressable. The minimum number of times the DMA control lerneeds to get the control of the systembus from the processor to transfer the file from the disk to main memory is ____.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 456.0,
    "max": 456.0
  },
  {
    "type": "mcq",
    "question": "Question 105 In X=(M+NxO)/(PxQ), how many one-address instructions are required to evaluate it?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "4",
      "B": "6",
      "C": "8",
      "D": "10"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 106 The minimum time delay between the initiation of two independent memory operations is called",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Access time",
      "B": "Cycle time",
      "C": "Rotational time",
      "D": "Latency time"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 107 The contents of the flag register after execution of the following program by 8085 microprocessor will be Program SUB A MVI B,(01)H DCR B HLT",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex](54)_{H}[/latex]",
      "B": "[latex](00)_{H}[/latex]",
      "C": "[latex](01)_{H}[/latex]",
      "D": "[latex](45)_{H}[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 108 A hard disk system has the following parameters : Number of tracks =500 Number of sectors/track =100 Number of bytes /sector =500 Time taken by the head to move from one track to adjacent track =1 ms Rotation speed =600 rpm. What is the average time taken for transferring 250 bytes from the disk ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "300.5 ms",
      "B": "255.5 ms",
      "C": "255 ms",
      "D": "300 ms"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 109 Six files F1, F2, F3, F4, F5 and F6 have 100, 200, 50, 80, 120, 150 records respectively. In what order should they be stored so as to optimize act. Assume each file is accessed with the same frequency",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "F3, F4, F1, F5, F6, F2",
      "B": "F2, F6, F5, F1, F4, F3",
      "C": "F1, F2, F3, F4, F5, F6",
      "D": "Ordering is immaterial as all files are accessed with the same frequency."
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 110 How many 32K x 1 RAM chips are needed to provide a memory capacity of 256K-bytes?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "8",
      "B": "32",
      "C": "64",
      "D": "128"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 111 Consider the following code sequence having five instructions I1 to I5. Each of these instructions has the following format. OP Ri, Rj, Rk where operation OP is performed on contents of registers Rj and Rk and the result is stored in register Ri. I1: ADD R1, R2, R3 I2: MUL R7, R1, R3 I3: SUB R4, R1, R5 I4: ADD R3, R2, R4 I5: MUL R7, R8, R9 Consider the following three statements. S1: There is an anti-dependence between instructions l2 and l5 S2: There is an anti-dependence between instructions l2 and l4 S3: Within an instruction pipeline an anti-dependence always creates one or more stalls Which one of above statements is/are correct?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Only S1 is true",
      "B": "Only S2 is true",
      "C": "Only S1 and S3 are true",
      "D": "Only S2 and S3 are true"
    },
    "correct_answer": "B"
  },
  {
    "type": "numerical",
    "question": "Question 112 Consider the following reservation table for a pipeline having three stages S1,S2 and S3. The minimum average latency (MAL) is ________.",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page23_q2.webp",
    "min": 3.0,
    "max": 3.0
  },
  {
    "type": "mcq",
    "question": "Question 113 Consider a machine with a byte addressable main memory of [latex]2^{20}[/latex]  bytes, block size of 16 bytes and a direct mapped cache having [latex]2^{12}[/latex] cache lines. Let the addresses of two consecutive bytes in main memory be [latex](E201F)_{16}[/latex] and [latex](E2020)_{16}[/latex]. What are the tag and cache line address (in hex) for main memory address [latex](E201F)_{16}[/latex]?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "E, 201",
      "B": "F, 201",
      "C": "E, E20",
      "D": "2, 01F"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 114 Consider a processor with byte-addressable memory. Assume that all registers, including Program Counter (PC) and Program Status Word (PSW), are of size 2 bytes. A stack in the main memory is implemented from memory location [latex](0100)_{16}[/latex] and it grows upward. The stack pointer (SP) points to the top element of the stack. The current value of SP is [latex](016E)_{16}[/latex]. The CALL instruction is of two words, the first word is the op-code and the second word is the starting address of the subroutine (one word = 2 bytes). The CALL instruction is implemented as follows: Store the current value of PC in the stack Store the value of PSW register in the stack Load the starting address of the subroutine in PC The content of PC just before the fetch of a CALL instruction is [latex](5FA0)_{16}[/latex].  After execution of the CALL instruction, the value of the stack pointer is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex](016A)_{16}[/latex]",
      "B": "[latex](016C)_{16}[/latex]",
      "C": "[latex](0170)_{16}[/latex]",
      "D": "[latex](0172)_{16}[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "numerical",
    "question": "Question 115 Consider the sequence of machine instructions given below: MUL R5, R0, R1 DIV R6, R2, R3 ADD R7, R5, R6 SUB R8, R7, R4 In the above sequence, R0 to R8 are general purpose registers. In the instructions shown, the first register stores the result of the operation performed on the second and the third registers. This sequence of instructions is to be executed in a pipelined instruction processor with the following 4 stages: (1) Instruction Fetch and Decode (IF), (2) Operand Fetch (OF), (3) Perform Operation (PO) and (4) Write back the result (WB). The IF, OF and WB stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD or SUB instruction, 3 clock cycles for MUL instruction and 5 clock cycles for DIV instruction. The pipelined processor uses operand forwarding from the PO stage to the OF stage. The number of clock cycles taken for the execution of the above sequence of instructions is ___________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 13.0,
    "max": 13.0
  },
  {
    "type": "numerical",
    "question": "Question 116 Consider a typical disk that rotates at 15000 rotations per minute (RPM) and has a transfer rate of 50x[latex]10^{6}[/latex]  bytes/sec. If the average seek time of the disk is twice the average rotational delay and the controller's transfer time is 10 times the disk transfer time, the average time (in milliseconds) to read or write a 512-byte sector of the disk is ______.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 6.1,
    "max": 6.2
  },
  {
    "type": "numerical",
    "question": "Question 117 Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is __________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 14.0,
    "max": 14.0
  },
  {
    "type": "numerical",
    "question": "Question 118 Consider a non-pipelined processor with a clock rate of 2.5 gigahertz and average cycles per instruction of four. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 2 gigahertz. Assume that there are no stalls in the pipeline. The speed up achieved in this pipelined processor is_________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 3.2,
    "max": 3.2
  },
  {
    "type": "numerical",
    "question": "Question 119 Consider a disk pack with a seek time of 4 milliseconds and rotational speed of 10000 rotations per minute (RPM). It has 600 sectors per track and each sector can store 512 bytes of data. Consider a file stored in the disk. The file contains 2000 sectors. Assume that every sector access necessitates a seek, and the average rotational latency for accessing each sector is half of the time for one complete rotation. The total time (in milliseconds) needed to read the entire file is ____________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 14020.0,
    "max": 14020.0
  },
  {
    "type": "mcq",
    "question": "Question 120 For computers based on three-address instruction formats, each address field can be used to specify which of the following: (S1) A memory operand (S2) A processor register (S3) An implied accumulator register",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Either S1 or S2",
      "B": "Either S2 or S3",
      "C": "Only S2 and S3",
      "D": "All of S1, S2 and S3"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 121 Assume that 16-bit CPU is trying to access a double word stating at an odd address. How many memory operations are required to access the data?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1",
      "B": "2",
      "C": "3",
      "D": "4"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 122 Suppose you want to build a memory with 4 byte words and a capacity of [latex]2^{21}[/latex] bits. What is type of decoder required if the memory is built using [latex]2K \\times 8[/latex] RAM chips?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "5 to 32",
      "B": "6 to 64",
      "C": "4 to 16",
      "D": "7 to 128"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 123 If each address space represents one byte of storage space, how many address lines are needed to access RAM chips arranged in a [latex]4 \\times 6[/latex] array, where each chip is [latex]8K \\times 4[/latex] bits ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "13",
      "B": "15",
      "C": "16",
      "D": "17"
    },
    "correct_answer": "D"
  },
  {
    "type": "numerical",
    "question": "Question 124 The memory access time is 1 nanosecond for a read operation with a hit in cache, 5\nnanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation\nwith a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution\nof a sequence of instructions involves 100 instruction fetch operations, 60 memory operand\nread operations and 40 memory operand write operations. The cache hit-ratio is 0.9. The\naverage memory access time (in nanoseconds) in executing the sequence of instructions is\n__________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 1.68,
    "max": 1.68
  },
  {
    "type": "numerical",
    "question": "Question 125 An instruction pipeline has five stages, namely, instruction fetch (IF), instruction decode and register fetch (ID/RF), instruction execution (Ex), memory access (MEM), and register write back (WB) with stage latencies 1 ns, 2.2 ns, 2 ns, 1 ns, and 0.75 ns, respectively (ns stands for nanoseconds). To gain in terms of frequency, the designers have decided to split the ID/RF stage into three stages (ID, RF1, RF2) each of latency 2.2/3 ns. Also, the Ex stage is split into two stages (Ex1, Ex2) each of latency 1 ns. The new design has a total of eight pipeline stages. A program has 20% branch instructions which execute in the Ex stage and produce the next instruction pointer at the end of the Ex stage in the old design and at the end of the Ex2 stage in the new design. The IF stage stalls after fetching a branch instruction until the next instruction pointer is computed. All instructions other than the branch instruction have an average CPI of one in both the designs. The execution times of this program on the old and the new design are P and Q nanoseconds, respectively. The value of P/Q is __________",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 1.5,
    "max": 1.6
  },
  {
    "type": "mcq",
    "question": "Question 126 Consider the following processors (ns stands for nanoseconds).\nAssume that the pipeline registers have zero latency. P1:  Four-stage pipeline with stage latencies 1 ns, 2 ns, 2 ns, 1 ns. P2:  Four-stage pipeline with stage latencies 1 ns, 1.5 ns, 1.5 ns, 1.5 ns. P3:  Five-stage pipeline with stage latencies 0.5 ns, 1 ns, 1 ns, 0.6 ns, 1 ns. P4:  Five-stage pipeline with stage latencies 0.5 ns, 0.5 ns, 1 ns, 1 ns, 1.1 ns. Which processor has the highest peak clock frequency?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "P1",
      "B": "P2",
      "C": "P3",
      "D": "P4"
    },
    "correct_answer": "C"
  },
  {
    "type": "numerical",
    "question": "Question 127 Consider a main memory system that consists of 8 memory modules attached to the system\nbus, which is one word wide. When a write request is made, the bus is occupied for 100\nnanoseconds (ns) by the data, address, and control signals. During the same 100 ns, and for\n500 ns thereafter, the addressed memory module executes one cycle accepting and storing the data. The (internal) operation of different memory modules may overlap in time, but only one request can be on the bus at any time. The maximum number of stores (of one word each) that can be initiated in 1 millisecond is ____________",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 10000.0,
    "max": 10000.0
  },
  {
    "type": "mcq",
    "question": "Question 128 If the associativity of a processor cache is doubled while keeping the capacity and block size\nunchanged, which one of the following is guaranteed to be NOT affected?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Width of tag comparator",
      "B": "Width of set index decoder",
      "C": "Width of way selection multiplexor",
      "D": "Width of processor to main memory data bus"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 129 In designing a computer's cache system, the cache block (or cache line) size is an important\nParameter. Which one of the following statements is correct in this context?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "A smaller block size implies better spatial locality",
      "B": "A smaller block size implies a smaller cache tag and hence lower cache tag overhead",
      "C": "A smaller block size implies a larger cache tag and hence lower cache hit time",
      "D": "A smaller block size incurs a lower cache miss penalty"
    },
    "correct_answer": "D"
  },
  {
    "type": "numerical",
    "question": "Question 130 A 4-way set-associative cache memory unit with a capacity of 16 KB is built using a block\nsize of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB.\nThe number of bits for the TAG field is _____",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 20.0,
    "max": 20.0
  },
  {
    "type": "numerical",
    "question": "Question 131 Consider two processors P1 and P2 executing the same instruction set. Assume that under\nidentical conditions, for the same input, a program running on P2 takes 25% less time but\nincurs 20% more CPI (clock cycles per instruction) as compared to the program running on\nP1. If the clock frequency of P1 is 1GHz, then the clock frequency of P2 (in GHz) is _________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 1.6,
    "max": 1.6
  },
  {
    "type": "mcq",
    "question": "Question 132 An access sequence of cache block addresses is of length N and contains n unique block\naddresses. The number of unique block addresses between two consecutive accesses to the\nsame block address is bounded above K. What is the miss ratio if the access sequence is\npassed through a cache of associativity A[latex]\\geq[/latex]k exercising least-recently-used replacement policy?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "n/N",
      "B": "1/N",
      "C": "1/A",
      "D": "k/n"
    },
    "correct_answer": "A"
  },
  {
    "type": "numerical",
    "question": "Question 133 Consider a 6-stage instruction pipeline, where all stages are perfectly balanced. Assume that\nthere is no cycle-time overhead of pipelining. When an application is executing on this 6-stage pipeline, the speedup achieved with respect to non-pipelined execution if 25% of the instructions incur 2 pipeline stall cycles is _________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 4.0,
    "max": 4.0
  },
  {
    "type": "numerical",
    "question": "Question 134 A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of  which is 32 bits long. It needs to support 45 instructions, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer, the maximum value of the immediate operand is ____________.",
    "solution": "Click here for detail solution by gateoverflow",
    "min": 16383.0,
    "max": 16383.0
  },
  {
    "type": "mcq",
    "question": "Question 135 In case of a DVD, the speed of data transfer is mentioned in multiples of?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "150 KB/s",
      "B": "1.38 MB/s",
      "C": "300 KB/s",
      "D": "2.40 MB/s"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 136 In 8085 microprocessor, the ISR for handling trap interrupt is at which location?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "3CH",
      "B": "34H",
      "C": "74H",
      "D": "24H"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 137 How many number of times the instruction sequence below will loop before coming out of the loop? MOV AL, 00H A1:  INC AL JNZ A1",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1",
      "B": "255",
      "C": "256",
      "D": "Will not come out of the loop."
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 138 In 8086, the jump condition for the instruction JNBE is?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "CF = 0 or ZF = 0",
      "B": "ZF = 0 and SF = 1",
      "C": "CF = 0 and ZF = 0",
      "D": "CF = 0"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 139 How much speed do we gain by using the cache, when cache is used 80% of the time? Assume cache is faster than main memory.",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "5.27",
      "B": "2",
      "C": "4.16",
      "D": "6.09"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 140 A pipeline P operating at 400 MHz has a speedup factor of 6 and operating at 70% efficiency. How many stages are there in the pipeline?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "5",
      "B": "6",
      "C": "8",
      "D": "9"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 141 A processor is fetching instructions at the rate of 1 MIPS. A DMA module is used to transfer characters to RAM from a device transmitting at 9600 bps. How much time will the processor be slowed down due to DMA activity?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "9.6ms",
      "B": "4.8ms",
      "C": "2.4ms",
      "D": "1.2ms"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 142 A RAM chip has a capacity of 1024 words of 8 bits each (1K x 8). The number of 2 x 4 decoders\nwith enable line needed to construct a 16K x 16 RAM from 1K x 8 RAM is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "4",
      "B": "5",
      "C": "6",
      "D": "7"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 143 Consider an instruction pipeline with five stages without any branch prediction: Fetch Instruction\n(FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) and Write Operand\n(WO). The stage delays for FI, DI, FO, EI and WO are 5 ns, 7 ns, 10 ns, 8 ns and 6 ns, respectively.\nThere are intermediate storage buffers after each stage and the delay of each buffer is 1 ns. A\nprogram consisting of 12 instructions I1, I2, I3,..., I12 is executed in this pipelined processor.\nInstruction I4 is the only branch instruction and its branch target is I9. If the branch is taken during\nthe execution of this program, the time (in ns) needed to complete the program is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "132",
      "B": "165",
      "C": "176",
      "D": "328"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 144 Consider a hard disk with 16 recording surfaces (0-15) having 16384 cylinders (0-16383) and each\ncylinder contains 64 sectors (0-63). Data storage capacity in each sector is 512 bytes. Data are\norganized cylinder-wise and the addressing format is (cylinder no., surface no., sector no.). A file\nof size 42797 KB is stored in the disk and the starting disk location of the file is (1200, 9, 40).\nWhat is the cylinder number of the last sector of the file, if it is stored in a contiguous manner?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1281",
      "B": "1282",
      "C": "1283",
      "D": "1284"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 145 Consider the following sequence of micro-operations. MBR [latex]\\leftarrow[/latex] PC MAR [latex]\\leftarrow[/latex] X PC [latex]\\leftarrow[/latex] Y Memory [latex]\\leftarrow[/latex] MBR Which one of the following is a possible operation performed by this sequence?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Instruction fetch",
      "B": "Operand fetch",
      "C": "Conditional branch",
      "D": "Initiation of interrupt service"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 146 In a k-way set associative cache, the cache is divided into v sets, each of which consists of k lines.\nThe lines of a set are placed in sequence one after another. The lines in set s are sequenced before\nthe lines in set (s+1). The main memory blocks are numbered 0 onwards. The main memory block numbered j must be mapped to any one of the cache lines from",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "(j mod v)*k to (j mod v)*k + (k-1)",
      "B": "(j mod v) to (j mod v)+(k-1)",
      "C": "(j mod k) to (j mod k)+(v-1)",
      "D": "(j mod k)*v to (j mod k)*v + (v-1)"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 147 A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. The\nprocessor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit. The size of the cache tag directory is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "160 Kbits",
      "B": "136 Kbits",
      "C": "40 Kbits",
      "D": "32 Kbits"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 148 A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. The\nprocessor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit. The number of bits in the tag field of an address is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "11",
      "B": "14",
      "C": "16",
      "D": "27"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 149 Register renaming is done in pipelined processors",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "as an alternative to register allocation at compile time",
      "B": "for efficient access to function parameters and local variables",
      "C": "to handle certain kinds of hazards",
      "D": "as part of address translation"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 150 The amount of ROM needed to implement a 4 bit multiplier is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "64 bits",
      "B": "128 bits",
      "C": "1 Kbits",
      "D": "2 Kbits"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 151 In DMA transfer scheme, the transfer scheme other than burst mode is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "cycle technique",
      "B": "stealing technique",
      "C": "cycle stealing technique",
      "D": "cycle bypass technique"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 152 Number of chips ([latex]128 \\times 8[/latex] RAM) needed to provide a memory capacity of 2048 bytes",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "2",
      "B": "4",
      "C": "8",
      "D": "16"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 153 Which RAID level gives block level striping with double distributed parity?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "RAID 10",
      "B": "RAID 2",
      "C": "RAID 6",
      "D": "RAID 5"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 154 The search concept used in associative memory is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Parallel search",
      "B": "Sequential search",
      "C": "Binary search",
      "D": "Selection search"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 155 If a microcomputer operates at 5 MHz with an 8-bit bus and a newer version operates at 20 MHz with a 32-bit bus, the maximum speed-up possible approximately will be",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "2",
      "B": "4",
      "C": "8",
      "D": "16"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 156 Two control signals in microprocessor which are related to Direct Memory Access (DMA) are",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "INTR & INTA",
      "B": "RD & WR",
      "C": "S0 & S1",
      "D": "HOLD & HLDA"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 157 A fast wide SCSI-II disk drive spins at 7200 RPM, has a sector size of 512 bytes, and holds 160 sectors per track. Estimate the sustained transfer rate of this drive",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "576000 Kilobytes / sec",
      "B": "9600 Kilobytes / sec",
      "C": "4800 Kilobytes / sec",
      "D": "19200 Kilobytes / sec"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 158 Find the memory address of the next instruction executed by the microprocessor (8086), when operated in real mode for CS=1000 and IP=E000",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "10E00",
      "B": "1E000",
      "C": "F000",
      "D": "1000E"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 159 A processor takes 12 cycles to complete an instruction I. The corresponding pipelined processor uses 6 stages with the execution times of 3,2,5,4,6 and 2 cycles respectively. What is the asymptotic speedup assuming that a very large number of instructions are to be executed?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1.83",
      "B": "2",
      "C": "3",
      "D": "6"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 160 Consider a direct mapped cache with 64 blocks and a block size of 16 bytes. To what block number does the byte address 1206 map to",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "does not map",
      "B": "6",
      "C": "11",
      "D": "54"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 161 MOV [BX], AL  type of data addressing is called ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "register",
      "B": "immediate",
      "C": "register indirect",
      "D": "register relative"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 162 An application loads 100 libraries at startup. Loading each library requires exactly\none disk access. The seek time of the disk to a random location is given as 10ms.\nRotational speed of disk is 6000rpm. If all 100 libraries are loaded from random\nlocations on the disk, how long does it take to load all libraries? (The time to\ntransfer data from the disk block once the head has been positioned at the start\nof the block may be neglected)",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "0.5s",
      "B": "1.5s",
      "C": "1.25s",
      "D": "1s"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 163 An 8KB direct mapped write-back cache is organized as multiple blocks, each of\nsize 32-bytes. The processor generates 32-bit addresses. The cache controller\nmaintains the tag information for each cache block comprising of the following.\n1 Valid bit\n1 Modified bit\nAs many bits as the minimum needed to identify the memory block mapped in\nthe cache.\nWhat is the total size of memory needed at the cache controller to store metadata\n(tags) for the cache?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "4864 bits",
      "B": "6144bits",
      "C": "6656bits",
      "D": "5376bits"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 164 Consider an instruction pipeline with four stages (S1, S2, S3 and S4) each with\ncombinational circuit only. The pipeline registers are required between each stage\nand at the end of the last stage. Delays for the stages and for the pipeline\nregisters are as given in the figure. What is the approximate speed up of the pipeline in steady state under ideal conditions when compared to the corresponding non-pipeline implementation?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page33_q4.webp",
    "options": {
      "A": "4",
      "B": "2.5",
      "C": "1.1",
      "D": "3"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 165 On a non-pipelined sequential processor, a program segment, which is a part of\r\nthe interrupt service routine, is given to transfer 500 bytes from an I/O device to\r\nmemory. Initialize the address register Initialize the count to 500 LOOP: Load a byte from device Store in memory at address given by address register Increment the address register Decrement the count If count != 0 go to LOOP Assume that each statement in this program is equivalent to a machine\r\ninstruction which takes one clock cycle to execute if it is a non-load/store\r\ninstruction. The load-store instructions take two clock cycles to execute. The designer of the system also has an alternate approach of using the DMA\r\ncontroller to implement the same transfer. The DMA controller requires 20 clock\r\ncycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used\r\nin place of the interrupt driven program based input-output?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "3.4",
      "B": "4.4",
      "C": "5.1",
      "D": "6.7"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 166 Consider a hypothetical processor with an instruction of type LW R1, 20(R2),\nwhich during execution reads a 32-bit word from memory and stores it in a 32-bit\nregister R1. The effective address of the memory location is obtained by the\naddition of constant 20 and the contents of register R2. Which of the following\nbest reflects the Addressing Modes implemented by this instruction for the\noperand in memory?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Immediate Addressing",
      "B": "Register Addressing",
      "C": "Register Indirect Scaled Addressing",
      "D": "Base Indexed Addressing"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 167 A computer handles several interrupt sources of which the following are relevant for this question. Interrupt from CPU temperature sensor  (raises interrupt if CPU temperature is too high) Interrupt from Mouse      (raises Interrupt if the mouse is moved or a button is pressed) Interrupt from Keyboard  (raises Interrupt if a key is pressed or released) Interrupt from Hard Disk  (raises Interrupt when a disk read is completed) Which one of these will be handled at the HIGHEST priority?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Interrupt from Hard Disk",
      "B": "Interrupt from Mouse",
      "C": "Interrupt from Keyboard",
      "D": "Interrupt from CPU temp sensor"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 168 A computer system has an L1 cache, an L2 cache, and a main memory unit\nconnected as shown below. The block size in L1 cache is 4 words. The block size\nin L2 cache is 16 words. The memory access times are 2 nanoseconds.\n20 nanoseconds and 200 nanoseconds for L1 cache, L2 cache and main memory\nunit respectively. When there is a miss in both L1 cache and L2 cache, first a block is transferred\nfrom main memory to L2 cache, and then a block is transferred from L2 cache to\nL1 cache. What is the total time taken for these transfers?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page34_q3.webp",
    "options": {
      "A": "222 nanoseconds",
      "B": "888 nanoseconds",
      "C": "902 nanoseconds",
      "D": "968 nanoseconds"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 169 A computer system has an L1 cache, an L2 cache, and a main memory unit\nconnected as shown below. The block size in L1 cache is 4 words. The block size\nin L2 cache is 16 words. The memory access times are 2 nanoseconds.\n20 nanoseconds and 200 nanoseconds for L1 cache, L2 cache and main memory\nunit respectively. When there is a miss in L1 cache and a hit in L2 cache, a block is transferred\nfrom L2 cache to L1 cache. What is the time taken for this transfer?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page34_q4.webp",
    "options": {
      "A": "2 nanoseconds",
      "B": "20 nanoseconds",
      "C": "22 nanoseconds",
      "D": "88 nanoseconds"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 170 A 5-stage pipelined processor has Instruction Fetch (IF), Instruction Decode (ID),\nOperand Fetch (OF), Perform Operation (PO) and Write Operand (WO) stages.\nThe IF, ID, OF and WO stages take 1 clock cycle each for any instruction. The PO\nstage takes 1 clock cycle for ADD and SUB instructions, 3 clock cycles for MUL\ninstruction, and 6 clock cycles for DIV instruction respectively. Operand\nforwarding is used in the pipeline. What is the number of clock cycles needed to\nexecute the following sequence of instructions?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page34_q5.webp",
    "options": {
      "A": "13",
      "B": "15",
      "C": "17",
      "D": "19"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 171 A main memory unit with a capacity of 4 megabytes is built using 1Mx1-bit\nDRAM chips. Each DRAM chip has 1K rows of cells with 1K cells in each row. The\ntime taken for a single refresh operation is 100 nanoseconds. The time required\nto perform one refresh operation on all the cells in the memory unit is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "100 nanoseconds",
      "B": "100 *[latex]2^{10}[/latex] nanoseconds",
      "C": "100*[latex]2^{20}[/latex] nanoseconds",
      "D": "3200*[latex]2^{20}[/latex] nanoseconds"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 172 Which of the following is/are true of the auto-increment addressing mode? I. It is useful in creating self-relocating code II. If it is included in an Instruction Set Architecture, then an additional ALU is required for effective address calculation III. The amount of increment depends on the size of the data item accessed",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "I only",
      "B": "II only",
      "C": "III only",
      "D": "II and III only"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 173 Compared to CISC processors,RISC processors contain",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "More register and smaller instruction set",
      "B": "larger instruction set",
      "C": "less registers and smaller instruction set",
      "D": "more transistor elements"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 174 On receiving an interrupt from an I/O device,the CPU",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Halts for a predetermined time",
      "B": "Branches off to the interrupt service routine after completion of the current instruction",
      "C": "Branches off to the interrupt service routine immediately",
      "D": "Hands over control of address bus and data bus to the interrupting device"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 175 Which of the following statements about relative addressing mode is FALSE?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "It enables reduced instruction size",
      "B": "It allows indexing of array element with same instruction",
      "C": "It enables easy relocation of data",
      "D": "It enables faster address calculation than absolute addressing"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 176 A processor that has carry, overflow and sign flag bits as part of its program status word (PSW) performs addition of the following two 2's complement numbers 01001101 and 11101001. After the execution of this addition operation, the status of the carry, overflow and sign flags, respectively will be",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1, 1, 0",
      "B": "1, 0, 0",
      "C": "0, 1, 0",
      "D": "1, 0, 1"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 177 The use of multiple register windows with overlap causes a reduction in the number of memory accesses for: I.   Function locals and parameters II.  Register saves and restores III. Instruction fetches",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "I only",
      "B": "II only",
      "C": "III only",
      "D": "I, II and III"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 178 Consider a pipelined processor with the following four stages: IF: Instruction Fetch ID: Instruction Decode and Operand Fetch EX: Execute WB: Write Back The IF, ID and WB stages take one clock cycle each to complete the operation. The number of clock cycles for the EX stage depends on the instruction. The ADD and SUB instructions need 1 clock cycle and the MUL instruction needs 3 clock cycles in the EX stage. Operand forwarding is used in the pipelined processor. What is the number of clock cycles taken to complete the following sequence of instructions? [latex]\\begin{array}{lllll} \\textbf{ADD} & \\text{R2, R1, R0} &&& \\text{R2 $\\leftarrow$ R1+R0} \\\\ \\textbf{MUL} & \\text{R4, R3, R2} &&& \\text{R4 $\\leftarrow$ R3*R2} \\\\ \\textbf{SUB} & \\text{R6, R5, R4} &&& \\text{R6 $\\leftarrow$ R5-R4} \\\\ \\end{array}[/latex]",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "7",
      "B": "8",
      "C": "10",
      "D": "14"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 179 Consider a disk pack with 16 surfaces, 128 tracks per surface and 256 sectors per track. 512 bytes of data are stores in a bit serial manner in a sector. The capacity of the disk pack and the number of bits required to specify a particular sector in the disk are respectively",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "256 Mbyte, 19 bits",
      "B": "256 Mbute, 28 bits",
      "C": "512 Mbyte, 20 bits",
      "D": "64 Gbyte, 28 bits"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 180 A CPU has 24-bit instructions. A program starts at address 300 (in decimal). Which one of the following is a legal program counter (all values in decimal)?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "400",
      "B": "500",
      "C": "600",
      "D": "700"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 181 The microinstructions stored in the control memory of a processor have a width of 26 bits. Each microinstruction is divided into three fields. a micro operation field of 13 bits, a next address field (X), and a MUX select field (Y). There are 8 status bits in the inputs of the MUX. How many bits are there in the X and Y fields, and what is the size of the control memory in number of words?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "10, 3, 1024",
      "B": "8, 5, 256",
      "C": "5, 8, 2048",
      "D": "10, 3, 512"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 182 The process of organizing the memory into two banks to allow 8-and 16-bit data operation is called",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Bank switching",
      "B": "Indexed mapping",
      "C": "Two-way memory interleaving",
      "D": "Memory segmentation"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 183 A certain microprocessor requires 4.5 microseconds to respond to an interrupt. Assuming that the three interrupts[latex]I_1[/latex], [latex]I_2[/latex] and [latex]I_3[/latex] require the following execution time after the interrupt is recognized: I.   [latex]I_1[/latex] requires 25 microseconds II.  [latex]I_2[/latex] requires 35 microseconds III. [latex]I_3[/latex] requires 20 microseconds [latex]I_1[/latex] has the highest priority and [latex]I_3[/latex] has the lowest. What is the possible range of time for [latex]I_3[/latex] to be executed assuming that it may or may not occur simultaneously with other interrupts?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "24.5 microseconds to 39.5 microseconds",
      "B": "24.5 microseconds to 93.5 microseconds",
      "C": "4.5 microseconds to 24.5 microseconds",
      "D": "29.5 microseconds 93.5 microseconds"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 184 In which addressing mode, the effectives address of the operand is generated by adding a constant value to the content of a register?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Absolute mode",
      "B": "Indirect mode",
      "C": "Immediate mode",
      "D": "Index mode"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 185 Which of the following statements about synchronous and asynchronous I/O is NOT true?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "An ISR is invoked on completion of I/O in synchronous I/O but not in asynchronous I/O",
      "B": "In both synchronous and asynchronous I/O, an ISR (Interrupt Service Routine) is invoked after completion of the I/O",
      "C": "A process making a synchronous I/O call waits until I/O is complete, but a process making an asynchronous I/O call does not wait for completion of the I/O",
      "D": "In the case of synchronous I/O, the process waiting for the completion of I/O is woken up by the ISR that is invoked after the completion of I/O"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 186 A hard disk has 63 sectors per track, 10 platters each with 2 recording surfaces\nand 1000 cylinders. The address of a sector is given as a triple (c,h,s), where c is the cylinder number, h is the surface number and s is the sector number. Thus, the [latex]0^{th}[/latex] sector is addressed as (0,0,0), the [latex]1^{st}[/latex] sector as (0,0,1), and so on The address of the [latex]1039^{th}[/latex] sector is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "(0,15,31)",
      "B": "(0,16,30)",
      "C": "(0,16,31)",
      "D": "(0,17,31)"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 187 A hard disk has 63 sectors per track, 10 platters each with 2 recording surfaces\nand 1000 cylinders. The address of a sector is given as a triple (c,h,s), where c is the cylinder number, h is the surface number and s is the sector number. Thus, the [latex]0^{th}[/latex] sector is addressed as (0,0,0), the [latex]1^{st}[/latex] sector as (0,0,1), and so on The address (400, 16, 29) corresponds to sector number:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "505035",
      "B": "505036",
      "C": "505037",
      "D": "505038"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 188 Consider a 4-way set associative cache (initially empty) with total 16 cache\r\nblocks. The main memory consists of 256 blocks and the request for memory\r\nblocks is in the following order: 0, 255, 1, 4, 3, 8, 133, 159, 216, 129, 63, 8, 48, 32, 73, 92, 155. Which one of the following memory block will NOT be in cache if LRU replacement\r\npolicy is used?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "3",
      "B": "8",
      "C": "129",
      "D": "216"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 189 Consider a 4 stage pipeline processor. The number of cycles needed by the four\ninstructions I1, I2, I3, I4 in stages S1, S2, S3, S4 is shown below: What is the number of cycles needed to execute the following loop? For (i=1 to 2) {I1; I2; I3; I4;}",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page38_q4.webp",
    "options": {
      "A": "16",
      "B": "23",
      "C": "28",
      "D": "30"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 190 A CPU generally handles an interrupt by executing an interrupt service routine",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "As soon as an interrupt is raised",
      "B": "By checking the interrupt register at the end of fetch cycle.",
      "C": "By checking the interrupt register after finishing the execution of the current instruction.",
      "D": "By checking the interrupt register at fixed time intervals."
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 191 How many 32K x 1 RAM chips are needed to provide a memory capacity of 256Kbytes?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "8",
      "B": "32",
      "C": "64",
      "D": "128"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 192 Which of the following is an example of spooled device?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "A line printer used to print the output of a number of jobs",
      "B": "A terminal used to enter input data to a running program",
      "C": "A secondary storage device in a virtual memory system",
      "D": "A graphic display device"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 193 The Memory Address Register",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "is a hardware memory device which denotes the location of the current instruction being executed.",
      "B": "is a group of electrical ckt, that performs the intent of instructions fetched from memory",
      "C": "contains the address of the memory location that is to be read from or stored into",
      "D": "contains a copy of the designated memory location specified by the MAR after a \"read\" or the new contents of the memory prior to a \"write\""
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 194 The total time to prepare a disk drive mechanism for a block of data to be read from it is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "seek time",
      "B": "latency",
      "C": "latency plus seek time",
      "D": "transmission time"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 195 Raid configurations of the disks are used to provide",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Fault-tolerance",
      "B": "High speed",
      "C": "High data density",
      "D": "(A) & (B)"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 196 The TRAP is one of the interrupts available in INTEL 8085. Which one of the following statements is true of TRAP ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "it is level triggered",
      "B": "it is negative edge triggered",
      "C": "it is +ve edge triggered",
      "D": "it is both +ve and -ve edges triggered"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 197 The device which is used to connect a peripheral to bus is known as",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "control register",
      "B": "interface",
      "C": "communication protocol",
      "D": "none of these"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 198 Which of the following architecture is/are not suitable for realising SIMD?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Vector processor",
      "B": "Array processor",
      "C": "Von Neumann",
      "D": "All of the above"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 199 Consider the following Assembly language program MVIA\t30 H ACI\t30 H XRA\tA POP\tH After the execution of the above program, the contents of the accumulator will be",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "30 H",
      "B": "60 H",
      "C": "00 H",
      "D": "contents of stack"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 200 The ability to temporarily halt the CPU and use this time to send information on buses is called",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "direct memory access",
      "B": "vectoring the interrupt",
      "C": "polling",
      "D": "cycle stealing"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 201 An interrupt in which the external device supplies its address as well as the interrupt requests is known as",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "vectored interrupt",
      "B": "maskable interrupt",
      "C": "non maskable interrupt",
      "D": "designated interrupt"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 202 The performance of a pipelined processor suffers if:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "the pipeline stages have different delays",
      "B": "consecutive instructions are dependent on each other",
      "C": "the pipeline stages share hardware resources",
      "D": "All of the above"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 203 More than one word are put in one cache block to:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "exploit the temporal locality of reference in a program",
      "B": "exploit the spatial locality of reference in a program",
      "C": "reduce the miss penalty",
      "D": "none of the above"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 204 The address space of 8086 CPU is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "one Megabyte",
      "B": "256 Kilobytes",
      "C": "1 K Megabytes",
      "D": "64 Kilobytes"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 205 Consider a computer with a 4-ways set-associative mapped cache of the following characteristics: a total of 1 MB of main memory, a word size of 1 byte, a block size of 128 words and a cache size of 8 KB. While accessing the memory location 0C795H by the CPU, the contents of the TAG field of the corresponding cache line is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "000011000",
      "B": "110001111",
      "C": "00011000",
      "D": "110010101"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 206 Consider a computer with a 4-ways set-associative mapped cache of the following characteristics: a total of 1 MB of main memory, a word size of 1 byte, a block size of 128 words and a cache size of 8 KB. The number of bits in the TAG, SET and WORD fields, respectively are:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "7,6,7",
      "B": "8,5,7",
      "C": "8,6,6",
      "D": "9,4,7"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 207 A non pipelined single cycle processor operating at 100 MHz is converted into a synchronous pipelined processor with five stages requiring 2.5 nsec, 1.5 nsec, 2 nsec, 1.5 nsec and 2.5 nsec, respectively. The delay of the latches is 0.5 nsec. The speedup of the pipeline processor for a large number of instructions is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "4.5",
      "B": "4",
      "C": "3.33",
      "D": "3"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 208 Consider a CPU where all the instructions require 7 clock cycles to complete execution. There are 140 instructions in the instruction set. It is found that 125 control signals are needed to be generated by the control unit. While designing the horizontal microprogrammed control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "125, 7",
      "B": "125, 10",
      "C": "135, 9",
      "D": "135, 10"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 209 Assume that EA = (X)+ is the effective address equal to the contents of location X, with X incremented by one word length after the effective address is calculated; EA = -(X) is the effective address equal to the contents of location X, with X decremented by one word length before the effective address is calculated; EA = (X)- is the effective address equal to the contents of location X, with X decremented by one word length after the effective address is calculated. The format of the instruction is (opcode, source, destination), which means (destination [latex]\\longleftarrow[/latex] source op destination). Using X as a stack pointer, which of the following instructions can pop the top two elements from the stack, perform the addition operation and push the result back to the stack.",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "ADD (X)-, (X)",
      "B": "ADD (X), (X)-",
      "C": "ADD -(X), (X)+",
      "D": "ADD -(X), (X)"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 210 A processor that has the carry, overflow and sign flag bits as part of its program status word (PSW) performs addition of the following two 2's complement numbers 01001101 and 11101001. After the execution of this addition operation, the status of the carry, overflow and sign flags, respectively will be:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1, 1, 0",
      "B": "1, 0, 0",
      "C": "0, 1, 0",
      "D": "1, 0, 1"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 211 Delayed branching can help in the handling of control hazards The following code is to run on a pipelined processor with one branch delay slot: I1: ADD [latex]\\leftarrow[/latex]R2  R7 +R8 I2 : SUB R4 [latex]\\leftarrow[/latex]R5 - R6 I3: ADD R1 [latex]\\leftarrow[/latex] R2 + R3 I4 : STORE Memory [R4] [latex]\\leftarrow[/latex] R1 BRANCH to Label if R1==0 Which of the instructions I1, I2, I3 or I4 can legitimately occupy the delay slot without any other program modification?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "I1",
      "B": "I2",
      "C": "I3",
      "D": "I4"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 212 Delayed branching can help in the handling of control hazards For all delayed conditional branch instructions, irrespective of whether the condition evaluates to true or false",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "The instruction following the conditional branch instruction in memory is executed",
      "B": "The first instruction in the fall through path is executed",
      "C": "The first instruction in the taken path is executed",
      "D": "The branch takes longer to execute than any other instruction"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 213 Consider a machine with a 2-way set associative data cache of size 64Kbytes and\nblock size 16bytes. The cache is managed using 32 bit virtual addresses and the\npage size is 4Kbyts. A program to be run on this machine begins as follows: double ARR[1024][1024];\nint i, j;\n \n// Initialize array ARR to 0.0\nfor(i = 0; i < 1024; i++)\n    for(j = 0; j < 1024; j++)\n        ARR[i][j] = 0.0; The size of double is 8Bytes. Array ARR is located in memory starting at the\nbeginning of virtual page 0xFF000 and stored in row major order. The cache is\ninitially empty and no pre-fetching is done. The only data memory references\nmade by the program are those to array ARR The cache hit ratio for this initialization loop is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "0%",
      "B": "25%",
      "C": "50%",
      "D": "75%"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 214 Consider a machine with a 2-way set associative data cache of size 64Kbytes and\nblock size 16bytes. The cache is managed using 32 bit virtual addresses and the\npage size is 4Kbyts. A program to be run on this machine begins as follows: double ARR[1024][1024];\nint i, j;\n \n// Initialize array ARR to 0.0\nfor(i = 0; i < 1024; i++)\n    for(j = 0; j < 1024; j++)\n        ARR[i][j] = 0.0; The size of double is 8Bytes. Array ARR is located in memory starting at the\nbeginning of virtual page 0xFF000 and stored in row major order. The cache is\ninitially empty and no pre-fetching is done. The only data memory references\nmade by the program are those to array ARR Which of the following array elements has the same cache index as ARR[0][0]?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "ARR [0] [4]",
      "B": "ARR [4] [0]",
      "C": "ARR [0] [5]",
      "D": "ARR [5] [0]"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 215 Consider a machine with a 2-way set associative data cache of size 64Kbytes and\nblock size 16bytes. The cache is managed using 32 bit virtual addresses and the\npage size is 4Kbyts. A program to be run on this machine begins as follows: double ARR[1024][1024];\nint i, j;\n \n// Initialize array ARR to 0.0\nfor(i = 0; i < 1024; i++)\n    for(j = 0; j < 1024; j++)\n        ARR[i][j] = 0.0; The size of double is 8Bytes. Array ARR is located in memory starting at the\nbeginning of virtual page 0xFF000 and stored in row major order. The cache is\ninitially empty and no pre-fetching is done. The only data memory references\nmade by the program are those to array ARR The total size of the tags in the cache directory is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "32Kbits",
      "B": "34Kbits",
      "C": "64Kbits",
      "D": "68Kbits"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 216 Which of the following statements about synchronous and asynchronous I/O is\nNOT true?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "An ISR is invoked on completion of I/O in synchronous I/O but not in\nasynchronous I/O",
      "B": "In both synchronous and asynchronous I/O, an ISR (Interrupt Service\nRoutine) is invoked after completion of the I/O",
      "C": "A process making a synchronous I/O call waits until I/O is complete, but a process making an asynchronous I/O call does not wait for completion of the I/O",
      "D": "In the case of synchronous I/O, the process waiting for the completion of I/O\nis woken up by the ISR that is invoked after the completion of I/O"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 217 In an instruction execution pipeline, the earliest that the data TLB (Translation\nLookaside Buffer) can be accessed is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Before effective address calculation has started",
      "B": "During effective address calculation",
      "C": "After effective address calculation has completed",
      "D": "After data cache lookup has completed"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 218 The use of multiple register windows with overlap causes a reduction in the\r\nnumber of memory accesses for I. Function locals and parameters II. Register saves and restores III. Instruction fetches",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "I only",
      "B": "II only",
      "C": "III only",
      "D": "I, II and III"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 219 Which of the following are NOT true in a pipelined processor? I. Bypassing can handle all RAW hazards II. Register renaming can eliminate all register carried WAR hazards III. Control hazard penalties can be eliminated by dynamic branch prediction",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "I and II only",
      "B": "I and III only",
      "C": "II and III only",
      "D": "I, II and III"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 220 For inclusion to hold between two cache levels L1 and L2 in a multi-level cache\nhierarchy, which of the following are necessary? I. L1 must be a write-through cache II. L2 must be a write-through cache III. The associativity of L2 must be greater than that of L1 IV. The L2 cache must be at least as large as the L1 cache",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "IV only",
      "B": "I and IV only",
      "C": "I, II and IV only",
      "D": "I, II, III and IV"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 221 Which of the following must be true for the RFE (Return From Exception)\ninstruction on a general purpose processor? I. It must be a trap instruction II. It must be a privileged instruction III. An exception cannot be allowed to occur during execution of an RFE instruction",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "I only",
      "B": "II only",
      "C": "I and II only",
      "D": "I, II and III only"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 222 Which of the following is/are true of the auto-increment Addressing Modes? I. It is useful in creating self-relocating code II. If it is included in an Instruction Set Architecture, then an additional ALU is\r\nrequired for effective address calculation III. The amount of increment depends on the size of the data item accessed",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "I only",
      "B": "II only",
      "C": "III only",
      "D": "II and III only"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 223 For a magnetic disk with concentric circular tracks, the seek latency is not linearly\nproportional to the seek distance due to",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "non-uniform distribution of requests",
      "B": "arm starting and stopping inertia",
      "C": "higher capacity of tracks on the periphery of the platter",
      "D": "use of unfair arm scheduling policies"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 224 Which of the following RAID level provides the highest Data Transfer Rate (Read/Write)",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "RAID 1",
      "B": "RAID 3",
      "C": "RAID 4",
      "D": "RAID 5"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 225 In the Big-Endian system, the computer stores",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "MSB of data in the lowest memory address of data unit",
      "B": "LSB of data in the lowest memory address of data unit",
      "C": "MSB of data in the highest memory address of data unit",
      "D": "LSB of data in the highest memory address of data unit"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 226 Consider a small 2-way set-associative cache memory, consisting of four blocks. For choosing the block to be replaced, use the least recently (LRU) scheme. The number of cache misses for the following sequence of block addresses is 8, 12, 0, 12, 8",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "2",
      "B": "3",
      "C": "4",
      "D": "5"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 227 In comparison with static RAM memory, the dynamic Ram memory has",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "lower bit density and higher power consumption",
      "B": "higher bit density and higher power consumption",
      "C": "lower bit density and lower power consumption",
      "D": "higher bit density and lower power consumption"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 228 The principal of the locality of reference justifies the use of",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "virtual memory",
      "B": "interrupts",
      "C": "main memory",
      "D": "cache memory"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 229 A read bit can be read",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "and written by CPU",
      "B": "and written by peripheral",
      "C": "by peripheral and written by CPU",
      "D": "by CPU and written by the peripheral"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 230 A hard disk system has the following parameters : Number of tracks = 500 Number of sectors/track = 100 Number of bytes /sector = 500 Time taken by the head to move from one track to adjacent track = 1 ms Rotation speed = 600 rpm. What is the average time taken for transferring 250 bytes from the disk ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "300.5  ms",
      "B": "255.5  ms",
      "C": "255 ms",
      "D": "300  ms"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 231 Following table indicates the latencies of operations between the instruction producing the result and instruction using the result. [latex]\\begin{array}{|l|l|c|} \\hline \\textbf {Instruction producing the result} & \\textbf{Instruction using the result }& \\textbf{Latency} \\\\\\hline \\text{ALU Operation} & \\text{ALU Operation} & 2 \\\\\\hline \\text{ALU Operation} & \\text{Store} & \\text{2}\\\\\\hline \\text{Load} & \\text{ALU Operation} & \\text{1}\\\\\\hline \\text{Load} & \\text{Store} & \\text{0} \\\\\\hline \\end{array}[/latex] Consider the following code segment: Load R1, Loc 1; Load R1 from memory location Loc1\n Load R2, Loc 2; Load R2 from memory location Loc 2\n Add R1, R2, R1; Add R1 and R2 and save result in R1\n Dec R2;         Decrement R2\n Dec R1;         Decrement R1\n Mpy R1, R2, R3; Multiply R1 and R2 and save result in R3\n Store R3, Loc 3; Store R3 in memory location Loc 3 What is the number of cycles needed to execute the above code segment assuming each instruction takes one cycle to execute?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "7",
      "B": "10",
      "C": "13",
      "D": "14"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 232 Data forwarding techniques can be used to speed up the operation in presence of data dependencies. Consider the following replacements of LHS with RHS. i. [latex]R1\\rightarrow Loc, Loc\\rightarrow R2 \\; \\equiv \\; R1\\rightarrow R2, R1 \\rightarrow Loc[/latex] ii. [latex]R1\\rightarrow Loc, Loc\\rightarrow R2 \\; \\equiv \\; R1\\rightarrow R2[/latex] iii. [latex]R1\\rightarrow Loc, R2 \\rightarrow Loc \\; \\equiv \\; R1\\rightarrow Loc[/latex] iv. [latex]R1\\rightarrow Loc, R2 \\rightarrow Loc \\; \\equiv \\; R2\\rightarrow Loc[/latex] In which of the following options, will the result of executing the RHS be the same as executing the LHS irrespective of the instructions that follow ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "i and iii",
      "B": "i and iv",
      "C": "ii and iii",
      "D": "ii and iv"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 233 Consider a Direct Mapped Cache with 8 cache blocks (numbered 0-7). If the memory block requests are in the following order 3, 5, 2, 8, 0, 63, 9,16, 20, 17, 25, 18, 30, 24, 2, 63, 5, 82,17, 24. Which of the following memory blocks will not be in the cache at the end of the sequence ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "3",
      "B": "18",
      "C": "20",
      "D": "30"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 234 The floating point unit of a processor using a design D takes 2t cycles compared to t cycles taken by the fixed point unit. There are two more design suggestions [latex]D_1[/latex] and [latex]D_2[/latex]. [latex]D_1[/latex] uses 30% more cycles for fixed point unit but 30% less cycles for floating point unit as compared to design D. [latex]D_2[/latex] uses 40% less cycles for fixed point unit but 10% more cycles for floating point unit as compared to design D. For a given program which has 80% fixed point operations and 20% floating point operations, which of the following ordering reflects the relative performances of three designs?\n([latex]D_i[/latex] > [latex]D_j[/latex] denotes that [latex]D_i[/latex] is faster than [latex]D_j[/latex])",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex]D_1 > D > D_2[/latex]",
      "B": "[latex]D_2 > D > D_1[/latex]",
      "C": "[latex]D > D_2 > D_1[/latex]",
      "D": "[latex]D > D_1 > D_2[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 235 A processor takes 12 cycles to complete an instruction [latex]I[/latex]. The corresponding pipelined processor uses 6 stages with the execution times of 3, 2, 5, 4, 6 and 2 cycles respectively. What is the asymptotic speedup assuming that a very large number of instructions are to be executed?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1.83",
      "B": "2",
      "C": "3",
      "D": "6"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 236 Consider a machine with a byte addressable main memory of [latex]2^{16}[/latex]  bytes. Assume that a direct mapped data cache consisting of 32 lines of 64 bytes each is used in the system. A 50 x 50 two-dimensional array of bytes is stored in the main memory starting from memory location 1100H. Assume that the data cache is initially empty. The complete array is accessed twice. Assume that the contents of the data cache do not change in between the two accesses. Which of the following lines of the data cache will be replaced by new blocks in\naccessing the array for the second time?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "line 4 to line 11",
      "B": "line 4 to line 12",
      "C": "line 0 to line 7",
      "D": "line 0 to line 8"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 237 Consider a machine with a byte addressable main memory of [latex]2^{16}[/latex]  bytes. Assume that a direct mapped data cache consisting of 32 lines of 64 bytes each is used in the system. A 50 x 50 two-dimensional array of bytes is stored in the main memory starting from memory location 1100H. Assume that the data cache is initially empty. The complete array is accessed twice. Assume that the contents of the data cache do not change in between the two accesses. How many data cache misses will occur in total?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "48",
      "B": "50",
      "C": "56",
      "D": "59"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 238 Consider the following program segment. Here R1, R2 and R3 are the general purpose registers. Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal. Assume that the memory is byte addressable and the word size is 32 bits. If an interrupt occurs during the execution of the instruction \"INC R3\", what return address will be pushed on to the stack?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page48_q3.webp",
    "options": {
      "A": "1005",
      "B": "1020",
      "C": "1024",
      "D": "1040"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 239 Consider the following program segment. Here R1, R2 and R3 are the general purpose registers. Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal. Assume that the memory is word addressable. After the execution of this\nprogram, the content of memory location 2010 is:",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page48_q4.webp",
    "options": {
      "A": "100",
      "B": "101",
      "C": "102",
      "D": "110"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 240 Consider the following program segment. Here R1, R2 and R3 are the general purpose registers. Assume that the content of memory location 3000 is 10 and the content of the register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the numbers are in decimal. Assume that the memory is word addressable. The number of memory references for accessing the data in executing the program completely is:",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page48_q5.webp",
    "options": {
      "A": "10",
      "B": "11",
      "C": "20",
      "D": "21"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 241 Consider a pipelined processor with the following four stages: IF: Instruction Fetch ID: Instruction Decode and Operand Fetch EX: Execute WB: Write Back The IF, ID and WB stages take one clock cycle each to complete the operation.\r\nThe number of clock cycles for the EX stage depends on the instruction. The ADD\r\nand SUB instructions need 1 clock cycle and the MUL instruction needs 3 clock\r\ncycles in the EX stage. Operand forwarding is used in the pipelined processor.\r\nWhat is the number of clock cycles taken to complete the following sequence of\r\ninstructions? ADD R2, R1, R0              (R2 [latex]\\leftarrow[/latex]  R1 + R0) MUL R4, R3, R2              (R4 [latex]\\leftarrow[/latex]  R3 * R2) SUB R6, R5, R4               (R6 [latex]\\leftarrow[/latex]  R5 - R4)",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "7",
      "B": "8",
      "C": "10",
      "D": "14"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 242 Consider a disk pack with 16 surfaces, 128 tracks per surface and 256 sectors per track. 512 bytes of data are stored in a bit serial manner in a sector. The capacity of the disk pack and the number of bits required to specify a particular sector in the disk are respectively:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "256 Mbyte, 19 bits",
      "B": "256 Mbyte, 28 bits",
      "C": "512 Mbyte, 20 bits",
      "D": "64 Gbyte, 28 bits"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 243 Consider a 4-way set associative cache consisting of 128 lines with a line size of\n64 words. The CPU generates a 20-bit address of a word in main memory. The\nnumber of bits in the TAG, LINE and WORD fields are respectively:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "9, 6, 5",
      "B": "7, 7, 6",
      "C": "7, 5, 8",
      "D": "9, 5, 6"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 244 A pipelined processor uses a 4-stage instruction pipeline with the following stages: Instruction fetch (IF), Instruction decode (ID), Execute (EX) and Writeback (WB). The arithmetic operations as well as the load and store operations are carried out in the EX stage. The sequence of instructions corresponding to the statement [latex]X = (S - R * (P + Q))/T[/latex] is given below. The values of variables P, Q, R, S and T are available in the registers R0, R1, R2, R3 and R4 respectively, before the execution of the instruction sequence. [latex]\\begin{array}{lll} \\text{ADD} & \\text{$R5,R0,R1$} & \\text{$;R5$} \\leftarrow \\text{R0 + R1} \\\\ \\text{MUL}& \\text{$R6,R2,R5$} & \\text{$;R6$} \\leftarrow \\text{R2 * R5} \\\\ \\text{SUB} & \\text{$R5,R3,R6$} & \\text{$;R5$} \\leftarrow \\text{R3 -R6} \\\\ \\text{DIV} &\\text{$R6,R5,R4$} & \\text{$;R6$} \\leftarrow \\text{R5/R4} \\\\ \\text{STORE} &\\text{$R6,X$}& \\text{$;X$} \\leftarrow \\text{R6} \\\\ \\end{array}[/latex] The IF, ID and WB stages take 1 clock cycle each. The EX stage takes 1 clock cycle each for the ADD, SUB and STORE operations, and 3 clock cycles each for MUL and DIV operations. Operand forwarding from the EX stage to the ID stage is used. The number of clock cycles required to complete the sequence of instructions is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "10",
      "B": "12",
      "C": "14",
      "D": "16"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 245 A pipelined processor uses a 4-stage instruction pipeline with the following stages: Instruction fetch (IF), Instruction decode (ID), Execute (EX) and Writeback (WB). The arithmetic operations as well as the load and store operations are carried out in the EX stage. The sequence of instructions corresponding to the statement [latex]X = (S - R * (P + Q))/T[/latex] is given below. The values of variables P, Q, R, S and T are available in the registers R0, R1, R2, R3 and R4 respectively, before the execution of the instruction sequence. [latex]\\begin{array}{lll} \\text{ADD} & \\text{$R5,R0,R1$} & \\text{$;R5$} \\leftarrow \\text{R0 + R1} \\\\ \\text{MUL}& \\text{$R6,R2,R5$} & \\text{$;R6$} \\leftarrow \\text{R2 * R5} \\\\ \\text{SUB} & \\text{$R5,R3,R6$} & \\text{$;R5$} \\leftarrow \\text{R3 -R6} \\\\ \\text{DIV} &\\text{$R6,R5,R4$} & \\text{$;R6$} \\leftarrow \\text{R5/R4} \\\\ \\text{STORE} &\\text{$R6,X$}& \\text{$;X$} \\leftarrow \\text{R6} \\\\ \\end{array}[/latex] The number of Read-After-Write (RAW) dependencies, Write-After-Read( WAR) dependencies, and Write-After-Write (WAW) dependencies in the sequence of instructions are, respectively,",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "2,2,4",
      "B": "3,2,3",
      "C": "4,2,2",
      "D": "3,3,2"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 246 A computer system has a level-1 instruction cache (1-cache), a level-1 data cache (D-cache) and a level-2 cache (L2-cache) with the following specifications: [latex]\\begin{array}{|l|c|c|c|} \\hline \\text {} & \\textbf{Capacity }& \\textbf{Mapping Method} & \\textbf{Block Size}\\\\\\hline \\text{$I$-Cache} & \\text{$4K$ words}& \\text{Direct mapping} & \\text{$4$ words} \\\\\\hline \\text{$D$-Cache} & \\text{$4K$ words}& \\text{$2$ -way set associative mapping} & \\text{$4$ words}\\\\\\hline \\text{$L2$-Cache} & \\text{$64K$ words}& \\text{$4$-way set associative mapping} & \\text{$16$ words} \\\\\\hline \\end{array}[/latex] The length of the physical address of a word in the main memory is 30 bits. The capacity of the tag memory in the I-cache, D-cache and L2-cache is, respectively,",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1 K x 18-bit, 1 K x 19-bit, 4 K x 16-bit",
      "B": "1 K x 16-bit, 1 K x 19-bit, 4 K x 18-bit",
      "C": "1 K x 16-bit, 512 x 18-bit, 1 K x 16-bit",
      "D": "1 K x 18-bit, 512 x 18-bit, 1 K x 18-bit"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 247 A cache line is 64 bytes. The main memory has latency 32 ns and bandwidth 1 GBytes/s. The time required to fetch the entire cache line from the main memory is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "32 ns",
      "B": "64 ns",
      "C": "96 ns",
      "D": "128 ns"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 248 The data path shown in the figure computes the number of 1s in the 32-bit input word corresponding to an unsigned even integer stored in the shift register. The unsigned counter, initially zero, is incremented if the most significant bit of the shift register is 1. The microprogram for the control is shown in the table below with missing control words for microinstructions [latex]I_1, I_2, \\ldots I_n[/latex]. [latex]\\begin{array}{|l|c|c|c|} \\hline \\textbf {Microinstruction} & \\textbf{Reset Counter}& \\textbf{Shift left} & \\textbf{Load output} \\\\\\hline \\text{BEGIN} & \\text{1} & \\text{0} & \\text{0} \\\\\\hline \\text{I1}& \\text{$?$} & \\text{$?$} & \\text{$?$} \\\\\\hline \\text{:} & \\text{:} & \\text{:} & \\text{:} \\\\\\hline \\text{In} & \\text{$?$} & \\text{$?$} & \\text{$?$} \\\\\\hline \\text{END} & \\text{0} & \\text{0} & \\text{1} \\\\\\hline \\end{array}[/latex] The counter width (k), the number of missing microinstructions (n), and the control word for microinstructions [latex]I_1, I_2, \\ldots I_n[/latex] are, respectively,",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page50_q3.webp",
    "options": {
      "A": "32,5,010",
      "B": "5,32,010",
      "C": "5,31,011",
      "D": "5,31,010"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 249 The memory locations 1000,1001 and 1020 have data values 18,1 and 16 respectively before the following program is executed. [latex]\\begin{array}{llll} \\text{MOVI} & \\text{$R_s, 1$} && \\text{; Move immediate} \\\\ \\text{LOAD} & \\text{$R_d, 1000(R_s)$} && \\text{; Load from memory}\\\\ \\text{ADDI} & \\text{$ R_d, 1000$} && \\text{; Add immediate}\\\\ \\text{STOREI} & \\text{$0(R_d), 20$} && \\text{; Store immediate} \\end{array}[/latex] Which of the statements below is TRUE after the program is executed ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Memory location 1000 has value 20",
      "B": "Memory location 1020 has value 20",
      "C": "Memory location 1021 has value 20",
      "D": "Memory location 1001 has value 20"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 250 Which of the following statements about relative addressing mode is FALSE?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "It enables reduced instruction size",
      "B": "It allows indexing of array element with same instruction",
      "C": "It enables easy relocation of data",
      "D": "It enables faster address calculation than absolute addressing"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 251 Which of the following DMA transfer modes and interrupt handling mechanisms will enable the highest I/O band-width?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Transparent DMA and Polling interrupts",
      "B": "Cycle-stealing and Vectored interrupts",
      "C": "Block transfer and Vectored interrupts",
      "D": "Block transfer and Polling interrupts"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 252 A CPU has a 32 KB direct mapped cache with 128-byte block size. Suppose A is a twodimensional array of size 512x512 with elements that occupy 8-bytes each. Consider the following two C code segments, P1 and P2. P1:\nfor (i=0; i<512; i++) {\n   for (j=0; j<512; j++) {\n      x += A[i][j];\n   }\n}\nP2:\nfor (i=0; i<512; i++) {\n   for (j=0; j<512; j++) {\n      x += A[j][i];\n   }\n} P1 and P2 are executed independently with the same initial state, namely, the array A is not in the cache and i, j, x are in registers. Let the number of cache misses experienced by P1 be M1 and that for P2 be M2 . The value of ratio [latex]\\frac{M1}{M2}[/latex] is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "0",
      "B": "[latex]\\frac{1}{16}[/latex]",
      "C": "[latex]\\frac{1}{8}[/latex]",
      "D": "16"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 253 A CPU has a 32 KB direct mapped cache with 128-byte block size. Suppose A is a twodimensional array of size 512x512 with elements that occupy 8-bytes each. Consider the following two C code segments, P1 and P2. P1:\nfor (i=0; i<512; i++) {\n   for (j=0; j<512; j++) {\n      x += A[i][j];\n   }\n}\nP2:\nfor (i=0; i<512; i++) {\n   for (j=0; j<512; j++) {\n      x += A[j][i];\n   }\n} P1 and P2 are executed independently with the same initial state, namely, the array A is not in the cache and i, j, x are in registers. Let the number of cache misses experienced by P1 be M1 and that for P2 be M2 . The value of M1 is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "0",
      "B": "2048",
      "C": "16384",
      "D": "262144"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 254 Consider two cache organizations: The first one is 32 KB 2-way set associative with 32-byte block size. The second one is of the same size but direct mapped. The size of an address is 32 bits in both cases. A 2-to-1 multiplexer has a latency of 0.6 ns while a kbit comparator has a latency of k/10 ns. The hit latency of the set associative organization is h1 while that of the direct mapped one is h2. The value of h2 is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "2.4ns",
      "B": "2.3ns",
      "C": "1.8ns",
      "D": "1.7ns"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 255 Consider two cache organizations: The first one is 32 KB 2-way set associative with 32-byte block size. The second one is of the same size but direct mapped. The size of an address is 32 bits in both cases. A 2-to-1 multiplexer has a latency of 0.6 ns while a kbit comparator has a latency of k/10 ns. The hit latency of the set associative organization is h1 while that of the direct mapped one is h2. The value of h1 is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "2.4ns",
      "B": "2.3ns",
      "C": "1.8ns",
      "D": "1.7ns"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 256 A CPU generates 32-bit virtual addresses. The page size is 4 KB. The processor\nhas a translation look-aside buffer (TLB) which can hold a total of 128 page table\nentries and is 4-way set associative. The minimum size of the TLB tag is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "11bits",
      "B": "13bits",
      "C": "15bits",
      "D": "20bits"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 257 Consider these two functions and two statements S1 and S2 about them. S1 : The transformation from work 1 to work 2 is valid, i.e., for any program state\nand input arguments, work 2 will compute the same output and have the same\neffect on program state as work 1 S2 : All the transformations applied to work 1 to get work 2 will always improve\nthe performance (i.e. reduce CPU time) of work 2 compared to work 1",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page52_q2.webp",
    "options": {
      "A": "S1 is false and S2 is false",
      "B": "S1 is false and S2 is true",
      "C": "S1 is true and S2 is false",
      "D": "S1 is true and S2 is true"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 258 Consider a new instruction named branch-on-bit-set (mnemonic bbs). The\ninstruction \"bbs reg, pos, labbel\" jumps to label if bit in position pos of register\noperand reg is one. a register is 32 bits wide and the bits are numbered 0 to 31,\nbit in position 0 being the least significant. Consider the following emulation of\nthis instruction on a processor that does not have bbs implemented. temp[latex]\\leftarrow[/latex]reg & mask Branch to label if temp is non-zero The variable temp is a temporary register. For correct emulation the variable\nmask must be generated by",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "mask [latex]\\leftarrow 0 \\times 1 \\lt \\lt pos[/latex]",
      "B": "musk [latex]\\leftarrow 0 \\times ffffffff \\gt \\gt  pos[/latex]",
      "C": "mask [latex]\\leftarrow[/latex] pos",
      "D": "msdk [latex]\\leftarrow 0 \\times f[/latex]"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 259 A CPU has five-stages pipeline and runs at 1GHz frequency. Instruction fetch\nhappens in the first stage of the pipeline. A conditional branch instruction\ncomputes the target address and evaluates the condition in the third stage of the\npipeline. The processor stops fetching new instructions following a conditional\nbranch until the branch outcome is known. A program executes [latex]10^{9}[/latex] instructions\nout of which 20% are conditional branches. If each instruction takes one cycle to\ncomplete on average, then total execution time of the program is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1.0 second",
      "B": "1.2 seconds",
      "C": "1.4 seconds",
      "D": "1.6 seconds"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 260 A CPU has a cache with block size 64 bytes. The main memory has k banks, each\nbank being c bytes wide. Consecutive c-byte chunks are mapped on consecutive\nbanks with warp-around. All the k banks can be accessed in parallel, but two\naccesses to the same bank must be serialized. A cache block access may involve\nmultiple iterations of parallel bank accesses depending on the amount of data\nobtained by accessing all the k banks in parallel. Each iteration requires decoding\nthe bank numbers to be accessed in parallel and this takes k/2 ns . The latency of\none bank access is 80 ns . If c = 2 and k=24, then latency of retrieving a cache\nblock starting at address zero from main memory is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "92ns",
      "B": "104ns",
      "C": "172ns",
      "D": "184ns"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 261 A CPU has 24-bit instructions. A program starts at address 300 (in decimal). Which one of the following is a legal program counter (all values in decimal)?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "400",
      "B": "500",
      "C": "600",
      "D": "700"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 262 A disk has 8 equidistant tracks. The diameters of the innermost and outermost tracks are 1 cm and 8 cm respectively. The innermost track has a storage capacity of 10 MB. If the disk has 20 sectors per track and is currently at the end of the [latex]5^{th}[/latex] sector of the inner-most track and the head can move at a speed of 10 meters/sec and it is rotating at constant angular velocity of 6000 RPM, how much time will it take to read 1 MB contiguous data starting from the sector 4 of the outer-most track?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "13.5 ms",
      "B": "10  ms",
      "C": "9.5 ms",
      "D": "20 ms"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 263 A disk has 8 equidistant tracks. The diameters of the innermost and outermost tracks are 1 cm and 8 cm respectively. The innermost track has a storage capacity of 10 MB. What is the total amount of data that can be stored on the disk if it is used with a drive that rotates it with I.Constant Linear Velocity II.Constant Angular Velocity?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex]I. 80 \\ \\text{MB}; \\;  II. 2040 \\ \\text{MB}[/latex]",
      "B": "[latex]I. 2040 \\ \\text{MB}; \\;  II 80 \\ \\text{MB}[/latex]",
      "C": "[latex]I. 80 \\ \\text{MB}; \\; II. 360 \\ \\text{MB}[/latex]",
      "D": "[latex]I. 360 \\ \\text{MB};  \\; II. 80 \\ \\text{MB}[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 264 Consider a 2-way set associative cache memory with 4 sets and total 8 cache blocks (0-7) and a main memory with 128 blocks (0-127). What memory blocks will be present in the cache after the following sequence of memory block references if LRU policy is used for cache block replacement? 0 5 3 9 7 0 16 55 Assuming that initially the cache did not have any memory block from the current job?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "0 3 5 7 16 55",
      "B": "0 3 5 7 9 16 55",
      "C": "0 5 7 9 16 55",
      "D": "3 5 7 9 16 55"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 265 An instruction set of a processor has 125 signals which can be divided into 5 groups of mutually exclusive signals as follows: Group 1 : 20 signals, Group 2 : 70 signals, Group 3 : 2 signals, Group 4 : 10 signals, Group 5 : 23 signals. How many bits of the control words can be saved by using vertical microprogramming over horizontal microprogramming?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "0",
      "B": "103",
      "C": "22",
      "D": "55"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 266 A hardwired CPU uses 10 control signals [latex]S_1[/latex] to [latex]S_{10}[/latex], in various time steps [latex]T_1[/latex] to [latex]T_5[/latex], to implement 4 instructions [latex]I_1[/latex] to [latex]I_4[/latex] as shown below: [latex]\\begin{array}{|c|c|c|c|c|c|}\\hline&\\bf{T_1}&\\bf{T_2}&\\bf{T_3}&\\bf{T_4}&\\bf{T_5}\\\\\\hline\\bf{I_1}&S_1,S_3,S_5&S_2,S_4,S_6&S_1,S_7&S_{10}&S_3,S_8\\\\\\hline\\bf{I_2}&S_1,S_3,S_5&S_8,S_9,S_{10}&S_5,S_6S_7&S_{6}&S_{10}\\\\\\hline\\bf{I_3}&S_1,S_3,S_5&S_7,S_8,S_{10}&S_2,S_6,S_{9}&S_{10}&S_1,S_3\\\\\\hline\\bf{I_4}&S_1,S_3,S_5&S_2,S_6,S_7&S_5,S_{10}&S_{6},S_9&S_{10}\\\\\\hline\\end{array}[/latex] Which of the following pairs of expressions represent the circuit for generating control signals [latex]S_5[/latex] and [latex]S_{10}[/latex] respectively? [latex]((I_j + I_k)T_n[/latex] indicates that the control signal should be generated in time step [latex]T_n[/latex] if the instruction being executed is [latex]l_j[/latex] or [latex]l_k[/latex])",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex]S_5 = T_1 + I_2 \\cdot T_3[/latex] and [latex]S_{10} = (I_1 + I_3) \\cdot T_4 + (I_2 + I_4) \\cdot T_5[/latex]",
      "B": "[latex]S_5 = T_1 + (I_2 + I_4) \\cdot T_3[/latex] and [latex]S_{10} = (I_1 + I_3) \\cdot T_4 + (I_2 + I_4) \\cdot T_5[/latex]",
      "C": "[latex]S_5 = T_1 + (I_2 + I_4) \\cdot T_3[/latex] and [latex]S_{10} = (I_2 + I_3 + I_4) \\cdot T_2 + (I_1 + I_3) \\cdot T_4 + (I_2 + I_4) \\cdot T_5[/latex]",
      "D": "[latex]S_5 = T_1 + (I_2 + I_4) \\cdot T_3[/latex] and [latex]S_{10} = (I_2 + I_3) \\cdot T_2 + I_4 \\cdot T_3 + (I_1 + I_3) \\cdot T_4 + (I_2 + I_4) \\cdot T_5[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 267 We have two designs D1 and D2 for a synchronous pipeline processor. D1 has 5 pipeline stages with execution times of 3 nsec, 2 nsec, 4 nsec, 2 nsec and 3 nsec while the design D2 has 8 pipeline stages each with 2 nsec execution time How much time can be saved using design D2 over design D1 for executing 100 instructions?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "214 nsec",
      "B": "202 nsec",
      "C": "86 nsec",
      "D": "-200 nsec"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 268 A dynamic RAM has a memory cycle time of 64 nsec. It has to be refreshed 100 times per msec and each refresh takes 100 nsec. What percentage of the memory cycle time is used for refreshing?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "10",
      "B": "6.4",
      "C": "1",
      "D": "0.64"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 269 Consider the following data path of a CPU. ALU, the bus and all the registers in the data path are of identical size. All operations including incrementation of the PC and the GPRs are to be carried out in the ALU. Two clock cycles are needed for memory read operation - the first one for loading address in the MAR and the next one for loading data from the memory bus into the MDR. The instruction \"call Rn, sub\" is a two word instruction. Assuming that PC is incremented during the fetch cycle of the first word of the instruction, its register transfer interpretation is Rn < = PC + 1;\nPC < = M[PC]; The minimum number of CPU clock cycles needed during the execution cycle of this instruction is:",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page54_q4.webp",
    "options": {
      "A": "2",
      "B": "3",
      "C": "4",
      "D": "5"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 270 Consider the following data path of a CPU. ALU, the bus and all the registers in the data path are of identical size. All operations including incrementation of the PC and the GPRs are to be carried out in the ALU. Two clock cycles are needed for memory read operation - the first one for loading address in the MAR and the next one for loading data from the memory bus into the MDR. The instruction \"add R0, R1\" has the register transfer interpretation R0<=R0+R1. The minimum number of clock cycles needed for execution cycle of this instruction is.",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page54_q5.webp",
    "options": {
      "A": "2",
      "B": "3",
      "C": "4",
      "D": "5"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 271 Consider a disk drive with the following specifications:\n16 surfaces, 512 tracks/surface, 512 sectors/track, 1 KB/sector, rotation speed 3000 rpm. The disk is\noperated in cycle stealing mode whereby whenever one 4 byte word is ready it is sent to memory;\nsimilarly, for writing, the disk interface reads a 4 byte word from the memory in each DMA cycle.\nMemory cycle time is 40 nsec. The maximum percentage of time that the CPU gets blocked during\nDMA operation is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "10",
      "B": "25",
      "C": "40",
      "D": "50"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 272 A device with data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let\r\nthe interrupt overhead be 4 [latex]\\mu[/latex]sec. The byte transfer time between the device interfaces register and\r\nCPU or memory is negligible. What is the minimum performance gain of operating the device under\r\ninterrupt mode over operating it under program-controlled mode?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "15",
      "B": "25",
      "C": "35",
      "D": "45"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 273 A 5 stage pipelined CPU has the following sequence of stages: IF - Instruction fetch from instruction memory,\nRD - Instruction decode and register read,\nEX - Execute: ALU operation for data and address computation,\nMA - Data memory access - for write access, the register read at RD stage is used,\nWB - Register write back. \nConsider the following sequence of instructions:\nI1 : L R0, 1oc1;        R0 <= M[1oc1]\nI2 : A R0, R0;           R0 <= R0 + R0\nI3 : S R2, R0;           R2 <= R2 - R0 Let each stage take one clock cycle. What is the number of clock cycles taken to complete the above sequence of instructions starting from the fetch of I1 ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "8",
      "B": "10",
      "C": "12",
      "D": "15"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 274 Consider a direct mapped cache of size 32 KB with block size 32 bytes. The CPU generates 32 bit\naddresses. The number of bits needed for cache indexing and the number of tag bits are respectively.",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "10,17",
      "B": "10,22",
      "C": "15,17",
      "D": "5,17"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 275 Match each of the high level language statements given on the left hand side with the most natural\nAddressing Modes from those listed on the right hand side. 1 A[1] = B[J];      a Indirect addressing\n 2 while [*A++];     b Indexed, addressing\n 3 int temp = *x;    c Autoincrement",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "(1, c), (2,b), (3,a)",
      "B": "(1, a), (2,c), (3,b)",
      "C": "(1, b), (2,c), (3,a)",
      "D": "(1, a), (2,b), (3,c)"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 276 Consider a three word machine instruction ADD A[R0], @B The first operand (destination) \"A[R0]\" uses indexed addressing mode with R0 as the index register.\nThe second operand (source) \"@B\" uses indirect addressing mode. A and B are memory addresses\nresiding at the second and the third words, respectively. The first word of the instruction specifies the\nopcode, the index register designation and the source and destination addressing modes.\nDuring execution of ADD instruction, the two operands are added and stored in the destination (first\noperand). The number of memory cycles needed during the execution cycle of the instruction is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "3",
      "B": "4",
      "C": "5",
      "D": "6"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 277 Normally user programs are prevented from handling I/O directly by I/O instructions in them. For CPUs having explicit I/O instructions, such I/O protection is ensured by having the I/O instructions privileged. In a CPU with memory mapped I/O, there is no explicit I/O instruction. Which one of the following is true for a CPU with memory mapped I/O?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "I/O protection is ensured by operating system routine(s)",
      "B": "I/O protection is ensured by a hardware trap",
      "C": "I/O protection is ensured during system configuration",
      "D": "I/O protection is not possible"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 278 Which one of the following is true for a CPU having a single interrupt request line and a single\ninterrupt grant line?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Neither vectored interrupt nor multiple interrupting devices are possible",
      "B": "Vectored interrupts are not possible but multiple interrupting devices are possible.",
      "C": "Vectored interrupts and multiple interrupting devices are both possible",
      "D": "Vectored interrupt is possible but multiple interrupting devices are not possible"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 279 The storage area of a disk has the innermost diameter of 10 cm and outermost diameter of 20 cm. The maximum storage density of the disk is 1400 bits/cm. The disk rotates at a speed of 4200 RPM. The main memory of a computer has 64-bit word length and 1[latex]\\mu s[/latex] cycle time. If cycle stealing is used for data transfer from the disk, the percentage of memory cycles stolen for transferring one word is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "0.50%",
      "B": "1%",
      "C": "5%",
      "D": "10%"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 280 In an enhancement of a design of a CPU, the speed of a floating point unit has been increased by 20% and the speed of a fixed point unit has been increased by 10%. What is the overall speedup achieved if the ratio of the number of floating point operations to the number of fixed point operations is 2:3 and the floating point operation used to take twice the time taken by the fixed point operation in the original design?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1.155",
      "B": "1.185",
      "C": "1.255",
      "D": "1.285"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 281 A CPU has only three instructions I1, I2 and I3, which use the following signals in time steps T1-T5: I1 : T1 : Ain, Bout, Cin T2 : PCout, Bin T3 : Zout, Ain T4 : Bin, Cout T5 : End I2 : T1 : Cin, Bout, Din T2 : Aout, Bin T3 : Zout, Ain T4 : Bin, Cout T5 : End I3 : T1 : Din, Aout T2 : Ain, Bout T3 : Zout, Ain T4 : Dout, Ain T5 : End Which of the following logic functions will generate the hardwired control for the signal Ain ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "T1.I1 + T2.I3 + T4.I3 + T3",
      "B": "(T1 + T2 + T3).I3 + T1.I1",
      "C": "(T1 + T2 ).I1 + (T2 + T4).I3 + T3",
      "D": "(T1 + T2 ).I2 + (T1 + T3).I1 + T3"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 282 Consider a fully associative cache with 8 cache blocks (numbered 0-7) and the following sequence of memory block requests: 4,3,25,8,19,6,25,8,16,35,45,22,8,3,16,25,7 If LRU replacement policy is used, which cache block will have memory block 7?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "4",
      "B": "5",
      "C": "6",
      "D": "7"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 283 Consider a pipeline processor with 4 stages S1 to S4. We want to execute the following loop: for (i = 1; i < = 1000; i++) \r\n    {I1, I2, I3, I4} where the time taken (in ns) by instructions I1 to I4 for stages S1 to S4 are given below: [latex]\\begin{array}{|c|c|c|c|c|} \\hline & \\textbf {$S _1$} &\\textbf {$S _2$} & \\textbf {$S _3$} & \\textbf{$S _4$ } \\\\\\hline \\textbf{I1}& \\text{$1$} & \\text{$2$} & \\text{$1$} & \\text{$2$} \\\\\\hline \\textbf{I2} & \\text{$2$} & \\text{$1$} & \\text{$2$} & \\text{$1$}\\\\\\hline \\textbf{I3}& \\text{$1$} & \\text{$1$} & \\text{$2$} & \\text{$1$} \\\\\\hline \\textbf{I4} & \\text{$2$} & \\text{$1$} & \\text{$2$} & \\text{$1$} \\\\\\hline \\end{array}[/latex] The output of  I1 for i = 2 will be available after",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "11 ns",
      "B": "12 ns",
      "C": "13 ns",
      "D": "28 ns"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 284 If we use internal data forwarding to speed up the performance of a CPU (R1, R2 and R3 are registers and M[100] is a memory reference), then the sequence of operations R1 [latex]\\rightarrow[/latex] M[100] M[100] [latex]\\rightarrow[/latex] R2 M[100] [latex]\\rightarrow[/latex] R3 can be replaced by",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "R1 [latex]\\rightarrow[/latex] R3\nR2 [latex]\\rightarrow[/latex] M[100]",
      "B": "M[100] [latex]\\rightarrow[/latex] R2\nR1 [latex]\\rightarrow[/latex] R2\nR1 [latex]\\rightarrow[/latex] R3",
      "C": "R1 [latex]\\rightarrow[/latex] M[100]\nR2 [latex]\\rightarrow[/latex] R3",
      "D": "R1 [latex]\\rightarrow[/latex] R2\r\nR1 [latex]\\rightarrow[/latex] R3\r\nR1 [latex]\\rightarrow[/latex] M[100]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 285 Consider a system with 2 level cache. Access times of Level 1 cache, Level 2 cache and main memory are 1 ns, 10 ns, and 500 ns respectively. The hit rates of Level 1 and Level 2 caches are 0.8 and 0.9, respectively. What is the average access time of the system ignoring the search time within the cache?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "13",
      "B": "12.8",
      "C": "12.6",
      "D": "12.4"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 286 What is the bit rate of a video terminal unit with 80 characters/line, 8 bits/character and horizontal sweep time of 100 [latex]\\mu s[/latex] (including 20 [latex]\\mu s[/latex] of retrace time)?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex]8 \\text{Mbps}[/latex]",
      "B": "[latex]6.4 \\text{Mbps}[/latex]",
      "C": "[latex]0.8 \\text{Mbps}[/latex]",
      "D": "[latex]0.64 \\text{Mbps}[/latex]"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 287 What is the minimum size of ROM required to store the complete truth table of an 8-bit [latex]\\times[/latex] 8-bit multiplier?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "32 K [latex]\\times[/latex] 16 bits",
      "B": "64 K [latex]\\times[/latex] 16 bits",
      "C": "16 K [latex]\\times[/latex] 32 bits",
      "D": "64 K [latex]\\times[/latex] 32 bits"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 288 A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanoseconds respectively. Registers\nthat are used between the stages have a delay of 5 nanoseconds each. Assuming constant clocking\nrate, the total time taken to process 1000 data items on this pipeline will be",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "120.4 microseconds",
      "B": "160.5 microseconds",
      "C": "165.5 microseconds",
      "D": "590 microseconds"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 289 A hard disk with a transfer rate of 10 Mbytes/second is constantly transferring data to memory using\nDMA. The processor runs at 600 MHz, and takes 300 and 900 clock cycles to initiate and complete\nDMA transfer respectively. If the size of the transfer is 20 Kbytes, what is the percentage of processor\ntime consumed for the transfer operation?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "5%",
      "B": "1%",
      "C": "0.50%",
      "D": "0.10%"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 290 The microinstructions stored in the control memory of a processor have a width of 26 bits. Each microinstruction is divided into three fields: a micro-operation field of 13 bits, a next address field (X), and a MUX select field (Y). There are 8 status bits in the inputs of the MUX. How many bits are there in the X and Y fields, and what\nis the size of the control memory in number of words?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page58_q5.webp",
    "options": {
      "A": "10,3,1024",
      "B": "8,5,256",
      "C": "5,8,2048",
      "D": "10,3,512"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 291 Consider a small two-way set-associative cache memory, consisting of four blocks. For choosing the\nblock to be replaced, use the least recently used (LRU) scheme. The number of cache misses for the\nfollowing sequence of block addresses is 8, 12, 0, 12,8",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "2",
      "B": "3",
      "C": "4",
      "D": "5"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 292 Consider the following program segment for a hypothetical CPU having three user registers R1, R2 and R3. Let the clock cycles required fro various operations be as follows: Register to/from memory transfer : 3 clock cycles ADD with both operands in register : 1 clock cycle Instruction fetch and decode : 2 clock cycles per word The total number of clock cycles required to execute the program is",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page59_q2.webp",
    "options": {
      "A": "29",
      "B": "24",
      "C": "23",
      "D": "20"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 293 Consider the following program segment for a hypothetical CPU having three user registers R1, R2 and R3. Consider that the memory is byte addressable with size 32 bits, and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs while the CPU has been halted after executing the HALT instruction, the return address (in decimal) saved in the stack will be",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page59_q3.webp",
    "options": {
      "A": "1007",
      "B": "1020",
      "C": "1024",
      "D": "1028"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 294 Which of the following Addressing Modess are suitable for program relocation at run time? (i) Absolute addressing (ii) Based addressing (iii) Relative addressing (iv) Indirect addressing",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "(i) and (iv)",
      "B": "(i) and (ii)",
      "C": "(ii) and (iii)",
      "D": "(i), (ii) and (iv)"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 295 Consider the following assembly language program for a hypothetical processor. A, B, and C are 8 bit registers. The meanings of various instructions are shown as comments. Which of the following instructions when inserted at location X will ensure that\nthe value of register A after program execution is the same as its initial value?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page59_q5.webp",
    "options": {
      "A": "RRC A,# 1",
      "B": "NOP ; no operation",
      "C": "LRC A, # 1 ; left rotate A through carry flag by one bit",
      "D": "ADD A, # 1"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 296 Consider the following assembly language program for a hypothetical processor. A, B, and C are 8 bit registers. The meanings of various instructions are shown as comments. If the initial value of register A is A0 the value of register B after the program\nexecution will be",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page60_q1.webp",
    "options": {
      "A": "the number of 0 bits in A0",
      "B": "the number of 1 bits in A0",
      "C": "A0",
      "D": "8"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 297 Using a larger block size in a fixed block size file system leads to",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "better disk throughput but poorer disk space utilization",
      "B": "better disk throughput and better disk space utilization",
      "C": "poorer disk throughput but better disk space utilization",
      "D": "poorer disk throughput and poorer disk space utilization"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 298 For a pipelined CPU with a single ALU, consider the following situations 1. The (j + 1)-th instruction uses the result of j-th instruction as an operand 2. The execution of a conditional jump instruction 3. The j - th and j + 1 - st instructions require the ALU at the same time Which of the above can cause a hazard?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1 and 2 only",
      "B": "2 and 3 only",
      "C": "3 only",
      "D": "All the three"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 299 Horizontal microprogramming",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Does not require use of signal decoders",
      "B": "Results in larger sized microinstructions than vertical microprogramming",
      "C": "Uses one bit for each control signal",
      "D": "All of the above"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 300 The performance of a pipelined processor suffers if",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "The pipelined stages have different delays",
      "B": "Consecutive instructions are dependent on each other",
      "C": "The pipeline stages share hardware resources",
      "D": "All the above"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 301 What are the states of the Auxiliary Carry (AC) and Carry Flag (CY) after\nexecuting the following 8085 program ? MIV H, 5DH MIV L, 6BH MOV A, H ADD L",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "AC = 0 and CY = 0",
      "B": "AC = 1 and CY = 1",
      "C": "AC = 1 and CY = 0",
      "D": "AC = 0 and CY = 1"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 302 In the absolute the Addressing Modes :",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "The operand is inside the instruction",
      "B": "The address of the operand is inside the instruction",
      "C": "The register containing the address of the operand is specified inside the\ninstruction",
      "D": "The location of the operand is implicit"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 303 Which of the following is not a form of memory ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Instruction cache",
      "B": "Instruction register",
      "C": "Instruction opcode",
      "D": "Translation-a-side buffer"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 304 In 8085 which of the following modifies the program counter ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Only PCHL instruction",
      "B": "Only ADD instructions",
      "C": "Only JMP and CALL instructions",
      "D": "All instructions"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 305 A device employing INTR line for device interrupt puts the CALL instruction on\nthe data bus while",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex]\\overline{INTA}[/latex] is active",
      "B": "HOLD is active",
      "C": "READY is active",
      "D": "None of the above"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 306 The most appropriate matching for the following pairs is: [latex]\\begin{array}{ll} \\text{X: Indirect addressing} & \\text{1: Loops } \\\\ \\text{Y: Immediate addressing } & \\text{2: Pointers} \\\\ \\text{Z: Auto decrement addressing } & \\text{3: Constants } \\\\ \\end{array}[/latex]",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "X-3, Y-2, Z-1",
      "B": "X-1, Y-3, Z-2",
      "C": "X-2, Y-3, Z-1",
      "D": "X-3, Y-1, Z-2"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 307 The 8085 microprocessor responds to the presence of an interrupt",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "as soon as the TRAP pin becomes 'high'",
      "B": "by checking the TRAP pin for 'high' status at the end of each instruction",
      "C": "by checking the TRAP pin for 'high' status at the end of the execution of each instruction.",
      "D": "by checking the TRAP pin for 'high' status at regular intervals."
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 308 Comparing the time T1 taken for a single instruction on a pipelined CPU with time T2 taken on a non-pipelined but identical CPU, we can say that",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "T1 [latex]\\leq[/latex] T2",
      "B": "T1 [latex]\\geq[/latex] T2",
      "C": "T1 < T2",
      "D": "T1 and T2 plus the time taken for one instruction fetch cycle"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 309 To put the 8085 microprocessor in the wait state",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "lower the HOLD input",
      "B": "lower the READY input",
      "C": "raise the HOLD input",
      "D": "raise the READY input"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 310 A certain processor supports only the immediate and the direct addressing modes. Which of the following programming language features cannot be implemented on this processor? a) Pointers b) Arrays c) Records d) Recursive procedures with local variables",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Only a",
      "B": "a and b",
      "C": "c and d",
      "D": "a, b, c and d"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 311 The main difference(s) between a CISC and a RISC processor is/are that a RISC processor typically: a) has fewer instructions b) has fewer addressing modes c) has more registers d) is easier to implement using hardwired control logic",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "a and b",
      "B": "b and c",
      "C": "a and d",
      "D": "a, b, c and d"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 312 Arrange the following configuration for CPU in decreasing order of operating speeds: Hard wired control, Vertical microprogramming, Horizontal microprogramming.",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Hard wired control, Vertical microprogramming, Horizontal microprogramming.",
      "B": "Hard wired control, Horizontal microprogramming, Vertical microprogramming.",
      "C": "Horizontal microprogramming, Vertical microprogramming, Hard wired control.",
      "D": "Vertical microprogramming, Horizontal microprogramming, Hard wired control."
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 313 Raid configurations of the disks are used to provide",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Fault-tolerance",
      "B": "High speed",
      "C": "High data density",
      "D": "(A) & (B)"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 314 The main memory of a computer has 2 cm blocks while the cache has 2c blocks. If the cache uses the set associative mapping scheme with 2 blocks per set, then block k of the main memory maps to the set:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "(k mod m) of the cache",
      "B": "(k mod c) of the cache",
      "C": "(k mod 2c) of the cache",
      "D": "(k mod 2 cm) of the cache"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 315 The address space of 8086 CPU is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "one Megabyte",
      "B": "256 Kilobytes",
      "C": "1 K Megabytes",
      "D": "64 Kilobytes"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 316 Formatting for a floppy disk refers to",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "arranging the data on the disk in contiguous fashion",
      "B": "writing the directory",
      "C": "erasing the system data",
      "D": "writing identification information on all tracks and sectors"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 317 Which of the following is an example of a spooled device?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "The terminal used to enter the input data for the C program being executed",
      "B": "An output device used to print the output of a number of jobs",
      "C": "The secondary memory device in a virtual storage system",
      "D": "The swapping area on a disk used by the swapper"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 318 Which of the following is true?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Unless enabled, a CPU will not be able to process interrupts.",
      "B": "Loop instructions cannot be interrupted till they complete.",
      "C": "A processor checks for interrupts before executing a new instruction.",
      "D": "Only level triggered interrupts are possible on microprocessors."
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 319 Which of the following addressing modes permits relocation without any change whatsoever in the code?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Indirect addressing",
      "B": "Indexed addressing",
      "C": "Base register addressing",
      "D": "PC relative addressing"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 320 Which of the following devices should get higher priority in assigning interrupts?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Hard disk",
      "B": "Printer",
      "C": "Keyboard",
      "D": "Floppy disk"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 321 A micro instruction is to be designed to specify: a. none or one of the three micro operations of one kind and b. none or upto six micro operations of another kind The minimum number of bits in the micro-instruction is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "9",
      "B": "5",
      "C": "8",
      "D": "None of the above"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 322 Contents of A register after the execution of the following 8085 microprocessor program is MVIA, 55 H\r\nMVI C, 25 H\r\nADDC\r\nDAA",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "7AH",
      "B": "80H",
      "C": "50H",
      "D": "22H"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 323 The correct matching for the following pairs is: [latex]\\begin{array}{ll} \\text{(A) DMA I/O} & \\text{(1) High speed RAM} \\\\ \\text{(B) Cache} & \\text{(2) Disk} \\\\ \\text{(C) Interrupt I/O} & \\text{(3) Printer} \\\\ \\text{(D) Condition Code Register} & \\text{(4) ALU} \\\\ \\end{array}[/latex]",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "A-4 B-3 C-1 D-2",
      "B": "A-2 B-1 C-3 D-4",
      "C": "A-4 B-3 C-2 D-1",
      "D": "A-2 B-3 C-4 D-1"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 324 RST 7.5 interrupt in 8085 microprocessor executes the interrupt service routing from interrupt vector location",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "0000H",
      "B": "0075H",
      "C": "003CH",
      "D": "0034H"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 325 A micro program control unit is required to generate a total of 25 control signals. Assume that during any micro instruction, at most two control signals are active. Minimum number of bits required in the control word to generate the required control signals will be:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "2",
      "B": "2.5",
      "C": "10",
      "D": "12"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 326 For the daisy chain scheme of connecting I/O devices, which of the following statements is true?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "It gives non-uniform priority to various devices",
      "B": "It gives uniform priority to all devices",
      "C": "It is only useful for connecting slow devices to a processor device",
      "D": "It requires a separate interrupt pin on the processor for each device"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 327 Number of machine cycles required for RET instruction in 8085 microprocessor is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "1",
      "B": "2",
      "C": "3",
      "D": "5"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 328 A ROM is used to store the table for multiplication of two 8-bit unsigned integers. The size of ROM required is",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "[latex]256 \\times 16[/latex]",
      "B": "[latex]64 K \\times 8[/latex]",
      "C": "[latex]4 K \\times 16[/latex]",
      "D": "[latex]64 K \\times 16[/latex]"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 329 Relative mode of addressing is most relevant to writing:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Co - routines",
      "B": "Position - independent code",
      "C": "Shareable code",
      "D": "Interrupt Handlers"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 330 A computer system has a 4 K word cache organized in block-set-associative manner with 4 blocks per set, 64 words per block. The number of bits in the SET and WORD fields of the main memory address format is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "15,40",
      "B": "6,4",
      "C": "7,2",
      "D": "4,6"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 331 The capacity of a memory unit is defined by the number of words multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of [latex]4K \\times 16[/latex]?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "10 address, 16 data lines",
      "B": "11 address, 8 data lines",
      "C": "12 address, 16 data lines",
      "D": "12 address, 12 data lines"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 332 A sequence of two instructions that multiplies the contents of the DE register pair by 2 and stores the result in the HL register pair (in 8085 assembly language) is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "XCHG and DAD B",
      "B": "XTHL and DAD H",
      "C": "PCHL and DAD D",
      "D": "XCHG and DAD H"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 333 The principle of locality justifies the use of:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Interrupts",
      "B": "DMA",
      "C": "Polling",
      "D": "Cache Memory"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 334 In a vectored interrupt:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "The branch address is assigned to a fixed location in memory",
      "B": "The interrupting source supplies the branch information to the processor through an interrupt vector",
      "C": "The branch address is obtained from a register in the processor",
      "D": "None of the above"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 335 Which of the following statements is true?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "ROM is a Read/Write memory",
      "B": "PC points to the last instruction that was executed",
      "C": "Stack works on the principle of LIFO",
      "D": "All instructions affect the flags"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 336 A single instruction to clear the lower four bits of the accumulator in 8085 assembly language?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "XRI 0FH",
      "B": "ANI F0H",
      "C": "XRI F0H",
      "D": "ANI 0FH"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 337 Identify the logic function performed by the circuit shown in figure.",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page68_q2.webp",
    "options": {
      "A": "exclusive OR",
      "B": "exclusive NOR",
      "C": "NAND",
      "D": "NOR",
      "E": "None of the above"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 338 Consider the following data path of a simple non-pilelined CPU. The registers\nA, B, A1, A2, MDR, the bus and the ALU are 8-bit wide. SP and MAR are 16-\nbit registers. The MUX is of size 8x(2:1) and the DEMUX is of size 8x(1:2). Each memory operation takes 2 CPU clock cycles and uses MAR (Memory\nAddress Register) and MDR (Memory Date Register). SP can be decremented\nlocally. The CPU instruction \"push r\", where = A or B, has the specification M[SP][latex]\\rightarrow[/latex]r SP [latex]\\rightarrow[/latex] SP - 1 How many CPU clock cycles are needed to execute the \"push r\" instruction ?",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page68_q3.webp",
    "options": {
      "A": "2",
      "B": "3",
      "C": "4",
      "D": "5"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 339 Which is the most appropriate match for the items in the first column with the\r\nitems in the second column",
    "solution": "Click here for detail solution by gateoverflow",
    "image": "https://raw.githubusercontent.com/Shubham959/gate_ae/refs/heads/main/CSE/screenshots/co/page68_q4.webp",
    "options": {
      "A": "(X, III) (Y, I) (Z, II)",
      "B": "(X, II) (Y, III) (Z, I)",
      "C": "(X, III) (Y, II) (Z, I)",
      "D": "(X, I) (Y, III) (Z, II)"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 340 A CPU has two modes-privileged and non-privileged. In order to change the\nmode from privileged to non-privileged",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "A hardware interrupt is needed.",
      "B": "A software interrupt is needed.",
      "C": "A privileged instruction (which does not generate an interrupt) is needed",
      "D": "a non-privileged instruction (which does not generate an interrupt is needed"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 341 A processor needs software interrupt to",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Test the interrupt system of the processor.",
      "B": "Implement co-routines.",
      "C": "Obtain system services which need execution of privileged instructions.",
      "D": "Return from subroutine"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 342 Suppose a processor does not have any stack pointer register. Which of the\nfollowing statements is true ?",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "It cannot have subroutine call instruction",
      "B": "It can have subroutine call instruction, but no nested subroutine calls.",
      "C": "Nested subroutine calls are possible, but interrupts are not.",
      "D": "All sequences of subroutine calls and also interrupts are possible"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 343 A low memory can be connected to 8085 by using",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "INTER",
      "B": "[latex]\\overline{RESET \\;IN}[/latex]",
      "C": "HOLD",
      "D": "READY"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 344 More than one word are put in one cache block to",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Exploit the temporal locality of reference in a program",
      "B": "Exploit the spatial locality of reference in a program",
      "C": "Reduce the miss penalty",
      "D": "None of the above"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 345 PCHL is an instruction in 8085 which transfers the contents of the register\npair HL to PC. This is not a very commonly used instruction as it changes the\nflow of control in rather 'unstructured' fashion. This instruction can be useful\nin implementing.",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "if ... then ... else ... construct",
      "B": "while .. construct",
      "C": "case .. construct",
      "D": "call ... construct"
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 346 Choose the correct alternatives (more than one may be correct) and write the corresponding letters only: Bit-slice processors",
    "solution": "It's Out of Syllabus now. Click here for detail solution by gateoverflow",
    "options": {
      "A": "can be cascaded to get any desired word length processor",
      "B": "speed of operation is independent of the word length configured",
      "C": "do not contain anything equivalent of program counter in a 'normal' microprocessor",
      "D": "Contain only the data path of a 'normal' CPU"
    },
    "correct_answer": "A"
  },
  {
    "type": "mcq",
    "question": "Question 347 Choose the correct alternatives (more than one may be correct) and write the corresponding letters only: The ALE line of  an 8085 microprocessor is used to:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Latch the output of an I/O instruction into an external latch.",
      "B": "Deactivate the chip-select signal from memory devices.",
      "C": "Latch the 8 bits of address lines AD7-AD0 into  an external latch.",
      "D": "Find the interrupt enable status of the TRAP interrupt.",
      "E": "None of the above"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 348 Choose the correct alternatives (more than one may be correct) and write the corresponding letters only: The TRAP interrupts mechanism of the 8085 microprocessor:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "executes an RST by hardware",
      "B": "executes an instruction supplied by an external device through the INTA signal",
      "C": "executes an instruction from memory location 20H",
      "D": "executes a NOP",
      "E": "none of the above"
    },
    "correct_answer": "E"
  },
  {
    "type": "mcq",
    "question": "Question 349 Choose the correct alternatives (more than one may be correct) and write the corresponding letters only: The advantages of CMOS technology over a MOS is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "lower power dissipation",
      "B": "greater speed",
      "C": "smaller chip size",
      "D": "fewer masks for fabrication",
      "E": "none of the above"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 350 On receiving an interrupt from a I/O device the CPU:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Halts for a predetermined time.",
      "B": "Hands over control of address bus and data bus to the interrupting device.",
      "C": "Branches off to the interrupt service routine immediately.",
      "D": "Branches off to the interrupt service routine after completion of the current instruction."
    },
    "correct_answer": "D"
  },
  {
    "type": "mcq",
    "question": "Question 351 A microprogrammed control unit",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Is faster than a hard-wired control unit.",
      "B": "Facilitates easy implementation of new instruction.",
      "C": "Is useful when very small programs are to be run.",
      "D": "Usually refers to the control unit of a microprocessor."
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 352 The most relevant addressing mode to write position-independent codes is:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "Direct mode",
      "B": "Indirect mode",
      "C": "Relative mode",
      "D": "Indexed mode"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 353 Microprogrammed control unit:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "is faster than a hardwired control unit",
      "B": "facilitates easy implementation of new instructions",
      "C": "is useful when very small programs are to be run",
      "D": "usually refers to control unit of a microprocessor"
    },
    "correct_answer": "B"
  },
  {
    "type": "mcq",
    "question": "Question 354 The data transfer rate of a double-density floppy disk system is about:",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "5K bits/sec",
      "B": "50K bits/sec",
      "C": "500K bits/sec",
      "D": "5000K bits/sec"
    },
    "correct_answer": "C"
  },
  {
    "type": "mcq",
    "question": "Question 355 The refreshing rate of dynamic RAMs is in the range of",
    "solution": "Click here for detail solution by gateoverflow",
    "options": {
      "A": "2 microseconds",
      "B": "2 milliseconds.",
      "C": "50 milli seconds",
      "D": "500 milliseconds"
    },
    "correct_answer": "B"
  }
]