m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/PC/Documents/Chung_training/UVM/test6_using_register_model/work
T_opt
!s110 1715158861
Vc7;;B_J2YZ@M@@YQ_96C@3
04 7 4 work top_sim fast 0
=1-18c04dc4ceb4-663b3f4d-9b-3530
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
vapb_slave
Z2 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z3 !s110 1715158860
!i10b 1
!s100 fk[c@6_Vog<lOe_[XSXzi0
Idl9_D]cghWJ44zTZ7F><a1
Z4 VDg1SIo80bB@j0V0VzS_@n1
!s105 apb_slave_v_unit
S1
R0
w1714970668
8../rtl/apb_slave.v
F../rtl/apb_slave.v
L0 1
Z5 OL;L;10.7c;67
r1
!s85 0
31
Z6 !s108 1715158859.000000
Z7 !s107 ../rtl/test_fifo.sv|../rtl/fifo.sv|../rtl/top.v|../rtl/i2c_testbench.v|../rtl/i2c_slave_model.v|../rtl/i2c.v|../rtl/apb_test_top.v|../rtl/apb_testbench.v|../rtl/apb_slave.v|
Z8 !s90 -sv|+acc|-incr|-f|filelist_rtl.f|-l|vlog_rtl.log|+cover=sbceft|-assertdebug|
!i113 0
Z9 !s102 +cover=sbceft
Z10 o-sv +acc +libext+.svh+.vh+.v+.sv +cover=sbceft -assertdebug -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 -sv +acc +libext+.svh+.vh+.v+.sv +incdir+../rtl -y ../rtl +cover=sbceft -assertdebug -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vapb_test_top
R2
R3
!i10b 1
!s100 FaBAFzWXkES9Ef@g1D0Y>1
IdGFE36S9HL;5N2J5cSX<51
R4
!s105 apb_test_top_v_unit
S1
R0
Z12 w1712632350
8../rtl/apb_test_top.v
F../rtl/apb_test_top.v
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vapb_testbench
R2
R3
!i10b 1
!s100 8AFakd69e;P81GPOMib5W3
I7<WN;R<cU1cD:]a3c2zo`3
R4
!s105 apb_testbench_v_unit
S1
R0
R12
8../rtl/apb_testbench.v
F../rtl/apb_testbench.v
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vapb_to_i2c_top
R2
R3
!i10b 1
!s100 Z3R0k_EaD6e;HLXEk^CiS3
IG[=nK<j5Pa<@8iRSfXkD41
R4
!s105 top_v_unit
S1
R0
w1712820726
8../rtl/top.v
F../rtl/top.v
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vasync_fifo
R2
R3
!i10b 1
!s100 [Kg<oL[WLVjdSNoCE?9CC1
IFZF3:i4KDj8c8`kYZmV^Z1
R4
Z13 !s105 fifo_sv_unit
S1
R0
R12
Z14 8../rtl/fifo.sv
Z15 F../rtl/fifo.sv
L0 148
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vasync_fifo_tb
R2
R3
!i10b 1
!s100 H0[2<_Kn6@5Whk6VM@DJ:1
I@K40`minSeM2RA7Y1H_S83
R4
!s105 test_fifo_sv_unit
S1
R0
R12
8../rtl/test_fifo.sv
F../rtl/test_fifo.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vfifomem
R2
R3
!i10b 1
!s100 e:98m3@oZ8ZRP5gbMZP920
If;o7Sj_>4<Ed`]_FNdA6h0
R4
R13
S1
R0
R12
R14
R15
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vi2c_master
R2
R3
!i10b 1
!s100 dCYGmiSPQ=ZVnI7[d0J690
IUkc2m=UYY[X?aTBJRTO:O1
R4
!s105 i2c_v_unit
S1
R0
w1712651533
8../rtl/i2c.v
F../rtl/i2c.v
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vi2c_slave_model
R2
R3
!i10b 1
!s100 1=BJ6EIMOaLbfN4a`_d]K0
IHS1eH@Jz_JD`femG97SDK1
R4
!s105 i2c_slave_model_v_unit
S1
R0
w1714123564
8../rtl/i2c_slave_model.v
F../rtl/i2c_slave_model.v
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vi2c_tb
R2
R3
!i10b 1
!s100 gld`C7HNUk@ROIo6>`^[E2
I:OHQNAPKVhkUE0>NEzCf20
R4
!s105 i2c_testbench_v_unit
S1
R0
R12
8../rtl/i2c_testbench.v
F../rtl/i2c_testbench.v
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
Yintf
R2
Z16 DXx6 mtiUvm 7 uvm_pkg 0 22 3zPkj@YUcM=M^m3zCLh<H1
Z17 DXx4 work 15 top_sim_sv_unit 0 22 0Nl8]^n88H<M8dcf5kP@d0
R4
r1
!s85 0
!i10b 1
!s100 0n=lkN=F1lFg=hKkA6RU^0
I8F0lngKJHfo>Ck>oJcR^72
Z18 !s105 top_sim_sv_unit
S1
R0
w1713934165
8../sim/interface.sv
Z19 F../sim/interface.sv
L0 4
R5
31
R6
Z20 !s107 ../sim/interface.sv|../sim/adapter.sv|../sim/subscriber.sv|../sim/scoreboard.sv|../sim/register_model.sv|../sim/reg_sequence.sv|../sim/monitor.sv|../sim/driver.sv|../sim/agent.sv|../sim/packet.sv|../sim/environment.sv|../sim/test.sv|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../sim/top_sim.sv|
Z21 !s90 -timescale=1ns/1ns|-sv|+acc|+incdir+.|-incr|-f|filelist_tb.f|-assertdebug|-l|vlog_tb.log|
!i113 0
Z22 o-timescale=1ns/1ns -sv +acc +libext+.svh+.vh+.v+.sv -assertdebug -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z23 !s92 -timescale=1ns/1ns -sv +acc +incdir+. +libext+.svh+.vh+.v+.sv +incdir+../sim -y ../sim -assertdebug -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vrptr_empty
R2
R3
!i10b 1
!s100 UH;Ak4NzNWH@iN_HzO3:b2
I@]4WmfLc]XbFAR2li>Xk80
R4
R13
S1
R0
R12
R14
R15
L0 25
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vsync_r2w
R2
R3
!i10b 1
!s100 eDSYTmzO@1fI`GEokW9d=1
IcBm:fdQmJ;dbeB9m8e<4d1
R4
R13
S1
R0
R12
R14
R15
L0 67
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vsync_w2r
R2
R3
!i10b 1
!s100 79E4b_TnbAaNSTCc5DOGN0
IOGjf:?WR7[E8o;>gPi;Db2
R4
R13
S1
R0
R12
R14
R15
L0 85
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vtop_sim
R2
R16
R17
R4
r1
!s85 0
!i10b 1
!s100 B;Ik9[Rc0PmS;@lVI;LN82
IcI0iZ@Gc^A^gNbLN3>^1@0
R18
S1
R0
w1715157712
Z24 8../sim/top_sim.sv
Z25 F../sim/top_sim.sv
L0 8
R5
31
R6
R20
R21
!i113 0
R22
R23
R1
Xtop_sim_sv_unit
!s115 intf
R2
R16
V0Nl8]^n88H<M8dcf5kP@d0
r1
!s85 0
!i10b 1
!s100 Mn3=]]z2DL;5^=Fff]bo[1
I0Nl8]^n88H<M8dcf5kP@d0
!i103 1
S1
R0
w1715158858
R24
R25
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
F../sim/test.sv
F../sim/environment.sv
F../sim/packet.sv
F../sim/agent.sv
F../sim/driver.sv
F../sim/monitor.sv
F../sim/reg_sequence.sv
F../sim/register_model.sv
F../sim/scoreboard.sv
F../sim/subscriber.sv
F../sim/adapter.sv
R19
L0 4
R5
31
R6
R20
R21
!i113 0
R22
R23
R1
vwptr_full
R2
R3
!i10b 1
!s100 ^Xn53SPO;AfZUa;T51:6F1
I=mVcLd0An6ld7_[6eNJV[1
R4
R13
S1
R0
R12
R14
R15
L0 105
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
