#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 14 20:26:56 2025
# Process ID: 19800
# Current directory: D:/JingYeDaICCompetition/cs2025_stu_self/1_alu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21760 D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.xpr
# Log file: D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/vivado.log
# Journal file: D:/JingYeDaICCompetition/cs2025_stu_self/1_alu\vivado.jou
# Running On: DESKTOP-082C81I, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16893 MB
#-----------------------------------------------------------
start_gui
open_project D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/ProgramFiles/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.059 ; gain = 120.797
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\adder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sim_1\new\tb_alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\multipler32.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\adder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sim_1\new\tb_alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\multipler32.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\adder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sim_1\new\tb_alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\multipler32.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_alu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/multipler32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multipler32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_multipler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multipler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.test_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_alu_behav -key {Behavioral:sim_1:Functional:test_alu} -tclbatch {test_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add: A = 2147483648, B = 2147483648, Result =          0, N = 0, Z = 1, V = 1, C = 1
Sub: A =          5, B =          3, Result =          2, N = 0, Z = 0, V = 0, C = 0
And: A =          5, B =          3, Result =          1, N = 0, Z = 0, V = 0, C = 0
Or: A =          5, B =          3, Result =          7, N = 0, Z = 0, V = 0, C = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1597.887 ; gain = 28.836
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_alu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_alu_behav -key {Behavioral:sim_1:Functional:test_alu} -tclbatch {test_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add: A = 2147483648, B = 2147483648, Result =          0, N = 0, Z = 1, V = 1, C = 1
Sub: A =          5, B =          3, Result =          2, N = 0, Z = 0, V = 0, C = 0
And: A =          5, B =          3, Result =          1, N = 0, Z = 0, V = 0, C = 0
Or: A =          5, B =          3, Result =          7, N = 0, Z = 0, V = 0, C = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\adder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sim_1\new\tb_alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\multipler32.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\adder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sim_1\new\tb_alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\multipler32.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_alu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/multipler32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multipler32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alu
ERROR: [VRFC 10-4982] syntax error near 'end' [D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_alu.sv:71]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_alu.sv:71]
ERROR: [VRFC 10-8530] module 'test_alu' is ignored due to previous errors [D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_alu.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\adder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sim_1\new\tb_alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\multipler32.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\adder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sim_1\new\tb_alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\multipler32.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\adder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sim_1\new\tb_alu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\JingYeDaICCompetition\cs2025_stu_self\1_alu\rv32icpu.srcs\sources_1\new\multipler32.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_alu'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj test_alu_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/multipler32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multipler32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_multipler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multipler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_alu_behav xil_defaultlib.test_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.test_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_alu_behav -key {Behavioral:sim_1:Functional:test_alu} -tclbatch {test_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Add: A = 2147483648, B = 2147483648, Result =          0, N = 0, Z = 1, V = 1, C = 1
Sub: A =          5, B =          3, Result =          2, N = 0, Z = 0, V = 0, C = 0
And: A =          5, B =          3, Result =          1, N = 0, Z = 0, V = 0, C = 0
Or: A =          5, B =          3, Result =          7, N = 0, Z = 0, V = 0, C = 0
$finish called at time : 40 ns : File "D:/JingYeDaICCompetition/cs2025_stu_self/1_alu/rv32icpu.srcs/sim_1/new/tb_alu.sv" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 21:04:41 2025...
