

================================================================
== Vivado HLS Report for 'dummy_proc_be'
================================================================
* Date:           Sun Apr 26 15:38:30 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fft
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.657 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1039|     1039| 10.390 us | 10.390 us |  1039|  1039|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1037|     1037|        15|          1|          1|  1024|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|     80|   1769|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      8|    491|    485|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     75|    -|
|Register         |        0|      -|   1003|    160|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      8|   1574|   2489|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      8|      3|     11|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |fft_top_fadd_32nsbkb_U4  |fft_top_fadd_32nsbkb  |        0|      2|  205|  205|    0|
    |fft_top_fmul_32nscud_U5  |fft_top_fmul_32nscud  |        0|      3|  143|  140|    0|
    |fft_top_fmul_32nscud_U6  |fft_top_fmul_32nscud  |        0|      3|  143|  140|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      8|  491|  485|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+----+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+----+-----+------------+------------+
    |add_ln949_1_fu_561_p2               |     +    |      0|   0|   23|           6|          16|
    |add_ln949_fu_408_p2                 |     +    |      0|   0|   23|           6|          16|
    |add_ln958_1_fu_604_p2               |     +    |      0|   0|   39|           6|          32|
    |add_ln958_fu_451_p2                 |     +    |      0|   0|   39|           6|          32|
    |add_ln964_1_fu_740_p2               |     +    |      0|   0|    8|           8|           8|
    |add_ln964_fu_685_p2                 |     +    |      0|   0|    8|           8|           8|
    |i_fu_158_p2                         |     +    |      0|   0|   18|          11|           1|
    |lsb_index_1_fu_334_p2               |     +    |      0|   0|   39|           6|          32|
    |lsb_index_fu_279_p2                 |     +    |      0|   0|   39|           6|          32|
    |m_12_fu_646_p2                      |     +    |      0|   0|   71|          64|          64|
    |m_2_fu_493_p2                       |     +    |      0|   0|   71|          64|          64|
    |sub_ln944_1_fu_324_p2               |     -    |      0|   0|   39|           5|          32|
    |sub_ln944_fu_269_p2                 |     -    |      0|   0|   39|           5|          32|
    |sub_ln947_1_fu_354_p2               |     -    |      0|   0|   15|           4|           5|
    |sub_ln947_fu_299_p2                 |     -    |      0|   0|   15|           4|           5|
    |sub_ln958_1_fu_619_p2               |     -    |      0|   0|   39|           5|          32|
    |sub_ln958_fu_466_p2                 |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_1_fu_735_p2               |     -    |      0|   0|    8|           1|           8|
    |sub_ln964_fu_680_p2                 |     -    |      0|   0|    8|           1|           8|
    |tmp_V_4_fu_230_p2                   |     -    |      0|   0|   23|           1|          16|
    |tmp_V_fu_182_p2                     |     -    |      0|   0|   23|           1|          16|
    |a_1_fu_542_p2                       |    and   |      0|   0|    2|           1|           1|
    |a_fu_389_p2                         |    and   |      0|   0|    2|           1|           1|
    |and_ln949_1_fu_573_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_420_p2                 |    and   |      0|   0|    2|           1|           1|
    |ap_block_state16_pp0_stage0_iter14  |    and   |      0|   0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    and   |      0|   0|    2|           1|           1|
    |p_Result_3_fu_378_p2                |    and   |      0|   0|   16|          16|          16|
    |p_Result_9_fu_531_p2                |    and   |      0|   0|   16|          16|          16|
    |l_1_fu_316_p3                       |   cttz   |      0|  40|   36|          32|           0|
    |l_fu_261_p3                         |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln24_fu_152_p2                 |   icmp   |      0|   0|   13|          11|          12|
    |icmp_ln935_1_fu_216_p2              |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln935_fu_168_p2                |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_1_fu_383_p2              |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_2_fu_517_p2              |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln947_3_fu_536_p2              |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_fu_364_p2                |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_1_fu_599_p2              |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln958_fu_446_p2                |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln947_1_fu_525_p2              |   lshr   |      0|   0|   35|           2|          16|
    |lshr_ln947_fu_372_p2                |   lshr   |      0|   0|   35|           2|          16|
    |lshr_ln958_1_fu_609_p2              |   lshr   |      0|   0|  101|          32|          32|
    |lshr_ln958_fu_456_p2                |   lshr   |      0|   0|  101|          32|          32|
    |ap_block_pp0_stage0_01001           |    or    |      0|   0|    2|           1|           1|
    |ap_block_state1                     |    or    |      0|   0|    2|           1|           1|
    |or_ln949_2_fu_426_p2                |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_579_p2                  |    or    |      0|   0|    2|           1|           1|
    |im_fu_773_p3                        |  select  |      0|   0|   32|           1|           1|
    |m_10_fu_634_p3                      |  select  |      0|   0|   64|           1|          64|
    |m_1_fu_481_p3                       |  select  |      0|   0|   64|           1|          64|
    |re_fu_718_p3                        |  select  |      0|   0|   32|           1|           1|
    |select_ln964_1_fu_728_p3            |  select  |      0|   0|    7|           1|           7|
    |select_ln964_fu_673_p3              |  select  |      0|   0|    7|           1|           7|
    |tmp_V_7_fu_188_p3                   |  select  |      0|   0|   16|           1|          16|
    |tmp_V_9_fu_236_p3                   |  select  |      0|   0|   16|           1|          16|
    |shl_ln958_1_fu_628_p2               |    shl   |      0|   0|  182|          64|          64|
    |shl_ln958_fu_475_p2                 |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0                       |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|   0|    2|           2|           1|
    |xor_ln949_1_fu_555_p2               |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_402_p2                 |    xor   |      0|   0|    2|           1|           2|
    +------------------------------------+----------+-------+----+-----+------------+------------+
    |Total                               |          |      0|  80| 1769|         739|         960|
    +------------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14  |   9|          2|    1|          2|
    |i_0_reg_129               |   9|          2|   11|         22|
    |in_r_blk_n                |   9|          2|    1|          2|
    |out_r_blk_n               |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  75|         16|   17|         36|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |i_0_reg_129                          |  11|   0|   11|          0|
    |icmp_ln24_reg_780                    |   1|   0|    1|          0|
    |icmp_ln935_1_reg_812                 |   1|   0|    1|          0|
    |icmp_ln935_reg_789                   |   1|   0|    1|          0|
    |im_reg_925                           |  32|   0|   32|          0|
    |lsb_index_1_reg_878                  |  32|   0|   32|          0|
    |lsb_index_reg_846                    |  32|   0|   32|          0|
    |m_3_reg_909                          |  63|   0|   63|          0|
    |m_s_reg_899                          |  63|   0|   63|          0|
    |p_Result_12_reg_794                  |   1|   0|    1|          0|
    |p_Result_15_reg_817                  |   1|   0|    1|          0|
    |p_Result_7_reg_830                   |  16|   0|   16|          0|
    |p_Result_s_reg_807                   |  16|   0|   16|          0|
    |re_reg_919                           |  32|   0|   32|          0|
    |sub_ln944_1_reg_867                  |  32|   0|   32|          0|
    |sub_ln944_reg_835                    |  32|   0|   32|          0|
    |sub_ln947_1_reg_889                  |   5|   0|    5|          0|
    |sub_ln947_reg_857                    |   5|   0|    5|          0|
    |tmp_11_reg_884                       |  31|   0|   31|          0|
    |tmp_13_reg_914                       |   1|   0|    1|          0|
    |tmp_1_reg_936                        |  32|   0|   32|          0|
    |tmp_2_reg_941                        |  32|   0|   32|          0|
    |tmp_6_reg_852                        |  31|   0|   31|          0|
    |tmp_9_reg_904                        |   1|   0|    1|          0|
    |tmp_V_7_reg_799                      |  16|   0|   16|          0|
    |tmp_V_7_reg_799_pp0_iter2_reg        |  16|   0|   16|          0|
    |tmp_V_9_reg_822                      |  16|   0|   16|          0|
    |tmp_V_9_reg_822_pp0_iter2_reg        |  16|   0|   16|          0|
    |tmp_reg_931                          |  32|   0|   32|          0|
    |trunc_ln943_1_reg_894                |   8|   0|    8|          0|
    |trunc_ln943_1_reg_894_pp0_iter3_reg  |   8|   0|    8|          0|
    |trunc_ln943_reg_862                  |   8|   0|    8|          0|
    |trunc_ln943_reg_862_pp0_iter3_reg    |   8|   0|    8|          0|
    |trunc_ln944_1_reg_873                |  16|   0|   16|          0|
    |trunc_ln944_reg_841                  |  16|   0|   16|          0|
    |icmp_ln24_reg_780                    |  64|  32|    1|          0|
    |icmp_ln935_1_reg_812                 |  64|  32|    1|          0|
    |icmp_ln935_reg_789                   |  64|  32|    1|          0|
    |p_Result_12_reg_794                  |  64|  32|    1|          0|
    |p_Result_15_reg_817                  |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1003| 160|  688|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_start      |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_done       | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_continue   |  in |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_idle       | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|ap_ready      | out |    1| ap_ctrl_hs | dummy_proc_be | return value |
|in_r_dout     |  in |   32|   ap_fifo  |      in_r     |    pointer   |
|in_r_empty_n  |  in |    1|   ap_fifo  |      in_r     |    pointer   |
|in_r_read     | out |    1|   ap_fifo  |      in_r     |    pointer   |
|out_r_din     | out |   32|   ap_fifo  |     out_r     |    pointer   |
|out_r_full_n  |  in |    1|   ap_fifo  |     out_r     |    pointer   |
|out_r_write   | out |    1|   ap_fifo  |     out_r     |    pointer   |
+--------------+-----+-----+------------+---------------+--------------+

