// Seed: 2312290667
module module_0;
  wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_6 = 1;
  assign id_4[1] = 1;
  module_0();
  assign id_5 = 1;
endmodule
module module_2 (
    input tri0 id_0,
    output wand id_1,
    input wire id_2,
    input uwire id_3,
    inout supply0 id_4
);
  tri id_6 = id_0;
  and (id_1, id_2, id_3, id_4, id_6);
  module_0();
endmodule
