
teltonika-iot-academy-task-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ac4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08008c54  08008c54  00018c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009070  08009070  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08009070  08009070  00019070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009078  08009078  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009078  08009078  00019078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800907c  0800907c  0001907c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009080  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a20  20000074  080090f4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001a94  080090f4  00021a94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fae4  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b91  00000000  00000000  0003fb88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017e8  00000000  00000000  00043720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001690  00000000  00000000  00044f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000426e  00000000  00000000  00046598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019252  00000000  00000000  0004a806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fdf36  00000000  00000000  00063a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016198e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065a4  00000000  00000000  001619e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008c3c 	.word	0x08008c3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08008c3c 	.word	0x08008c3c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001f4:	f000 b96e 	b.w	80004d4 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468c      	mov	ip, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	f040 8083 	bne.w	8000326 <__udivmoddi4+0x116>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d947      	bls.n	80002b6 <__udivmoddi4+0xa6>
 8000226:	fab2 f282 	clz	r2, r2
 800022a:	b142      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022c:	f1c2 0020 	rsb	r0, r2, #32
 8000230:	fa24 f000 	lsr.w	r0, r4, r0
 8000234:	4091      	lsls	r1, r2
 8000236:	4097      	lsls	r7, r2
 8000238:	ea40 0c01 	orr.w	ip, r0, r1
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbbc f6f8 	udiv	r6, ip, r8
 8000248:	fa1f fe87 	uxth.w	lr, r7
 800024c:	fb08 c116 	mls	r1, r8, r6, ip
 8000250:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000254:	fb06 f10e 	mul.w	r1, r6, lr
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18fb      	adds	r3, r7, r3
 800025e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000262:	f080 8119 	bcs.w	8000498 <__udivmoddi4+0x288>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8116 	bls.w	8000498 <__udivmoddi4+0x288>
 800026c:	3e02      	subs	r6, #2
 800026e:	443b      	add	r3, r7
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0f8 	udiv	r0, r3, r8
 8000278:	fb08 3310 	mls	r3, r8, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fe0e 	mul.w	lr, r0, lr
 8000284:	45a6      	cmp	lr, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	193c      	adds	r4, r7, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028e:	f080 8105 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000292:	45a6      	cmp	lr, r4
 8000294:	f240 8102 	bls.w	800049c <__udivmoddi4+0x28c>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a0:	eba4 040e 	sub.w	r4, r4, lr
 80002a4:	2600      	movs	r6, #0
 80002a6:	b11d      	cbz	r5, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c5 4300 	strd	r4, r3, [r5]
 80002b0:	4631      	mov	r1, r6
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	b902      	cbnz	r2, 80002ba <__udivmoddi4+0xaa>
 80002b8:	deff      	udf	#255	; 0xff
 80002ba:	fab2 f282 	clz	r2, r2
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d150      	bne.n	8000364 <__udivmoddi4+0x154>
 80002c2:	1bcb      	subs	r3, r1, r7
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f f887 	uxth.w	r8, r7
 80002cc:	2601      	movs	r6, #1
 80002ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80002d2:	0c21      	lsrs	r1, r4, #16
 80002d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002dc:	fb08 f30c 	mul.w	r3, r8, ip
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d907      	bls.n	80002f4 <__udivmoddi4+0xe4>
 80002e4:	1879      	adds	r1, r7, r1
 80002e6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0xe2>
 80002ec:	428b      	cmp	r3, r1
 80002ee:	f200 80e9 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 80002f2:	4684      	mov	ip, r0
 80002f4:	1ac9      	subs	r1, r1, r3
 80002f6:	b2a3      	uxth	r3, r4
 80002f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000300:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000304:	fb08 f800 	mul.w	r8, r8, r0
 8000308:	45a0      	cmp	r8, r4
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x10c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x10a>
 8000314:	45a0      	cmp	r8, r4
 8000316:	f200 80d9 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 800031a:	4618      	mov	r0, r3
 800031c:	eba4 0408 	sub.w	r4, r4, r8
 8000320:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000324:	e7bf      	b.n	80002a6 <__udivmoddi4+0x96>
 8000326:	428b      	cmp	r3, r1
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x12e>
 800032a:	2d00      	cmp	r5, #0
 800032c:	f000 80b1 	beq.w	8000492 <__udivmoddi4+0x282>
 8000330:	2600      	movs	r6, #0
 8000332:	e9c5 0100 	strd	r0, r1, [r5]
 8000336:	4630      	mov	r0, r6
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	fab3 f683 	clz	r6, r3
 8000342:	2e00      	cmp	r6, #0
 8000344:	d14a      	bne.n	80003dc <__udivmoddi4+0x1cc>
 8000346:	428b      	cmp	r3, r1
 8000348:	d302      	bcc.n	8000350 <__udivmoddi4+0x140>
 800034a:	4282      	cmp	r2, r0
 800034c:	f200 80b8 	bhi.w	80004c0 <__udivmoddi4+0x2b0>
 8000350:	1a84      	subs	r4, r0, r2
 8000352:	eb61 0103 	sbc.w	r1, r1, r3
 8000356:	2001      	movs	r0, #1
 8000358:	468c      	mov	ip, r1
 800035a:	2d00      	cmp	r5, #0
 800035c:	d0a8      	beq.n	80002b0 <__udivmoddi4+0xa0>
 800035e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000362:	e7a5      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000364:	f1c2 0320 	rsb	r3, r2, #32
 8000368:	fa20 f603 	lsr.w	r6, r0, r3
 800036c:	4097      	lsls	r7, r2
 800036e:	fa01 f002 	lsl.w	r0, r1, r2
 8000372:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000376:	40d9      	lsrs	r1, r3
 8000378:	4330      	orrs	r0, r6
 800037a:	0c03      	lsrs	r3, r0, #16
 800037c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000380:	fa1f f887 	uxth.w	r8, r7
 8000384:	fb0e 1116 	mls	r1, lr, r6, r1
 8000388:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800038c:	fb06 f108 	mul.w	r1, r6, r8
 8000390:	4299      	cmp	r1, r3
 8000392:	fa04 f402 	lsl.w	r4, r4, r2
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x19c>
 8000398:	18fb      	adds	r3, r7, r3
 800039a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800039e:	f080 808d 	bcs.w	80004bc <__udivmoddi4+0x2ac>
 80003a2:	4299      	cmp	r1, r3
 80003a4:	f240 808a 	bls.w	80004bc <__udivmoddi4+0x2ac>
 80003a8:	3e02      	subs	r6, #2
 80003aa:	443b      	add	r3, r7
 80003ac:	1a5b      	subs	r3, r3, r1
 80003ae:	b281      	uxth	r1, r0
 80003b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb00 f308 	mul.w	r3, r0, r8
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x1c4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003ca:	d273      	bcs.n	80004b4 <__udivmoddi4+0x2a4>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d971      	bls.n	80004b4 <__udivmoddi4+0x2a4>
 80003d0:	3802      	subs	r0, #2
 80003d2:	4439      	add	r1, r7
 80003d4:	1acb      	subs	r3, r1, r3
 80003d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003da:	e778      	b.n	80002ce <__udivmoddi4+0xbe>
 80003dc:	f1c6 0c20 	rsb	ip, r6, #32
 80003e0:	fa03 f406 	lsl.w	r4, r3, r6
 80003e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e8:	431c      	orrs	r4, r3
 80003ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80003ee:	fa01 f306 	lsl.w	r3, r1, r6
 80003f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80003fa:	431f      	orrs	r7, r3
 80003fc:	0c3b      	lsrs	r3, r7, #16
 80003fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000402:	fa1f f884 	uxth.w	r8, r4
 8000406:	fb0e 1119 	mls	r1, lr, r9, r1
 800040a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800040e:	fb09 fa08 	mul.w	sl, r9, r8
 8000412:	458a      	cmp	sl, r1
 8000414:	fa02 f206 	lsl.w	r2, r2, r6
 8000418:	fa00 f306 	lsl.w	r3, r0, r6
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x220>
 800041e:	1861      	adds	r1, r4, r1
 8000420:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000424:	d248      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 8000426:	458a      	cmp	sl, r1
 8000428:	d946      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800042a:	f1a9 0902 	sub.w	r9, r9, #2
 800042e:	4421      	add	r1, r4
 8000430:	eba1 010a 	sub.w	r1, r1, sl
 8000434:	b2bf      	uxth	r7, r7
 8000436:	fbb1 f0fe 	udiv	r0, r1, lr
 800043a:	fb0e 1110 	mls	r1, lr, r0, r1
 800043e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000442:	fb00 f808 	mul.w	r8, r0, r8
 8000446:	45b8      	cmp	r8, r7
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x24a>
 800044a:	19e7      	adds	r7, r4, r7
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000450:	d22e      	bcs.n	80004b0 <__udivmoddi4+0x2a0>
 8000452:	45b8      	cmp	r8, r7
 8000454:	d92c      	bls.n	80004b0 <__udivmoddi4+0x2a0>
 8000456:	3802      	subs	r0, #2
 8000458:	4427      	add	r7, r4
 800045a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800045e:	eba7 0708 	sub.w	r7, r7, r8
 8000462:	fba0 8902 	umull	r8, r9, r0, r2
 8000466:	454f      	cmp	r7, r9
 8000468:	46c6      	mov	lr, r8
 800046a:	4649      	mov	r1, r9
 800046c:	d31a      	bcc.n	80004a4 <__udivmoddi4+0x294>
 800046e:	d017      	beq.n	80004a0 <__udivmoddi4+0x290>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x27a>
 8000472:	ebb3 020e 	subs.w	r2, r3, lr
 8000476:	eb67 0701 	sbc.w	r7, r7, r1
 800047a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800047e:	40f2      	lsrs	r2, r6
 8000480:	ea4c 0202 	orr.w	r2, ip, r2
 8000484:	40f7      	lsrs	r7, r6
 8000486:	e9c5 2700 	strd	r2, r7, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e70b      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e9      	b.n	8000270 <__udivmoddi4+0x60>
 800049c:	4618      	mov	r0, r3
 800049e:	e6fd      	b.n	800029c <__udivmoddi4+0x8c>
 80004a0:	4543      	cmp	r3, r8
 80004a2:	d2e5      	bcs.n	8000470 <__udivmoddi4+0x260>
 80004a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a8:	eb69 0104 	sbc.w	r1, r9, r4
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7df      	b.n	8000470 <__udivmoddi4+0x260>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e7d2      	b.n	800045a <__udivmoddi4+0x24a>
 80004b4:	4660      	mov	r0, ip
 80004b6:	e78d      	b.n	80003d4 <__udivmoddi4+0x1c4>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e7b9      	b.n	8000430 <__udivmoddi4+0x220>
 80004bc:	4666      	mov	r6, ip
 80004be:	e775      	b.n	80003ac <__udivmoddi4+0x19c>
 80004c0:	4630      	mov	r0, r6
 80004c2:	e74a      	b.n	800035a <__udivmoddi4+0x14a>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	4439      	add	r1, r7
 80004ca:	e713      	b.n	80002f4 <__udivmoddi4+0xe4>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	e724      	b.n	800031c <__udivmoddi4+0x10c>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004dc:	f000 fe46 	bl	800116c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e0:	f000 f886 	bl	80005f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e4:	f000 f912 	bl	800070c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004e8:	f000 f8e0 	bl	80006ac <MX_USART2_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80004ec:	f000 f8d1 	bl	8000692 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart2, &rx_char, 1);
 80004f0:	2201      	movs	r2, #1
 80004f2:	4927      	ldr	r1, [pc, #156]	; (8000590 <main+0xb8>)
 80004f4:	4827      	ldr	r0, [pc, #156]	; (8000594 <main+0xbc>)
 80004f6:	f003 f871 	bl	80035dc <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004fa:	f004 f941 	bl	8004780 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of UARTTxSemaphore */
  UARTTxSemaphoreHandle = osSemaphoreNew(1, 1, &UARTTxSemaphore_attributes);
 80004fe:	4a26      	ldr	r2, [pc, #152]	; (8000598 <main+0xc0>)
 8000500:	2101      	movs	r1, #1
 8000502:	2001      	movs	r0, #1
 8000504:	f004 fb90 	bl	8004c28 <osSemaphoreNew>
 8000508:	4603      	mov	r3, r0
 800050a:	4a24      	ldr	r2, [pc, #144]	; (800059c <main+0xc4>)
 800050c:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of RxQueue */
  RxQueueHandle = osMessageQueueNew (12, sizeof(uint8_t), &RxQueue_attributes);
 800050e:	4a24      	ldr	r2, [pc, #144]	; (80005a0 <main+0xc8>)
 8000510:	2101      	movs	r1, #1
 8000512:	200c      	movs	r0, #12
 8000514:	f004 fca8 	bl	8004e68 <osMessageQueueNew>
 8000518:	4603      	mov	r3, r0
 800051a:	4a22      	ldr	r2, [pc, #136]	; (80005a4 <main+0xcc>)
 800051c:	6013      	str	r3, [r2, #0]

  /* creation of CommandQueue */
  CommandQueueHandle = osMessageQueueNew (1, 13, &CommandQueue_attributes);
 800051e:	4a22      	ldr	r2, [pc, #136]	; (80005a8 <main+0xd0>)
 8000520:	210d      	movs	r1, #13
 8000522:	2001      	movs	r0, #1
 8000524:	f004 fca0 	bl	8004e68 <osMessageQueueNew>
 8000528:	4603      	mov	r3, r0
 800052a:	4a20      	ldr	r2, [pc, #128]	; (80005ac <main+0xd4>)
 800052c:	6013      	str	r3, [r2, #0]

  /* creation of b_rateQueue */
  b_rateQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &b_rateQueue_attributes);
 800052e:	4a20      	ldr	r2, [pc, #128]	; (80005b0 <main+0xd8>)
 8000530:	2102      	movs	r1, #2
 8000532:	2001      	movs	r0, #1
 8000534:	f004 fc98 	bl	8004e68 <osMessageQueueNew>
 8000538:	4603      	mov	r3, r0
 800053a:	4a1e      	ldr	r2, [pc, #120]	; (80005b4 <main+0xdc>)
 800053c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of UARTRx */
  UARTRxHandle = osThreadNew(StartUARTRx, NULL, &UARTRx_attributes);
 800053e:	4a1e      	ldr	r2, [pc, #120]	; (80005b8 <main+0xe0>)
 8000540:	2100      	movs	r1, #0
 8000542:	481e      	ldr	r0, [pc, #120]	; (80005bc <main+0xe4>)
 8000544:	f004 f966 	bl	8004814 <osThreadNew>
 8000548:	4603      	mov	r3, r0
 800054a:	4a1d      	ldr	r2, [pc, #116]	; (80005c0 <main+0xe8>)
 800054c:	6013      	str	r3, [r2, #0]

  /* creation of TaskHandler */
  TaskHandlerHandle = osThreadNew(StartTTaskHandler, NULL, &TaskHandler_attributes);
 800054e:	4a1d      	ldr	r2, [pc, #116]	; (80005c4 <main+0xec>)
 8000550:	2100      	movs	r1, #0
 8000552:	481d      	ldr	r0, [pc, #116]	; (80005c8 <main+0xf0>)
 8000554:	f004 f95e 	bl	8004814 <osThreadNew>
 8000558:	4603      	mov	r3, r0
 800055a:	4a1c      	ldr	r2, [pc, #112]	; (80005cc <main+0xf4>)
 800055c:	6013      	str	r3, [r2, #0]

  /* creation of ButTask */
  ButTaskHandle = osThreadNew(StartButTask, NULL, &ButTask_attributes);
 800055e:	4a1c      	ldr	r2, [pc, #112]	; (80005d0 <main+0xf8>)
 8000560:	2100      	movs	r1, #0
 8000562:	481c      	ldr	r0, [pc, #112]	; (80005d4 <main+0xfc>)
 8000564:	f004 f956 	bl	8004814 <osThreadNew>
 8000568:	4603      	mov	r3, r0
 800056a:	4a1b      	ldr	r2, [pc, #108]	; (80005d8 <main+0x100>)
 800056c:	6013      	str	r3, [r2, #0]

  /* creation of LedBlinkTask */
  LedBlinkTaskHandle = osThreadNew(StartLedBlinkTask, NULL, &LedBlinkTask_attributes);
 800056e:	4a1b      	ldr	r2, [pc, #108]	; (80005dc <main+0x104>)
 8000570:	2100      	movs	r1, #0
 8000572:	481b      	ldr	r0, [pc, #108]	; (80005e0 <main+0x108>)
 8000574:	f004 f94e 	bl	8004814 <osThreadNew>
 8000578:	4603      	mov	r3, r0
 800057a:	4a1a      	ldr	r2, [pc, #104]	; (80005e4 <main+0x10c>)
 800057c:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of ButEvents */
  ButEventsHandle = osEventFlagsNew(&ButEvents_attributes);
 800057e:	481a      	ldr	r0, [pc, #104]	; (80005e8 <main+0x110>)
 8000580:	f004 fa37 	bl	80049f2 <osEventFlagsNew>
 8000584:	4603      	mov	r3, r0
 8000586:	4a19      	ldr	r2, [pc, #100]	; (80005ec <main+0x114>)
 8000588:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800058a:	f004 f91d 	bl	80047c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800058e:	e7fe      	b.n	800058e <main+0xb6>
 8000590:	20001a00 	.word	0x20001a00
 8000594:	20001974 	.word	0x20001974
 8000598:	08008f04 	.word	0x08008f04
 800059c:	2000196c 	.word	0x2000196c
 80005a0:	08008ebc 	.word	0x08008ebc
 80005a4:	20001958 	.word	0x20001958
 80005a8:	08008ed4 	.word	0x08008ed4
 80005ac:	200019f8 	.word	0x200019f8
 80005b0:	08008eec 	.word	0x08008eec
 80005b4:	20001960 	.word	0x20001960
 80005b8:	08008e2c 	.word	0x08008e2c
 80005bc:	0800084d 	.word	0x0800084d
 80005c0:	200019fc 	.word	0x200019fc
 80005c4:	08008e50 	.word	0x08008e50
 80005c8:	08000a9d 	.word	0x08000a9d
 80005cc:	20001968 	.word	0x20001968
 80005d0:	08008e74 	.word	0x08008e74
 80005d4:	08000e39 	.word	0x08000e39
 80005d8:	20001970 	.word	0x20001970
 80005dc:	08008e98 	.word	0x08008e98
 80005e0:	08000e49 	.word	0x08000e49
 80005e4:	20001964 	.word	0x20001964
 80005e8:	08008f14 	.word	0x08008f14
 80005ec:	2000195c 	.word	0x2000195c

080005f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b096      	sub	sp, #88	; 0x58
 80005f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f6:	f107 0314 	add.w	r3, r7, #20
 80005fa:	2244      	movs	r2, #68	; 0x44
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f008 fa60 	bl	8008ac4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000604:	463b      	mov	r3, r7
 8000606:	2200      	movs	r2, #0
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	605a      	str	r2, [r3, #4]
 800060c:	609a      	str	r2, [r3, #8]
 800060e:	60da      	str	r2, [r3, #12]
 8000610:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000612:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000616:	f001 f935 	bl	8001884 <HAL_PWREx_ControlVoltageScaling>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000620:	f000 fc3e 	bl	8000ea0 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000624:	2302      	movs	r3, #2
 8000626:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000628:	f44f 7380 	mov.w	r3, #256	; 0x100
 800062c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800062e:	2310      	movs	r3, #16
 8000630:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000632:	2302      	movs	r3, #2
 8000634:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000636:	2302      	movs	r3, #2
 8000638:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800063a:	2301      	movs	r3, #1
 800063c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800063e:	230a      	movs	r3, #10
 8000640:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000642:	2307      	movs	r3, #7
 8000644:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000646:	2302      	movs	r3, #2
 8000648:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800064a:	2302      	movs	r3, #2
 800064c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064e:	f107 0314 	add.w	r3, r7, #20
 8000652:	4618      	mov	r0, r3
 8000654:	f001 f96c 	bl	8001930 <HAL_RCC_OscConfig>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800065e:	f000 fc1f 	bl	8000ea0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000662:	230f      	movs	r3, #15
 8000664:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000666:	2303      	movs	r3, #3
 8000668:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066a:	2300      	movs	r3, #0
 800066c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800066e:	2300      	movs	r3, #0
 8000670:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000676:	463b      	mov	r3, r7
 8000678:	2104      	movs	r1, #4
 800067a:	4618      	mov	r0, r3
 800067c:	f001 fd3e 	bl	80020fc <HAL_RCC_ClockConfig>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000686:	f000 fc0b 	bl	8000ea0 <Error_Handler>
  }
}
 800068a:	bf00      	nop
 800068c:	3758      	adds	r7, #88	; 0x58
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}

08000692 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000692:	b580      	push	{r7, lr}
 8000694:	af00      	add	r7, sp, #0
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000696:	2200      	movs	r2, #0
 8000698:	2105      	movs	r1, #5
 800069a:	2026      	movs	r0, #38	; 0x26
 800069c:	f000 fe5e 	bl	800135c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80006a0:	2026      	movs	r0, #38	; 0x26
 80006a2:	f000 fe77 	bl	8001394 <HAL_NVIC_EnableIRQ>
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
	...

080006ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006b0:	4b14      	ldr	r3, [pc, #80]	; (8000704 <MX_USART2_UART_Init+0x58>)
 80006b2:	4a15      	ldr	r2, [pc, #84]	; (8000708 <MX_USART2_UART_Init+0x5c>)
 80006b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80006b6:	4b13      	ldr	r3, [pc, #76]	; (8000704 <MX_USART2_UART_Init+0x58>)
 80006b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80006bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006be:	4b11      	ldr	r3, [pc, #68]	; (8000704 <MX_USART2_UART_Init+0x58>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006c4:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <MX_USART2_UART_Init+0x58>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006ca:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <MX_USART2_UART_Init+0x58>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006d0:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <MX_USART2_UART_Init+0x58>)
 80006d2:	220c      	movs	r2, #12
 80006d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006d6:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <MX_USART2_UART_Init+0x58>)
 80006d8:	2200      	movs	r2, #0
 80006da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006dc:	4b09      	ldr	r3, [pc, #36]	; (8000704 <MX_USART2_UART_Init+0x58>)
 80006de:	2200      	movs	r2, #0
 80006e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006e2:	4b08      	ldr	r3, [pc, #32]	; (8000704 <MX_USART2_UART_Init+0x58>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <MX_USART2_UART_Init+0x58>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ee:	4805      	ldr	r0, [pc, #20]	; (8000704 <MX_USART2_UART_Init+0x58>)
 80006f0:	f002 feca 	bl	8003488 <HAL_UART_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006fa:	f000 fbd1 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	20001974 	.word	0x20001974
 8000708:	40004400 	.word	0x40004400

0800070c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08a      	sub	sp, #40	; 0x28
 8000710:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000712:	f107 0314 	add.w	r3, r7, #20
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
 8000720:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000722:	4b2b      	ldr	r3, [pc, #172]	; (80007d0 <MX_GPIO_Init+0xc4>)
 8000724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000726:	4a2a      	ldr	r2, [pc, #168]	; (80007d0 <MX_GPIO_Init+0xc4>)
 8000728:	f043 0304 	orr.w	r3, r3, #4
 800072c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800072e:	4b28      	ldr	r3, [pc, #160]	; (80007d0 <MX_GPIO_Init+0xc4>)
 8000730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000732:	f003 0304 	and.w	r3, r3, #4
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800073a:	4b25      	ldr	r3, [pc, #148]	; (80007d0 <MX_GPIO_Init+0xc4>)
 800073c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800073e:	4a24      	ldr	r2, [pc, #144]	; (80007d0 <MX_GPIO_Init+0xc4>)
 8000740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000746:	4b22      	ldr	r3, [pc, #136]	; (80007d0 <MX_GPIO_Init+0xc4>)
 8000748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800074a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000752:	4b1f      	ldr	r3, [pc, #124]	; (80007d0 <MX_GPIO_Init+0xc4>)
 8000754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000756:	4a1e      	ldr	r2, [pc, #120]	; (80007d0 <MX_GPIO_Init+0xc4>)
 8000758:	f043 0301 	orr.w	r3, r3, #1
 800075c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800075e:	4b1c      	ldr	r3, [pc, #112]	; (80007d0 <MX_GPIO_Init+0xc4>)
 8000760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000762:	f003 0301 	and.w	r3, r3, #1
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800076a:	4b19      	ldr	r3, [pc, #100]	; (80007d0 <MX_GPIO_Init+0xc4>)
 800076c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800076e:	4a18      	ldr	r2, [pc, #96]	; (80007d0 <MX_GPIO_Init+0xc4>)
 8000770:	f043 0302 	orr.w	r3, r3, #2
 8000774:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000776:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <MX_GPIO_Init+0xc4>)
 8000778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077a:	f003 0302 	and.w	r3, r3, #2
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2120      	movs	r1, #32
 8000786:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800078a:	f001 f83b 	bl	8001804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800078e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000792:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000794:	4b0f      	ldr	r3, [pc, #60]	; (80007d4 <MX_GPIO_Init+0xc8>)
 8000796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000798:	2300      	movs	r3, #0
 800079a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800079c:	f107 0314 	add.w	r3, r7, #20
 80007a0:	4619      	mov	r1, r3
 80007a2:	480d      	ldr	r0, [pc, #52]	; (80007d8 <MX_GPIO_Init+0xcc>)
 80007a4:	f000 fe84 	bl	80014b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007a8:	2320      	movs	r3, #32
 80007aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ac:	2301      	movs	r3, #1
 80007ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b4:	2300      	movs	r3, #0
 80007b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	4619      	mov	r1, r3
 80007be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007c2:	f000 fe75 	bl	80014b0 <HAL_GPIO_Init>

}
 80007c6:	bf00      	nop
 80007c8:	3728      	adds	r7, #40	; 0x28
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40021000 	.word	0x40021000
 80007d4:	10210000 	.word	0x10210000
 80007d8:	48000800 	.word	0x48000800

080007dc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/* This callback is called by the HAL_UART_IRQHandler when the given number of bytes are received */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a09      	ldr	r2, [pc, #36]	; (8000810 <HAL_UART_RxCpltCallback+0x34>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d10b      	bne.n	8000806 <HAL_UART_RxCpltCallback+0x2a>
  {
    osMessageQueuePut(RxQueueHandle, &rx_char, 1, 0);
 80007ee:	4b09      	ldr	r3, [pc, #36]	; (8000814 <HAL_UART_RxCpltCallback+0x38>)
 80007f0:	6818      	ldr	r0, [r3, #0]
 80007f2:	2300      	movs	r3, #0
 80007f4:	2201      	movs	r2, #1
 80007f6:	4908      	ldr	r1, [pc, #32]	; (8000818 <HAL_UART_RxCpltCallback+0x3c>)
 80007f8:	f004 fbaa 	bl	8004f50 <osMessageQueuePut>
	HAL_UART_Receive_IT(&huart2, &rx_char, 1);
 80007fc:	2201      	movs	r2, #1
 80007fe:	4906      	ldr	r1, [pc, #24]	; (8000818 <HAL_UART_RxCpltCallback+0x3c>)
 8000800:	4806      	ldr	r0, [pc, #24]	; (800081c <HAL_UART_RxCpltCallback+0x40>)
 8000802:	f002 feeb 	bl	80035dc <HAL_UART_Receive_IT>

  }
}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40004400 	.word	0x40004400
 8000814:	20001958 	.word	0x20001958
 8000818:	20001a00 	.word	0x20001a00
 800081c:	20001974 	.word	0x20001974

08000820 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a05      	ldr	r2, [pc, #20]	; (8000844 <HAL_UART_TxCpltCallback+0x24>)
 800082e:	4293      	cmp	r3, r2
 8000830:	d104      	bne.n	800083c <HAL_UART_TxCpltCallback+0x1c>
	{
		osSemaphoreRelease(UARTTxSemaphoreHandle);
 8000832:	4b05      	ldr	r3, [pc, #20]	; (8000848 <HAL_UART_TxCpltCallback+0x28>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4618      	mov	r0, r3
 8000838:	f004 fad2 	bl	8004de0 <osSemaphoreRelease>

	}
}
 800083c:	bf00      	nop
 800083e:	3708      	adds	r7, #8
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40004400 	.word	0x40004400
 8000848:	2000196c 	.word	0x2000196c

0800084c <StartUARTRx>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartUARTRx */
void StartUARTRx(void *argument)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b08a      	sub	sp, #40	; 0x28
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint8_t temp_rx[2] = { '\0' };
 8000854:	2300      	movs	r3, #0
 8000856:	833b      	strh	r3, [r7, #24]
  char rx_msg[13] = { '\0' };
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	f107 030c 	add.w	r3, r7, #12
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	721a      	strb	r2, [r3, #8]
  size_t str_sp = 0;
 8000868:	2300      	movs	r3, #0
 800086a:	623b      	str	r3, [r7, #32]
  osStatus_t status;
  bool send = false;
 800086c:	2300      	movs	r3, #0
 800086e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* Infinite loop */
  for(;;)
  {
    status = osMessageQueueGet(RxQueueHandle, temp_rx, NULL, 2000);
 8000872:	4b83      	ldr	r3, [pc, #524]	; (8000a80 <StartUARTRx+0x234>)
 8000874:	6818      	ldr	r0, [r3, #0]
 8000876:	f107 0118 	add.w	r1, r7, #24
 800087a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800087e:	2200      	movs	r2, #0
 8000880:	f004 fbc6 	bl	8005010 <osMessageQueueGet>
 8000884:	61f8      	str	r0, [r7, #28]

    if (status == osOK)
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d110      	bne.n	80008ae <StartUARTRx+0x62>
    {
    	str_sp = sizeof(rx_msg) - strlen(rx_msg) - 1;
 800088c:	f107 0308 	add.w	r3, r7, #8
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff fc9d 	bl	80001d0 <strlen>
 8000896:	4603      	mov	r3, r0
 8000898:	f1c3 030c 	rsb	r3, r3, #12
 800089c:	623b      	str	r3, [r7, #32]
    	strncat(rx_msg, (char *)temp_rx, str_sp);
 800089e:	f107 0118 	add.w	r1, r7, #24
 80008a2:	f107 0308 	add.w	r3, r7, #8
 80008a6:	6a3a      	ldr	r2, [r7, #32]
 80008a8:	4618      	mov	r0, r3
 80008aa:	f008 f913 	bl	8008ad4 <strncat>

    }

    str_sp = sizeof(rx_msg) - strlen(rx_msg) - 1;
 80008ae:	f107 0308 	add.w	r3, r7, #8
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff fc8c 	bl	80001d0 <strlen>
 80008b8:	4603      	mov	r3, r0
 80008ba:	f1c3 030c 	rsb	r3, r3, #12
 80008be:	623b      	str	r3, [r7, #32]

    if (str_sp == 0)
 80008c0:	6a3b      	ldr	r3, [r7, #32]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d11d      	bne.n	8000902 <StartUARTRx+0xb6>
    {
    	rx_msg[strlen(rx_msg)-1] = '\r';
 80008c6:	f107 0308 	add.w	r3, r7, #8
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff fc80 	bl	80001d0 <strlen>
 80008d0:	4603      	mov	r3, r0
 80008d2:	3b01      	subs	r3, #1
 80008d4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80008d8:	4413      	add	r3, r2
 80008da:	220d      	movs	r2, #13
 80008dc:	f803 2c20 	strb.w	r2, [r3, #-32]
    	rx_msg[strlen(rx_msg)-2] = '\n';
 80008e0:	f107 0308 	add.w	r3, r7, #8
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff fc73 	bl	80001d0 <strlen>
 80008ea:	4603      	mov	r3, r0
 80008ec:	3b02      	subs	r3, #2
 80008ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80008f2:	4413      	add	r3, r2
 80008f4:	220a      	movs	r2, #10
 80008f6:	f803 2c20 	strb.w	r2, [r3, #-32]
    	send = true;
 80008fa:	2301      	movs	r3, #1
 80008fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000900:	e088      	b.n	8000a14 <StartUARTRx+0x1c8>

    }

    else if (status == osErrorTimeout && strlen(rx_msg) > 0 && str_sp >= 2)
 8000902:	69fb      	ldr	r3, [r7, #28]
 8000904:	f113 0f02 	cmn.w	r3, #2
 8000908:	d11b      	bne.n	8000942 <StartUARTRx+0xf6>
 800090a:	f107 0308 	add.w	r3, r7, #8
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d016      	beq.n	8000942 <StartUARTRx+0xf6>
 8000914:	6a3b      	ldr	r3, [r7, #32]
 8000916:	2b01      	cmp	r3, #1
 8000918:	d913      	bls.n	8000942 <StartUARTRx+0xf6>
    {
    	strncat(rx_msg, "\n\r", str_sp);
 800091a:	f107 0308 	add.w	r3, r7, #8
 800091e:	6a3a      	ldr	r2, [r7, #32]
 8000920:	4958      	ldr	r1, [pc, #352]	; (8000a84 <StartUARTRx+0x238>)
 8000922:	4618      	mov	r0, r3
 8000924:	f008 f8d6 	bl	8008ad4 <strncat>
    	str_sp = sizeof(rx_msg) - strlen(rx_msg) - 1;
 8000928:	f107 0308 	add.w	r3, r7, #8
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fc4f 	bl	80001d0 <strlen>
 8000932:	4603      	mov	r3, r0
 8000934:	f1c3 030c 	rsb	r3, r3, #12
 8000938:	623b      	str	r3, [r7, #32]
    	send = true;
 800093a:	2301      	movs	r3, #1
 800093c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000940:	e068      	b.n	8000a14 <StartUARTRx+0x1c8>

    }

    else if (status == osErrorTimeout && strlen(rx_msg) > 0 && str_sp == 1)
 8000942:	69fb      	ldr	r3, [r7, #28]
 8000944:	f113 0f02 	cmn.w	r3, #2
 8000948:	d128      	bne.n	800099c <StartUARTRx+0x150>
 800094a:	f107 0308 	add.w	r3, r7, #8
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d023      	beq.n	800099c <StartUARTRx+0x150>
 8000954:	6a3b      	ldr	r3, [r7, #32]
 8000956:	2b01      	cmp	r3, #1
 8000958:	d120      	bne.n	800099c <StartUARTRx+0x150>
    {
    	strncat(rx_msg, "\r", str_sp);
 800095a:	f107 0308 	add.w	r3, r7, #8
 800095e:	6a3a      	ldr	r2, [r7, #32]
 8000960:	4949      	ldr	r1, [pc, #292]	; (8000a88 <StartUARTRx+0x23c>)
 8000962:	4618      	mov	r0, r3
 8000964:	f008 f8b6 	bl	8008ad4 <strncat>
    	rx_msg[strlen(rx_msg)-2] = '\n';
 8000968:	f107 0308 	add.w	r3, r7, #8
 800096c:	4618      	mov	r0, r3
 800096e:	f7ff fc2f 	bl	80001d0 <strlen>
 8000972:	4603      	mov	r3, r0
 8000974:	3b02      	subs	r3, #2
 8000976:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800097a:	4413      	add	r3, r2
 800097c:	220a      	movs	r2, #10
 800097e:	f803 2c20 	strb.w	r2, [r3, #-32]
    	str_sp = sizeof(rx_msg) - strlen(rx_msg) - 1;
 8000982:	f107 0308 	add.w	r3, r7, #8
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff fc22 	bl	80001d0 <strlen>
 800098c:	4603      	mov	r3, r0
 800098e:	f1c3 030c 	rsb	r3, r3, #12
 8000992:	623b      	str	r3, [r7, #32]
    	send = true;
 8000994:	2301      	movs	r3, #1
 8000996:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800099a:	e03b      	b.n	8000a14 <StartUARTRx+0x1c8>

    }

    else if (rx_msg[strlen(rx_msg)-1] == '\n' || rx_msg[strlen(rx_msg)-1] == '\r')
 800099c:	f107 0308 	add.w	r3, r7, #8
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff fc15 	bl	80001d0 <strlen>
 80009a6:	4603      	mov	r3, r0
 80009a8:	3b01      	subs	r3, #1
 80009aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80009ae:	4413      	add	r3, r2
 80009b0:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80009b4:	2b0a      	cmp	r3, #10
 80009b6:	d00d      	beq.n	80009d4 <StartUARTRx+0x188>
 80009b8:	f107 0308 	add.w	r3, r7, #8
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff fc07 	bl	80001d0 <strlen>
 80009c2:	4603      	mov	r3, r0
 80009c4:	3b01      	subs	r3, #1
 80009c6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80009ca:	4413      	add	r3, r2
 80009cc:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80009d0:	2b0d      	cmp	r3, #13
 80009d2:	d11f      	bne.n	8000a14 <StartUARTRx+0x1c8>
    {
    	rx_msg[strlen(rx_msg)-1] = '\n';
 80009d4:	f107 0308 	add.w	r3, r7, #8
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff fbf9 	bl	80001d0 <strlen>
 80009de:	4603      	mov	r3, r0
 80009e0:	3b01      	subs	r3, #1
 80009e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80009e6:	4413      	add	r3, r2
 80009e8:	220a      	movs	r2, #10
 80009ea:	f803 2c20 	strb.w	r2, [r3, #-32]
    	strncat(rx_msg, "\r", str_sp);
 80009ee:	f107 0308 	add.w	r3, r7, #8
 80009f2:	6a3a      	ldr	r2, [r7, #32]
 80009f4:	4924      	ldr	r1, [pc, #144]	; (8000a88 <StartUARTRx+0x23c>)
 80009f6:	4618      	mov	r0, r3
 80009f8:	f008 f86c 	bl	8008ad4 <strncat>
    	str_sp = sizeof(rx_msg) - strlen(rx_msg) - 1;
 80009fc:	f107 0308 	add.w	r3, r7, #8
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff fbe5 	bl	80001d0 <strlen>
 8000a06:	4603      	mov	r3, r0
 8000a08:	f1c3 030c 	rsb	r3, r3, #12
 8000a0c:	623b      	str	r3, [r7, #32]
    	send = true;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    }

    if (send)
 8000a14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	f43f af2a 	beq.w	8000872 <StartUARTRx+0x26>
    {
    	osMessageQueuePut(CommandQueueHandle, rx_msg, 1, osWaitForever);
 8000a1e:	4b1b      	ldr	r3, [pc, #108]	; (8000a8c <StartUARTRx+0x240>)
 8000a20:	6818      	ldr	r0, [r3, #0]
 8000a22:	f107 0108 	add.w	r1, r7, #8
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	f004 fa90 	bl	8004f50 <osMessageQueuePut>
    	osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000a30:	4b17      	ldr	r3, [pc, #92]	; (8000a90 <StartUARTRx+0x244>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f004 f97f 	bl	8004d3c <osSemaphoreAcquire>
    	HAL_UART_Transmit_IT(&huart2, (uint8_t *)"Received command:\n\r", 19);
 8000a3e:	2213      	movs	r2, #19
 8000a40:	4914      	ldr	r1, [pc, #80]	; (8000a94 <StartUARTRx+0x248>)
 8000a42:	4815      	ldr	r0, [pc, #84]	; (8000a98 <StartUARTRx+0x24c>)
 8000a44:	f002 fd6e 	bl	8003524 <HAL_UART_Transmit_IT>

    	str_sp = strlen(rx_msg);
 8000a48:	f107 0308 	add.w	r3, r7, #8
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff fbbf 	bl	80001d0 <strlen>
 8000a52:	6238      	str	r0, [r7, #32]
    	osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000a54:	4b0e      	ldr	r3, [pc, #56]	; (8000a90 <StartUARTRx+0x244>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f004 f96d 	bl	8004d3c <osSemaphoreAcquire>
    	HAL_UART_Transmit_IT(&huart2, (uint8_t *)rx_msg, str_sp);
 8000a62:	6a3b      	ldr	r3, [r7, #32]
 8000a64:	b29a      	uxth	r2, r3
 8000a66:	f107 0308 	add.w	r3, r7, #8
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	480a      	ldr	r0, [pc, #40]	; (8000a98 <StartUARTRx+0x24c>)
 8000a6e:	f002 fd59 	bl	8003524 <HAL_UART_Transmit_IT>
    	rx_msg[0] = '\0';
 8000a72:	2300      	movs	r3, #0
 8000a74:	723b      	strb	r3, [r7, #8]
    	send = false;
 8000a76:	2300      	movs	r3, #0
 8000a78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    status = osMessageQueueGet(RxQueueHandle, temp_rx, NULL, 2000);
 8000a7c:	e6f9      	b.n	8000872 <StartUARTRx+0x26>
 8000a7e:	bf00      	nop
 8000a80:	20001958 	.word	0x20001958
 8000a84:	08008cc0 	.word	0x08008cc0
 8000a88:	08008cc4 	.word	0x08008cc4
 8000a8c:	200019f8 	.word	0x200019f8
 8000a90:	2000196c 	.word	0x2000196c
 8000a94:	08008cc8 	.word	0x08008cc8
 8000a98:	20001974 	.word	0x20001974

08000a9c <StartTTaskHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTTaskHandler */
void StartTTaskHandler(void *argument)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b088      	sub	sp, #32
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTTaskHandler */
  osThreadSuspend(LedBlinkTaskHandle);
 8000aa4:	4bba      	ldr	r3, [pc, #744]	; (8000d90 <StartTTaskHandler+0x2f4>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f003 ff45 	bl	8004938 <osThreadSuspend>

  char command[13] = { '\0' };
 8000aae:	2300      	movs	r3, #0
 8000ab0:	613b      	str	r3, [r7, #16]
 8000ab2:	f107 0314 	add.w	r3, r7, #20
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
 8000abc:	721a      	strb	r2, [r3, #8]
  bool led_b_sus = true;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	77fb      	strb	r3, [r7, #31]
  int temp_num;
  /* Infinite loop */
  for(;;)
  {
    osMessageQueueGet(CommandQueueHandle, command, NULL, osWaitForever);
 8000ac2:	4bb4      	ldr	r3, [pc, #720]	; (8000d94 <StartTTaskHandler+0x2f8>)
 8000ac4:	6818      	ldr	r0, [r3, #0]
 8000ac6:	f107 0110 	add.w	r1, r7, #16
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f004 fa9e 	bl	8005010 <osMessageQueueGet>

    if (!strncmp(command, "LED", 3) || !strncmp(command, "led", 3))
 8000ad4:	f107 0310 	add.w	r3, r7, #16
 8000ad8:	2203      	movs	r2, #3
 8000ada:	49af      	ldr	r1, [pc, #700]	; (8000d98 <StartTTaskHandler+0x2fc>)
 8000adc:	4618      	mov	r0, r3
 8000ade:	f008 f80c 	bl	8008afa <strncmp>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d00a      	beq.n	8000afe <StartTTaskHandler+0x62>
 8000ae8:	f107 0310 	add.w	r3, r7, #16
 8000aec:	2203      	movs	r2, #3
 8000aee:	49ab      	ldr	r1, [pc, #684]	; (8000d9c <StartTTaskHandler+0x300>)
 8000af0:	4618      	mov	r0, r3
 8000af2:	f008 f802 	bl	8008afa <strncmp>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	f040 80c2 	bne.w	8000c82 <StartTTaskHandler+0x1e6>
    {

    	if (command[4] == 'b' && atoi(command+6) > 0)
 8000afe:	7d3b      	ldrb	r3, [r7, #20]
 8000b00:	2b62      	cmp	r3, #98	; 0x62
 8000b02:	d176      	bne.n	8000bf2 <StartTTaskHandler+0x156>
 8000b04:	f107 0310 	add.w	r3, r7, #16
 8000b08:	3306      	adds	r3, #6
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f007 ff9e 	bl	8008a4c <atoi>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	dd6d      	ble.n	8000bf2 <StartTTaskHandler+0x156>
    	{
    		if (led_b_sus)
 8000b16:	7ffb      	ldrb	r3, [r7, #31]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d04c      	beq.n	8000bb6 <StartTTaskHandler+0x11a>
    		{
    			osThreadResume(LedBlinkTaskHandle);
 8000b1c:	4b9c      	ldr	r3, [pc, #624]	; (8000d90 <StartTTaskHandler+0x2f4>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f003 ff2a 	bl	800497a <osThreadResume>
    			temp_num = atoi(command+6);
 8000b26:	f107 0310 	add.w	r3, r7, #16
 8000b2a:	3306      	adds	r3, #6
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f007 ff8d 	bl	8008a4c <atoi>
 8000b32:	4603      	mov	r3, r0
 8000b34:	60fb      	str	r3, [r7, #12]
    			osMessageQueuePut(b_rateQueueHandle, &temp_num, 1, osWaitForever);
 8000b36:	4b9a      	ldr	r3, [pc, #616]	; (8000da0 <StartTTaskHandler+0x304>)
 8000b38:	6818      	ldr	r0, [r3, #0]
 8000b3a:	f107 010c 	add.w	r1, r7, #12
 8000b3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b42:	2201      	movs	r2, #1
 8000b44:	f004 fa04 	bl	8004f50 <osMessageQueuePut>
    			led_b_sus = !led_b_sus;
 8000b48:	7ffb      	ldrb	r3, [r7, #31]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	bf14      	ite	ne
 8000b4e:	2301      	movne	r3, #1
 8000b50:	2300      	moveq	r3, #0
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	f083 0301 	eor.w	r3, r3, #1
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	77fb      	strb	r3, [r7, #31]
 8000b5c:	7ffb      	ldrb	r3, [r7, #31]
 8000b5e:	f003 0301 	and.w	r3, r3, #1
 8000b62:	77fb      	strb	r3, [r7, #31]
    			osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000b64:	4b8f      	ldr	r3, [pc, #572]	; (8000da4 <StartTTaskHandler+0x308>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f004 f8e5 	bl	8004d3c <osSemaphoreAcquire>
    			HAL_UART_Transmit_IT(&huart2, (uint8_t *)"LED blinking task started\n\r", 27);
 8000b72:	221b      	movs	r2, #27
 8000b74:	498c      	ldr	r1, [pc, #560]	; (8000da8 <StartTTaskHandler+0x30c>)
 8000b76:	488d      	ldr	r0, [pc, #564]	; (8000dac <StartTTaskHandler+0x310>)
 8000b78:	f002 fcd4 	bl	8003524 <HAL_UART_Transmit_IT>
    			if (osEventFlagsWait(ButEventsHandle, 0x00000001U, osFlagsNoClear, 0) == 0x00000001U)
 8000b7c:	4b8c      	ldr	r3, [pc, #560]	; (8000db0 <StartTTaskHandler+0x314>)
 8000b7e:	6818      	ldr	r0, [r3, #0]
 8000b80:	2300      	movs	r3, #0
 8000b82:	2202      	movs	r2, #2
 8000b84:	2101      	movs	r1, #1
 8000b86:	f003 ffe9 	bl	8004b5c <osEventFlagsWait>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d176      	bne.n	8000c7e <StartTTaskHandler+0x1e2>
    			{
    				osEventFlagsClear(ButEventsHandle, 0x00000001U);
 8000b90:	4b87      	ldr	r3, [pc, #540]	; (8000db0 <StartTTaskHandler+0x314>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	2101      	movs	r1, #1
 8000b96:	4618      	mov	r0, r3
 8000b98:	f003 ffae 	bl	8004af8 <osEventFlagsClear>
    				osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000b9c:	4b81      	ldr	r3, [pc, #516]	; (8000da4 <StartTTaskHandler+0x308>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f004 f8c9 	bl	8004d3c <osSemaphoreAcquire>
    				HAL_UART_Transmit_IT(&huart2, (uint8_t *)"LED control with button turned off\n\r", 36);
 8000baa:	2224      	movs	r2, #36	; 0x24
 8000bac:	4981      	ldr	r1, [pc, #516]	; (8000db4 <StartTTaskHandler+0x318>)
 8000bae:	487f      	ldr	r0, [pc, #508]	; (8000dac <StartTTaskHandler+0x310>)
 8000bb0:	f002 fcb8 	bl	8003524 <HAL_UART_Transmit_IT>
    		if (led_b_sus)
 8000bb4:	e063      	b.n	8000c7e <StartTTaskHandler+0x1e2>

    		}

    		else
    		{
    			temp_num = atoi(command+6);
 8000bb6:	f107 0310 	add.w	r3, r7, #16
 8000bba:	3306      	adds	r3, #6
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f007 ff45 	bl	8008a4c <atoi>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	60fb      	str	r3, [r7, #12]
    			osMessageQueuePut(b_rateQueueHandle, &temp_num, 1, osWaitForever);
 8000bc6:	4b76      	ldr	r3, [pc, #472]	; (8000da0 <StartTTaskHandler+0x304>)
 8000bc8:	6818      	ldr	r0, [r3, #0]
 8000bca:	f107 010c 	add.w	r1, r7, #12
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f004 f9bc 	bl	8004f50 <osMessageQueuePut>
    			osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000bd8:	4b72      	ldr	r3, [pc, #456]	; (8000da4 <StartTTaskHandler+0x308>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000be0:	4618      	mov	r0, r3
 8000be2:	f004 f8ab 	bl	8004d3c <osSemaphoreAcquire>
    			HAL_UART_Transmit_IT(&huart2, (uint8_t *)"LED blinking rate updated\n\r", 27);
 8000be6:	221b      	movs	r2, #27
 8000be8:	4973      	ldr	r1, [pc, #460]	; (8000db8 <StartTTaskHandler+0x31c>)
 8000bea:	4870      	ldr	r0, [pc, #448]	; (8000dac <StartTTaskHandler+0x310>)
 8000bec:	f002 fc9a 	bl	8003524 <HAL_UART_Transmit_IT>
    		if (led_b_sus)
 8000bf0:	e045      	b.n	8000c7e <StartTTaskHandler+0x1e2>

    		}
    	}

    	else if (command[4] == 'b' && command[6] == '0')
 8000bf2:	7d3b      	ldrb	r3, [r7, #20]
 8000bf4:	2b62      	cmp	r3, #98	; 0x62
 8000bf6:	d135      	bne.n	8000c64 <StartTTaskHandler+0x1c8>
 8000bf8:	7dbb      	ldrb	r3, [r7, #22]
 8000bfa:	2b30      	cmp	r3, #48	; 0x30
 8000bfc:	d132      	bne.n	8000c64 <StartTTaskHandler+0x1c8>
    	{
    		if (!led_b_sus)
 8000bfe:	7ffb      	ldrb	r3, [r7, #31]
 8000c00:	f083 0301 	eor.w	r3, r3, #1
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d01f      	beq.n	8000c4a <StartTTaskHandler+0x1ae>
			{

				osThreadSuspend(LedBlinkTaskHandle);
 8000c0a:	4b61      	ldr	r3, [pc, #388]	; (8000d90 <StartTTaskHandler+0x2f4>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f003 fe92 	bl	8004938 <osThreadSuspend>
				led_b_sus = !led_b_sus;
 8000c14:	7ffb      	ldrb	r3, [r7, #31]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	bf14      	ite	ne
 8000c1a:	2301      	movne	r3, #1
 8000c1c:	2300      	moveq	r3, #0
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	f083 0301 	eor.w	r3, r3, #1
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	77fb      	strb	r3, [r7, #31]
 8000c28:	7ffb      	ldrb	r3, [r7, #31]
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	77fb      	strb	r3, [r7, #31]
				osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000c30:	4b5c      	ldr	r3, [pc, #368]	; (8000da4 <StartTTaskHandler+0x308>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f004 f87f 	bl	8004d3c <osSemaphoreAcquire>
				HAL_UART_Transmit_IT(&huart2, (uint8_t *)"LED blinking task stopped\n\r", 27);
 8000c3e:	221b      	movs	r2, #27
 8000c40:	495e      	ldr	r1, [pc, #376]	; (8000dbc <StartTTaskHandler+0x320>)
 8000c42:	485a      	ldr	r0, [pc, #360]	; (8000dac <StartTTaskHandler+0x310>)
 8000c44:	f002 fc6e 	bl	8003524 <HAL_UART_Transmit_IT>
    		if (!led_b_sus)
 8000c48:	e01a      	b.n	8000c80 <StartTTaskHandler+0x1e4>

			}

			else
			{
				osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000c4a:	4b56      	ldr	r3, [pc, #344]	; (8000da4 <StartTTaskHandler+0x308>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c52:	4618      	mov	r0, r3
 8000c54:	f004 f872 	bl	8004d3c <osSemaphoreAcquire>
				HAL_UART_Transmit_IT(&huart2, (uint8_t *)"LED blinking task already stopped\n\r", 35);
 8000c58:	2223      	movs	r2, #35	; 0x23
 8000c5a:	4959      	ldr	r1, [pc, #356]	; (8000dc0 <StartTTaskHandler+0x324>)
 8000c5c:	4853      	ldr	r0, [pc, #332]	; (8000dac <StartTTaskHandler+0x310>)
 8000c5e:	f002 fc61 	bl	8003524 <HAL_UART_Transmit_IT>
    		if (!led_b_sus)
 8000c62:	e00d      	b.n	8000c80 <StartTTaskHandler+0x1e4>

    	}

    	else
    	{
    		osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000c64:	4b4f      	ldr	r3, [pc, #316]	; (8000da4 <StartTTaskHandler+0x308>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f004 f865 	bl	8004d3c <osSemaphoreAcquire>
    		HAL_UART_Transmit_IT(&huart2, (uint8_t *)"Invalid command\n\r", 17);
 8000c72:	2211      	movs	r2, #17
 8000c74:	4953      	ldr	r1, [pc, #332]	; (8000dc4 <StartTTaskHandler+0x328>)
 8000c76:	484d      	ldr	r0, [pc, #308]	; (8000dac <StartTTaskHandler+0x310>)
 8000c78:	f002 fc54 	bl	8003524 <HAL_UART_Transmit_IT>
    	if (command[4] == 'b' && atoi(command+6) > 0)
 8000c7c:	e0d0      	b.n	8000e20 <StartTTaskHandler+0x384>
    		if (led_b_sus)
 8000c7e:	bf00      	nop
    	if (command[4] == 'b' && atoi(command+6) > 0)
 8000c80:	e0ce      	b.n	8000e20 <StartTTaskHandler+0x384>
    	}


    }

    else if (!strncmp(command, "BUT", 3) || !strncmp(command, "but", 3))
 8000c82:	f107 0310 	add.w	r3, r7, #16
 8000c86:	2203      	movs	r2, #3
 8000c88:	494f      	ldr	r1, [pc, #316]	; (8000dc8 <StartTTaskHandler+0x32c>)
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f007 ff35 	bl	8008afa <strncmp>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d00a      	beq.n	8000cac <StartTTaskHandler+0x210>
 8000c96:	f107 0310 	add.w	r3, r7, #16
 8000c9a:	2203      	movs	r2, #3
 8000c9c:	494b      	ldr	r1, [pc, #300]	; (8000dcc <StartTTaskHandler+0x330>)
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f007 ff2b 	bl	8008afa <strncmp>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	f040 80ac 	bne.w	8000e04 <StartTTaskHandler+0x368>
    {
    	if (command[4] == 'r' || command[4] == 'R')
 8000cac:	7d3b      	ldrb	r3, [r7, #20]
 8000cae:	2b72      	cmp	r3, #114	; 0x72
 8000cb0:	d002      	beq.n	8000cb8 <StartTTaskHandler+0x21c>
 8000cb2:	7d3b      	ldrb	r3, [r7, #20]
 8000cb4:	2b52      	cmp	r3, #82	; 0x52
 8000cb6:	d128      	bne.n	8000d0a <StartTTaskHandler+0x26e>
    	{
    		if (command[6] == '1')
 8000cb8:	7dbb      	ldrb	r3, [r7, #22]
 8000cba:	2b31      	cmp	r3, #49	; 0x31
 8000cbc:	d112      	bne.n	8000ce4 <StartTTaskHandler+0x248>
    		{
    			osEventFlagsSet(ButEventsHandle, 0x00000001U);
 8000cbe:	4b3c      	ldr	r3, [pc, #240]	; (8000db0 <StartTTaskHandler+0x314>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f003 fed3 	bl	8004a70 <osEventFlagsSet>
    			osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000cca:	4b36      	ldr	r3, [pc, #216]	; (8000da4 <StartTTaskHandler+0x308>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f004 f832 	bl	8004d3c <osSemaphoreAcquire>
    			HAL_UART_Transmit_IT(&huart2, (uint8_t *)"Button press notifications turned on\n\r", 38);
 8000cd8:	2226      	movs	r2, #38	; 0x26
 8000cda:	493d      	ldr	r1, [pc, #244]	; (8000dd0 <StartTTaskHandler+0x334>)
 8000cdc:	4833      	ldr	r0, [pc, #204]	; (8000dac <StartTTaskHandler+0x310>)
 8000cde:	f002 fc21 	bl	8003524 <HAL_UART_Transmit_IT>
    		if (command[6] == '1')
 8000ce2:	e08e      	b.n	8000e02 <StartTTaskHandler+0x366>

    		}

    		else
    		{
    			osEventFlagsClear(ButEventsHandle, 0x00000001U);
 8000ce4:	4b32      	ldr	r3, [pc, #200]	; (8000db0 <StartTTaskHandler+0x314>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2101      	movs	r1, #1
 8000cea:	4618      	mov	r0, r3
 8000cec:	f003 ff04 	bl	8004af8 <osEventFlagsClear>
    			osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000cf0:	4b2c      	ldr	r3, [pc, #176]	; (8000da4 <StartTTaskHandler+0x308>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f004 f81f 	bl	8004d3c <osSemaphoreAcquire>
    			HAL_UART_Transmit_IT(&huart2, (uint8_t *)"Button press notifications turned off\n\r", 39);
 8000cfe:	2227      	movs	r2, #39	; 0x27
 8000d00:	4934      	ldr	r1, [pc, #208]	; (8000dd4 <StartTTaskHandler+0x338>)
 8000d02:	482a      	ldr	r0, [pc, #168]	; (8000dac <StartTTaskHandler+0x310>)
 8000d04:	f002 fc0e 	bl	8003524 <HAL_UART_Transmit_IT>
    		if (command[6] == '1')
 8000d08:	e07b      	b.n	8000e02 <StartTTaskHandler+0x366>

    		}
    	}

    		else if (command[4] == 'l' || command[4] == 'L')
 8000d0a:	7d3b      	ldrb	r3, [r7, #20]
 8000d0c:	2b6c      	cmp	r3, #108	; 0x6c
 8000d0e:	d003      	beq.n	8000d18 <StartTTaskHandler+0x27c>
 8000d10:	7d3b      	ldrb	r3, [r7, #20]
 8000d12:	2b4c      	cmp	r3, #76	; 0x4c
 8000d14:	f040 8083 	bne.w	8000e1e <StartTTaskHandler+0x382>
    		{
    			if (command[6] == '1')
 8000d18:	7dbb      	ldrb	r3, [r7, #22]
 8000d1a:	2b31      	cmp	r3, #49	; 0x31
 8000d1c:	d15e      	bne.n	8000ddc <StartTTaskHandler+0x340>
				{
					osEventFlagsSet(ButEventsHandle, 0x00000002U);
 8000d1e:	4b24      	ldr	r3, [pc, #144]	; (8000db0 <StartTTaskHandler+0x314>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	2102      	movs	r1, #2
 8000d24:	4618      	mov	r0, r3
 8000d26:	f003 fea3 	bl	8004a70 <osEventFlagsSet>
					osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000d2a:	4b1e      	ldr	r3, [pc, #120]	; (8000da4 <StartTTaskHandler+0x308>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d32:	4618      	mov	r0, r3
 8000d34:	f004 f802 	bl	8004d3c <osSemaphoreAcquire>
					HAL_UART_Transmit_IT(&huart2, (uint8_t *)"LED control with button turned on\n\r", 35);
 8000d38:	2223      	movs	r2, #35	; 0x23
 8000d3a:	4927      	ldr	r1, [pc, #156]	; (8000dd8 <StartTTaskHandler+0x33c>)
 8000d3c:	481b      	ldr	r0, [pc, #108]	; (8000dac <StartTTaskHandler+0x310>)
 8000d3e:	f002 fbf1 	bl	8003524 <HAL_UART_Transmit_IT>

					if (!led_b_sus)
 8000d42:	7ffb      	ldrb	r3, [r7, #31]
 8000d44:	f083 0301 	eor.w	r3, r3, #1
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d067      	beq.n	8000e1e <StartTTaskHandler+0x382>
					{
						osThreadSuspend(LedBlinkTaskHandle);
 8000d4e:	4b10      	ldr	r3, [pc, #64]	; (8000d90 <StartTTaskHandler+0x2f4>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f003 fdf0 	bl	8004938 <osThreadSuspend>
						led_b_sus = !led_b_sus;
 8000d58:	7ffb      	ldrb	r3, [r7, #31]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	bf14      	ite	ne
 8000d5e:	2301      	movne	r3, #1
 8000d60:	2300      	moveq	r3, #0
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	f083 0301 	eor.w	r3, r3, #1
 8000d68:	b2db      	uxtb	r3, r3
 8000d6a:	77fb      	strb	r3, [r7, #31]
 8000d6c:	7ffb      	ldrb	r3, [r7, #31]
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	77fb      	strb	r3, [r7, #31]
						osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000d74:	4b0b      	ldr	r3, [pc, #44]	; (8000da4 <StartTTaskHandler+0x308>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f003 ffdd 	bl	8004d3c <osSemaphoreAcquire>
						HAL_UART_Transmit_IT(&huart2, (uint8_t *)"LED blinking task stopped\n\r", 27);
 8000d82:	221b      	movs	r2, #27
 8000d84:	490d      	ldr	r1, [pc, #52]	; (8000dbc <StartTTaskHandler+0x320>)
 8000d86:	4809      	ldr	r0, [pc, #36]	; (8000dac <StartTTaskHandler+0x310>)
 8000d88:	f002 fbcc 	bl	8003524 <HAL_UART_Transmit_IT>
    	if (command[4] == 'r' || command[4] == 'R')
 8000d8c:	e047      	b.n	8000e1e <StartTTaskHandler+0x382>
 8000d8e:	bf00      	nop
 8000d90:	20001964 	.word	0x20001964
 8000d94:	200019f8 	.word	0x200019f8
 8000d98:	08008cdc 	.word	0x08008cdc
 8000d9c:	08008ce0 	.word	0x08008ce0
 8000da0:	20001960 	.word	0x20001960
 8000da4:	2000196c 	.word	0x2000196c
 8000da8:	08008ce4 	.word	0x08008ce4
 8000dac:	20001974 	.word	0x20001974
 8000db0:	2000195c 	.word	0x2000195c
 8000db4:	08008d00 	.word	0x08008d00
 8000db8:	08008d28 	.word	0x08008d28
 8000dbc:	08008d44 	.word	0x08008d44
 8000dc0:	08008d60 	.word	0x08008d60
 8000dc4:	08008d84 	.word	0x08008d84
 8000dc8:	08008d98 	.word	0x08008d98
 8000dcc:	08008d9c 	.word	0x08008d9c
 8000dd0:	08008da0 	.word	0x08008da0
 8000dd4:	08008dc8 	.word	0x08008dc8
 8000dd8:	08008df0 	.word	0x08008df0

				}

				else
				{
					osEventFlagsClear(ButEventsHandle, 0x00000002U);
 8000ddc:	4b11      	ldr	r3, [pc, #68]	; (8000e24 <StartTTaskHandler+0x388>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2102      	movs	r1, #2
 8000de2:	4618      	mov	r0, r3
 8000de4:	f003 fe88 	bl	8004af8 <osEventFlagsClear>
					osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000de8:	4b0f      	ldr	r3, [pc, #60]	; (8000e28 <StartTTaskHandler+0x38c>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000df0:	4618      	mov	r0, r3
 8000df2:	f003 ffa3 	bl	8004d3c <osSemaphoreAcquire>
					HAL_UART_Transmit_IT(&huart2, (uint8_t *)"LED control with button turned off\n\r", 36);
 8000df6:	2224      	movs	r2, #36	; 0x24
 8000df8:	490c      	ldr	r1, [pc, #48]	; (8000e2c <StartTTaskHandler+0x390>)
 8000dfa:	480d      	ldr	r0, [pc, #52]	; (8000e30 <StartTTaskHandler+0x394>)
 8000dfc:	f002 fb92 	bl	8003524 <HAL_UART_Transmit_IT>
    	if (command[4] == 'r' || command[4] == 'R')
 8000e00:	e00d      	b.n	8000e1e <StartTTaskHandler+0x382>
 8000e02:	e00c      	b.n	8000e1e <StartTTaskHandler+0x382>

    }

    else
    {
    	osSemaphoreAcquire(UARTTxSemaphoreHandle, osWaitForever);
 8000e04:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <StartTTaskHandler+0x38c>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f003 ff95 	bl	8004d3c <osSemaphoreAcquire>
    	HAL_UART_Transmit_IT(&huart2, (uint8_t *)"Invalid command\n\r", 17);
 8000e12:	2211      	movs	r2, #17
 8000e14:	4907      	ldr	r1, [pc, #28]	; (8000e34 <StartTTaskHandler+0x398>)
 8000e16:	4806      	ldr	r0, [pc, #24]	; (8000e30 <StartTTaskHandler+0x394>)
 8000e18:	f002 fb84 	bl	8003524 <HAL_UART_Transmit_IT>
 8000e1c:	e651      	b.n	8000ac2 <StartTTaskHandler+0x26>
    	if (command[4] == 'r' || command[4] == 'R')
 8000e1e:	bf00      	nop
    osMessageQueueGet(CommandQueueHandle, command, NULL, osWaitForever);
 8000e20:	e64f      	b.n	8000ac2 <StartTTaskHandler+0x26>
 8000e22:	bf00      	nop
 8000e24:	2000195c 	.word	0x2000195c
 8000e28:	2000196c 	.word	0x2000196c
 8000e2c:	08008d00 	.word	0x08008d00
 8000e30:	20001974 	.word	0x20001974
 8000e34:	08008d84 	.word	0x08008d84

08000e38 <StartButTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartButTask */
void StartButTask(void *argument)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartButTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000e40:	2001      	movs	r0, #1
 8000e42:	f003 fdbb 	bl	80049bc <osDelay>
 8000e46:	e7fb      	b.n	8000e40 <StartButTask+0x8>

08000e48 <StartLedBlinkTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLedBlinkTask */
void StartLedBlinkTask(void *argument)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLedBlinkTask */
  int rate = 0;
 8000e50:	2300      	movs	r3, #0
 8000e52:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
    osMessageQueueGet(b_rateQueueHandle, &rate, NULL, 0);
 8000e54:	4b08      	ldr	r3, [pc, #32]	; (8000e78 <StartLedBlinkTask+0x30>)
 8000e56:	6818      	ldr	r0, [r3, #0]
 8000e58:	f107 010c 	add.w	r1, r7, #12
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f004 f8d6 	bl	8005010 <osMessageQueueGet>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e64:	2120      	movs	r1, #32
 8000e66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e6a:	f000 fce3 	bl	8001834 <HAL_GPIO_TogglePin>
    osDelay(rate);
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f003 fda3 	bl	80049bc <osDelay>
    osMessageQueueGet(b_rateQueueHandle, &rate, NULL, 0);
 8000e76:	e7ed      	b.n	8000e54 <StartLedBlinkTask+0xc>
 8000e78:	20001960 	.word	0x20001960

08000e7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a04      	ldr	r2, [pc, #16]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d101      	bne.n	8000e92 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e8e:	f000 f98d 	bl	80011ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40001000 	.word	0x40001000

08000ea0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea4:	b672      	cpsid	i
}
 8000ea6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <Error_Handler+0x8>
	...

08000eac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb2:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <HAL_MspInit+0x4c>)
 8000eb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eb6:	4a10      	ldr	r2, [pc, #64]	; (8000ef8 <HAL_MspInit+0x4c>)
 8000eb8:	f043 0301 	orr.w	r3, r3, #1
 8000ebc:	6613      	str	r3, [r2, #96]	; 0x60
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <HAL_MspInit+0x4c>)
 8000ec0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eca:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <HAL_MspInit+0x4c>)
 8000ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ece:	4a0a      	ldr	r2, [pc, #40]	; (8000ef8 <HAL_MspInit+0x4c>)
 8000ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ed4:	6593      	str	r3, [r2, #88]	; 0x58
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <HAL_MspInit+0x4c>)
 8000ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ede:	603b      	str	r3, [r7, #0]
 8000ee0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	210f      	movs	r1, #15
 8000ee6:	f06f 0001 	mvn.w	r0, #1
 8000eea:	f000 fa37 	bl	800135c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40021000 	.word	0x40021000

08000efc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b0ac      	sub	sp, #176	; 0xb0
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f04:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f14:	f107 0314 	add.w	r3, r7, #20
 8000f18:	2288      	movs	r2, #136	; 0x88
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f007 fdd1 	bl	8008ac4 <memset>
  if(huart->Instance==USART2)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a21      	ldr	r2, [pc, #132]	; (8000fac <HAL_UART_MspInit+0xb0>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d13b      	bne.n	8000fa4 <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f30:	2300      	movs	r3, #0
 8000f32:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f34:	f107 0314 	add.w	r3, r7, #20
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f001 fb17 	bl	800256c <HAL_RCCEx_PeriphCLKConfig>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f44:	f7ff ffac 	bl	8000ea0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f48:	4b19      	ldr	r3, [pc, #100]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f4c:	4a18      	ldr	r2, [pc, #96]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f52:	6593      	str	r3, [r2, #88]	; 0x58
 8000f54:	4b16      	ldr	r3, [pc, #88]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f5c:	613b      	str	r3, [r7, #16]
 8000f5e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f60:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f64:	4a12      	ldr	r2, [pc, #72]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f66:	f043 0301 	orr.w	r3, r3, #1
 8000f6a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f6c:	4b10      	ldr	r3, [pc, #64]	; (8000fb0 <HAL_UART_MspInit+0xb4>)
 8000f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f70:	f003 0301 	and.w	r3, r3, #1
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f78:	230c      	movs	r3, #12
 8000f7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f90:	2307      	movs	r3, #7
 8000f92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f96:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fa0:	f000 fa86 	bl	80014b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fa4:	bf00      	nop
 8000fa6:	37b0      	adds	r7, #176	; 0xb0
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40004400 	.word	0x40004400
 8000fb0:	40021000 	.word	0x40021000

08000fb4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08c      	sub	sp, #48	; 0x30
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	6879      	ldr	r1, [r7, #4]
 8000fc8:	2036      	movs	r0, #54	; 0x36
 8000fca:	f000 f9c7 	bl	800135c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000fce:	2036      	movs	r0, #54	; 0x36
 8000fd0:	f000 f9e0 	bl	8001394 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000fd4:	4b1e      	ldr	r3, [pc, #120]	; (8001050 <HAL_InitTick+0x9c>)
 8000fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fd8:	4a1d      	ldr	r2, [pc, #116]	; (8001050 <HAL_InitTick+0x9c>)
 8000fda:	f043 0310 	orr.w	r3, r3, #16
 8000fde:	6593      	str	r3, [r2, #88]	; 0x58
 8000fe0:	4b1b      	ldr	r3, [pc, #108]	; (8001050 <HAL_InitTick+0x9c>)
 8000fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fe4:	f003 0310 	and.w	r3, r3, #16
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fec:	f107 0210 	add.w	r2, r7, #16
 8000ff0:	f107 0314 	add.w	r3, r7, #20
 8000ff4:	4611      	mov	r1, r2
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f001 fa26 	bl	8002448 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ffc:	f001 f9f8 	bl	80023f0 <HAL_RCC_GetPCLK1Freq>
 8001000:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001004:	4a13      	ldr	r2, [pc, #76]	; (8001054 <HAL_InitTick+0xa0>)
 8001006:	fba2 2303 	umull	r2, r3, r2, r3
 800100a:	0c9b      	lsrs	r3, r3, #18
 800100c:	3b01      	subs	r3, #1
 800100e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001010:	4b11      	ldr	r3, [pc, #68]	; (8001058 <HAL_InitTick+0xa4>)
 8001012:	4a12      	ldr	r2, [pc, #72]	; (800105c <HAL_InitTick+0xa8>)
 8001014:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001016:	4b10      	ldr	r3, [pc, #64]	; (8001058 <HAL_InitTick+0xa4>)
 8001018:	f240 32e7 	movw	r2, #999	; 0x3e7
 800101c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800101e:	4a0e      	ldr	r2, [pc, #56]	; (8001058 <HAL_InitTick+0xa4>)
 8001020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001022:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001024:	4b0c      	ldr	r3, [pc, #48]	; (8001058 <HAL_InitTick+0xa4>)
 8001026:	2200      	movs	r2, #0
 8001028:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800102a:	4b0b      	ldr	r3, [pc, #44]	; (8001058 <HAL_InitTick+0xa4>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001030:	4809      	ldr	r0, [pc, #36]	; (8001058 <HAL_InitTick+0xa4>)
 8001032:	f001 ff57 	bl	8002ee4 <HAL_TIM_Base_Init>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d104      	bne.n	8001046 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800103c:	4806      	ldr	r0, [pc, #24]	; (8001058 <HAL_InitTick+0xa4>)
 800103e:	f001 ffb3 	bl	8002fa8 <HAL_TIM_Base_Start_IT>
 8001042:	4603      	mov	r3, r0
 8001044:	e000      	b.n	8001048 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
}
 8001048:	4618      	mov	r0, r3
 800104a:	3730      	adds	r7, #48	; 0x30
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40021000 	.word	0x40021000
 8001054:	431bde83 	.word	0x431bde83
 8001058:	20001a04 	.word	0x20001a04
 800105c:	40001000 	.word	0x40001000

08001060 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001064:	e7fe      	b.n	8001064 <NMI_Handler+0x4>

08001066 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001066:	b480      	push	{r7}
 8001068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800106a:	e7fe      	b.n	800106a <HardFault_Handler+0x4>

0800106c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001070:	e7fe      	b.n	8001070 <MemManage_Handler+0x4>

08001072 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001072:	b480      	push	{r7}
 8001074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001076:	e7fe      	b.n	8001076 <BusFault_Handler+0x4>

08001078 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800107c:	e7fe      	b.n	800107c <UsageFault_Handler+0x4>

0800107e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800107e:	b480      	push	{r7}
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001090:	4802      	ldr	r0, [pc, #8]	; (800109c <USART2_IRQHandler+0x10>)
 8001092:	f002 fae7 	bl	8003664 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20001974 	.word	0x20001974

080010a0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80010a4:	4802      	ldr	r0, [pc, #8]	; (80010b0 <TIM6_DAC_IRQHandler+0x10>)
 80010a6:	f001 ffef 	bl	8003088 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20001a04 	.word	0x20001a04

080010b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80010b8:	4b15      	ldr	r3, [pc, #84]	; (8001110 <SystemInit+0x5c>)
 80010ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010be:	4a14      	ldr	r2, [pc, #80]	; (8001110 <SystemInit+0x5c>)
 80010c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80010c8:	4b12      	ldr	r3, [pc, #72]	; (8001114 <SystemInit+0x60>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a11      	ldr	r2, [pc, #68]	; (8001114 <SystemInit+0x60>)
 80010ce:	f043 0301 	orr.w	r3, r3, #1
 80010d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80010d4:	4b0f      	ldr	r3, [pc, #60]	; (8001114 <SystemInit+0x60>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80010da:	4b0e      	ldr	r3, [pc, #56]	; (8001114 <SystemInit+0x60>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a0d      	ldr	r2, [pc, #52]	; (8001114 <SystemInit+0x60>)
 80010e0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80010e4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80010e8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80010ea:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <SystemInit+0x60>)
 80010ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010f0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010f2:	4b08      	ldr	r3, [pc, #32]	; (8001114 <SystemInit+0x60>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a07      	ldr	r2, [pc, #28]	; (8001114 <SystemInit+0x60>)
 80010f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010fc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80010fe:	4b05      	ldr	r3, [pc, #20]	; (8001114 <SystemInit+0x60>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	e000ed00 	.word	0xe000ed00
 8001114:	40021000 	.word	0x40021000

08001118 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001118:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001150 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800111c:	f7ff ffca 	bl	80010b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001120:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001122:	e003      	b.n	800112c <LoopCopyDataInit>

08001124 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001124:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001126:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001128:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800112a:	3104      	adds	r1, #4

0800112c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800112c:	480a      	ldr	r0, [pc, #40]	; (8001158 <LoopForever+0xa>)
	ldr	r3, =_edata
 800112e:	4b0b      	ldr	r3, [pc, #44]	; (800115c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001130:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001132:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001134:	d3f6      	bcc.n	8001124 <CopyDataInit>
	ldr	r2, =_sbss
 8001136:	4a0a      	ldr	r2, [pc, #40]	; (8001160 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001138:	e002      	b.n	8001140 <LoopFillZerobss>

0800113a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800113a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800113c:	f842 3b04 	str.w	r3, [r2], #4

08001140 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <LoopForever+0x16>)
	cmp	r2, r3
 8001142:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001144:	d3f9      	bcc.n	800113a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001146:	f007 fc8b 	bl	8008a60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800114a:	f7ff f9c5 	bl	80004d8 <main>

0800114e <LoopForever>:

LoopForever:
    b LoopForever
 800114e:	e7fe      	b.n	800114e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001150:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001154:	08009080 	.word	0x08009080
	ldr	r0, =_sdata
 8001158:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800115c:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8001160:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8001164:	20001a94 	.word	0x20001a94

08001168 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001168:	e7fe      	b.n	8001168 <ADC1_2_IRQHandler>
	...

0800116c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001172:	2300      	movs	r3, #0
 8001174:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001176:	4b0c      	ldr	r3, [pc, #48]	; (80011a8 <HAL_Init+0x3c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a0b      	ldr	r2, [pc, #44]	; (80011a8 <HAL_Init+0x3c>)
 800117c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001180:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001182:	2003      	movs	r0, #3
 8001184:	f000 f8df 	bl	8001346 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001188:	200f      	movs	r0, #15
 800118a:	f7ff ff13 	bl	8000fb4 <HAL_InitTick>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d002      	beq.n	800119a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	71fb      	strb	r3, [r7, #7]
 8001198:	e001      	b.n	800119e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800119a:	f7ff fe87 	bl	8000eac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800119e:	79fb      	ldrb	r3, [r7, #7]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40022000 	.word	0x40022000

080011ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011b0:	4b06      	ldr	r3, [pc, #24]	; (80011cc <HAL_IncTick+0x20>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	461a      	mov	r2, r3
 80011b6:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <HAL_IncTick+0x24>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4413      	add	r3, r2
 80011bc:	4a04      	ldr	r2, [pc, #16]	; (80011d0 <HAL_IncTick+0x24>)
 80011be:	6013      	str	r3, [r2, #0]
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	20000008 	.word	0x20000008
 80011d0:	20001a50 	.word	0x20001a50

080011d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  return uwTick;
 80011d8:	4b03      	ldr	r3, [pc, #12]	; (80011e8 <HAL_GetTick+0x14>)
 80011da:	681b      	ldr	r3, [r3, #0]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	20001a50 	.word	0x20001a50

080011ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011fc:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <__NVIC_SetPriorityGrouping+0x44>)
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001202:	68ba      	ldr	r2, [r7, #8]
 8001204:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001208:	4013      	ands	r3, r2
 800120a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001214:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001218:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800121c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800121e:	4a04      	ldr	r2, [pc, #16]	; (8001230 <__NVIC_SetPriorityGrouping+0x44>)
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	60d3      	str	r3, [r2, #12]
}
 8001224:	bf00      	nop
 8001226:	3714      	adds	r7, #20
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001238:	4b04      	ldr	r3, [pc, #16]	; (800124c <__NVIC_GetPriorityGrouping+0x18>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	0a1b      	lsrs	r3, r3, #8
 800123e:	f003 0307 	and.w	r3, r3, #7
}
 8001242:	4618      	mov	r0, r3
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr
 800124c:	e000ed00 	.word	0xe000ed00

08001250 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800125a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125e:	2b00      	cmp	r3, #0
 8001260:	db0b      	blt.n	800127a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	f003 021f 	and.w	r2, r3, #31
 8001268:	4907      	ldr	r1, [pc, #28]	; (8001288 <__NVIC_EnableIRQ+0x38>)
 800126a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126e:	095b      	lsrs	r3, r3, #5
 8001270:	2001      	movs	r0, #1
 8001272:	fa00 f202 	lsl.w	r2, r0, r2
 8001276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	e000e100 	.word	0xe000e100

0800128c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	6039      	str	r1, [r7, #0]
 8001296:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800129c:	2b00      	cmp	r3, #0
 800129e:	db0a      	blt.n	80012b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	490c      	ldr	r1, [pc, #48]	; (80012d8 <__NVIC_SetPriority+0x4c>)
 80012a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012aa:	0112      	lsls	r2, r2, #4
 80012ac:	b2d2      	uxtb	r2, r2
 80012ae:	440b      	add	r3, r1
 80012b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012b4:	e00a      	b.n	80012cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	b2da      	uxtb	r2, r3
 80012ba:	4908      	ldr	r1, [pc, #32]	; (80012dc <__NVIC_SetPriority+0x50>)
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	f003 030f 	and.w	r3, r3, #15
 80012c2:	3b04      	subs	r3, #4
 80012c4:	0112      	lsls	r2, r2, #4
 80012c6:	b2d2      	uxtb	r2, r2
 80012c8:	440b      	add	r3, r1
 80012ca:	761a      	strb	r2, [r3, #24]
}
 80012cc:	bf00      	nop
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	e000e100 	.word	0xe000e100
 80012dc:	e000ed00 	.word	0xe000ed00

080012e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b089      	sub	sp, #36	; 0x24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	f003 0307 	and.w	r3, r3, #7
 80012f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	f1c3 0307 	rsb	r3, r3, #7
 80012fa:	2b04      	cmp	r3, #4
 80012fc:	bf28      	it	cs
 80012fe:	2304      	movcs	r3, #4
 8001300:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	3304      	adds	r3, #4
 8001306:	2b06      	cmp	r3, #6
 8001308:	d902      	bls.n	8001310 <NVIC_EncodePriority+0x30>
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3b03      	subs	r3, #3
 800130e:	e000      	b.n	8001312 <NVIC_EncodePriority+0x32>
 8001310:	2300      	movs	r3, #0
 8001312:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001314:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43da      	mvns	r2, r3
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	401a      	ands	r2, r3
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001328:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	fa01 f303 	lsl.w	r3, r1, r3
 8001332:	43d9      	mvns	r1, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001338:	4313      	orrs	r3, r2
         );
}
 800133a:	4618      	mov	r0, r3
 800133c:	3724      	adds	r7, #36	; 0x24
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr

08001346 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001346:	b580      	push	{r7, lr}
 8001348:	b082      	sub	sp, #8
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ff4c 	bl	80011ec <__NVIC_SetPriorityGrouping>
}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
 8001368:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800136e:	f7ff ff61 	bl	8001234 <__NVIC_GetPriorityGrouping>
 8001372:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	68b9      	ldr	r1, [r7, #8]
 8001378:	6978      	ldr	r0, [r7, #20]
 800137a:	f7ff ffb1 	bl	80012e0 <NVIC_EncodePriority>
 800137e:	4602      	mov	r2, r0
 8001380:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001384:	4611      	mov	r1, r2
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff ff80 	bl	800128c <__NVIC_SetPriority>
}
 800138c:	bf00      	nop
 800138e:	3718      	adds	r7, #24
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800139e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff ff54 	bl	8001250 <__NVIC_EnableIRQ>
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013b8:	2300      	movs	r3, #0
 80013ba:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d008      	beq.n	80013da <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2204      	movs	r2, #4
 80013cc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2200      	movs	r2, #0
 80013d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e022      	b.n	8001420 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f022 020e 	bic.w	r2, r2, #14
 80013e8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f022 0201 	bic.w	r2, r2, #1
 80013f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013fe:	f003 021c 	and.w	r2, r3, #28
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001406:	2101      	movs	r1, #1
 8001408:	fa01 f202 	lsl.w	r2, r1, r2
 800140c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2201      	movs	r2, #1
 8001412:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800141e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001420:	4618      	mov	r0, r3
 8001422:	3714      	adds	r7, #20
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001434:	2300      	movs	r3, #0
 8001436:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b02      	cmp	r3, #2
 8001442:	d005      	beq.n	8001450 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2204      	movs	r2, #4
 8001448:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	73fb      	strb	r3, [r7, #15]
 800144e:	e029      	b.n	80014a4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f022 020e 	bic.w	r2, r2, #14
 800145e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f022 0201 	bic.w	r2, r2, #1
 800146e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001474:	f003 021c 	and.w	r2, r3, #28
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147c:	2101      	movs	r1, #1
 800147e:	fa01 f202 	lsl.w	r2, r1, r2
 8001482:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2201      	movs	r2, #1
 8001488:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2200      	movs	r2, #0
 8001490:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001498:	2b00      	cmp	r3, #0
 800149a:	d003      	beq.n	80014a4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	4798      	blx	r3
    }
  }
  return status;
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
	...

080014b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b087      	sub	sp, #28
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014be:	e17f      	b.n	80017c0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	2101      	movs	r1, #1
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	fa01 f303 	lsl.w	r3, r1, r3
 80014cc:	4013      	ands	r3, r2
 80014ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	f000 8171 	beq.w	80017ba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d00b      	beq.n	80014f8 <HAL_GPIO_Init+0x48>
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d007      	beq.n	80014f8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014ec:	2b11      	cmp	r3, #17
 80014ee:	d003      	beq.n	80014f8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	2b12      	cmp	r3, #18
 80014f6:	d130      	bne.n	800155a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	2203      	movs	r2, #3
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	43db      	mvns	r3, r3
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	4013      	ands	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	68da      	ldr	r2, [r3, #12]
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	4313      	orrs	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800152e:	2201      	movs	r2, #1
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	fa02 f303 	lsl.w	r3, r2, r3
 8001536:	43db      	mvns	r3, r3
 8001538:	693a      	ldr	r2, [r7, #16]
 800153a:	4013      	ands	r3, r2
 800153c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	091b      	lsrs	r3, r3, #4
 8001544:	f003 0201 	and.w	r2, r3, #1
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f003 0303 	and.w	r3, r3, #3
 8001562:	2b03      	cmp	r3, #3
 8001564:	d118      	bne.n	8001598 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800156a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800156c:	2201      	movs	r2, #1
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	43db      	mvns	r3, r3
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	4013      	ands	r3, r2
 800157a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	08db      	lsrs	r3, r3, #3
 8001582:	f003 0201 	and.w	r2, r3, #1
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	693a      	ldr	r2, [r7, #16]
 800158e:	4313      	orrs	r3, r2
 8001590:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	693a      	ldr	r2, [r7, #16]
 8001596:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	2203      	movs	r2, #3
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	43db      	mvns	r3, r3
 80015aa:	693a      	ldr	r2, [r7, #16]
 80015ac:	4013      	ands	r3, r2
 80015ae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	689a      	ldr	r2, [r3, #8]
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	693a      	ldr	r2, [r7, #16]
 80015be:	4313      	orrs	r3, r2
 80015c0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d003      	beq.n	80015d8 <HAL_GPIO_Init+0x128>
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	2b12      	cmp	r3, #18
 80015d6:	d123      	bne.n	8001620 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	08da      	lsrs	r2, r3, #3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3208      	adds	r2, #8
 80015e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	f003 0307 	and.w	r3, r3, #7
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	220f      	movs	r2, #15
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	43db      	mvns	r3, r3
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	4013      	ands	r3, r2
 80015fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	691a      	ldr	r2, [r3, #16]
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	4313      	orrs	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	08da      	lsrs	r2, r3, #3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	3208      	adds	r2, #8
 800161a:	6939      	ldr	r1, [r7, #16]
 800161c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	2203      	movs	r2, #3
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	43db      	mvns	r3, r3
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	4013      	ands	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f003 0203 	and.w	r2, r3, #3
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	693a      	ldr	r2, [r7, #16]
 800164a:	4313      	orrs	r3, r2
 800164c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	693a      	ldr	r2, [r7, #16]
 8001652:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165c:	2b00      	cmp	r3, #0
 800165e:	f000 80ac 	beq.w	80017ba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001662:	4b5f      	ldr	r3, [pc, #380]	; (80017e0 <HAL_GPIO_Init+0x330>)
 8001664:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001666:	4a5e      	ldr	r2, [pc, #376]	; (80017e0 <HAL_GPIO_Init+0x330>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	6613      	str	r3, [r2, #96]	; 0x60
 800166e:	4b5c      	ldr	r3, [pc, #368]	; (80017e0 <HAL_GPIO_Init+0x330>)
 8001670:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	60bb      	str	r3, [r7, #8]
 8001678:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800167a:	4a5a      	ldr	r2, [pc, #360]	; (80017e4 <HAL_GPIO_Init+0x334>)
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	089b      	lsrs	r3, r3, #2
 8001680:	3302      	adds	r3, #2
 8001682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001686:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	f003 0303 	and.w	r3, r3, #3
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	220f      	movs	r2, #15
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	43db      	mvns	r3, r3
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	4013      	ands	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80016a4:	d025      	beq.n	80016f2 <HAL_GPIO_Init+0x242>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4a4f      	ldr	r2, [pc, #316]	; (80017e8 <HAL_GPIO_Init+0x338>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d01f      	beq.n	80016ee <HAL_GPIO_Init+0x23e>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a4e      	ldr	r2, [pc, #312]	; (80017ec <HAL_GPIO_Init+0x33c>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d019      	beq.n	80016ea <HAL_GPIO_Init+0x23a>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a4d      	ldr	r2, [pc, #308]	; (80017f0 <HAL_GPIO_Init+0x340>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d013      	beq.n	80016e6 <HAL_GPIO_Init+0x236>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a4c      	ldr	r2, [pc, #304]	; (80017f4 <HAL_GPIO_Init+0x344>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d00d      	beq.n	80016e2 <HAL_GPIO_Init+0x232>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a4b      	ldr	r2, [pc, #300]	; (80017f8 <HAL_GPIO_Init+0x348>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d007      	beq.n	80016de <HAL_GPIO_Init+0x22e>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a4a      	ldr	r2, [pc, #296]	; (80017fc <HAL_GPIO_Init+0x34c>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d101      	bne.n	80016da <HAL_GPIO_Init+0x22a>
 80016d6:	2306      	movs	r3, #6
 80016d8:	e00c      	b.n	80016f4 <HAL_GPIO_Init+0x244>
 80016da:	2307      	movs	r3, #7
 80016dc:	e00a      	b.n	80016f4 <HAL_GPIO_Init+0x244>
 80016de:	2305      	movs	r3, #5
 80016e0:	e008      	b.n	80016f4 <HAL_GPIO_Init+0x244>
 80016e2:	2304      	movs	r3, #4
 80016e4:	e006      	b.n	80016f4 <HAL_GPIO_Init+0x244>
 80016e6:	2303      	movs	r3, #3
 80016e8:	e004      	b.n	80016f4 <HAL_GPIO_Init+0x244>
 80016ea:	2302      	movs	r3, #2
 80016ec:	e002      	b.n	80016f4 <HAL_GPIO_Init+0x244>
 80016ee:	2301      	movs	r3, #1
 80016f0:	e000      	b.n	80016f4 <HAL_GPIO_Init+0x244>
 80016f2:	2300      	movs	r3, #0
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	f002 0203 	and.w	r2, r2, #3
 80016fa:	0092      	lsls	r2, r2, #2
 80016fc:	4093      	lsls	r3, r2
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	4313      	orrs	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001704:	4937      	ldr	r1, [pc, #220]	; (80017e4 <HAL_GPIO_Init+0x334>)
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	089b      	lsrs	r3, r3, #2
 800170a:	3302      	adds	r3, #2
 800170c:	693a      	ldr	r2, [r7, #16]
 800170e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001712:	4b3b      	ldr	r3, [pc, #236]	; (8001800 <HAL_GPIO_Init+0x350>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	43db      	mvns	r3, r3
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	4013      	ands	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4313      	orrs	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001736:	4a32      	ldr	r2, [pc, #200]	; (8001800 <HAL_GPIO_Init+0x350>)
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800173c:	4b30      	ldr	r3, [pc, #192]	; (8001800 <HAL_GPIO_Init+0x350>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	43db      	mvns	r3, r3
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	4013      	ands	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001754:	2b00      	cmp	r3, #0
 8001756:	d003      	beq.n	8001760 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	4313      	orrs	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001760:	4a27      	ldr	r2, [pc, #156]	; (8001800 <HAL_GPIO_Init+0x350>)
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001766:	4b26      	ldr	r3, [pc, #152]	; (8001800 <HAL_GPIO_Init+0x350>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	43db      	mvns	r3, r3
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	4013      	ands	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d003      	beq.n	800178a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	4313      	orrs	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800178a:	4a1d      	ldr	r2, [pc, #116]	; (8001800 <HAL_GPIO_Init+0x350>)
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001790:	4b1b      	ldr	r3, [pc, #108]	; (8001800 <HAL_GPIO_Init+0x350>)
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	43db      	mvns	r3, r3
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	4013      	ands	r3, r2
 800179e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d003      	beq.n	80017b4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80017b4:	4a12      	ldr	r2, [pc, #72]	; (8001800 <HAL_GPIO_Init+0x350>)
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	3301      	adds	r3, #1
 80017be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	fa22 f303 	lsr.w	r3, r2, r3
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f47f ae78 	bne.w	80014c0 <HAL_GPIO_Init+0x10>
  }
}
 80017d0:	bf00      	nop
 80017d2:	bf00      	nop
 80017d4:	371c      	adds	r7, #28
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	40021000 	.word	0x40021000
 80017e4:	40010000 	.word	0x40010000
 80017e8:	48000400 	.word	0x48000400
 80017ec:	48000800 	.word	0x48000800
 80017f0:	48000c00 	.word	0x48000c00
 80017f4:	48001000 	.word	0x48001000
 80017f8:	48001400 	.word	0x48001400
 80017fc:	48001800 	.word	0x48001800
 8001800:	40010400 	.word	0x40010400

08001804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	460b      	mov	r3, r1
 800180e:	807b      	strh	r3, [r7, #2]
 8001810:	4613      	mov	r3, r2
 8001812:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001814:	787b      	ldrb	r3, [r7, #1]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d003      	beq.n	8001822 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800181a:	887a      	ldrh	r2, [r7, #2]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001820:	e002      	b.n	8001828 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001822:	887a      	ldrh	r2, [r7, #2]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001828:	bf00      	nop
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	460b      	mov	r3, r1
 800183e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	695b      	ldr	r3, [r3, #20]
 8001844:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001846:	887a      	ldrh	r2, [r7, #2]
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	4013      	ands	r3, r2
 800184c:	041a      	lsls	r2, r3, #16
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	43d9      	mvns	r1, r3
 8001852:	887b      	ldrh	r3, [r7, #2]
 8001854:	400b      	ands	r3, r1
 8001856:	431a      	orrs	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	619a      	str	r2, [r3, #24]
}
 800185c:	bf00      	nop
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800186c:	4b04      	ldr	r3, [pc, #16]	; (8001880 <HAL_PWREx_GetVoltageRange+0x18>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001874:	4618      	mov	r0, r3
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	40007000 	.word	0x40007000

08001884 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001892:	d130      	bne.n	80018f6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001894:	4b23      	ldr	r3, [pc, #140]	; (8001924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800189c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80018a0:	d038      	beq.n	8001914 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018a2:	4b20      	ldr	r3, [pc, #128]	; (8001924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80018aa:	4a1e      	ldr	r2, [pc, #120]	; (8001924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018b0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018b2:	4b1d      	ldr	r3, [pc, #116]	; (8001928 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2232      	movs	r2, #50	; 0x32
 80018b8:	fb02 f303 	mul.w	r3, r2, r3
 80018bc:	4a1b      	ldr	r2, [pc, #108]	; (800192c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80018be:	fba2 2303 	umull	r2, r3, r2, r3
 80018c2:	0c9b      	lsrs	r3, r3, #18
 80018c4:	3301      	adds	r3, #1
 80018c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018c8:	e002      	b.n	80018d0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	3b01      	subs	r3, #1
 80018ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018d0:	4b14      	ldr	r3, [pc, #80]	; (8001924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018d2:	695b      	ldr	r3, [r3, #20]
 80018d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018dc:	d102      	bne.n	80018e4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d1f2      	bne.n	80018ca <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018e4:	4b0f      	ldr	r3, [pc, #60]	; (8001924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018e6:	695b      	ldr	r3, [r3, #20]
 80018e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018f0:	d110      	bne.n	8001914 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e00f      	b.n	8001916 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80018f6:	4b0b      	ldr	r3, [pc, #44]	; (8001924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80018fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001902:	d007      	beq.n	8001914 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001904:	4b07      	ldr	r3, [pc, #28]	; (8001924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800190c:	4a05      	ldr	r2, [pc, #20]	; (8001924 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800190e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001912:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3714      	adds	r7, #20
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	40007000 	.word	0x40007000
 8001928:	20000000 	.word	0x20000000
 800192c:	431bde83 	.word	0x431bde83

08001930 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b088      	sub	sp, #32
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d101      	bne.n	8001942 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e3d4      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001942:	4ba1      	ldr	r3, [pc, #644]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f003 030c 	and.w	r3, r3, #12
 800194a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800194c:	4b9e      	ldr	r3, [pc, #632]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	f003 0303 	and.w	r3, r3, #3
 8001954:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0310 	and.w	r3, r3, #16
 800195e:	2b00      	cmp	r3, #0
 8001960:	f000 80e4 	beq.w	8001b2c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d007      	beq.n	800197a <HAL_RCC_OscConfig+0x4a>
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	2b0c      	cmp	r3, #12
 800196e:	f040 808b 	bne.w	8001a88 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	2b01      	cmp	r3, #1
 8001976:	f040 8087 	bne.w	8001a88 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800197a:	4b93      	ldr	r3, [pc, #588]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d005      	beq.n	8001992 <HAL_RCC_OscConfig+0x62>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d101      	bne.n	8001992 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e3ac      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a1a      	ldr	r2, [r3, #32]
 8001996:	4b8c      	ldr	r3, [pc, #560]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 0308 	and.w	r3, r3, #8
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d004      	beq.n	80019ac <HAL_RCC_OscConfig+0x7c>
 80019a2:	4b89      	ldr	r3, [pc, #548]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019aa:	e005      	b.n	80019b8 <HAL_RCC_OscConfig+0x88>
 80019ac:	4b86      	ldr	r3, [pc, #536]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 80019ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019b2:	091b      	lsrs	r3, r3, #4
 80019b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d223      	bcs.n	8001a04 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a1b      	ldr	r3, [r3, #32]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f000 fd73 	bl	80024ac <RCC_SetFlashLatencyFromMSIRange>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e38d      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019d0:	4b7d      	ldr	r3, [pc, #500]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a7c      	ldr	r2, [pc, #496]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 80019d6:	f043 0308 	orr.w	r3, r3, #8
 80019da:	6013      	str	r3, [r2, #0]
 80019dc:	4b7a      	ldr	r3, [pc, #488]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a1b      	ldr	r3, [r3, #32]
 80019e8:	4977      	ldr	r1, [pc, #476]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 80019ea:	4313      	orrs	r3, r2
 80019ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019ee:	4b76      	ldr	r3, [pc, #472]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	021b      	lsls	r3, r3, #8
 80019fc:	4972      	ldr	r1, [pc, #456]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	604b      	str	r3, [r1, #4]
 8001a02:	e025      	b.n	8001a50 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a04:	4b70      	ldr	r3, [pc, #448]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a6f      	ldr	r2, [pc, #444]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001a0a:	f043 0308 	orr.w	r3, r3, #8
 8001a0e:	6013      	str	r3, [r2, #0]
 8001a10:	4b6d      	ldr	r3, [pc, #436]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	496a      	ldr	r1, [pc, #424]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a22:	4b69      	ldr	r3, [pc, #420]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	021b      	lsls	r3, r3, #8
 8001a30:	4965      	ldr	r1, [pc, #404]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001a32:	4313      	orrs	r3, r2
 8001a34:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d109      	bne.n	8001a50 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a1b      	ldr	r3, [r3, #32]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f000 fd33 	bl	80024ac <RCC_SetFlashLatencyFromMSIRange>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e34d      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a50:	f000 fc36 	bl	80022c0 <HAL_RCC_GetSysClockFreq>
 8001a54:	4602      	mov	r2, r0
 8001a56:	4b5c      	ldr	r3, [pc, #368]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	091b      	lsrs	r3, r3, #4
 8001a5c:	f003 030f 	and.w	r3, r3, #15
 8001a60:	495a      	ldr	r1, [pc, #360]	; (8001bcc <HAL_RCC_OscConfig+0x29c>)
 8001a62:	5ccb      	ldrb	r3, [r1, r3]
 8001a64:	f003 031f 	and.w	r3, r3, #31
 8001a68:	fa22 f303 	lsr.w	r3, r2, r3
 8001a6c:	4a58      	ldr	r2, [pc, #352]	; (8001bd0 <HAL_RCC_OscConfig+0x2a0>)
 8001a6e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001a70:	4b58      	ldr	r3, [pc, #352]	; (8001bd4 <HAL_RCC_OscConfig+0x2a4>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff fa9d 	bl	8000fb4 <HAL_InitTick>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001a7e:	7bfb      	ldrb	r3, [r7, #15]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d052      	beq.n	8001b2a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
 8001a86:	e331      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d032      	beq.n	8001af6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a90:	4b4d      	ldr	r3, [pc, #308]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a4c      	ldr	r2, [pc, #304]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001a96:	f043 0301 	orr.w	r3, r3, #1
 8001a9a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a9c:	f7ff fb9a 	bl	80011d4 <HAL_GetTick>
 8001aa0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001aa4:	f7ff fb96 	bl	80011d4 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e31a      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ab6:	4b44      	ldr	r3, [pc, #272]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d0f0      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ac2:	4b41      	ldr	r3, [pc, #260]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a40      	ldr	r2, [pc, #256]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001ac8:	f043 0308 	orr.w	r3, r3, #8
 8001acc:	6013      	str	r3, [r2, #0]
 8001ace:	4b3e      	ldr	r3, [pc, #248]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a1b      	ldr	r3, [r3, #32]
 8001ada:	493b      	ldr	r1, [pc, #236]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001adc:	4313      	orrs	r3, r2
 8001ade:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ae0:	4b39      	ldr	r3, [pc, #228]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	69db      	ldr	r3, [r3, #28]
 8001aec:	021b      	lsls	r3, r3, #8
 8001aee:	4936      	ldr	r1, [pc, #216]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001af0:	4313      	orrs	r3, r2
 8001af2:	604b      	str	r3, [r1, #4]
 8001af4:	e01a      	b.n	8001b2c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001af6:	4b34      	ldr	r3, [pc, #208]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a33      	ldr	r2, [pc, #204]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001afc:	f023 0301 	bic.w	r3, r3, #1
 8001b00:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001b02:	f7ff fb67 	bl	80011d4 <HAL_GetTick>
 8001b06:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b08:	e008      	b.n	8001b1c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b0a:	f7ff fb63 	bl	80011d4 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d901      	bls.n	8001b1c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e2e7      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001b1c:	4b2a      	ldr	r3, [pc, #168]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d1f0      	bne.n	8001b0a <HAL_RCC_OscConfig+0x1da>
 8001b28:	e000      	b.n	8001b2c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b2a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0301 	and.w	r3, r3, #1
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d074      	beq.n	8001c22 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001b38:	69bb      	ldr	r3, [r7, #24]
 8001b3a:	2b08      	cmp	r3, #8
 8001b3c:	d005      	beq.n	8001b4a <HAL_RCC_OscConfig+0x21a>
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	2b0c      	cmp	r3, #12
 8001b42:	d10e      	bne.n	8001b62 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	2b03      	cmp	r3, #3
 8001b48:	d10b      	bne.n	8001b62 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b4a:	4b1f      	ldr	r3, [pc, #124]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d064      	beq.n	8001c20 <HAL_RCC_OscConfig+0x2f0>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d160      	bne.n	8001c20 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e2c4      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b6a:	d106      	bne.n	8001b7a <HAL_RCC_OscConfig+0x24a>
 8001b6c:	4b16      	ldr	r3, [pc, #88]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a15      	ldr	r2, [pc, #84]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001b72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	e01d      	b.n	8001bb6 <HAL_RCC_OscConfig+0x286>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b82:	d10c      	bne.n	8001b9e <HAL_RCC_OscConfig+0x26e>
 8001b84:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a0f      	ldr	r2, [pc, #60]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001b8a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b8e:	6013      	str	r3, [r2, #0]
 8001b90:	4b0d      	ldr	r3, [pc, #52]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0c      	ldr	r2, [pc, #48]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001b96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b9a:	6013      	str	r3, [r2, #0]
 8001b9c:	e00b      	b.n	8001bb6 <HAL_RCC_OscConfig+0x286>
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a09      	ldr	r2, [pc, #36]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001ba4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	4b07      	ldr	r3, [pc, #28]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a06      	ldr	r2, [pc, #24]	; (8001bc8 <HAL_RCC_OscConfig+0x298>)
 8001bb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bb4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d01c      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bbe:	f7ff fb09 	bl	80011d4 <HAL_GetTick>
 8001bc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bc4:	e011      	b.n	8001bea <HAL_RCC_OscConfig+0x2ba>
 8001bc6:	bf00      	nop
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	08008f24 	.word	0x08008f24
 8001bd0:	20000000 	.word	0x20000000
 8001bd4:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd8:	f7ff fafc 	bl	80011d4 <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b64      	cmp	r3, #100	; 0x64
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e280      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bea:	4baf      	ldr	r3, [pc, #700]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d0f0      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x2a8>
 8001bf6:	e014      	b.n	8001c22 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf8:	f7ff faec 	bl	80011d4 <HAL_GetTick>
 8001bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bfe:	e008      	b.n	8001c12 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c00:	f7ff fae8 	bl	80011d4 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b64      	cmp	r3, #100	; 0x64
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e26c      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c12:	4ba5      	ldr	r3, [pc, #660]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1f0      	bne.n	8001c00 <HAL_RCC_OscConfig+0x2d0>
 8001c1e:	e000      	b.n	8001c22 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d060      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	2b04      	cmp	r3, #4
 8001c32:	d005      	beq.n	8001c40 <HAL_RCC_OscConfig+0x310>
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	2b0c      	cmp	r3, #12
 8001c38:	d119      	bne.n	8001c6e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d116      	bne.n	8001c6e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c40:	4b99      	ldr	r3, [pc, #612]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d005      	beq.n	8001c58 <HAL_RCC_OscConfig+0x328>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e249      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c58:	4b93      	ldr	r3, [pc, #588]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	061b      	lsls	r3, r3, #24
 8001c66:	4990      	ldr	r1, [pc, #576]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c6c:	e040      	b.n	8001cf0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d023      	beq.n	8001cbe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c76:	4b8c      	ldr	r3, [pc, #560]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a8b      	ldr	r2, [pc, #556]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001c7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c82:	f7ff faa7 	bl	80011d4 <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c8a:	f7ff faa3 	bl	80011d4 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e227      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c9c:	4b82      	ldr	r3, [pc, #520]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0f0      	beq.n	8001c8a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca8:	4b7f      	ldr	r3, [pc, #508]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	061b      	lsls	r3, r3, #24
 8001cb6:	497c      	ldr	r1, [pc, #496]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	604b      	str	r3, [r1, #4]
 8001cbc:	e018      	b.n	8001cf0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cbe:	4b7a      	ldr	r3, [pc, #488]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a79      	ldr	r2, [pc, #484]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001cc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001cc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cca:	f7ff fa83 	bl	80011d4 <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cd2:	f7ff fa7f 	bl	80011d4 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e203      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ce4:	4b70      	ldr	r3, [pc, #448]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1f0      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0308 	and.w	r3, r3, #8
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d03c      	beq.n	8001d76 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	695b      	ldr	r3, [r3, #20]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d01c      	beq.n	8001d3e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d04:	4b68      	ldr	r3, [pc, #416]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001d06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d0a:	4a67      	ldr	r2, [pc, #412]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d14:	f7ff fa5e 	bl	80011d4 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d1c:	f7ff fa5a 	bl	80011d4 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e1de      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d2e:	4b5e      	ldr	r3, [pc, #376]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001d30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0ef      	beq.n	8001d1c <HAL_RCC_OscConfig+0x3ec>
 8001d3c:	e01b      	b.n	8001d76 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d3e:	4b5a      	ldr	r3, [pc, #360]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001d40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d44:	4a58      	ldr	r2, [pc, #352]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001d46:	f023 0301 	bic.w	r3, r3, #1
 8001d4a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d4e:	f7ff fa41 	bl	80011d4 <HAL_GetTick>
 8001d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d54:	e008      	b.n	8001d68 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d56:	f7ff fa3d 	bl	80011d4 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e1c1      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d68:	4b4f      	ldr	r3, [pc, #316]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001d6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1ef      	bne.n	8001d56 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0304 	and.w	r3, r3, #4
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f000 80a6 	beq.w	8001ed0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d84:	2300      	movs	r3, #0
 8001d86:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d88:	4b47      	ldr	r3, [pc, #284]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d10d      	bne.n	8001db0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d94:	4b44      	ldr	r3, [pc, #272]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d98:	4a43      	ldr	r2, [pc, #268]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001d9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d9e:	6593      	str	r3, [r2, #88]	; 0x58
 8001da0:	4b41      	ldr	r3, [pc, #260]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da8:	60bb      	str	r3, [r7, #8]
 8001daa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dac:	2301      	movs	r3, #1
 8001dae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001db0:	4b3e      	ldr	r3, [pc, #248]	; (8001eac <HAL_RCC_OscConfig+0x57c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d118      	bne.n	8001dee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dbc:	4b3b      	ldr	r3, [pc, #236]	; (8001eac <HAL_RCC_OscConfig+0x57c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a3a      	ldr	r2, [pc, #232]	; (8001eac <HAL_RCC_OscConfig+0x57c>)
 8001dc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc8:	f7ff fa04 	bl	80011d4 <HAL_GetTick>
 8001dcc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dd0:	f7ff fa00 	bl	80011d4 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e184      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001de2:	4b32      	ldr	r3, [pc, #200]	; (8001eac <HAL_RCC_OscConfig+0x57c>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d0f0      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d108      	bne.n	8001e08 <HAL_RCC_OscConfig+0x4d8>
 8001df6:	4b2c      	ldr	r3, [pc, #176]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dfc:	4a2a      	ldr	r2, [pc, #168]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e06:	e024      	b.n	8001e52 <HAL_RCC_OscConfig+0x522>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	2b05      	cmp	r3, #5
 8001e0e:	d110      	bne.n	8001e32 <HAL_RCC_OscConfig+0x502>
 8001e10:	4b25      	ldr	r3, [pc, #148]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e16:	4a24      	ldr	r2, [pc, #144]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001e18:	f043 0304 	orr.w	r3, r3, #4
 8001e1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e20:	4b21      	ldr	r3, [pc, #132]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e26:	4a20      	ldr	r2, [pc, #128]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e30:	e00f      	b.n	8001e52 <HAL_RCC_OscConfig+0x522>
 8001e32:	4b1d      	ldr	r3, [pc, #116]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e38:	4a1b      	ldr	r2, [pc, #108]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001e3a:	f023 0301 	bic.w	r3, r3, #1
 8001e3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e42:	4b19      	ldr	r3, [pc, #100]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e48:	4a17      	ldr	r2, [pc, #92]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001e4a:	f023 0304 	bic.w	r3, r3, #4
 8001e4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d016      	beq.n	8001e88 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e5a:	f7ff f9bb 	bl	80011d4 <HAL_GetTick>
 8001e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e60:	e00a      	b.n	8001e78 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e62:	f7ff f9b7 	bl	80011d4 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e139      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e78:	4b0b      	ldr	r3, [pc, #44]	; (8001ea8 <HAL_RCC_OscConfig+0x578>)
 8001e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d0ed      	beq.n	8001e62 <HAL_RCC_OscConfig+0x532>
 8001e86:	e01a      	b.n	8001ebe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e88:	f7ff f9a4 	bl	80011d4 <HAL_GetTick>
 8001e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e8e:	e00f      	b.n	8001eb0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e90:	f7ff f9a0 	bl	80011d4 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d906      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e122      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
 8001ea6:	bf00      	nop
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001eb0:	4b90      	ldr	r3, [pc, #576]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1e8      	bne.n	8001e90 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ebe:	7ffb      	ldrb	r3, [r7, #31]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d105      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ec4:	4b8b      	ldr	r3, [pc, #556]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001ec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec8:	4a8a      	ldr	r2, [pc, #552]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001eca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ece:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f000 8108 	beq.w	80020ea <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	f040 80d0 	bne.w	8002084 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001ee4:	4b83      	ldr	r3, [pc, #524]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	f003 0203 	and.w	r2, r3, #3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d130      	bne.n	8001f5a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	3b01      	subs	r3, #1
 8001f04:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d127      	bne.n	8001f5a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f14:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d11f      	bne.n	8001f5a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f24:	2a07      	cmp	r2, #7
 8001f26:	bf14      	ite	ne
 8001f28:	2201      	movne	r2, #1
 8001f2a:	2200      	moveq	r2, #0
 8001f2c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d113      	bne.n	8001f5a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f3c:	085b      	lsrs	r3, r3, #1
 8001f3e:	3b01      	subs	r3, #1
 8001f40:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d109      	bne.n	8001f5a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f50:	085b      	lsrs	r3, r3, #1
 8001f52:	3b01      	subs	r3, #1
 8001f54:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d06e      	beq.n	8002038 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	2b0c      	cmp	r3, #12
 8001f5e:	d069      	beq.n	8002034 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001f60:	4b64      	ldr	r3, [pc, #400]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d105      	bne.n	8001f78 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001f6c:	4b61      	ldr	r3, [pc, #388]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e0b7      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f7c:	4b5d      	ldr	r3, [pc, #372]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a5c      	ldr	r2, [pc, #368]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001f82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f86:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f88:	f7ff f924 	bl	80011d4 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f90:	f7ff f920 	bl	80011d4 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e0a4      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fa2:	4b54      	ldr	r3, [pc, #336]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fae:	4b51      	ldr	r3, [pc, #324]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001fb0:	68da      	ldr	r2, [r3, #12]
 8001fb2:	4b51      	ldr	r3, [pc, #324]	; (80020f8 <HAL_RCC_OscConfig+0x7c8>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001fbe:	3a01      	subs	r2, #1
 8001fc0:	0112      	lsls	r2, r2, #4
 8001fc2:	4311      	orrs	r1, r2
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001fc8:	0212      	lsls	r2, r2, #8
 8001fca:	4311      	orrs	r1, r2
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001fd0:	0852      	lsrs	r2, r2, #1
 8001fd2:	3a01      	subs	r2, #1
 8001fd4:	0552      	lsls	r2, r2, #21
 8001fd6:	4311      	orrs	r1, r2
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001fdc:	0852      	lsrs	r2, r2, #1
 8001fde:	3a01      	subs	r2, #1
 8001fe0:	0652      	lsls	r2, r2, #25
 8001fe2:	4311      	orrs	r1, r2
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001fe8:	0912      	lsrs	r2, r2, #4
 8001fea:	0452      	lsls	r2, r2, #17
 8001fec:	430a      	orrs	r2, r1
 8001fee:	4941      	ldr	r1, [pc, #260]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001ff4:	4b3f      	ldr	r3, [pc, #252]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a3e      	ldr	r2, [pc, #248]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8001ffa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ffe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002000:	4b3c      	ldr	r3, [pc, #240]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	4a3b      	ldr	r2, [pc, #236]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8002006:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800200a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800200c:	f7ff f8e2 	bl	80011d4 <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002014:	f7ff f8de 	bl	80011d4 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e062      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002026:	4b33      	ldr	r3, [pc, #204]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d0f0      	beq.n	8002014 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002032:	e05a      	b.n	80020ea <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e059      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002038:	4b2e      	ldr	r3, [pc, #184]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d152      	bne.n	80020ea <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002044:	4b2b      	ldr	r3, [pc, #172]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a2a      	ldr	r2, [pc, #168]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 800204a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800204e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002050:	4b28      	ldr	r3, [pc, #160]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	4a27      	ldr	r2, [pc, #156]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8002056:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800205a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800205c:	f7ff f8ba 	bl	80011d4 <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002064:	f7ff f8b6 	bl	80011d4 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e03a      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002076:	4b1f      	ldr	r3, [pc, #124]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d0f0      	beq.n	8002064 <HAL_RCC_OscConfig+0x734>
 8002082:	e032      	b.n	80020ea <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	2b0c      	cmp	r3, #12
 8002088:	d02d      	beq.n	80020e6 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800208a:	4b1a      	ldr	r3, [pc, #104]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a19      	ldr	r2, [pc, #100]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8002090:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002094:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002096:	4b17      	ldr	r3, [pc, #92]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d105      	bne.n	80020ae <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80020a2:	4b14      	ldr	r3, [pc, #80]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	4a13      	ldr	r2, [pc, #76]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 80020a8:	f023 0303 	bic.w	r3, r3, #3
 80020ac:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80020ae:	4b11      	ldr	r3, [pc, #68]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	4a10      	ldr	r2, [pc, #64]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 80020b4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80020b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020bc:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020be:	f7ff f889 	bl	80011d4 <HAL_GetTick>
 80020c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020c4:	e008      	b.n	80020d8 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020c6:	f7ff f885 	bl	80011d4 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d901      	bls.n	80020d8 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e009      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <HAL_RCC_OscConfig+0x7c4>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d1f0      	bne.n	80020c6 <HAL_RCC_OscConfig+0x796>
 80020e4:	e001      	b.n	80020ea <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3720      	adds	r7, #32
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40021000 	.word	0x40021000
 80020f8:	f99d808c 	.word	0xf99d808c

080020fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d101      	bne.n	8002110 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e0c8      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002110:	4b66      	ldr	r3, [pc, #408]	; (80022ac <HAL_RCC_ClockConfig+0x1b0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	429a      	cmp	r2, r3
 800211c:	d910      	bls.n	8002140 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211e:	4b63      	ldr	r3, [pc, #396]	; (80022ac <HAL_RCC_ClockConfig+0x1b0>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f023 0207 	bic.w	r2, r3, #7
 8002126:	4961      	ldr	r1, [pc, #388]	; (80022ac <HAL_RCC_ClockConfig+0x1b0>)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	4313      	orrs	r3, r2
 800212c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800212e:	4b5f      	ldr	r3, [pc, #380]	; (80022ac <HAL_RCC_ClockConfig+0x1b0>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	429a      	cmp	r2, r3
 800213a:	d001      	beq.n	8002140 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e0b0      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b00      	cmp	r3, #0
 800214a:	d04c      	beq.n	80021e6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	2b03      	cmp	r3, #3
 8002152:	d107      	bne.n	8002164 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002154:	4b56      	ldr	r3, [pc, #344]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d121      	bne.n	80021a4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e09e      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d107      	bne.n	800217c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800216c:	4b50      	ldr	r3, [pc, #320]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d115      	bne.n	80021a4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e092      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d107      	bne.n	8002194 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002184:	4b4a      	ldr	r3, [pc, #296]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d109      	bne.n	80021a4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e086      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002194:	4b46      	ldr	r3, [pc, #280]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800219c:	2b00      	cmp	r3, #0
 800219e:	d101      	bne.n	80021a4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e07e      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021a4:	4b42      	ldr	r3, [pc, #264]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f023 0203 	bic.w	r2, r3, #3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	493f      	ldr	r1, [pc, #252]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021b6:	f7ff f80d 	bl	80011d4 <HAL_GetTick>
 80021ba:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021bc:	e00a      	b.n	80021d4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021be:	f7ff f809 	bl	80011d4 <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e066      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d4:	4b36      	ldr	r3, [pc, #216]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f003 020c 	and.w	r2, r3, #12
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d1eb      	bne.n	80021be <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d008      	beq.n	8002204 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021f2:	4b2f      	ldr	r3, [pc, #188]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	492c      	ldr	r1, [pc, #176]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002200:	4313      	orrs	r3, r2
 8002202:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002204:	4b29      	ldr	r3, [pc, #164]	; (80022ac <HAL_RCC_ClockConfig+0x1b0>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0307 	and.w	r3, r3, #7
 800220c:	683a      	ldr	r2, [r7, #0]
 800220e:	429a      	cmp	r2, r3
 8002210:	d210      	bcs.n	8002234 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002212:	4b26      	ldr	r3, [pc, #152]	; (80022ac <HAL_RCC_ClockConfig+0x1b0>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f023 0207 	bic.w	r2, r3, #7
 800221a:	4924      	ldr	r1, [pc, #144]	; (80022ac <HAL_RCC_ClockConfig+0x1b0>)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	4313      	orrs	r3, r2
 8002220:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002222:	4b22      	ldr	r3, [pc, #136]	; (80022ac <HAL_RCC_ClockConfig+0x1b0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	683a      	ldr	r2, [r7, #0]
 800222c:	429a      	cmp	r2, r3
 800222e:	d001      	beq.n	8002234 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e036      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	2b00      	cmp	r3, #0
 800223e:	d008      	beq.n	8002252 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002240:	4b1b      	ldr	r3, [pc, #108]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	4918      	ldr	r1, [pc, #96]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 800224e:	4313      	orrs	r3, r2
 8002250:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0308 	and.w	r3, r3, #8
 800225a:	2b00      	cmp	r3, #0
 800225c:	d009      	beq.n	8002272 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800225e:	4b14      	ldr	r3, [pc, #80]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	00db      	lsls	r3, r3, #3
 800226c:	4910      	ldr	r1, [pc, #64]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 800226e:	4313      	orrs	r3, r2
 8002270:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002272:	f000 f825 	bl	80022c0 <HAL_RCC_GetSysClockFreq>
 8002276:	4602      	mov	r2, r0
 8002278:	4b0d      	ldr	r3, [pc, #52]	; (80022b0 <HAL_RCC_ClockConfig+0x1b4>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	091b      	lsrs	r3, r3, #4
 800227e:	f003 030f 	and.w	r3, r3, #15
 8002282:	490c      	ldr	r1, [pc, #48]	; (80022b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002284:	5ccb      	ldrb	r3, [r1, r3]
 8002286:	f003 031f 	and.w	r3, r3, #31
 800228a:	fa22 f303 	lsr.w	r3, r2, r3
 800228e:	4a0a      	ldr	r2, [pc, #40]	; (80022b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002290:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002292:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <HAL_RCC_ClockConfig+0x1c0>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4618      	mov	r0, r3
 8002298:	f7fe fe8c 	bl	8000fb4 <HAL_InitTick>
 800229c:	4603      	mov	r3, r0
 800229e:	72fb      	strb	r3, [r7, #11]

  return status;
 80022a0:	7afb      	ldrb	r3, [r7, #11]
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	40022000 	.word	0x40022000
 80022b0:	40021000 	.word	0x40021000
 80022b4:	08008f24 	.word	0x08008f24
 80022b8:	20000000 	.word	0x20000000
 80022bc:	20000004 	.word	0x20000004

080022c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b089      	sub	sp, #36	; 0x24
 80022c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61fb      	str	r3, [r7, #28]
 80022ca:	2300      	movs	r3, #0
 80022cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022ce:	4b3e      	ldr	r3, [pc, #248]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f003 030c 	and.w	r3, r3, #12
 80022d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022d8:	4b3b      	ldr	r3, [pc, #236]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	f003 0303 	and.w	r3, r3, #3
 80022e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d005      	beq.n	80022f4 <HAL_RCC_GetSysClockFreq+0x34>
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	2b0c      	cmp	r3, #12
 80022ec:	d121      	bne.n	8002332 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d11e      	bne.n	8002332 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80022f4:	4b34      	ldr	r3, [pc, #208]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0308 	and.w	r3, r3, #8
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d107      	bne.n	8002310 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002300:	4b31      	ldr	r3, [pc, #196]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002302:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002306:	0a1b      	lsrs	r3, r3, #8
 8002308:	f003 030f 	and.w	r3, r3, #15
 800230c:	61fb      	str	r3, [r7, #28]
 800230e:	e005      	b.n	800231c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002310:	4b2d      	ldr	r3, [pc, #180]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	091b      	lsrs	r3, r3, #4
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800231c:	4a2b      	ldr	r2, [pc, #172]	; (80023cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002324:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d10d      	bne.n	8002348 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002330:	e00a      	b.n	8002348 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	2b04      	cmp	r3, #4
 8002336:	d102      	bne.n	800233e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002338:	4b25      	ldr	r3, [pc, #148]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800233a:	61bb      	str	r3, [r7, #24]
 800233c:	e004      	b.n	8002348 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	2b08      	cmp	r3, #8
 8002342:	d101      	bne.n	8002348 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002344:	4b23      	ldr	r3, [pc, #140]	; (80023d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002346:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	2b0c      	cmp	r3, #12
 800234c:	d134      	bne.n	80023b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800234e:	4b1e      	ldr	r3, [pc, #120]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	f003 0303 	and.w	r3, r3, #3
 8002356:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	2b02      	cmp	r3, #2
 800235c:	d003      	beq.n	8002366 <HAL_RCC_GetSysClockFreq+0xa6>
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	2b03      	cmp	r3, #3
 8002362:	d003      	beq.n	800236c <HAL_RCC_GetSysClockFreq+0xac>
 8002364:	e005      	b.n	8002372 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002366:	4b1a      	ldr	r3, [pc, #104]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002368:	617b      	str	r3, [r7, #20]
      break;
 800236a:	e005      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800236c:	4b19      	ldr	r3, [pc, #100]	; (80023d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800236e:	617b      	str	r3, [r7, #20]
      break;
 8002370:	e002      	b.n	8002378 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	617b      	str	r3, [r7, #20]
      break;
 8002376:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002378:	4b13      	ldr	r3, [pc, #76]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	091b      	lsrs	r3, r3, #4
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	3301      	adds	r3, #1
 8002384:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002386:	4b10      	ldr	r3, [pc, #64]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	0a1b      	lsrs	r3, r3, #8
 800238c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	fb02 f203 	mul.w	r2, r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	fbb2 f3f3 	udiv	r3, r2, r3
 800239c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800239e:	4b0a      	ldr	r3, [pc, #40]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	0e5b      	lsrs	r3, r3, #25
 80023a4:	f003 0303 	and.w	r3, r3, #3
 80023a8:	3301      	adds	r3, #1
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80023ae:	697a      	ldr	r2, [r7, #20]
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80023b8:	69bb      	ldr	r3, [r7, #24]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3724      	adds	r7, #36	; 0x24
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	40021000 	.word	0x40021000
 80023cc:	08008f3c 	.word	0x08008f3c
 80023d0:	00f42400 	.word	0x00f42400
 80023d4:	007a1200 	.word	0x007a1200

080023d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023dc:	4b03      	ldr	r3, [pc, #12]	; (80023ec <HAL_RCC_GetHCLKFreq+0x14>)
 80023de:	681b      	ldr	r3, [r3, #0]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	20000000 	.word	0x20000000

080023f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80023f4:	f7ff fff0 	bl	80023d8 <HAL_RCC_GetHCLKFreq>
 80023f8:	4602      	mov	r2, r0
 80023fa:	4b06      	ldr	r3, [pc, #24]	; (8002414 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	0a1b      	lsrs	r3, r3, #8
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	4904      	ldr	r1, [pc, #16]	; (8002418 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002406:	5ccb      	ldrb	r3, [r1, r3]
 8002408:	f003 031f 	and.w	r3, r3, #31
 800240c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002410:	4618      	mov	r0, r3
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40021000 	.word	0x40021000
 8002418:	08008f34 	.word	0x08008f34

0800241c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002420:	f7ff ffda 	bl	80023d8 <HAL_RCC_GetHCLKFreq>
 8002424:	4602      	mov	r2, r0
 8002426:	4b06      	ldr	r3, [pc, #24]	; (8002440 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	0adb      	lsrs	r3, r3, #11
 800242c:	f003 0307 	and.w	r3, r3, #7
 8002430:	4904      	ldr	r1, [pc, #16]	; (8002444 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002432:	5ccb      	ldrb	r3, [r1, r3]
 8002434:	f003 031f 	and.w	r3, r3, #31
 8002438:	fa22 f303 	lsr.w	r3, r2, r3
}
 800243c:	4618      	mov	r0, r3
 800243e:	bd80      	pop	{r7, pc}
 8002440:	40021000 	.word	0x40021000
 8002444:	08008f34 	.word	0x08008f34

08002448 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	220f      	movs	r2, #15
 8002456:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002458:	4b12      	ldr	r3, [pc, #72]	; (80024a4 <HAL_RCC_GetClockConfig+0x5c>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f003 0203 	and.w	r2, r3, #3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002464:	4b0f      	ldr	r3, [pc, #60]	; (80024a4 <HAL_RCC_GetClockConfig+0x5c>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002470:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <HAL_RCC_GetClockConfig+0x5c>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800247c:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <HAL_RCC_GetClockConfig+0x5c>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	08db      	lsrs	r3, r3, #3
 8002482:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800248a:	4b07      	ldr	r3, [pc, #28]	; (80024a8 <HAL_RCC_GetClockConfig+0x60>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0207 	and.w	r2, r3, #7
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	601a      	str	r2, [r3, #0]
}
 8002496:	bf00      	nop
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40022000 	.word	0x40022000

080024ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80024b4:	2300      	movs	r3, #0
 80024b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80024b8:	4b2a      	ldr	r3, [pc, #168]	; (8002564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d003      	beq.n	80024cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80024c4:	f7ff f9d0 	bl	8001868 <HAL_PWREx_GetVoltageRange>
 80024c8:	6178      	str	r0, [r7, #20]
 80024ca:	e014      	b.n	80024f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80024cc:	4b25      	ldr	r3, [pc, #148]	; (8002564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024d0:	4a24      	ldr	r2, [pc, #144]	; (8002564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024d6:	6593      	str	r3, [r2, #88]	; 0x58
 80024d8:	4b22      	ldr	r3, [pc, #136]	; (8002564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024e0:	60fb      	str	r3, [r7, #12]
 80024e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80024e4:	f7ff f9c0 	bl	8001868 <HAL_PWREx_GetVoltageRange>
 80024e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80024ea:	4b1e      	ldr	r3, [pc, #120]	; (8002564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ee:	4a1d      	ldr	r2, [pc, #116]	; (8002564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024f4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024fc:	d10b      	bne.n	8002516 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b80      	cmp	r3, #128	; 0x80
 8002502:	d919      	bls.n	8002538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2ba0      	cmp	r3, #160	; 0xa0
 8002508:	d902      	bls.n	8002510 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800250a:	2302      	movs	r3, #2
 800250c:	613b      	str	r3, [r7, #16]
 800250e:	e013      	b.n	8002538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002510:	2301      	movs	r3, #1
 8002512:	613b      	str	r3, [r7, #16]
 8002514:	e010      	b.n	8002538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2b80      	cmp	r3, #128	; 0x80
 800251a:	d902      	bls.n	8002522 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800251c:	2303      	movs	r3, #3
 800251e:	613b      	str	r3, [r7, #16]
 8002520:	e00a      	b.n	8002538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b80      	cmp	r3, #128	; 0x80
 8002526:	d102      	bne.n	800252e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002528:	2302      	movs	r3, #2
 800252a:	613b      	str	r3, [r7, #16]
 800252c:	e004      	b.n	8002538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b70      	cmp	r3, #112	; 0x70
 8002532:	d101      	bne.n	8002538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002534:	2301      	movs	r3, #1
 8002536:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002538:	4b0b      	ldr	r3, [pc, #44]	; (8002568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f023 0207 	bic.w	r2, r3, #7
 8002540:	4909      	ldr	r1, [pc, #36]	; (8002568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002548:	4b07      	ldr	r3, [pc, #28]	; (8002568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0307 	and.w	r3, r3, #7
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	429a      	cmp	r2, r3
 8002554:	d001      	beq.n	800255a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e000      	b.n	800255c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	3718      	adds	r7, #24
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40021000 	.word	0x40021000
 8002568:	40022000 	.word	0x40022000

0800256c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002574:	2300      	movs	r3, #0
 8002576:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002578:	2300      	movs	r3, #0
 800257a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002584:	2b00      	cmp	r3, #0
 8002586:	d041      	beq.n	800260c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800258c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002590:	d02a      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002592:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002596:	d824      	bhi.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002598:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800259c:	d008      	beq.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800259e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80025a2:	d81e      	bhi.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d00a      	beq.n	80025be <HAL_RCCEx_PeriphCLKConfig+0x52>
 80025a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025ac:	d010      	beq.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80025ae:	e018      	b.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80025b0:	4b86      	ldr	r3, [pc, #536]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	4a85      	ldr	r2, [pc, #532]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80025bc:	e015      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	3304      	adds	r3, #4
 80025c2:	2100      	movs	r1, #0
 80025c4:	4618      	mov	r0, r3
 80025c6:	f000 fabb 	bl	8002b40 <RCCEx_PLLSAI1_Config>
 80025ca:	4603      	mov	r3, r0
 80025cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80025ce:	e00c      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	3320      	adds	r3, #32
 80025d4:	2100      	movs	r1, #0
 80025d6:	4618      	mov	r0, r3
 80025d8:	f000 fba6 	bl	8002d28 <RCCEx_PLLSAI2_Config>
 80025dc:	4603      	mov	r3, r0
 80025de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80025e0:	e003      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	74fb      	strb	r3, [r7, #19]
      break;
 80025e6:	e000      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80025e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80025ea:	7cfb      	ldrb	r3, [r7, #19]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10b      	bne.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80025f0:	4b76      	ldr	r3, [pc, #472]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025f6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025fe:	4973      	ldr	r1, [pc, #460]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002600:	4313      	orrs	r3, r2
 8002602:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002606:	e001      	b.n	800260c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002608:	7cfb      	ldrb	r3, [r7, #19]
 800260a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d041      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800261c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002620:	d02a      	beq.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002622:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002626:	d824      	bhi.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002628:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800262c:	d008      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800262e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002632:	d81e      	bhi.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002634:	2b00      	cmp	r3, #0
 8002636:	d00a      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002638:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800263c:	d010      	beq.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800263e:	e018      	b.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002640:	4b62      	ldr	r3, [pc, #392]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	4a61      	ldr	r2, [pc, #388]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002646:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800264a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800264c:	e015      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3304      	adds	r3, #4
 8002652:	2100      	movs	r1, #0
 8002654:	4618      	mov	r0, r3
 8002656:	f000 fa73 	bl	8002b40 <RCCEx_PLLSAI1_Config>
 800265a:	4603      	mov	r3, r0
 800265c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800265e:	e00c      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3320      	adds	r3, #32
 8002664:	2100      	movs	r1, #0
 8002666:	4618      	mov	r0, r3
 8002668:	f000 fb5e 	bl	8002d28 <RCCEx_PLLSAI2_Config>
 800266c:	4603      	mov	r3, r0
 800266e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002670:	e003      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	74fb      	strb	r3, [r7, #19]
      break;
 8002676:	e000      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002678:	bf00      	nop
    }

    if(ret == HAL_OK)
 800267a:	7cfb      	ldrb	r3, [r7, #19]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d10b      	bne.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002680:	4b52      	ldr	r3, [pc, #328]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002686:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800268e:	494f      	ldr	r1, [pc, #316]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002690:	4313      	orrs	r3, r2
 8002692:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002696:	e001      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002698:	7cfb      	ldrb	r3, [r7, #19]
 800269a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f000 80a0 	beq.w	80027ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026aa:	2300      	movs	r3, #0
 80026ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80026ae:	4b47      	ldr	r3, [pc, #284]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x152>
 80026ba:	2301      	movs	r3, #1
 80026bc:	e000      	b.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80026be:	2300      	movs	r3, #0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d00d      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026c4:	4b41      	ldr	r3, [pc, #260]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026c8:	4a40      	ldr	r2, [pc, #256]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026ce:	6593      	str	r3, [r2, #88]	; 0x58
 80026d0:	4b3e      	ldr	r3, [pc, #248]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d8:	60bb      	str	r3, [r7, #8]
 80026da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026dc:	2301      	movs	r3, #1
 80026de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026e0:	4b3b      	ldr	r3, [pc, #236]	; (80027d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a3a      	ldr	r2, [pc, #232]	; (80027d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80026e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80026ec:	f7fe fd72 	bl	80011d4 <HAL_GetTick>
 80026f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80026f2:	e009      	b.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f4:	f7fe fd6e 	bl	80011d4 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d902      	bls.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	74fb      	strb	r3, [r7, #19]
        break;
 8002706:	e005      	b.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002708:	4b31      	ldr	r3, [pc, #196]	; (80027d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002710:	2b00      	cmp	r3, #0
 8002712:	d0ef      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002714:	7cfb      	ldrb	r3, [r7, #19]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d15c      	bne.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800271a:	4b2c      	ldr	r3, [pc, #176]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800271c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002720:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002724:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d01f      	beq.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	429a      	cmp	r2, r3
 8002736:	d019      	beq.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002738:	4b24      	ldr	r3, [pc, #144]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800273a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800273e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002742:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002744:	4b21      	ldr	r3, [pc, #132]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800274a:	4a20      	ldr	r2, [pc, #128]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800274c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002750:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002754:	4b1d      	ldr	r3, [pc, #116]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800275a:	4a1c      	ldr	r2, [pc, #112]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800275c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002760:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002764:	4a19      	ldr	r2, [pc, #100]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	2b00      	cmp	r3, #0
 8002774:	d016      	beq.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002776:	f7fe fd2d 	bl	80011d4 <HAL_GetTick>
 800277a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800277c:	e00b      	b.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800277e:	f7fe fd29 	bl	80011d4 <HAL_GetTick>
 8002782:	4602      	mov	r2, r0
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	f241 3288 	movw	r2, #5000	; 0x1388
 800278c:	4293      	cmp	r3, r2
 800278e:	d902      	bls.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	74fb      	strb	r3, [r7, #19]
            break;
 8002794:	e006      	b.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002796:	4b0d      	ldr	r3, [pc, #52]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002798:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0ec      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80027a4:	7cfb      	ldrb	r3, [r7, #19]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10c      	bne.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027aa:	4b08      	ldr	r3, [pc, #32]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027ba:	4904      	ldr	r1, [pc, #16]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80027c2:	e009      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80027c4:	7cfb      	ldrb	r3, [r7, #19]
 80027c6:	74bb      	strb	r3, [r7, #18]
 80027c8:	e006      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80027ca:	bf00      	nop
 80027cc:	40021000 	.word	0x40021000
 80027d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027d4:	7cfb      	ldrb	r3, [r7, #19]
 80027d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027d8:	7c7b      	ldrb	r3, [r7, #17]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d105      	bne.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027de:	4b9e      	ldr	r3, [pc, #632]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e2:	4a9d      	ldr	r2, [pc, #628]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027e8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00a      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027f6:	4b98      	ldr	r3, [pc, #608]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027fc:	f023 0203 	bic.w	r2, r3, #3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002804:	4994      	ldr	r1, [pc, #592]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002806:	4313      	orrs	r3, r2
 8002808:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00a      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002818:	4b8f      	ldr	r3, [pc, #572]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800281a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800281e:	f023 020c 	bic.w	r2, r3, #12
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002826:	498c      	ldr	r1, [pc, #560]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002828:	4313      	orrs	r3, r2
 800282a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0304 	and.w	r3, r3, #4
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00a      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800283a:	4b87      	ldr	r3, [pc, #540]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800283c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002840:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	4983      	ldr	r1, [pc, #524]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800284a:	4313      	orrs	r3, r2
 800284c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0308 	and.w	r3, r3, #8
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00a      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800285c:	4b7e      	ldr	r3, [pc, #504]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800285e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002862:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286a:	497b      	ldr	r1, [pc, #492]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800286c:	4313      	orrs	r3, r2
 800286e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0310 	and.w	r3, r3, #16
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00a      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800287e:	4b76      	ldr	r3, [pc, #472]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002884:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800288c:	4972      	ldr	r1, [pc, #456]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800288e:	4313      	orrs	r3, r2
 8002890:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0320 	and.w	r3, r3, #32
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00a      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028a0:	4b6d      	ldr	r3, [pc, #436]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028a6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ae:	496a      	ldr	r1, [pc, #424]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00a      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028c2:	4b65      	ldr	r3, [pc, #404]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028d0:	4961      	ldr	r1, [pc, #388]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d00a      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80028e4:	4b5c      	ldr	r3, [pc, #368]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028f2:	4959      	ldr	r1, [pc, #356]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00a      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002906:	4b54      	ldr	r3, [pc, #336]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800290c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002914:	4950      	ldr	r1, [pc, #320]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002916:	4313      	orrs	r3, r2
 8002918:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002924:	2b00      	cmp	r3, #0
 8002926:	d00a      	beq.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002928:	4b4b      	ldr	r3, [pc, #300]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800292a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800292e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002936:	4948      	ldr	r1, [pc, #288]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002938:	4313      	orrs	r3, r2
 800293a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00a      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800294a:	4b43      	ldr	r3, [pc, #268]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800294c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002950:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002958:	493f      	ldr	r1, [pc, #252]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800295a:	4313      	orrs	r3, r2
 800295c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d028      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800296c:	4b3a      	ldr	r3, [pc, #232]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800296e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002972:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800297a:	4937      	ldr	r1, [pc, #220]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800297c:	4313      	orrs	r3, r2
 800297e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002986:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800298a:	d106      	bne.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800298c:	4b32      	ldr	r3, [pc, #200]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	4a31      	ldr	r2, [pc, #196]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002992:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002996:	60d3      	str	r3, [r2, #12]
 8002998:	e011      	b.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800299e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029a2:	d10c      	bne.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3304      	adds	r3, #4
 80029a8:	2101      	movs	r1, #1
 80029aa:	4618      	mov	r0, r3
 80029ac:	f000 f8c8 	bl	8002b40 <RCCEx_PLLSAI1_Config>
 80029b0:	4603      	mov	r3, r0
 80029b2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80029b4:	7cfb      	ldrb	r3, [r7, #19]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80029ba:	7cfb      	ldrb	r3, [r7, #19]
 80029bc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d028      	beq.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80029ca:	4b23      	ldr	r3, [pc, #140]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029d0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d8:	491f      	ldr	r1, [pc, #124]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029e8:	d106      	bne.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029ea:	4b1b      	ldr	r3, [pc, #108]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	4a1a      	ldr	r2, [pc, #104]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029f4:	60d3      	str	r3, [r2, #12]
 80029f6:	e011      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a00:	d10c      	bne.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	3304      	adds	r3, #4
 8002a06:	2101      	movs	r1, #1
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f000 f899 	bl	8002b40 <RCCEx_PLLSAI1_Config>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a12:	7cfb      	ldrb	r3, [r7, #19]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002a18:	7cfb      	ldrb	r3, [r7, #19]
 8002a1a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d02b      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002a28:	4b0b      	ldr	r3, [pc, #44]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a2e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a36:	4908      	ldr	r1, [pc, #32]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a46:	d109      	bne.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a48:	4b03      	ldr	r3, [pc, #12]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	4a02      	ldr	r2, [pc, #8]	; (8002a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a52:	60d3      	str	r3, [r2, #12]
 8002a54:	e014      	b.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002a56:	bf00      	nop
 8002a58:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a60:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a64:	d10c      	bne.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	3304      	adds	r3, #4
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f000 f867 	bl	8002b40 <RCCEx_PLLSAI1_Config>
 8002a72:	4603      	mov	r3, r0
 8002a74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a76:	7cfb      	ldrb	r3, [r7, #19]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d001      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002a7c:	7cfb      	ldrb	r3, [r7, #19]
 8002a7e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d02f      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a8c:	4b2b      	ldr	r3, [pc, #172]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a92:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a9a:	4928      	ldr	r1, [pc, #160]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002aa6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002aaa:	d10d      	bne.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	3304      	adds	r3, #4
 8002ab0:	2102      	movs	r1, #2
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f000 f844 	bl	8002b40 <RCCEx_PLLSAI1_Config>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002abc:	7cfb      	ldrb	r3, [r7, #19]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d014      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ac2:	7cfb      	ldrb	r3, [r7, #19]
 8002ac4:	74bb      	strb	r3, [r7, #18]
 8002ac6:	e011      	b.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002acc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ad0:	d10c      	bne.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	3320      	adds	r3, #32
 8002ad6:	2102      	movs	r1, #2
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f000 f925 	bl	8002d28 <RCCEx_PLLSAI2_Config>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ae2:	7cfb      	ldrb	r3, [r7, #19]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d001      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ae8:	7cfb      	ldrb	r3, [r7, #19]
 8002aea:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00a      	beq.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002af8:	4b10      	ldr	r3, [pc, #64]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002afe:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b06:	490d      	ldr	r1, [pc, #52]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d00b      	beq.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002b1a:	4b08      	ldr	r3, [pc, #32]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b20:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b2a:	4904      	ldr	r1, [pc, #16]	; (8002b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002b32:	7cbb      	ldrb	r3, [r7, #18]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3718      	adds	r7, #24
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	40021000 	.word	0x40021000

08002b40 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b4e:	4b75      	ldr	r3, [pc, #468]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	f003 0303 	and.w	r3, r3, #3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d018      	beq.n	8002b8c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002b5a:	4b72      	ldr	r3, [pc, #456]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	f003 0203 	and.w	r2, r3, #3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d10d      	bne.n	8002b86 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
       ||
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d009      	beq.n	8002b86 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002b72:	4b6c      	ldr	r3, [pc, #432]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	091b      	lsrs	r3, r3, #4
 8002b78:	f003 0307 	and.w	r3, r3, #7
 8002b7c:	1c5a      	adds	r2, r3, #1
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
       ||
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d047      	beq.n	8002c16 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	73fb      	strb	r3, [r7, #15]
 8002b8a:	e044      	b.n	8002c16 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2b03      	cmp	r3, #3
 8002b92:	d018      	beq.n	8002bc6 <RCCEx_PLLSAI1_Config+0x86>
 8002b94:	2b03      	cmp	r3, #3
 8002b96:	d825      	bhi.n	8002be4 <RCCEx_PLLSAI1_Config+0xa4>
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d002      	beq.n	8002ba2 <RCCEx_PLLSAI1_Config+0x62>
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d009      	beq.n	8002bb4 <RCCEx_PLLSAI1_Config+0x74>
 8002ba0:	e020      	b.n	8002be4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002ba2:	4b60      	ldr	r3, [pc, #384]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d11d      	bne.n	8002bea <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bb2:	e01a      	b.n	8002bea <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002bb4:	4b5b      	ldr	r3, [pc, #364]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d116      	bne.n	8002bee <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bc4:	e013      	b.n	8002bee <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002bc6:	4b57      	ldr	r3, [pc, #348]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10f      	bne.n	8002bf2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002bd2:	4b54      	ldr	r3, [pc, #336]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d109      	bne.n	8002bf2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002be2:	e006      	b.n	8002bf2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	73fb      	strb	r3, [r7, #15]
      break;
 8002be8:	e004      	b.n	8002bf4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002bea:	bf00      	nop
 8002bec:	e002      	b.n	8002bf4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002bee:	bf00      	nop
 8002bf0:	e000      	b.n	8002bf4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002bf2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d10d      	bne.n	8002c16 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002bfa:	4b4a      	ldr	r3, [pc, #296]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6819      	ldr	r1, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	011b      	lsls	r3, r3, #4
 8002c0e:	430b      	orrs	r3, r1
 8002c10:	4944      	ldr	r1, [pc, #272]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c12:	4313      	orrs	r3, r2
 8002c14:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c16:	7bfb      	ldrb	r3, [r7, #15]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d17d      	bne.n	8002d18 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002c1c:	4b41      	ldr	r3, [pc, #260]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a40      	ldr	r2, [pc, #256]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c22:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002c26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c28:	f7fe fad4 	bl	80011d4 <HAL_GetTick>
 8002c2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002c2e:	e009      	b.n	8002c44 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002c30:	f7fe fad0 	bl	80011d4 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d902      	bls.n	8002c44 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	73fb      	strb	r3, [r7, #15]
        break;
 8002c42:	e005      	b.n	8002c50 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002c44:	4b37      	ldr	r3, [pc, #220]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d1ef      	bne.n	8002c30 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002c50:	7bfb      	ldrb	r3, [r7, #15]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d160      	bne.n	8002d18 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d111      	bne.n	8002c80 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c5c:	4b31      	ldr	r3, [pc, #196]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002c64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	6892      	ldr	r2, [r2, #8]
 8002c6c:	0211      	lsls	r1, r2, #8
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	68d2      	ldr	r2, [r2, #12]
 8002c72:	0912      	lsrs	r2, r2, #4
 8002c74:	0452      	lsls	r2, r2, #17
 8002c76:	430a      	orrs	r2, r1
 8002c78:	492a      	ldr	r1, [pc, #168]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	610b      	str	r3, [r1, #16]
 8002c7e:	e027      	b.n	8002cd0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d112      	bne.n	8002cac <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c86:	4b27      	ldr	r3, [pc, #156]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002c8e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	6892      	ldr	r2, [r2, #8]
 8002c96:	0211      	lsls	r1, r2, #8
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6912      	ldr	r2, [r2, #16]
 8002c9c:	0852      	lsrs	r2, r2, #1
 8002c9e:	3a01      	subs	r2, #1
 8002ca0:	0552      	lsls	r2, r2, #21
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	491f      	ldr	r1, [pc, #124]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	610b      	str	r3, [r1, #16]
 8002caa:	e011      	b.n	8002cd0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002cac:	4b1d      	ldr	r3, [pc, #116]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002cb4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	6892      	ldr	r2, [r2, #8]
 8002cbc:	0211      	lsls	r1, r2, #8
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6952      	ldr	r2, [r2, #20]
 8002cc2:	0852      	lsrs	r2, r2, #1
 8002cc4:	3a01      	subs	r2, #1
 8002cc6:	0652      	lsls	r2, r2, #25
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	4916      	ldr	r1, [pc, #88]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002cd0:	4b14      	ldr	r3, [pc, #80]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a13      	ldr	r2, [pc, #76]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cd6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002cda:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cdc:	f7fe fa7a 	bl	80011d4 <HAL_GetTick>
 8002ce0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ce2:	e009      	b.n	8002cf8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ce4:	f7fe fa76 	bl	80011d4 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d902      	bls.n	8002cf8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	73fb      	strb	r3, [r7, #15]
          break;
 8002cf6:	e005      	b.n	8002d04 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002cf8:	4b0a      	ldr	r3, [pc, #40]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d0ef      	beq.n	8002ce4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002d04:	7bfb      	ldrb	r3, [r7, #15]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d106      	bne.n	8002d18 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002d0a:	4b06      	ldr	r3, [pc, #24]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d0c:	691a      	ldr	r2, [r3, #16]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	4904      	ldr	r1, [pc, #16]	; (8002d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3710      	adds	r7, #16
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	40021000 	.word	0x40021000

08002d28 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002d32:	2300      	movs	r3, #0
 8002d34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002d36:	4b6a      	ldr	r3, [pc, #424]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d018      	beq.n	8002d74 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002d42:	4b67      	ldr	r3, [pc, #412]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	f003 0203 	and.w	r2, r3, #3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d10d      	bne.n	8002d6e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
       ||
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d009      	beq.n	8002d6e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002d5a:	4b61      	ldr	r3, [pc, #388]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	091b      	lsrs	r3, r3, #4
 8002d60:	f003 0307 	and.w	r3, r3, #7
 8002d64:	1c5a      	adds	r2, r3, #1
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
       ||
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d047      	beq.n	8002dfe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	73fb      	strb	r3, [r7, #15]
 8002d72:	e044      	b.n	8002dfe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d018      	beq.n	8002dae <RCCEx_PLLSAI2_Config+0x86>
 8002d7c:	2b03      	cmp	r3, #3
 8002d7e:	d825      	bhi.n	8002dcc <RCCEx_PLLSAI2_Config+0xa4>
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d002      	beq.n	8002d8a <RCCEx_PLLSAI2_Config+0x62>
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d009      	beq.n	8002d9c <RCCEx_PLLSAI2_Config+0x74>
 8002d88:	e020      	b.n	8002dcc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002d8a:	4b55      	ldr	r3, [pc, #340]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d11d      	bne.n	8002dd2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d9a:	e01a      	b.n	8002dd2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002d9c:	4b50      	ldr	r3, [pc, #320]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d116      	bne.n	8002dd6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dac:	e013      	b.n	8002dd6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002dae:	4b4c      	ldr	r3, [pc, #304]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10f      	bne.n	8002dda <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002dba:	4b49      	ldr	r3, [pc, #292]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d109      	bne.n	8002dda <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002dca:	e006      	b.n	8002dda <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	73fb      	strb	r3, [r7, #15]
      break;
 8002dd0:	e004      	b.n	8002ddc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002dd2:	bf00      	nop
 8002dd4:	e002      	b.n	8002ddc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002dd6:	bf00      	nop
 8002dd8:	e000      	b.n	8002ddc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002dda:	bf00      	nop
    }

    if(status == HAL_OK)
 8002ddc:	7bfb      	ldrb	r3, [r7, #15]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10d      	bne.n	8002dfe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002de2:	4b3f      	ldr	r3, [pc, #252]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6819      	ldr	r1, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	3b01      	subs	r3, #1
 8002df4:	011b      	lsls	r3, r3, #4
 8002df6:	430b      	orrs	r3, r1
 8002df8:	4939      	ldr	r1, [pc, #228]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d167      	bne.n	8002ed4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002e04:	4b36      	ldr	r3, [pc, #216]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a35      	ldr	r2, [pc, #212]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e10:	f7fe f9e0 	bl	80011d4 <HAL_GetTick>
 8002e14:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002e16:	e009      	b.n	8002e2c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002e18:	f7fe f9dc 	bl	80011d4 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d902      	bls.n	8002e2c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	73fb      	strb	r3, [r7, #15]
        break;
 8002e2a:	e005      	b.n	8002e38 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002e2c:	4b2c      	ldr	r3, [pc, #176]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1ef      	bne.n	8002e18 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002e38:	7bfb      	ldrb	r3, [r7, #15]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d14a      	bne.n	8002ed4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d111      	bne.n	8002e68 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002e44:	4b26      	ldr	r3, [pc, #152]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002e4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6892      	ldr	r2, [r2, #8]
 8002e54:	0211      	lsls	r1, r2, #8
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	68d2      	ldr	r2, [r2, #12]
 8002e5a:	0912      	lsrs	r2, r2, #4
 8002e5c:	0452      	lsls	r2, r2, #17
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	491f      	ldr	r1, [pc, #124]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	614b      	str	r3, [r1, #20]
 8002e66:	e011      	b.n	8002e8c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002e68:	4b1d      	ldr	r3, [pc, #116]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002e70:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	6892      	ldr	r2, [r2, #8]
 8002e78:	0211      	lsls	r1, r2, #8
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6912      	ldr	r2, [r2, #16]
 8002e7e:	0852      	lsrs	r2, r2, #1
 8002e80:	3a01      	subs	r2, #1
 8002e82:	0652      	lsls	r2, r2, #25
 8002e84:	430a      	orrs	r2, r1
 8002e86:	4916      	ldr	r1, [pc, #88]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002e8c:	4b14      	ldr	r3, [pc, #80]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a13      	ldr	r2, [pc, #76]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e96:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e98:	f7fe f99c 	bl	80011d4 <HAL_GetTick>
 8002e9c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002e9e:	e009      	b.n	8002eb4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ea0:	f7fe f998 	bl	80011d4 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d902      	bls.n	8002eb4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	73fb      	strb	r3, [r7, #15]
          break;
 8002eb2:	e005      	b.n	8002ec0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002eb4:	4b0a      	ldr	r3, [pc, #40]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d0ef      	beq.n	8002ea0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d106      	bne.n	8002ed4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002ec6:	4b06      	ldr	r3, [pc, #24]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ec8:	695a      	ldr	r2, [r3, #20]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	4904      	ldr	r1, [pc, #16]	; (8002ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3710      	adds	r7, #16
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	40021000 	.word	0x40021000

08002ee4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e049      	b.n	8002f8a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d106      	bne.n	8002f10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 f841 	bl	8002f92 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2202      	movs	r2, #2
 8002f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	3304      	adds	r3, #4
 8002f20:	4619      	mov	r1, r3
 8002f22:	4610      	mov	r0, r2
 8002f24:	f000 f9f8 	bl	8003318 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002f92:	b480      	push	{r7}
 8002f94:	b083      	sub	sp, #12
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002f9a:	bf00      	nop
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
	...

08002fa8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d001      	beq.n	8002fc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e04f      	b.n	8003060 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68da      	ldr	r2, [r3, #12]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f042 0201 	orr.w	r2, r2, #1
 8002fd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a23      	ldr	r2, [pc, #140]	; (800306c <HAL_TIM_Base_Start_IT+0xc4>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d01d      	beq.n	800301e <HAL_TIM_Base_Start_IT+0x76>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fea:	d018      	beq.n	800301e <HAL_TIM_Base_Start_IT+0x76>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a1f      	ldr	r2, [pc, #124]	; (8003070 <HAL_TIM_Base_Start_IT+0xc8>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d013      	beq.n	800301e <HAL_TIM_Base_Start_IT+0x76>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a1e      	ldr	r2, [pc, #120]	; (8003074 <HAL_TIM_Base_Start_IT+0xcc>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d00e      	beq.n	800301e <HAL_TIM_Base_Start_IT+0x76>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a1c      	ldr	r2, [pc, #112]	; (8003078 <HAL_TIM_Base_Start_IT+0xd0>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d009      	beq.n	800301e <HAL_TIM_Base_Start_IT+0x76>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a1b      	ldr	r2, [pc, #108]	; (800307c <HAL_TIM_Base_Start_IT+0xd4>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d004      	beq.n	800301e <HAL_TIM_Base_Start_IT+0x76>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a19      	ldr	r2, [pc, #100]	; (8003080 <HAL_TIM_Base_Start_IT+0xd8>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d115      	bne.n	800304a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689a      	ldr	r2, [r3, #8]
 8003024:	4b17      	ldr	r3, [pc, #92]	; (8003084 <HAL_TIM_Base_Start_IT+0xdc>)
 8003026:	4013      	ands	r3, r2
 8003028:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2b06      	cmp	r3, #6
 800302e:	d015      	beq.n	800305c <HAL_TIM_Base_Start_IT+0xb4>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003036:	d011      	beq.n	800305c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f042 0201 	orr.w	r2, r2, #1
 8003046:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003048:	e008      	b.n	800305c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f042 0201 	orr.w	r2, r2, #1
 8003058:	601a      	str	r2, [r3, #0]
 800305a:	e000      	b.n	800305e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800305c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3714      	adds	r7, #20
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr
 800306c:	40012c00 	.word	0x40012c00
 8003070:	40000400 	.word	0x40000400
 8003074:	40000800 	.word	0x40000800
 8003078:	40000c00 	.word	0x40000c00
 800307c:	40013400 	.word	0x40013400
 8003080:	40014000 	.word	0x40014000
 8003084:	00010007 	.word	0x00010007

08003088 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b02      	cmp	r3, #2
 800309c:	d122      	bne.n	80030e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d11b      	bne.n	80030e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f06f 0202 	mvn.w	r2, #2
 80030b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2201      	movs	r2, #1
 80030ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	699b      	ldr	r3, [r3, #24]
 80030c2:	f003 0303 	and.w	r3, r3, #3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d003      	beq.n	80030d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 f905 	bl	80032da <HAL_TIM_IC_CaptureCallback>
 80030d0:	e005      	b.n	80030de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f000 f8f7 	bl	80032c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f000 f908 	bl	80032ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	691b      	ldr	r3, [r3, #16]
 80030ea:	f003 0304 	and.w	r3, r3, #4
 80030ee:	2b04      	cmp	r3, #4
 80030f0:	d122      	bne.n	8003138 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b04      	cmp	r3, #4
 80030fe:	d11b      	bne.n	8003138 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f06f 0204 	mvn.w	r2, #4
 8003108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2202      	movs	r2, #2
 800310e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800311a:	2b00      	cmp	r3, #0
 800311c:	d003      	beq.n	8003126 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 f8db 	bl	80032da <HAL_TIM_IC_CaptureCallback>
 8003124:	e005      	b.n	8003132 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f000 f8cd 	bl	80032c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 f8de 	bl	80032ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	f003 0308 	and.w	r3, r3, #8
 8003142:	2b08      	cmp	r3, #8
 8003144:	d122      	bne.n	800318c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	f003 0308 	and.w	r3, r3, #8
 8003150:	2b08      	cmp	r3, #8
 8003152:	d11b      	bne.n	800318c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f06f 0208 	mvn.w	r2, #8
 800315c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2204      	movs	r2, #4
 8003162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	f003 0303 	and.w	r3, r3, #3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d003      	beq.n	800317a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 f8b1 	bl	80032da <HAL_TIM_IC_CaptureCallback>
 8003178:	e005      	b.n	8003186 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 f8a3 	bl	80032c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 f8b4 	bl	80032ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	f003 0310 	and.w	r3, r3, #16
 8003196:	2b10      	cmp	r3, #16
 8003198:	d122      	bne.n	80031e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	f003 0310 	and.w	r3, r3, #16
 80031a4:	2b10      	cmp	r3, #16
 80031a6:	d11b      	bne.n	80031e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f06f 0210 	mvn.w	r2, #16
 80031b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2208      	movs	r2, #8
 80031b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f887 	bl	80032da <HAL_TIM_IC_CaptureCallback>
 80031cc:	e005      	b.n	80031da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 f879 	bl	80032c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 f88a 	bl	80032ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	691b      	ldr	r3, [r3, #16]
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d10e      	bne.n	800320c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	f003 0301 	and.w	r3, r3, #1
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d107      	bne.n	800320c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f06f 0201 	mvn.w	r2, #1
 8003204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f7fd fe38 	bl	8000e7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003216:	2b80      	cmp	r3, #128	; 0x80
 8003218:	d10e      	bne.n	8003238 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003224:	2b80      	cmp	r3, #128	; 0x80
 8003226:	d107      	bne.n	8003238 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003230:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f000 f914 	bl	8003460 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003242:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003246:	d10e      	bne.n	8003266 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003252:	2b80      	cmp	r3, #128	; 0x80
 8003254:	d107      	bne.n	8003266 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800325e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f000 f907 	bl	8003474 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	691b      	ldr	r3, [r3, #16]
 800326c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003270:	2b40      	cmp	r3, #64	; 0x40
 8003272:	d10e      	bne.n	8003292 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800327e:	2b40      	cmp	r3, #64	; 0x40
 8003280:	d107      	bne.n	8003292 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800328a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f000 f838 	bl	8003302 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	f003 0320 	and.w	r3, r3, #32
 800329c:	2b20      	cmp	r3, #32
 800329e:	d10e      	bne.n	80032be <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	f003 0320 	and.w	r3, r3, #32
 80032aa:	2b20      	cmp	r3, #32
 80032ac:	d107      	bne.n	80032be <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f06f 0220 	mvn.w	r2, #32
 80032b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 f8c7 	bl	800344c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032be:	bf00      	nop
 80032c0:	3708      	adds	r7, #8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032c6:	b480      	push	{r7}
 80032c8:	b083      	sub	sp, #12
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032ce:	bf00      	nop
 80032d0:	370c      	adds	r7, #12
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr

080032da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032da:	b480      	push	{r7}
 80032dc:	b083      	sub	sp, #12
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b083      	sub	sp, #12
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032f6:	bf00      	nop
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr

08003302 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003302:	b480      	push	{r7}
 8003304:	b083      	sub	sp, #12
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800330a:	bf00      	nop
 800330c:	370c      	adds	r7, #12
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
	...

08003318 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003318:	b480      	push	{r7}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a40      	ldr	r2, [pc, #256]	; (800342c <TIM_Base_SetConfig+0x114>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d013      	beq.n	8003358 <TIM_Base_SetConfig+0x40>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003336:	d00f      	beq.n	8003358 <TIM_Base_SetConfig+0x40>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a3d      	ldr	r2, [pc, #244]	; (8003430 <TIM_Base_SetConfig+0x118>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d00b      	beq.n	8003358 <TIM_Base_SetConfig+0x40>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a3c      	ldr	r2, [pc, #240]	; (8003434 <TIM_Base_SetConfig+0x11c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d007      	beq.n	8003358 <TIM_Base_SetConfig+0x40>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a3b      	ldr	r2, [pc, #236]	; (8003438 <TIM_Base_SetConfig+0x120>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d003      	beq.n	8003358 <TIM_Base_SetConfig+0x40>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a3a      	ldr	r2, [pc, #232]	; (800343c <TIM_Base_SetConfig+0x124>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d108      	bne.n	800336a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800335e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a2f      	ldr	r2, [pc, #188]	; (800342c <TIM_Base_SetConfig+0x114>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d01f      	beq.n	80033b2 <TIM_Base_SetConfig+0x9a>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003378:	d01b      	beq.n	80033b2 <TIM_Base_SetConfig+0x9a>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a2c      	ldr	r2, [pc, #176]	; (8003430 <TIM_Base_SetConfig+0x118>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d017      	beq.n	80033b2 <TIM_Base_SetConfig+0x9a>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a2b      	ldr	r2, [pc, #172]	; (8003434 <TIM_Base_SetConfig+0x11c>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d013      	beq.n	80033b2 <TIM_Base_SetConfig+0x9a>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a2a      	ldr	r2, [pc, #168]	; (8003438 <TIM_Base_SetConfig+0x120>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d00f      	beq.n	80033b2 <TIM_Base_SetConfig+0x9a>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a29      	ldr	r2, [pc, #164]	; (800343c <TIM_Base_SetConfig+0x124>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d00b      	beq.n	80033b2 <TIM_Base_SetConfig+0x9a>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a28      	ldr	r2, [pc, #160]	; (8003440 <TIM_Base_SetConfig+0x128>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d007      	beq.n	80033b2 <TIM_Base_SetConfig+0x9a>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a27      	ldr	r2, [pc, #156]	; (8003444 <TIM_Base_SetConfig+0x12c>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d003      	beq.n	80033b2 <TIM_Base_SetConfig+0x9a>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a26      	ldr	r2, [pc, #152]	; (8003448 <TIM_Base_SetConfig+0x130>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d108      	bne.n	80033c4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	68fa      	ldr	r2, [r7, #12]
 80033d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a10      	ldr	r2, [pc, #64]	; (800342c <TIM_Base_SetConfig+0x114>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d00f      	beq.n	8003410 <TIM_Base_SetConfig+0xf8>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4a12      	ldr	r2, [pc, #72]	; (800343c <TIM_Base_SetConfig+0x124>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d00b      	beq.n	8003410 <TIM_Base_SetConfig+0xf8>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a11      	ldr	r2, [pc, #68]	; (8003440 <TIM_Base_SetConfig+0x128>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d007      	beq.n	8003410 <TIM_Base_SetConfig+0xf8>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4a10      	ldr	r2, [pc, #64]	; (8003444 <TIM_Base_SetConfig+0x12c>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d003      	beq.n	8003410 <TIM_Base_SetConfig+0xf8>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4a0f      	ldr	r2, [pc, #60]	; (8003448 <TIM_Base_SetConfig+0x130>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d103      	bne.n	8003418 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	691a      	ldr	r2, [r3, #16]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	615a      	str	r2, [r3, #20]
}
 800341e:	bf00      	nop
 8003420:	3714      	adds	r7, #20
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	40012c00 	.word	0x40012c00
 8003430:	40000400 	.word	0x40000400
 8003434:	40000800 	.word	0x40000800
 8003438:	40000c00 	.word	0x40000c00
 800343c:	40013400 	.word	0x40013400
 8003440:	40014000 	.word	0x40014000
 8003444:	40014400 	.word	0x40014400
 8003448:	40014800 	.word	0x40014800

0800344c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e040      	b.n	800351c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d106      	bne.n	80034b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7fd fd26 	bl	8000efc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2224      	movs	r2, #36	; 0x24
 80034b4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f022 0201 	bic.w	r2, r2, #1
 80034c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 fae4 	bl	8003a94 <UART_SetConfig>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d101      	bne.n	80034d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e022      	b.n	800351c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d002      	beq.n	80034e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 fd62 	bl	8003fa8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	689a      	ldr	r2, [r3, #8]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003502:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f042 0201 	orr.w	r2, r2, #1
 8003512:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 fde9 	bl	80040ec <UART_CheckIdleState>
 800351a:	4603      	mov	r3, r0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}

08003524 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	4613      	mov	r3, r2
 8003530:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003536:	2b20      	cmp	r3, #32
 8003538:	d145      	bne.n	80035c6 <HAL_UART_Transmit_IT+0xa2>
  {
    if ((pData == NULL) || (Size == 0U))
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d002      	beq.n	8003546 <HAL_UART_Transmit_IT+0x22>
 8003540:	88fb      	ldrh	r3, [r7, #6]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e03e      	b.n	80035c8 <HAL_UART_Transmit_IT+0xa4>
    }

    __HAL_LOCK(huart);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003550:	2b01      	cmp	r3, #1
 8003552:	d101      	bne.n	8003558 <HAL_UART_Transmit_IT+0x34>
 8003554:	2302      	movs	r3, #2
 8003556:	e037      	b.n	80035c8 <HAL_UART_Transmit_IT+0xa4>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	68ba      	ldr	r2, [r7, #8]
 8003564:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	88fa      	ldrh	r2, [r7, #6]
 800356a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	88fa      	ldrh	r2, [r7, #6]
 8003572:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2221      	movs	r2, #33	; 0x21
 8003588:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003592:	d107      	bne.n	80035a4 <HAL_UART_Transmit_IT+0x80>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d103      	bne.n	80035a4 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	4a0d      	ldr	r2, [pc, #52]	; (80035d4 <HAL_UART_Transmit_IT+0xb0>)
 80035a0:	669a      	str	r2, [r3, #104]	; 0x68
 80035a2:	e002      	b.n	80035aa <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4a0c      	ldr	r2, [pc, #48]	; (80035d8 <HAL_UART_Transmit_IT+0xb4>)
 80035a8:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80035c0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80035c2:	2300      	movs	r3, #0
 80035c4:	e000      	b.n	80035c8 <HAL_UART_Transmit_IT+0xa4>
  }
  else
  {
    return HAL_BUSY;
 80035c6:	2302      	movs	r3, #2
  }
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	08004487 	.word	0x08004487
 80035d8:	08004413 	.word	0x08004413

080035dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	4613      	mov	r3, r2
 80035e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035ee:	2b20      	cmp	r3, #32
 80035f0:	d131      	bne.n	8003656 <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d002      	beq.n	80035fe <HAL_UART_Receive_IT+0x22>
 80035f8:	88fb      	ldrh	r3, [r7, #6]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e02a      	b.n	8003658 <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003608:	2b01      	cmp	r3, #1
 800360a:	d101      	bne.n	8003610 <HAL_UART_Receive_IT+0x34>
 800360c:	2302      	movs	r3, #2
 800360e:	e023      	b.n	8003658 <HAL_UART_Receive_IT+0x7c>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a0f      	ldr	r2, [pc, #60]	; (8003660 <HAL_UART_Receive_IT+0x84>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d00e      	beq.n	8003646 <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d007      	beq.n	8003646 <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003644:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003646:	88fb      	ldrh	r3, [r7, #6]
 8003648:	461a      	mov	r2, r3
 800364a:	68b9      	ldr	r1, [r7, #8]
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	f000 fe13 	bl	8004278 <UART_Start_Receive_IT>
 8003652:	4603      	mov	r3, r0
 8003654:	e000      	b.n	8003658 <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8003656:	2302      	movs	r3, #2
  }
}
 8003658:	4618      	mov	r0, r3
 800365a:	3710      	adds	r7, #16
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	40008000 	.word	0x40008000

08003664 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b088      	sub	sp, #32
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003684:	69fa      	ldr	r2, [r7, #28]
 8003686:	f640 030f 	movw	r3, #2063	; 0x80f
 800368a:	4013      	ands	r3, r2
 800368c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d113      	bne.n	80036bc <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	f003 0320 	and.w	r3, r3, #32
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00e      	beq.n	80036bc <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	f003 0320 	and.w	r3, r3, #32
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d009      	beq.n	80036bc <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 81ce 	beq.w	8003a4e <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	4798      	blx	r3
      }
      return;
 80036ba:	e1c8      	b.n	8003a4e <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	f000 80e3 	beq.w	800388a <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d105      	bne.n	80036da <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	4ba6      	ldr	r3, [pc, #664]	; (800396c <HAL_UART_IRQHandler+0x308>)
 80036d2:	4013      	ands	r3, r2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	f000 80d8 	beq.w	800388a <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	f003 0301 	and.w	r3, r3, #1
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d010      	beq.n	8003706 <HAL_UART_IRQHandler+0xa2>
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00b      	beq.n	8003706 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	2201      	movs	r2, #1
 80036f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036fc:	f043 0201 	orr.w	r2, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d010      	beq.n	8003732 <HAL_UART_IRQHandler+0xce>
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00b      	beq.n	8003732 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2202      	movs	r2, #2
 8003720:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003728:	f043 0204 	orr.w	r2, r3, #4
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	f003 0304 	and.w	r3, r3, #4
 8003738:	2b00      	cmp	r3, #0
 800373a:	d010      	beq.n	800375e <HAL_UART_IRQHandler+0xfa>
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	2b00      	cmp	r3, #0
 8003744:	d00b      	beq.n	800375e <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2204      	movs	r2, #4
 800374c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003754:	f043 0202 	orr.w	r2, r3, #2
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	f003 0308 	and.w	r3, r3, #8
 8003764:	2b00      	cmp	r3, #0
 8003766:	d015      	beq.n	8003794 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	f003 0320 	and.w	r3, r3, #32
 800376e:	2b00      	cmp	r3, #0
 8003770:	d104      	bne.n	800377c <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003778:	2b00      	cmp	r3, #0
 800377a:	d00b      	beq.n	8003794 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2208      	movs	r2, #8
 8003782:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800378a:	f043 0208 	orr.w	r2, r3, #8
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800379a:	2b00      	cmp	r3, #0
 800379c:	d011      	beq.n	80037c2 <HAL_UART_IRQHandler+0x15e>
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00c      	beq.n	80037c2 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037b8:	f043 0220 	orr.w	r2, r3, #32
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f000 8142 	beq.w	8003a52 <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	f003 0320 	and.w	r3, r3, #32
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00c      	beq.n	80037f2 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	f003 0320 	and.w	r3, r3, #32
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d007      	beq.n	80037f2 <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d003      	beq.n	80037f2 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037f8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003804:	2b40      	cmp	r3, #64	; 0x40
 8003806:	d004      	beq.n	8003812 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800380e:	2b00      	cmp	r3, #0
 8003810:	d031      	beq.n	8003876 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 fdb8 	bl	8004388 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003822:	2b40      	cmp	r3, #64	; 0x40
 8003824:	d123      	bne.n	800386e <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	689a      	ldr	r2, [r3, #8]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003834:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800383a:	2b00      	cmp	r3, #0
 800383c:	d013      	beq.n	8003866 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003842:	4a4b      	ldr	r2, [pc, #300]	; (8003970 <HAL_UART_IRQHandler+0x30c>)
 8003844:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800384a:	4618      	mov	r0, r3
 800384c:	f7fd fdee 	bl	800142c <HAL_DMA_Abort_IT>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d017      	beq.n	8003886 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800385a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003860:	4610      	mov	r0, r2
 8003862:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003864:	e00f      	b.n	8003886 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 f8fe 	bl	8003a68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800386c:	e00b      	b.n	8003886 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f000 f8fa 	bl	8003a68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003874:	e007      	b.n	8003886 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f8f6 	bl	8003a68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003884:	e0e5      	b.n	8003a52 <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003886:	bf00      	nop
    return;
 8003888:	e0e3      	b.n	8003a52 <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800388e:	2b01      	cmp	r3, #1
 8003890:	f040 80a9 	bne.w	80039e6 <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f003 0310 	and.w	r3, r3, #16
 800389a:	2b00      	cmp	r3, #0
 800389c:	f000 80a3 	beq.w	80039e6 <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	f003 0310 	and.w	r3, r3, #16
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 809d 	beq.w	80039e6 <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2210      	movs	r2, #16
 80038b2:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038be:	2b40      	cmp	r3, #64	; 0x40
 80038c0:	d158      	bne.n	8003974 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80038cc:	893b      	ldrh	r3, [r7, #8]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f000 80c1 	beq.w	8003a56 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80038da:	893a      	ldrh	r2, [r7, #8]
 80038dc:	429a      	cmp	r2, r3
 80038de:	f080 80ba 	bcs.w	8003a56 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	893a      	ldrh	r2, [r7, #8]
 80038e6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0320 	and.w	r3, r3, #32
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d12a      	bne.n	8003950 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003908:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0201 	bic.w	r2, r2, #1
 8003918:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003928:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2220      	movs	r2, #32
 800392e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f022 0210 	bic.w	r2, r2, #16
 8003944:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800394a:	4618      	mov	r0, r3
 800394c:	f7fd fd30 	bl	80013b0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800395c:	b29b      	uxth	r3, r3
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	b29b      	uxth	r3, r3
 8003962:	4619      	mov	r1, r3
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f889 	bl	8003a7c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800396a:	e074      	b.n	8003a56 <HAL_UART_IRQHandler+0x3f2>
 800396c:	04000120 	.word	0x04000120
 8003970:	080043e7 	.word	0x080043e7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003980:	b29b      	uxth	r3, r3
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800398c:	b29b      	uxth	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d063      	beq.n	8003a5a <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 8003992:	897b      	ldrh	r3, [r7, #10]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d060      	beq.n	8003a5a <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80039a6:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f022 0201 	bic.w	r2, r2, #1
 80039b6:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2220      	movs	r2, #32
 80039bc:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 0210 	bic.w	r2, r2, #16
 80039d8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039da:	897b      	ldrh	r3, [r7, #10]
 80039dc:	4619      	mov	r1, r3
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f84c 	bl	8003a7c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80039e4:	e039      	b.n	8003a5a <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00d      	beq.n	8003a0c <HAL_UART_IRQHandler+0x3a8>
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d008      	beq.n	8003a0c <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003a02:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f000 fe6d 	bl	80046e4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a0a:	e029      	b.n	8003a60 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00d      	beq.n	8003a32 <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d008      	beq.n	8003a32 <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d01a      	beq.n	8003a5e <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	4798      	blx	r3
    }
    return;
 8003a30:	e015      	b.n	8003a5e <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d011      	beq.n	8003a60 <HAL_UART_IRQHandler+0x3fc>
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00c      	beq.n	8003a60 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 fd5b 	bl	8004502 <UART_EndTransmit_IT>
    return;
 8003a4c:	e008      	b.n	8003a60 <HAL_UART_IRQHandler+0x3fc>
      return;
 8003a4e:	bf00      	nop
 8003a50:	e006      	b.n	8003a60 <HAL_UART_IRQHandler+0x3fc>
    return;
 8003a52:	bf00      	nop
 8003a54:	e004      	b.n	8003a60 <HAL_UART_IRQHandler+0x3fc>
      return;
 8003a56:	bf00      	nop
 8003a58:	e002      	b.n	8003a60 <HAL_UART_IRQHandler+0x3fc>
      return;
 8003a5a:	bf00      	nop
 8003a5c:	e000      	b.n	8003a60 <HAL_UART_IRQHandler+0x3fc>
    return;
 8003a5e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003a60:	3720      	adds	r7, #32
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop

08003a68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	460b      	mov	r3, r1
 8003a86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a94:	b5b0      	push	{r4, r5, r7, lr}
 8003a96:	b088      	sub	sp, #32
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689a      	ldr	r2, [r3, #8]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	69db      	ldr	r3, [r3, #28]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	4bad      	ldr	r3, [pc, #692]	; (8003d74 <UART_SetConfig+0x2e0>)
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	6812      	ldr	r2, [r2, #0]
 8003ac6:	69f9      	ldr	r1, [r7, #28]
 8003ac8:	430b      	orrs	r3, r1
 8003aca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68da      	ldr	r2, [r3, #12]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4aa2      	ldr	r2, [pc, #648]	; (8003d78 <UART_SetConfig+0x2e4>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d004      	beq.n	8003afc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	69fa      	ldr	r2, [r7, #28]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	69fa      	ldr	r2, [r7, #28]
 8003b0c:	430a      	orrs	r2, r1
 8003b0e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a99      	ldr	r2, [pc, #612]	; (8003d7c <UART_SetConfig+0x2e8>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d121      	bne.n	8003b5e <UART_SetConfig+0xca>
 8003b1a:	4b99      	ldr	r3, [pc, #612]	; (8003d80 <UART_SetConfig+0x2ec>)
 8003b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b20:	f003 0303 	and.w	r3, r3, #3
 8003b24:	2b03      	cmp	r3, #3
 8003b26:	d817      	bhi.n	8003b58 <UART_SetConfig+0xc4>
 8003b28:	a201      	add	r2, pc, #4	; (adr r2, 8003b30 <UART_SetConfig+0x9c>)
 8003b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b2e:	bf00      	nop
 8003b30:	08003b41 	.word	0x08003b41
 8003b34:	08003b4d 	.word	0x08003b4d
 8003b38:	08003b47 	.word	0x08003b47
 8003b3c:	08003b53 	.word	0x08003b53
 8003b40:	2301      	movs	r3, #1
 8003b42:	76fb      	strb	r3, [r7, #27]
 8003b44:	e0e7      	b.n	8003d16 <UART_SetConfig+0x282>
 8003b46:	2302      	movs	r3, #2
 8003b48:	76fb      	strb	r3, [r7, #27]
 8003b4a:	e0e4      	b.n	8003d16 <UART_SetConfig+0x282>
 8003b4c:	2304      	movs	r3, #4
 8003b4e:	76fb      	strb	r3, [r7, #27]
 8003b50:	e0e1      	b.n	8003d16 <UART_SetConfig+0x282>
 8003b52:	2308      	movs	r3, #8
 8003b54:	76fb      	strb	r3, [r7, #27]
 8003b56:	e0de      	b.n	8003d16 <UART_SetConfig+0x282>
 8003b58:	2310      	movs	r3, #16
 8003b5a:	76fb      	strb	r3, [r7, #27]
 8003b5c:	e0db      	b.n	8003d16 <UART_SetConfig+0x282>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a88      	ldr	r2, [pc, #544]	; (8003d84 <UART_SetConfig+0x2f0>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d132      	bne.n	8003bce <UART_SetConfig+0x13a>
 8003b68:	4b85      	ldr	r3, [pc, #532]	; (8003d80 <UART_SetConfig+0x2ec>)
 8003b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b6e:	f003 030c 	and.w	r3, r3, #12
 8003b72:	2b0c      	cmp	r3, #12
 8003b74:	d828      	bhi.n	8003bc8 <UART_SetConfig+0x134>
 8003b76:	a201      	add	r2, pc, #4	; (adr r2, 8003b7c <UART_SetConfig+0xe8>)
 8003b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b7c:	08003bb1 	.word	0x08003bb1
 8003b80:	08003bc9 	.word	0x08003bc9
 8003b84:	08003bc9 	.word	0x08003bc9
 8003b88:	08003bc9 	.word	0x08003bc9
 8003b8c:	08003bbd 	.word	0x08003bbd
 8003b90:	08003bc9 	.word	0x08003bc9
 8003b94:	08003bc9 	.word	0x08003bc9
 8003b98:	08003bc9 	.word	0x08003bc9
 8003b9c:	08003bb7 	.word	0x08003bb7
 8003ba0:	08003bc9 	.word	0x08003bc9
 8003ba4:	08003bc9 	.word	0x08003bc9
 8003ba8:	08003bc9 	.word	0x08003bc9
 8003bac:	08003bc3 	.word	0x08003bc3
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	76fb      	strb	r3, [r7, #27]
 8003bb4:	e0af      	b.n	8003d16 <UART_SetConfig+0x282>
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	76fb      	strb	r3, [r7, #27]
 8003bba:	e0ac      	b.n	8003d16 <UART_SetConfig+0x282>
 8003bbc:	2304      	movs	r3, #4
 8003bbe:	76fb      	strb	r3, [r7, #27]
 8003bc0:	e0a9      	b.n	8003d16 <UART_SetConfig+0x282>
 8003bc2:	2308      	movs	r3, #8
 8003bc4:	76fb      	strb	r3, [r7, #27]
 8003bc6:	e0a6      	b.n	8003d16 <UART_SetConfig+0x282>
 8003bc8:	2310      	movs	r3, #16
 8003bca:	76fb      	strb	r3, [r7, #27]
 8003bcc:	e0a3      	b.n	8003d16 <UART_SetConfig+0x282>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a6d      	ldr	r2, [pc, #436]	; (8003d88 <UART_SetConfig+0x2f4>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d120      	bne.n	8003c1a <UART_SetConfig+0x186>
 8003bd8:	4b69      	ldr	r3, [pc, #420]	; (8003d80 <UART_SetConfig+0x2ec>)
 8003bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bde:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003be2:	2b30      	cmp	r3, #48	; 0x30
 8003be4:	d013      	beq.n	8003c0e <UART_SetConfig+0x17a>
 8003be6:	2b30      	cmp	r3, #48	; 0x30
 8003be8:	d814      	bhi.n	8003c14 <UART_SetConfig+0x180>
 8003bea:	2b20      	cmp	r3, #32
 8003bec:	d009      	beq.n	8003c02 <UART_SetConfig+0x16e>
 8003bee:	2b20      	cmp	r3, #32
 8003bf0:	d810      	bhi.n	8003c14 <UART_SetConfig+0x180>
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d002      	beq.n	8003bfc <UART_SetConfig+0x168>
 8003bf6:	2b10      	cmp	r3, #16
 8003bf8:	d006      	beq.n	8003c08 <UART_SetConfig+0x174>
 8003bfa:	e00b      	b.n	8003c14 <UART_SetConfig+0x180>
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	76fb      	strb	r3, [r7, #27]
 8003c00:	e089      	b.n	8003d16 <UART_SetConfig+0x282>
 8003c02:	2302      	movs	r3, #2
 8003c04:	76fb      	strb	r3, [r7, #27]
 8003c06:	e086      	b.n	8003d16 <UART_SetConfig+0x282>
 8003c08:	2304      	movs	r3, #4
 8003c0a:	76fb      	strb	r3, [r7, #27]
 8003c0c:	e083      	b.n	8003d16 <UART_SetConfig+0x282>
 8003c0e:	2308      	movs	r3, #8
 8003c10:	76fb      	strb	r3, [r7, #27]
 8003c12:	e080      	b.n	8003d16 <UART_SetConfig+0x282>
 8003c14:	2310      	movs	r3, #16
 8003c16:	76fb      	strb	r3, [r7, #27]
 8003c18:	e07d      	b.n	8003d16 <UART_SetConfig+0x282>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a5b      	ldr	r2, [pc, #364]	; (8003d8c <UART_SetConfig+0x2f8>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d120      	bne.n	8003c66 <UART_SetConfig+0x1d2>
 8003c24:	4b56      	ldr	r3, [pc, #344]	; (8003d80 <UART_SetConfig+0x2ec>)
 8003c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c2a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003c2e:	2bc0      	cmp	r3, #192	; 0xc0
 8003c30:	d013      	beq.n	8003c5a <UART_SetConfig+0x1c6>
 8003c32:	2bc0      	cmp	r3, #192	; 0xc0
 8003c34:	d814      	bhi.n	8003c60 <UART_SetConfig+0x1cc>
 8003c36:	2b80      	cmp	r3, #128	; 0x80
 8003c38:	d009      	beq.n	8003c4e <UART_SetConfig+0x1ba>
 8003c3a:	2b80      	cmp	r3, #128	; 0x80
 8003c3c:	d810      	bhi.n	8003c60 <UART_SetConfig+0x1cc>
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d002      	beq.n	8003c48 <UART_SetConfig+0x1b4>
 8003c42:	2b40      	cmp	r3, #64	; 0x40
 8003c44:	d006      	beq.n	8003c54 <UART_SetConfig+0x1c0>
 8003c46:	e00b      	b.n	8003c60 <UART_SetConfig+0x1cc>
 8003c48:	2300      	movs	r3, #0
 8003c4a:	76fb      	strb	r3, [r7, #27]
 8003c4c:	e063      	b.n	8003d16 <UART_SetConfig+0x282>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	76fb      	strb	r3, [r7, #27]
 8003c52:	e060      	b.n	8003d16 <UART_SetConfig+0x282>
 8003c54:	2304      	movs	r3, #4
 8003c56:	76fb      	strb	r3, [r7, #27]
 8003c58:	e05d      	b.n	8003d16 <UART_SetConfig+0x282>
 8003c5a:	2308      	movs	r3, #8
 8003c5c:	76fb      	strb	r3, [r7, #27]
 8003c5e:	e05a      	b.n	8003d16 <UART_SetConfig+0x282>
 8003c60:	2310      	movs	r3, #16
 8003c62:	76fb      	strb	r3, [r7, #27]
 8003c64:	e057      	b.n	8003d16 <UART_SetConfig+0x282>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a49      	ldr	r2, [pc, #292]	; (8003d90 <UART_SetConfig+0x2fc>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d125      	bne.n	8003cbc <UART_SetConfig+0x228>
 8003c70:	4b43      	ldr	r3, [pc, #268]	; (8003d80 <UART_SetConfig+0x2ec>)
 8003c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c7a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c7e:	d017      	beq.n	8003cb0 <UART_SetConfig+0x21c>
 8003c80:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c84:	d817      	bhi.n	8003cb6 <UART_SetConfig+0x222>
 8003c86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c8a:	d00b      	beq.n	8003ca4 <UART_SetConfig+0x210>
 8003c8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c90:	d811      	bhi.n	8003cb6 <UART_SetConfig+0x222>
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <UART_SetConfig+0x20a>
 8003c96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c9a:	d006      	beq.n	8003caa <UART_SetConfig+0x216>
 8003c9c:	e00b      	b.n	8003cb6 <UART_SetConfig+0x222>
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	76fb      	strb	r3, [r7, #27]
 8003ca2:	e038      	b.n	8003d16 <UART_SetConfig+0x282>
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	76fb      	strb	r3, [r7, #27]
 8003ca8:	e035      	b.n	8003d16 <UART_SetConfig+0x282>
 8003caa:	2304      	movs	r3, #4
 8003cac:	76fb      	strb	r3, [r7, #27]
 8003cae:	e032      	b.n	8003d16 <UART_SetConfig+0x282>
 8003cb0:	2308      	movs	r3, #8
 8003cb2:	76fb      	strb	r3, [r7, #27]
 8003cb4:	e02f      	b.n	8003d16 <UART_SetConfig+0x282>
 8003cb6:	2310      	movs	r3, #16
 8003cb8:	76fb      	strb	r3, [r7, #27]
 8003cba:	e02c      	b.n	8003d16 <UART_SetConfig+0x282>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a2d      	ldr	r2, [pc, #180]	; (8003d78 <UART_SetConfig+0x2e4>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d125      	bne.n	8003d12 <UART_SetConfig+0x27e>
 8003cc6:	4b2e      	ldr	r3, [pc, #184]	; (8003d80 <UART_SetConfig+0x2ec>)
 8003cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ccc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003cd0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003cd4:	d017      	beq.n	8003d06 <UART_SetConfig+0x272>
 8003cd6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003cda:	d817      	bhi.n	8003d0c <UART_SetConfig+0x278>
 8003cdc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ce0:	d00b      	beq.n	8003cfa <UART_SetConfig+0x266>
 8003ce2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ce6:	d811      	bhi.n	8003d0c <UART_SetConfig+0x278>
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d003      	beq.n	8003cf4 <UART_SetConfig+0x260>
 8003cec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cf0:	d006      	beq.n	8003d00 <UART_SetConfig+0x26c>
 8003cf2:	e00b      	b.n	8003d0c <UART_SetConfig+0x278>
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	76fb      	strb	r3, [r7, #27]
 8003cf8:	e00d      	b.n	8003d16 <UART_SetConfig+0x282>
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	76fb      	strb	r3, [r7, #27]
 8003cfe:	e00a      	b.n	8003d16 <UART_SetConfig+0x282>
 8003d00:	2304      	movs	r3, #4
 8003d02:	76fb      	strb	r3, [r7, #27]
 8003d04:	e007      	b.n	8003d16 <UART_SetConfig+0x282>
 8003d06:	2308      	movs	r3, #8
 8003d08:	76fb      	strb	r3, [r7, #27]
 8003d0a:	e004      	b.n	8003d16 <UART_SetConfig+0x282>
 8003d0c:	2310      	movs	r3, #16
 8003d0e:	76fb      	strb	r3, [r7, #27]
 8003d10:	e001      	b.n	8003d16 <UART_SetConfig+0x282>
 8003d12:	2310      	movs	r3, #16
 8003d14:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a17      	ldr	r2, [pc, #92]	; (8003d78 <UART_SetConfig+0x2e4>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	f040 8087 	bne.w	8003e30 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003d22:	7efb      	ldrb	r3, [r7, #27]
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d837      	bhi.n	8003d98 <UART_SetConfig+0x304>
 8003d28:	a201      	add	r2, pc, #4	; (adr r2, 8003d30 <UART_SetConfig+0x29c>)
 8003d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d2e:	bf00      	nop
 8003d30:	08003d55 	.word	0x08003d55
 8003d34:	08003d99 	.word	0x08003d99
 8003d38:	08003d5d 	.word	0x08003d5d
 8003d3c:	08003d99 	.word	0x08003d99
 8003d40:	08003d63 	.word	0x08003d63
 8003d44:	08003d99 	.word	0x08003d99
 8003d48:	08003d99 	.word	0x08003d99
 8003d4c:	08003d99 	.word	0x08003d99
 8003d50:	08003d6b 	.word	0x08003d6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d54:	f7fe fb4c 	bl	80023f0 <HAL_RCC_GetPCLK1Freq>
 8003d58:	6178      	str	r0, [r7, #20]
        break;
 8003d5a:	e022      	b.n	8003da2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d5c:	4b0d      	ldr	r3, [pc, #52]	; (8003d94 <UART_SetConfig+0x300>)
 8003d5e:	617b      	str	r3, [r7, #20]
        break;
 8003d60:	e01f      	b.n	8003da2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d62:	f7fe faad 	bl	80022c0 <HAL_RCC_GetSysClockFreq>
 8003d66:	6178      	str	r0, [r7, #20]
        break;
 8003d68:	e01b      	b.n	8003da2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d6e:	617b      	str	r3, [r7, #20]
        break;
 8003d70:	e017      	b.n	8003da2 <UART_SetConfig+0x30e>
 8003d72:	bf00      	nop
 8003d74:	efff69f3 	.word	0xefff69f3
 8003d78:	40008000 	.word	0x40008000
 8003d7c:	40013800 	.word	0x40013800
 8003d80:	40021000 	.word	0x40021000
 8003d84:	40004400 	.word	0x40004400
 8003d88:	40004800 	.word	0x40004800
 8003d8c:	40004c00 	.word	0x40004c00
 8003d90:	40005000 	.word	0x40005000
 8003d94:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	76bb      	strb	r3, [r7, #26]
        break;
 8003da0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 80f1 	beq.w	8003f8c <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685a      	ldr	r2, [r3, #4]
 8003dae:	4613      	mov	r3, r2
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	4413      	add	r3, r2
 8003db4:	697a      	ldr	r2, [r7, #20]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d305      	bcc.n	8003dc6 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d902      	bls.n	8003dcc <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	76bb      	strb	r3, [r7, #26]
 8003dca:	e0df      	b.n	8003f8c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f04f 0100 	mov.w	r1, #0
 8003dd4:	f04f 0200 	mov.w	r2, #0
 8003dd8:	f04f 0300 	mov.w	r3, #0
 8003ddc:	020b      	lsls	r3, r1, #8
 8003dde:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003de2:	0202      	lsls	r2, r0, #8
 8003de4:	6879      	ldr	r1, [r7, #4]
 8003de6:	6849      	ldr	r1, [r1, #4]
 8003de8:	0849      	lsrs	r1, r1, #1
 8003dea:	4608      	mov	r0, r1
 8003dec:	f04f 0100 	mov.w	r1, #0
 8003df0:	1814      	adds	r4, r2, r0
 8003df2:	eb43 0501 	adc.w	r5, r3, r1
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	f04f 0300 	mov.w	r3, #0
 8003e00:	4620      	mov	r0, r4
 8003e02:	4629      	mov	r1, r5
 8003e04:	f7fc f9ec 	bl	80001e0 <__aeabi_uldivmod>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e16:	d308      	bcc.n	8003e2a <UART_SetConfig+0x396>
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e1e:	d204      	bcs.n	8003e2a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	60da      	str	r2, [r3, #12]
 8003e28:	e0b0      	b.n	8003f8c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	76bb      	strb	r3, [r7, #26]
 8003e2e:	e0ad      	b.n	8003f8c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	69db      	ldr	r3, [r3, #28]
 8003e34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e38:	d15c      	bne.n	8003ef4 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8003e3a:	7efb      	ldrb	r3, [r7, #27]
 8003e3c:	2b08      	cmp	r3, #8
 8003e3e:	d828      	bhi.n	8003e92 <UART_SetConfig+0x3fe>
 8003e40:	a201      	add	r2, pc, #4	; (adr r2, 8003e48 <UART_SetConfig+0x3b4>)
 8003e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e46:	bf00      	nop
 8003e48:	08003e6d 	.word	0x08003e6d
 8003e4c:	08003e75 	.word	0x08003e75
 8003e50:	08003e7d 	.word	0x08003e7d
 8003e54:	08003e93 	.word	0x08003e93
 8003e58:	08003e83 	.word	0x08003e83
 8003e5c:	08003e93 	.word	0x08003e93
 8003e60:	08003e93 	.word	0x08003e93
 8003e64:	08003e93 	.word	0x08003e93
 8003e68:	08003e8b 	.word	0x08003e8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e6c:	f7fe fac0 	bl	80023f0 <HAL_RCC_GetPCLK1Freq>
 8003e70:	6178      	str	r0, [r7, #20]
        break;
 8003e72:	e013      	b.n	8003e9c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e74:	f7fe fad2 	bl	800241c <HAL_RCC_GetPCLK2Freq>
 8003e78:	6178      	str	r0, [r7, #20]
        break;
 8003e7a:	e00f      	b.n	8003e9c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e7c:	4b49      	ldr	r3, [pc, #292]	; (8003fa4 <UART_SetConfig+0x510>)
 8003e7e:	617b      	str	r3, [r7, #20]
        break;
 8003e80:	e00c      	b.n	8003e9c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e82:	f7fe fa1d 	bl	80022c0 <HAL_RCC_GetSysClockFreq>
 8003e86:	6178      	str	r0, [r7, #20]
        break;
 8003e88:	e008      	b.n	8003e9c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e8e:	617b      	str	r3, [r7, #20]
        break;
 8003e90:	e004      	b.n	8003e9c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003e92:	2300      	movs	r3, #0
 8003e94:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	76bb      	strb	r3, [r7, #26]
        break;
 8003e9a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d074      	beq.n	8003f8c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	005a      	lsls	r2, r3, #1
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	085b      	lsrs	r3, r3, #1
 8003eac:	441a      	add	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	2b0f      	cmp	r3, #15
 8003ebe:	d916      	bls.n	8003eee <UART_SetConfig+0x45a>
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ec6:	d212      	bcs.n	8003eee <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	f023 030f 	bic.w	r3, r3, #15
 8003ed0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	085b      	lsrs	r3, r3, #1
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	f003 0307 	and.w	r3, r3, #7
 8003edc:	b29a      	uxth	r2, r3
 8003ede:	89fb      	ldrh	r3, [r7, #14]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	89fa      	ldrh	r2, [r7, #14]
 8003eea:	60da      	str	r2, [r3, #12]
 8003eec:	e04e      	b.n	8003f8c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	76bb      	strb	r3, [r7, #26]
 8003ef2:	e04b      	b.n	8003f8c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ef4:	7efb      	ldrb	r3, [r7, #27]
 8003ef6:	2b08      	cmp	r3, #8
 8003ef8:	d827      	bhi.n	8003f4a <UART_SetConfig+0x4b6>
 8003efa:	a201      	add	r2, pc, #4	; (adr r2, 8003f00 <UART_SetConfig+0x46c>)
 8003efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f00:	08003f25 	.word	0x08003f25
 8003f04:	08003f2d 	.word	0x08003f2d
 8003f08:	08003f35 	.word	0x08003f35
 8003f0c:	08003f4b 	.word	0x08003f4b
 8003f10:	08003f3b 	.word	0x08003f3b
 8003f14:	08003f4b 	.word	0x08003f4b
 8003f18:	08003f4b 	.word	0x08003f4b
 8003f1c:	08003f4b 	.word	0x08003f4b
 8003f20:	08003f43 	.word	0x08003f43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f24:	f7fe fa64 	bl	80023f0 <HAL_RCC_GetPCLK1Freq>
 8003f28:	6178      	str	r0, [r7, #20]
        break;
 8003f2a:	e013      	b.n	8003f54 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f2c:	f7fe fa76 	bl	800241c <HAL_RCC_GetPCLK2Freq>
 8003f30:	6178      	str	r0, [r7, #20]
        break;
 8003f32:	e00f      	b.n	8003f54 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f34:	4b1b      	ldr	r3, [pc, #108]	; (8003fa4 <UART_SetConfig+0x510>)
 8003f36:	617b      	str	r3, [r7, #20]
        break;
 8003f38:	e00c      	b.n	8003f54 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f3a:	f7fe f9c1 	bl	80022c0 <HAL_RCC_GetSysClockFreq>
 8003f3e:	6178      	str	r0, [r7, #20]
        break;
 8003f40:	e008      	b.n	8003f54 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f46:	617b      	str	r3, [r7, #20]
        break;
 8003f48:	e004      	b.n	8003f54 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	76bb      	strb	r3, [r7, #26]
        break;
 8003f52:	bf00      	nop
    }

    if (pclk != 0U)
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d018      	beq.n	8003f8c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	085a      	lsrs	r2, r3, #1
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	441a      	add	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	2b0f      	cmp	r3, #15
 8003f74:	d908      	bls.n	8003f88 <UART_SetConfig+0x4f4>
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f7c:	d204      	bcs.n	8003f88 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	693a      	ldr	r2, [r7, #16]
 8003f84:	60da      	str	r2, [r3, #12]
 8003f86:	e001      	b.n	8003f8c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003f98:	7ebb      	ldrb	r3, [r7, #26]
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3720      	adds	r7, #32
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	00f42400 	.word	0x00f42400

08003fa8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb4:	f003 0301 	and.w	r3, r3, #1
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d00a      	beq.n	8003fd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00a      	beq.n	8003ff4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00a      	beq.n	8004016 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	430a      	orrs	r2, r1
 8004014:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401a:	f003 0308 	and.w	r3, r3, #8
 800401e:	2b00      	cmp	r3, #0
 8004020:	d00a      	beq.n	8004038 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	430a      	orrs	r2, r1
 8004036:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403c:	f003 0310 	and.w	r3, r3, #16
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00a      	beq.n	800405a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	430a      	orrs	r2, r1
 8004058:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405e:	f003 0320 	and.w	r3, r3, #32
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00a      	beq.n	800407c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004084:	2b00      	cmp	r3, #0
 8004086:	d01a      	beq.n	80040be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	430a      	orrs	r2, r1
 800409c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040a6:	d10a      	bne.n	80040be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	430a      	orrs	r2, r1
 80040bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00a      	beq.n	80040e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	430a      	orrs	r2, r1
 80040de:	605a      	str	r2, [r3, #4]
  }
}
 80040e0:	bf00      	nop
 80040e2:	370c      	adds	r7, #12
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af02      	add	r7, sp, #8
 80040f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80040fc:	f7fd f86a 	bl	80011d4 <HAL_GetTick>
 8004100:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0308 	and.w	r3, r3, #8
 800410c:	2b08      	cmp	r3, #8
 800410e:	d10e      	bne.n	800412e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004110:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004114:	9300      	str	r3, [sp, #0]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f82d 	bl	800417e <UART_WaitOnFlagUntilTimeout>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e023      	b.n	8004176 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0304 	and.w	r3, r3, #4
 8004138:	2b04      	cmp	r3, #4
 800413a:	d10e      	bne.n	800415a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800413c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004140:	9300      	str	r3, [sp, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 f817 	bl	800417e <UART_WaitOnFlagUntilTimeout>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e00d      	b.n	8004176 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2220      	movs	r2, #32
 800415e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2220      	movs	r2, #32
 8004164:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}

0800417e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800417e:	b580      	push	{r7, lr}
 8004180:	b084      	sub	sp, #16
 8004182:	af00      	add	r7, sp, #0
 8004184:	60f8      	str	r0, [r7, #12]
 8004186:	60b9      	str	r1, [r7, #8]
 8004188:	603b      	str	r3, [r7, #0]
 800418a:	4613      	mov	r3, r2
 800418c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800418e:	e05e      	b.n	800424e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004196:	d05a      	beq.n	800424e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004198:	f7fd f81c 	bl	80011d4 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	69ba      	ldr	r2, [r7, #24]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d302      	bcc.n	80041ae <UART_WaitOnFlagUntilTimeout+0x30>
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d11b      	bne.n	80041e6 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80041bc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0201 	bic.w	r2, r2, #1
 80041cc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2220      	movs	r2, #32
 80041d2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2220      	movs	r2, #32
 80041d8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e043      	b.n	800426e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0304 	and.w	r3, r3, #4
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d02c      	beq.n	800424e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004202:	d124      	bne.n	800424e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800420c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800421c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	689a      	ldr	r2, [r3, #8]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 0201 	bic.w	r2, r2, #1
 800422c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2220      	movs	r2, #32
 8004232:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2220      	movs	r2, #32
 8004238:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2220      	movs	r2, #32
 800423e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e00f      	b.n	800426e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	69da      	ldr	r2, [r3, #28]
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	4013      	ands	r3, r2
 8004258:	68ba      	ldr	r2, [r7, #8]
 800425a:	429a      	cmp	r2, r3
 800425c:	bf0c      	ite	eq
 800425e:	2301      	moveq	r3, #1
 8004260:	2300      	movne	r3, #0
 8004262:	b2db      	uxtb	r3, r3
 8004264:	461a      	mov	r2, r3
 8004266:	79fb      	ldrb	r3, [r7, #7]
 8004268:	429a      	cmp	r2, r3
 800426a:	d091      	beq.n	8004190 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
	...

08004278 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	4613      	mov	r3, r2
 8004284:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	68ba      	ldr	r2, [r7, #8]
 800428a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	88fa      	ldrh	r2, [r7, #6]
 8004290:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	88fa      	ldrh	r2, [r7, #6]
 8004298:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042aa:	d10e      	bne.n	80042ca <UART_Start_Receive_IT+0x52>
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d105      	bne.n	80042c0 <UART_Start_Receive_IT+0x48>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80042ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80042be:	e02d      	b.n	800431c <UART_Start_Receive_IT+0xa4>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	22ff      	movs	r2, #255	; 0xff
 80042c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80042c8:	e028      	b.n	800431c <UART_Start_Receive_IT+0xa4>
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d10d      	bne.n	80042ee <UART_Start_Receive_IT+0x76>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d104      	bne.n	80042e4 <UART_Start_Receive_IT+0x6c>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	22ff      	movs	r2, #255	; 0xff
 80042de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80042e2:	e01b      	b.n	800431c <UART_Start_Receive_IT+0xa4>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	227f      	movs	r2, #127	; 0x7f
 80042e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80042ec:	e016      	b.n	800431c <UART_Start_Receive_IT+0xa4>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80042f6:	d10d      	bne.n	8004314 <UART_Start_Receive_IT+0x9c>
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	691b      	ldr	r3, [r3, #16]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d104      	bne.n	800430a <UART_Start_Receive_IT+0x92>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	227f      	movs	r2, #127	; 0x7f
 8004304:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004308:	e008      	b.n	800431c <UART_Start_Receive_IT+0xa4>
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	223f      	movs	r2, #63	; 0x3f
 800430e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004312:	e003      	b.n	800431c <UART_Start_Receive_IT+0xa4>
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2222      	movs	r2, #34	; 0x22
 8004328:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f042 0201 	orr.w	r2, r2, #1
 8004338:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004342:	d107      	bne.n	8004354 <UART_Start_Receive_IT+0xdc>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d103      	bne.n	8004354 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	4a0c      	ldr	r2, [pc, #48]	; (8004380 <UART_Start_Receive_IT+0x108>)
 8004350:	665a      	str	r2, [r3, #100]	; 0x64
 8004352:	e002      	b.n	800435a <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	4a0b      	ldr	r2, [pc, #44]	; (8004384 <UART_Start_Receive_IT+0x10c>)
 8004358:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8004370:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3714      	adds	r7, #20
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr
 8004380:	0800460d 	.word	0x0800460d
 8004384:	08004535 	.word	0x08004535

08004388 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800439e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689a      	ldr	r2, [r3, #8]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 0201 	bic.w	r2, r2, #1
 80043ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d107      	bne.n	80043c8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0210 	bic.w	r2, r2, #16
 80043c6:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2220      	movs	r2, #32
 80043cc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	665a      	str	r2, [r3, #100]	; 0x64
}
 80043da:	bf00      	nop
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr

080043e6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80043e6:	b580      	push	{r7, lr}
 80043e8:	b084      	sub	sp, #16
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f7ff fb2f 	bl	8003a68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800440a:	bf00      	nop
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}

08004412 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004412:	b480      	push	{r7}
 8004414:	b083      	sub	sp, #12
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800441e:	2b21      	cmp	r3, #33	; 0x21
 8004420:	d12b      	bne.n	800447a <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004428:	b29b      	uxth	r3, r3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d110      	bne.n	8004450 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800443c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800444c:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800444e:	e014      	b.n	800447a <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004454:	781a      	ldrb	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	b292      	uxth	r2, r2
 800445c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004462:	1c5a      	adds	r2, r3, #1
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800446e:	b29b      	uxth	r3, r3
 8004470:	3b01      	subs	r3, #1
 8004472:	b29a      	uxth	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800447a:	bf00      	nop
 800447c:	370c      	adds	r7, #12
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr

08004486 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004486:	b480      	push	{r7}
 8004488:	b085      	sub	sp, #20
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004492:	2b21      	cmp	r3, #33	; 0x21
 8004494:	d12f      	bne.n	80044f6 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800449c:	b29b      	uxth	r3, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d110      	bne.n	80044c4 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044b0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044c0:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80044c2:	e018      	b.n	80044f6 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	881a      	ldrh	r2, [r3, #0]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044d6:	b292      	uxth	r2, r2
 80044d8:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044de:	1c9a      	adds	r2, r3, #2
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	3b01      	subs	r3, #1
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80044f6:	bf00      	nop
 80044f8:	3714      	adds	r7, #20
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr

08004502 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004502:	b580      	push	{r7, lr}
 8004504:	b082      	sub	sp, #8
 8004506:	af00      	add	r7, sp, #0
 8004508:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004518:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2220      	movs	r2, #32
 800451e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fc f97a 	bl	8000820 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800452c:	bf00      	nop
 800452e:	3708      	adds	r7, #8
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004542:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004548:	2b22      	cmp	r3, #34	; 0x22
 800454a:	d151      	bne.n	80045f0 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004552:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004554:	89bb      	ldrh	r3, [r7, #12]
 8004556:	b2d9      	uxtb	r1, r3
 8004558:	89fb      	ldrh	r3, [r7, #14]
 800455a:	b2da      	uxtb	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004560:	400a      	ands	r2, r1
 8004562:	b2d2      	uxtb	r2, r2
 8004564:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800456a:	1c5a      	adds	r2, r3, #1
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004576:	b29b      	uxth	r3, r3
 8004578:	3b01      	subs	r3, #1
 800457a:	b29a      	uxth	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d13a      	bne.n	8004604 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800459c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0201 	bic.w	r2, r2, #1
 80045ac:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2220      	movs	r2, #32
 80045b2:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d10f      	bne.n	80045e2 <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f022 0210 	bic.w	r2, r2, #16
 80045d0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80045d8:	4619      	mov	r1, r3
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f7ff fa4e 	bl	8003a7c <HAL_UARTEx_RxEventCallback>
 80045e0:	e002      	b.n	80045e8 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f7fc f8fa 	bl	80007dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80045ee:	e009      	b.n	8004604 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	8b1b      	ldrh	r3, [r3, #24]
 80045f6:	b29a      	uxth	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f042 0208 	orr.w	r2, r2, #8
 8004600:	b292      	uxth	r2, r2
 8004602:	831a      	strh	r2, [r3, #24]
}
 8004604:	bf00      	nop
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800461a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004620:	2b22      	cmp	r3, #34	; 0x22
 8004622:	d151      	bne.n	80046c8 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800462a:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004630:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8004632:	89ba      	ldrh	r2, [r7, #12]
 8004634:	89fb      	ldrh	r3, [r7, #14]
 8004636:	4013      	ands	r3, r2
 8004638:	b29a      	uxth	r2, r3
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004642:	1c9a      	adds	r2, r3, #2
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800464e:	b29b      	uxth	r3, r3
 8004650:	3b01      	subs	r3, #1
 8004652:	b29a      	uxth	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004660:	b29b      	uxth	r3, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d13a      	bne.n	80046dc <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004674:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	689a      	ldr	r2, [r3, #8]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0201 	bic.w	r2, r2, #1
 8004684:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2220      	movs	r2, #32
 800468a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004696:	2b01      	cmp	r3, #1
 8004698:	d10f      	bne.n	80046ba <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f022 0210 	bic.w	r2, r2, #16
 80046a8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80046b0:	4619      	mov	r1, r3
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f7ff f9e2 	bl	8003a7c <HAL_UARTEx_RxEventCallback>
 80046b8:	e002      	b.n	80046c0 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7fc f88e 	bl	80007dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80046c6:	e009      	b.n	80046dc <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	8b1b      	ldrh	r3, [r3, #24]
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f042 0208 	orr.w	r2, r2, #8
 80046d8:	b292      	uxth	r2, r2
 80046da:	831a      	strh	r2, [r3, #24]
}
 80046dc:	bf00      	nop
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80046ec:	bf00      	nop
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <__NVIC_SetPriority>:
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	4603      	mov	r3, r0
 8004700:	6039      	str	r1, [r7, #0]
 8004702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004708:	2b00      	cmp	r3, #0
 800470a:	db0a      	blt.n	8004722 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	b2da      	uxtb	r2, r3
 8004710:	490c      	ldr	r1, [pc, #48]	; (8004744 <__NVIC_SetPriority+0x4c>)
 8004712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004716:	0112      	lsls	r2, r2, #4
 8004718:	b2d2      	uxtb	r2, r2
 800471a:	440b      	add	r3, r1
 800471c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004720:	e00a      	b.n	8004738 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	b2da      	uxtb	r2, r3
 8004726:	4908      	ldr	r1, [pc, #32]	; (8004748 <__NVIC_SetPriority+0x50>)
 8004728:	79fb      	ldrb	r3, [r7, #7]
 800472a:	f003 030f 	and.w	r3, r3, #15
 800472e:	3b04      	subs	r3, #4
 8004730:	0112      	lsls	r2, r2, #4
 8004732:	b2d2      	uxtb	r2, r2
 8004734:	440b      	add	r3, r1
 8004736:	761a      	strb	r2, [r3, #24]
}
 8004738:	bf00      	nop
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr
 8004744:	e000e100 	.word	0xe000e100
 8004748:	e000ed00 	.word	0xe000ed00

0800474c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800474c:	b580      	push	{r7, lr}
 800474e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004750:	4b05      	ldr	r3, [pc, #20]	; (8004768 <SysTick_Handler+0x1c>)
 8004752:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004754:	f002 ffde 	bl	8007714 <xTaskGetSchedulerState>
 8004758:	4603      	mov	r3, r0
 800475a:	2b01      	cmp	r3, #1
 800475c:	d001      	beq.n	8004762 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800475e:	f003 fefb 	bl	8008558 <xPortSysTickHandler>
  }
}
 8004762:	bf00      	nop
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	e000e010 	.word	0xe000e010

0800476c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800476c:	b580      	push	{r7, lr}
 800476e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004770:	2100      	movs	r1, #0
 8004772:	f06f 0004 	mvn.w	r0, #4
 8004776:	f7ff ffbf 	bl	80046f8 <__NVIC_SetPriority>
#endif
}
 800477a:	bf00      	nop
 800477c:	bd80      	pop	{r7, pc}
	...

08004780 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004786:	f3ef 8305 	mrs	r3, IPSR
 800478a:	603b      	str	r3, [r7, #0]
  return(result);
 800478c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800478e:	2b00      	cmp	r3, #0
 8004790:	d003      	beq.n	800479a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004792:	f06f 0305 	mvn.w	r3, #5
 8004796:	607b      	str	r3, [r7, #4]
 8004798:	e00c      	b.n	80047b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800479a:	4b0a      	ldr	r3, [pc, #40]	; (80047c4 <osKernelInitialize+0x44>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d105      	bne.n	80047ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80047a2:	4b08      	ldr	r3, [pc, #32]	; (80047c4 <osKernelInitialize+0x44>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80047a8:	2300      	movs	r3, #0
 80047aa:	607b      	str	r3, [r7, #4]
 80047ac:	e002      	b.n	80047b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80047ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80047b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80047b4:	687b      	ldr	r3, [r7, #4]
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	20000090 	.word	0x20000090

080047c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047ce:	f3ef 8305 	mrs	r3, IPSR
 80047d2:	603b      	str	r3, [r7, #0]
  return(result);
 80047d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d003      	beq.n	80047e2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80047da:	f06f 0305 	mvn.w	r3, #5
 80047de:	607b      	str	r3, [r7, #4]
 80047e0:	e010      	b.n	8004804 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80047e2:	4b0b      	ldr	r3, [pc, #44]	; (8004810 <osKernelStart+0x48>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d109      	bne.n	80047fe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80047ea:	f7ff ffbf 	bl	800476c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80047ee:	4b08      	ldr	r3, [pc, #32]	; (8004810 <osKernelStart+0x48>)
 80047f0:	2202      	movs	r2, #2
 80047f2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80047f4:	f002 faa8 	bl	8006d48 <vTaskStartScheduler>
      stat = osOK;
 80047f8:	2300      	movs	r3, #0
 80047fa:	607b      	str	r3, [r7, #4]
 80047fc:	e002      	b.n	8004804 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80047fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004802:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004804:	687b      	ldr	r3, [r7, #4]
}
 8004806:	4618      	mov	r0, r3
 8004808:	3708      	adds	r7, #8
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	20000090 	.word	0x20000090

08004814 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004814:	b580      	push	{r7, lr}
 8004816:	b08e      	sub	sp, #56	; 0x38
 8004818:	af04      	add	r7, sp, #16
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004820:	2300      	movs	r3, #0
 8004822:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004824:	f3ef 8305 	mrs	r3, IPSR
 8004828:	617b      	str	r3, [r7, #20]
  return(result);
 800482a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800482c:	2b00      	cmp	r3, #0
 800482e:	d17e      	bne.n	800492e <osThreadNew+0x11a>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d07b      	beq.n	800492e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004836:	2380      	movs	r3, #128	; 0x80
 8004838:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800483a:	2318      	movs	r3, #24
 800483c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800483e:	2300      	movs	r3, #0
 8004840:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004842:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004846:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d045      	beq.n	80048da <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d002      	beq.n	800485c <osThreadNew+0x48>
        name = attr->name;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d002      	beq.n	800486a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d008      	beq.n	8004882 <osThreadNew+0x6e>
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	2b38      	cmp	r3, #56	; 0x38
 8004874:	d805      	bhi.n	8004882 <osThreadNew+0x6e>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d001      	beq.n	8004886 <osThreadNew+0x72>
        return (NULL);
 8004882:	2300      	movs	r3, #0
 8004884:	e054      	b.n	8004930 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	695b      	ldr	r3, [r3, #20]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	089b      	lsrs	r3, r3, #2
 8004894:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00e      	beq.n	80048bc <osThreadNew+0xa8>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	2b5b      	cmp	r3, #91	; 0x5b
 80048a4:	d90a      	bls.n	80048bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d006      	beq.n	80048bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <osThreadNew+0xa8>
        mem = 1;
 80048b6:	2301      	movs	r3, #1
 80048b8:	61bb      	str	r3, [r7, #24]
 80048ba:	e010      	b.n	80048de <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d10c      	bne.n	80048de <osThreadNew+0xca>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d108      	bne.n	80048de <osThreadNew+0xca>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d104      	bne.n	80048de <osThreadNew+0xca>
          mem = 0;
 80048d4:	2300      	movs	r3, #0
 80048d6:	61bb      	str	r3, [r7, #24]
 80048d8:	e001      	b.n	80048de <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80048da:	2300      	movs	r3, #0
 80048dc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d110      	bne.n	8004906 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80048ec:	9202      	str	r2, [sp, #8]
 80048ee:	9301      	str	r3, [sp, #4]
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	6a3a      	ldr	r2, [r7, #32]
 80048f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80048fa:	68f8      	ldr	r0, [r7, #12]
 80048fc:	f001 ff48 	bl	8006790 <xTaskCreateStatic>
 8004900:	4603      	mov	r3, r0
 8004902:	613b      	str	r3, [r7, #16]
 8004904:	e013      	b.n	800492e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d110      	bne.n	800492e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800490c:	6a3b      	ldr	r3, [r7, #32]
 800490e:	b29a      	uxth	r2, r3
 8004910:	f107 0310 	add.w	r3, r7, #16
 8004914:	9301      	str	r3, [sp, #4]
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	9300      	str	r3, [sp, #0]
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f001 ff93 	bl	800684a <xTaskCreate>
 8004924:	4603      	mov	r3, r0
 8004926:	2b01      	cmp	r3, #1
 8004928:	d001      	beq.n	800492e <osThreadNew+0x11a>
            hTask = NULL;
 800492a:	2300      	movs	r3, #0
 800492c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800492e:	693b      	ldr	r3, [r7, #16]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3728      	adds	r7, #40	; 0x28
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004944:	f3ef 8305 	mrs	r3, IPSR
 8004948:	60fb      	str	r3, [r7, #12]
  return(result);
 800494a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800494c:	2b00      	cmp	r3, #0
 800494e:	d003      	beq.n	8004958 <osThreadSuspend+0x20>
    stat = osErrorISR;
 8004950:	f06f 0305 	mvn.w	r3, #5
 8004954:	617b      	str	r3, [r7, #20]
 8004956:	e00b      	b.n	8004970 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d103      	bne.n	8004966 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 800495e:	f06f 0303 	mvn.w	r3, #3
 8004962:	617b      	str	r3, [r7, #20]
 8004964:	e004      	b.n	8004970 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8004966:	2300      	movs	r3, #0
 8004968:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 800496a:	6938      	ldr	r0, [r7, #16]
 800496c:	f002 f8e6 	bl	8006b3c <vTaskSuspend>
  }

  return (stat);
 8004970:	697b      	ldr	r3, [r7, #20]
}
 8004972:	4618      	mov	r0, r3
 8004974:	3718      	adds	r7, #24
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}

0800497a <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 800497a:	b580      	push	{r7, lr}
 800497c:	b086      	sub	sp, #24
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004986:	f3ef 8305 	mrs	r3, IPSR
 800498a:	60fb      	str	r3, [r7, #12]
  return(result);
 800498c:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <osThreadResume+0x20>
    stat = osErrorISR;
 8004992:	f06f 0305 	mvn.w	r3, #5
 8004996:	617b      	str	r3, [r7, #20]
 8004998:	e00b      	b.n	80049b2 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d103      	bne.n	80049a8 <osThreadResume+0x2e>
    stat = osErrorParameter;
 80049a0:	f06f 0303 	mvn.w	r3, #3
 80049a4:	617b      	str	r3, [r7, #20]
 80049a6:	e004      	b.n	80049b2 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 80049a8:	2300      	movs	r3, #0
 80049aa:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 80049ac:	6938      	ldr	r0, [r7, #16]
 80049ae:	f002 f96d 	bl	8006c8c <vTaskResume>
  }

  return (stat);
 80049b2:	697b      	ldr	r3, [r7, #20]
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3718      	adds	r7, #24
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049c4:	f3ef 8305 	mrs	r3, IPSR
 80049c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80049ca:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d003      	beq.n	80049d8 <osDelay+0x1c>
    stat = osErrorISR;
 80049d0:	f06f 0305 	mvn.w	r3, #5
 80049d4:	60fb      	str	r3, [r7, #12]
 80049d6:	e007      	b.n	80049e8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80049d8:	2300      	movs	r3, #0
 80049da:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d002      	beq.n	80049e8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f002 f876 	bl	8006ad4 <vTaskDelay>
    }
  }

  return (stat);
 80049e8:	68fb      	ldr	r3, [r7, #12]
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3710      	adds	r7, #16
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}

080049f2 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 80049f2:	b580      	push	{r7, lr}
 80049f4:	b086      	sub	sp, #24
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 80049fa:	2300      	movs	r3, #0
 80049fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049fe:	f3ef 8305 	mrs	r3, IPSR
 8004a02:	60fb      	str	r3, [r7, #12]
  return(result);
 8004a04:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d12d      	bne.n	8004a66 <osEventFlagsNew+0x74>
    mem = -1;
 8004a0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a0e:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d015      	beq.n	8004a42 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d006      	beq.n	8004a2c <osEventFlagsNew+0x3a>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	2b1f      	cmp	r3, #31
 8004a24:	d902      	bls.n	8004a2c <osEventFlagsNew+0x3a>
        mem = 1;
 8004a26:	2301      	movs	r3, #1
 8004a28:	613b      	str	r3, [r7, #16]
 8004a2a:	e00c      	b.n	8004a46 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d108      	bne.n	8004a46 <osEventFlagsNew+0x54>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d104      	bne.n	8004a46 <osEventFlagsNew+0x54>
          mem = 0;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	613b      	str	r3, [r7, #16]
 8004a40:	e001      	b.n	8004a46 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8004a42:	2300      	movs	r3, #0
 8004a44:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d106      	bne.n	8004a5a <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	4618      	mov	r0, r3
 8004a52:	f000 fb6f 	bl	8005134 <xEventGroupCreateStatic>
 8004a56:	6178      	str	r0, [r7, #20]
 8004a58:	e005      	b.n	8004a66 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d102      	bne.n	8004a66 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8004a60:	f000 fb9f 	bl	80051a2 <xEventGroupCreate>
 8004a64:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8004a66:	697b      	ldr	r3, [r7, #20]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b086      	sub	sp, #24
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d004      	beq.n	8004a8e <osEventFlagsSet+0x1e>
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d003      	beq.n	8004a96 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8004a8e:	f06f 0303 	mvn.w	r3, #3
 8004a92:	617b      	str	r3, [r7, #20]
 8004a94:	e028      	b.n	8004ae8 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a96:	f3ef 8305 	mrs	r3, IPSR
 8004a9a:	60fb      	str	r3, [r7, #12]
  return(result);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d01d      	beq.n	8004ade <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8004aa6:	f107 0308 	add.w	r3, r7, #8
 8004aaa:	461a      	mov	r2, r3
 8004aac:	6839      	ldr	r1, [r7, #0]
 8004aae:	6938      	ldr	r0, [r7, #16]
 8004ab0:	f000 fd98 	bl	80055e4 <xEventGroupSetBitsFromISR>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d103      	bne.n	8004ac2 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8004aba:	f06f 0302 	mvn.w	r3, #2
 8004abe:	617b      	str	r3, [r7, #20]
 8004ac0:	e012      	b.n	8004ae8 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d00d      	beq.n	8004ae8 <osEventFlagsSet+0x78>
 8004acc:	4b09      	ldr	r3, [pc, #36]	; (8004af4 <osEventFlagsSet+0x84>)
 8004ace:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ad2:	601a      	str	r2, [r3, #0]
 8004ad4:	f3bf 8f4f 	dsb	sy
 8004ad8:	f3bf 8f6f 	isb	sy
 8004adc:	e004      	b.n	8004ae8 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8004ade:	6839      	ldr	r1, [r7, #0]
 8004ae0:	6938      	ldr	r0, [r7, #16]
 8004ae2:	f000 fcb7 	bl	8005454 <xEventGroupSetBits>
 8004ae6:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004ae8:	697b      	ldr	r3, [r7, #20]
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3718      	adds	r7, #24
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	e000ed04 	.word	0xe000ed04

08004af8 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d004      	beq.n	8004b16 <osEventFlagsClear+0x1e>
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 8004b16:	f06f 0303 	mvn.w	r3, #3
 8004b1a:	617b      	str	r3, [r7, #20]
 8004b1c:	e019      	b.n	8004b52 <osEventFlagsClear+0x5a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b1e:	f3ef 8305 	mrs	r3, IPSR
 8004b22:	60fb      	str	r3, [r7, #12]
  return(result);
 8004b24:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00e      	beq.n	8004b48 <osEventFlagsClear+0x50>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8004b2a:	6938      	ldr	r0, [r7, #16]
 8004b2c:	f000 fc6e 	bl	800540c <xEventGroupGetBitsFromISR>
 8004b30:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8004b32:	6839      	ldr	r1, [r7, #0]
 8004b34:	6938      	ldr	r0, [r7, #16]
 8004b36:	f000 fc55 	bl	80053e4 <xEventGroupClearBitsFromISR>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d108      	bne.n	8004b52 <osEventFlagsClear+0x5a>
      rflags = (uint32_t)osErrorResource;
 8004b40:	f06f 0302 	mvn.w	r3, #2
 8004b44:	617b      	str	r3, [r7, #20]
 8004b46:	e004      	b.n	8004b52 <osEventFlagsClear+0x5a>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8004b48:	6839      	ldr	r1, [r7, #0]
 8004b4a:	6938      	ldr	r0, [r7, #16]
 8004b4c:	f000 fc12 	bl	8005374 <xEventGroupClearBits>
 8004b50:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004b52:	697b      	ldr	r3, [r7, #20]
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3718      	adds	r7, #24
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b08c      	sub	sp, #48	; 0x30
 8004b60:	af02      	add	r7, sp, #8
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
 8004b68:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d004      	beq.n	8004b7e <osEventFlagsWait+0x22>
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d003      	beq.n	8004b86 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8004b7e:	f06f 0303 	mvn.w	r3, #3
 8004b82:	61fb      	str	r3, [r7, #28]
 8004b84:	e04b      	b.n	8004c1e <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b86:	f3ef 8305 	mrs	r3, IPSR
 8004b8a:	617b      	str	r3, [r7, #20]
  return(result);
 8004b8c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 8004b92:	f06f 0305 	mvn.w	r3, #5
 8004b96:	61fb      	str	r3, [r7, #28]
 8004b98:	e041      	b.n	8004c1e <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d002      	beq.n	8004baa <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8004ba8:	e001      	b.n	8004bae <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8004baa:	2300      	movs	r3, #0
 8004bac:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f003 0302 	and.w	r3, r3, #2
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d002      	beq.n	8004bbe <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	623b      	str	r3, [r7, #32]
 8004bbc:	e001      	b.n	8004bc2 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	9300      	str	r3, [sp, #0]
 8004bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc8:	6a3a      	ldr	r2, [r7, #32]
 8004bca:	68b9      	ldr	r1, [r7, #8]
 8004bcc:	69b8      	ldr	r0, [r7, #24]
 8004bce:	f000 fb03 	bl	80051d8 <xEventGroupWaitBits>
 8004bd2:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d010      	beq.n	8004c00 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 8004bde:	68ba      	ldr	r2, [r7, #8]
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	4013      	ands	r3, r2
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d019      	beq.n	8004c1e <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d003      	beq.n	8004bf8 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 8004bf0:	f06f 0301 	mvn.w	r3, #1
 8004bf4:	61fb      	str	r3, [r7, #28]
 8004bf6:	e012      	b.n	8004c1e <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004bf8:	f06f 0302 	mvn.w	r3, #2
 8004bfc:	61fb      	str	r3, [r7, #28]
 8004bfe:	e00e      	b.n	8004c1e <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	4013      	ands	r3, r2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d109      	bne.n	8004c1e <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d003      	beq.n	8004c18 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 8004c10:	f06f 0301 	mvn.w	r3, #1
 8004c14:	61fb      	str	r3, [r7, #28]
 8004c16:	e002      	b.n	8004c1e <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004c18:	f06f 0302 	mvn.w	r3, #2
 8004c1c:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8004c1e:	69fb      	ldr	r3, [r7, #28]
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3728      	adds	r7, #40	; 0x28
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b08a      	sub	sp, #40	; 0x28
 8004c2c:	af02      	add	r7, sp, #8
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004c34:	2300      	movs	r3, #0
 8004c36:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c38:	f3ef 8305 	mrs	r3, IPSR
 8004c3c:	613b      	str	r3, [r7, #16]
  return(result);
 8004c3e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d175      	bne.n	8004d30 <osSemaphoreNew+0x108>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d072      	beq.n	8004d30 <osSemaphoreNew+0x108>
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d86e      	bhi.n	8004d30 <osSemaphoreNew+0x108>
    mem = -1;
 8004c52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c56:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d015      	beq.n	8004c8a <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d006      	beq.n	8004c74 <osSemaphoreNew+0x4c>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	2b4f      	cmp	r3, #79	; 0x4f
 8004c6c:	d902      	bls.n	8004c74 <osSemaphoreNew+0x4c>
        mem = 1;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	61bb      	str	r3, [r7, #24]
 8004c72:	e00c      	b.n	8004c8e <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d108      	bne.n	8004c8e <osSemaphoreNew+0x66>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d104      	bne.n	8004c8e <osSemaphoreNew+0x66>
          mem = 0;
 8004c84:	2300      	movs	r3, #0
 8004c86:	61bb      	str	r3, [r7, #24]
 8004c88:	e001      	b.n	8004c8e <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c94:	d04c      	beq.n	8004d30 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d128      	bne.n	8004cee <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d10a      	bne.n	8004cb8 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	2203      	movs	r2, #3
 8004ca8:	9200      	str	r2, [sp, #0]
 8004caa:	2200      	movs	r2, #0
 8004cac:	2100      	movs	r1, #0
 8004cae:	2001      	movs	r0, #1
 8004cb0:	f000 fdc8 	bl	8005844 <xQueueGenericCreateStatic>
 8004cb4:	61f8      	str	r0, [r7, #28]
 8004cb6:	e005      	b.n	8004cc4 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8004cb8:	2203      	movs	r2, #3
 8004cba:	2100      	movs	r1, #0
 8004cbc:	2001      	movs	r0, #1
 8004cbe:	f000 fe39 	bl	8005934 <xQueueGenericCreate>
 8004cc2:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d022      	beq.n	8004d10 <osSemaphoreNew+0xe8>
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d01f      	beq.n	8004d10 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	2100      	movs	r1, #0
 8004cd6:	69f8      	ldr	r0, [r7, #28]
 8004cd8:	f000 fef4 	bl	8005ac4 <xQueueGenericSend>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d016      	beq.n	8004d10 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8004ce2:	69f8      	ldr	r0, [r7, #28]
 8004ce4:	f001 fb80 	bl	80063e8 <vQueueDelete>
            hSemaphore = NULL;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	61fb      	str	r3, [r7, #28]
 8004cec:	e010      	b.n	8004d10 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d108      	bne.n	8004d06 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	68b9      	ldr	r1, [r7, #8]
 8004cfc:	68f8      	ldr	r0, [r7, #12]
 8004cfe:	f000 fe76 	bl	80059ee <xQueueCreateCountingSemaphoreStatic>
 8004d02:	61f8      	str	r0, [r7, #28]
 8004d04:	e004      	b.n	8004d10 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004d06:	68b9      	ldr	r1, [r7, #8]
 8004d08:	68f8      	ldr	r0, [r7, #12]
 8004d0a:	f000 fea7 	bl	8005a5c <xQueueCreateCountingSemaphore>
 8004d0e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d00c      	beq.n	8004d30 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d003      	beq.n	8004d24 <osSemaphoreNew+0xfc>
          name = attr->name;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	617b      	str	r3, [r7, #20]
 8004d22:	e001      	b.n	8004d28 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8004d24:	2300      	movs	r3, #0
 8004d26:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8004d28:	6979      	ldr	r1, [r7, #20]
 8004d2a:	69f8      	ldr	r0, [r7, #28]
 8004d2c:	f001 fca8 	bl	8006680 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004d30:	69fb      	ldr	r3, [r7, #28]
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3720      	adds	r7, #32
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
	...

08004d3c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b086      	sub	sp, #24
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d103      	bne.n	8004d5c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8004d54:	f06f 0303 	mvn.w	r3, #3
 8004d58:	617b      	str	r3, [r7, #20]
 8004d5a:	e039      	b.n	8004dd0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d5c:	f3ef 8305 	mrs	r3, IPSR
 8004d60:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d62:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d022      	beq.n	8004dae <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d003      	beq.n	8004d76 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8004d6e:	f06f 0303 	mvn.w	r3, #3
 8004d72:	617b      	str	r3, [r7, #20]
 8004d74:	e02c      	b.n	8004dd0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8004d76:	2300      	movs	r3, #0
 8004d78:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8004d7a:	f107 0308 	add.w	r3, r7, #8
 8004d7e:	461a      	mov	r2, r3
 8004d80:	2100      	movs	r1, #0
 8004d82:	6938      	ldr	r0, [r7, #16]
 8004d84:	f001 fab0 	bl	80062e8 <xQueueReceiveFromISR>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d003      	beq.n	8004d96 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8004d8e:	f06f 0302 	mvn.w	r3, #2
 8004d92:	617b      	str	r3, [r7, #20]
 8004d94:	e01c      	b.n	8004dd0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d019      	beq.n	8004dd0 <osSemaphoreAcquire+0x94>
 8004d9c:	4b0f      	ldr	r3, [pc, #60]	; (8004ddc <osSemaphoreAcquire+0xa0>)
 8004d9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004da2:	601a      	str	r2, [r3, #0]
 8004da4:	f3bf 8f4f 	dsb	sy
 8004da8:	f3bf 8f6f 	isb	sy
 8004dac:	e010      	b.n	8004dd0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8004dae:	6839      	ldr	r1, [r7, #0]
 8004db0:	6938      	ldr	r0, [r7, #16]
 8004db2:	f001 f98d 	bl	80060d0 <xQueueSemaphoreTake>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d009      	beq.n	8004dd0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d003      	beq.n	8004dca <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8004dc2:	f06f 0301 	mvn.w	r3, #1
 8004dc6:	617b      	str	r3, [r7, #20]
 8004dc8:	e002      	b.n	8004dd0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8004dca:	f06f 0302 	mvn.w	r3, #2
 8004dce:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004dd0:	697b      	ldr	r3, [r7, #20]
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3718      	adds	r7, #24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	e000ed04 	.word	0xe000ed04

08004de0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004dec:	2300      	movs	r3, #0
 8004dee:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d103      	bne.n	8004dfe <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8004df6:	f06f 0303 	mvn.w	r3, #3
 8004dfa:	617b      	str	r3, [r7, #20]
 8004dfc:	e02c      	b.n	8004e58 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004dfe:	f3ef 8305 	mrs	r3, IPSR
 8004e02:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e04:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d01a      	beq.n	8004e40 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004e0e:	f107 0308 	add.w	r3, r7, #8
 8004e12:	4619      	mov	r1, r3
 8004e14:	6938      	ldr	r0, [r7, #16]
 8004e16:	f000 ffee 	bl	8005df6 <xQueueGiveFromISR>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d003      	beq.n	8004e28 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8004e20:	f06f 0302 	mvn.w	r3, #2
 8004e24:	617b      	str	r3, [r7, #20]
 8004e26:	e017      	b.n	8004e58 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d014      	beq.n	8004e58 <osSemaphoreRelease+0x78>
 8004e2e:	4b0d      	ldr	r3, [pc, #52]	; (8004e64 <osSemaphoreRelease+0x84>)
 8004e30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e34:	601a      	str	r2, [r3, #0]
 8004e36:	f3bf 8f4f 	dsb	sy
 8004e3a:	f3bf 8f6f 	isb	sy
 8004e3e:	e00b      	b.n	8004e58 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004e40:	2300      	movs	r3, #0
 8004e42:	2200      	movs	r2, #0
 8004e44:	2100      	movs	r1, #0
 8004e46:	6938      	ldr	r0, [r7, #16]
 8004e48:	f000 fe3c 	bl	8005ac4 <xQueueGenericSend>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d002      	beq.n	8004e58 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8004e52:	f06f 0302 	mvn.w	r3, #2
 8004e56:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004e58:	697b      	ldr	r3, [r7, #20]
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3718      	adds	r7, #24
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	e000ed04 	.word	0xe000ed04

08004e68 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b08a      	sub	sp, #40	; 0x28
 8004e6c:	af02      	add	r7, sp, #8
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004e74:	2300      	movs	r3, #0
 8004e76:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e78:	f3ef 8305 	mrs	r3, IPSR
 8004e7c:	613b      	str	r3, [r7, #16]
  return(result);
 8004e7e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d15f      	bne.n	8004f44 <osMessageQueueNew+0xdc>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d05c      	beq.n	8004f44 <osMessageQueueNew+0xdc>
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d059      	beq.n	8004f44 <osMessageQueueNew+0xdc>
    mem = -1;
 8004e90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e94:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d029      	beq.n	8004ef0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d012      	beq.n	8004eca <osMessageQueueNew+0x62>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	2b4f      	cmp	r3, #79	; 0x4f
 8004eaa:	d90e      	bls.n	8004eca <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d00a      	beq.n	8004eca <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	695a      	ldr	r2, [r3, #20]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	68b9      	ldr	r1, [r7, #8]
 8004ebc:	fb01 f303 	mul.w	r3, r1, r3
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d302      	bcc.n	8004eca <osMessageQueueNew+0x62>
        mem = 1;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	61bb      	str	r3, [r7, #24]
 8004ec8:	e014      	b.n	8004ef4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d110      	bne.n	8004ef4 <osMessageQueueNew+0x8c>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10c      	bne.n	8004ef4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d108      	bne.n	8004ef4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d104      	bne.n	8004ef4 <osMessageQueueNew+0x8c>
          mem = 0;
 8004eea:	2300      	movs	r3, #0
 8004eec:	61bb      	str	r3, [r7, #24]
 8004eee:	e001      	b.n	8004ef4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d10b      	bne.n	8004f12 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	691a      	ldr	r2, [r3, #16]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	2100      	movs	r1, #0
 8004f04:	9100      	str	r1, [sp, #0]
 8004f06:	68b9      	ldr	r1, [r7, #8]
 8004f08:	68f8      	ldr	r0, [r7, #12]
 8004f0a:	f000 fc9b 	bl	8005844 <xQueueGenericCreateStatic>
 8004f0e:	61f8      	str	r0, [r7, #28]
 8004f10:	e008      	b.n	8004f24 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d105      	bne.n	8004f24 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004f18:	2200      	movs	r2, #0
 8004f1a:	68b9      	ldr	r1, [r7, #8]
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 fd09 	bl	8005934 <xQueueGenericCreate>
 8004f22:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d00c      	beq.n	8004f44 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d003      	beq.n	8004f38 <osMessageQueueNew+0xd0>
        name = attr->name;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	617b      	str	r3, [r7, #20]
 8004f36:	e001      	b.n	8004f3c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004f3c:	6979      	ldr	r1, [r7, #20]
 8004f3e:	69f8      	ldr	r0, [r7, #28]
 8004f40:	f001 fb9e 	bl	8006680 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004f44:	69fb      	ldr	r3, [r7, #28]
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3720      	adds	r7, #32
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
	...

08004f50 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	603b      	str	r3, [r7, #0]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004f64:	2300      	movs	r3, #0
 8004f66:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f68:	f3ef 8305 	mrs	r3, IPSR
 8004f6c:	617b      	str	r3, [r7, #20]
  return(result);
 8004f6e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d028      	beq.n	8004fc6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d005      	beq.n	8004f86 <osMessageQueuePut+0x36>
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d002      	beq.n	8004f86 <osMessageQueuePut+0x36>
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d003      	beq.n	8004f8e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004f86:	f06f 0303 	mvn.w	r3, #3
 8004f8a:	61fb      	str	r3, [r7, #28]
 8004f8c:	e038      	b.n	8005000 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004f92:	f107 0210 	add.w	r2, r7, #16
 8004f96:	2300      	movs	r3, #0
 8004f98:	68b9      	ldr	r1, [r7, #8]
 8004f9a:	69b8      	ldr	r0, [r7, #24]
 8004f9c:	f000 fe90 	bl	8005cc0 <xQueueGenericSendFromISR>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d003      	beq.n	8004fae <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8004fa6:	f06f 0302 	mvn.w	r3, #2
 8004faa:	61fb      	str	r3, [r7, #28]
 8004fac:	e028      	b.n	8005000 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d025      	beq.n	8005000 <osMessageQueuePut+0xb0>
 8004fb4:	4b15      	ldr	r3, [pc, #84]	; (800500c <osMessageQueuePut+0xbc>)
 8004fb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fba:	601a      	str	r2, [r3, #0]
 8004fbc:	f3bf 8f4f 	dsb	sy
 8004fc0:	f3bf 8f6f 	isb	sy
 8004fc4:	e01c      	b.n	8005000 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004fc6:	69bb      	ldr	r3, [r7, #24]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d002      	beq.n	8004fd2 <osMessageQueuePut+0x82>
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d103      	bne.n	8004fda <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8004fd2:	f06f 0303 	mvn.w	r3, #3
 8004fd6:	61fb      	str	r3, [r7, #28]
 8004fd8:	e012      	b.n	8005000 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004fda:	2300      	movs	r3, #0
 8004fdc:	683a      	ldr	r2, [r7, #0]
 8004fde:	68b9      	ldr	r1, [r7, #8]
 8004fe0:	69b8      	ldr	r0, [r7, #24]
 8004fe2:	f000 fd6f 	bl	8005ac4 <xQueueGenericSend>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d009      	beq.n	8005000 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d003      	beq.n	8004ffa <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004ff2:	f06f 0301 	mvn.w	r3, #1
 8004ff6:	61fb      	str	r3, [r7, #28]
 8004ff8:	e002      	b.n	8005000 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004ffa:	f06f 0302 	mvn.w	r3, #2
 8004ffe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005000:	69fb      	ldr	r3, [r7, #28]
}
 8005002:	4618      	mov	r0, r3
 8005004:	3720      	adds	r7, #32
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	e000ed04 	.word	0xe000ed04

08005010 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005010:	b580      	push	{r7, lr}
 8005012:	b088      	sub	sp, #32
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
 800501c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005022:	2300      	movs	r3, #0
 8005024:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005026:	f3ef 8305 	mrs	r3, IPSR
 800502a:	617b      	str	r3, [r7, #20]
  return(result);
 800502c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800502e:	2b00      	cmp	r3, #0
 8005030:	d028      	beq.n	8005084 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d005      	beq.n	8005044 <osMessageQueueGet+0x34>
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d002      	beq.n	8005044 <osMessageQueueGet+0x34>
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d003      	beq.n	800504c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005044:	f06f 0303 	mvn.w	r3, #3
 8005048:	61fb      	str	r3, [r7, #28]
 800504a:	e037      	b.n	80050bc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800504c:	2300      	movs	r3, #0
 800504e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005050:	f107 0310 	add.w	r3, r7, #16
 8005054:	461a      	mov	r2, r3
 8005056:	68b9      	ldr	r1, [r7, #8]
 8005058:	69b8      	ldr	r0, [r7, #24]
 800505a:	f001 f945 	bl	80062e8 <xQueueReceiveFromISR>
 800505e:	4603      	mov	r3, r0
 8005060:	2b01      	cmp	r3, #1
 8005062:	d003      	beq.n	800506c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005064:	f06f 0302 	mvn.w	r3, #2
 8005068:	61fb      	str	r3, [r7, #28]
 800506a:	e027      	b.n	80050bc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d024      	beq.n	80050bc <osMessageQueueGet+0xac>
 8005072:	4b15      	ldr	r3, [pc, #84]	; (80050c8 <osMessageQueueGet+0xb8>)
 8005074:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005078:	601a      	str	r2, [r3, #0]
 800507a:	f3bf 8f4f 	dsb	sy
 800507e:	f3bf 8f6f 	isb	sy
 8005082:	e01b      	b.n	80050bc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d002      	beq.n	8005090 <osMessageQueueGet+0x80>
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d103      	bne.n	8005098 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005090:	f06f 0303 	mvn.w	r3, #3
 8005094:	61fb      	str	r3, [r7, #28]
 8005096:	e011      	b.n	80050bc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	68b9      	ldr	r1, [r7, #8]
 800509c:	69b8      	ldr	r0, [r7, #24]
 800509e:	f000 ff37 	bl	8005f10 <xQueueReceive>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d009      	beq.n	80050bc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d003      	beq.n	80050b6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80050ae:	f06f 0301 	mvn.w	r3, #1
 80050b2:	61fb      	str	r3, [r7, #28]
 80050b4:	e002      	b.n	80050bc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80050b6:	f06f 0302 	mvn.w	r3, #2
 80050ba:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80050bc:	69fb      	ldr	r3, [r7, #28]
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3720      	adds	r7, #32
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	e000ed04 	.word	0xe000ed04

080050cc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80050cc:	b480      	push	{r7}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4a07      	ldr	r2, [pc, #28]	; (80050f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80050dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	4a06      	ldr	r2, [pc, #24]	; (80050fc <vApplicationGetIdleTaskMemory+0x30>)
 80050e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2280      	movs	r2, #128	; 0x80
 80050e8:	601a      	str	r2, [r3, #0]
}
 80050ea:	bf00      	nop
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	20000094 	.word	0x20000094
 80050fc:	200000f0 	.word	0x200000f0

08005100 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005100:	b480      	push	{r7}
 8005102:	b085      	sub	sp, #20
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	4a07      	ldr	r2, [pc, #28]	; (800512c <vApplicationGetTimerTaskMemory+0x2c>)
 8005110:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	4a06      	ldr	r2, [pc, #24]	; (8005130 <vApplicationGetTimerTaskMemory+0x30>)
 8005116:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800511e:	601a      	str	r2, [r3, #0]
}
 8005120:	bf00      	nop
 8005122:	3714      	adds	r7, #20
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr
 800512c:	200002f0 	.word	0x200002f0
 8005130:	2000034c 	.word	0x2000034c

08005134 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8005134:	b580      	push	{r7, lr}
 8005136:	b086      	sub	sp, #24
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10a      	bne.n	8005158 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005146:	f383 8811 	msr	BASEPRI, r3
 800514a:	f3bf 8f6f 	isb	sy
 800514e:	f3bf 8f4f 	dsb	sy
 8005152:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005154:	bf00      	nop
 8005156:	e7fe      	b.n	8005156 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8005158:	2320      	movs	r3, #32
 800515a:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	2b20      	cmp	r3, #32
 8005160:	d00a      	beq.n	8005178 <xEventGroupCreateStatic+0x44>
	__asm volatile
 8005162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005166:	f383 8811 	msr	BASEPRI, r3
 800516a:	f3bf 8f6f 	isb	sy
 800516e:	f3bf 8f4f 	dsb	sy
 8005172:	60fb      	str	r3, [r7, #12]
}
 8005174:	bf00      	nop
 8005176:	e7fe      	b.n	8005176 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00a      	beq.n	8005198 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	2200      	movs	r2, #0
 8005186:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	3304      	adds	r3, #4
 800518c:	4618      	mov	r0, r3
 800518e:	f000 fa3d 	bl	800560c <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	2201      	movs	r2, #1
 8005196:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8005198:	697b      	ldr	r3, [r7, #20]
	}
 800519a:	4618      	mov	r0, r3
 800519c:	3718      	adds	r7, #24
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80051a2:	b580      	push	{r7, lr}
 80051a4:	b082      	sub	sp, #8
 80051a6:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80051a8:	2020      	movs	r0, #32
 80051aa:	f003 fa65 	bl	8008678 <pvPortMalloc>
 80051ae:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00a      	beq.n	80051cc <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	3304      	adds	r3, #4
 80051c0:	4618      	mov	r0, r3
 80051c2:	f000 fa23 	bl	800560c <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80051cc:	687b      	ldr	r3, [r7, #4]
	}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3708      	adds	r7, #8
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
	...

080051d8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b090      	sub	sp, #64	; 0x40
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
 80051e4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80051ea:	2300      	movs	r3, #0
 80051ec:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80051ee:	2300      	movs	r3, #0
 80051f0:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d10a      	bne.n	800520e <xEventGroupWaitBits+0x36>
	__asm volatile
 80051f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fc:	f383 8811 	msr	BASEPRI, r3
 8005200:	f3bf 8f6f 	isb	sy
 8005204:	f3bf 8f4f 	dsb	sy
 8005208:	623b      	str	r3, [r7, #32]
}
 800520a:	bf00      	nop
 800520c:	e7fe      	b.n	800520c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d00a      	beq.n	800522e <xEventGroupWaitBits+0x56>
	__asm volatile
 8005218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521c:	f383 8811 	msr	BASEPRI, r3
 8005220:	f3bf 8f6f 	isb	sy
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	61fb      	str	r3, [r7, #28]
}
 800522a:	bf00      	nop
 800522c:	e7fe      	b.n	800522c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d10a      	bne.n	800524a <xEventGroupWaitBits+0x72>
	__asm volatile
 8005234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005238:	f383 8811 	msr	BASEPRI, r3
 800523c:	f3bf 8f6f 	isb	sy
 8005240:	f3bf 8f4f 	dsb	sy
 8005244:	61bb      	str	r3, [r7, #24]
}
 8005246:	bf00      	nop
 8005248:	e7fe      	b.n	8005248 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800524a:	f002 fa63 	bl	8007714 <xTaskGetSchedulerState>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d102      	bne.n	800525a <xEventGroupWaitBits+0x82>
 8005254:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005256:	2b00      	cmp	r3, #0
 8005258:	d101      	bne.n	800525e <xEventGroupWaitBits+0x86>
 800525a:	2301      	movs	r3, #1
 800525c:	e000      	b.n	8005260 <xEventGroupWaitBits+0x88>
 800525e:	2300      	movs	r3, #0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d10a      	bne.n	800527a <xEventGroupWaitBits+0xa2>
	__asm volatile
 8005264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005268:	f383 8811 	msr	BASEPRI, r3
 800526c:	f3bf 8f6f 	isb	sy
 8005270:	f3bf 8f4f 	dsb	sy
 8005274:	617b      	str	r3, [r7, #20]
}
 8005276:	bf00      	nop
 8005278:	e7fe      	b.n	8005278 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800527a:	f001 fdcb 	bl	8006e14 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800527e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8005284:	683a      	ldr	r2, [r7, #0]
 8005286:	68b9      	ldr	r1, [r7, #8]
 8005288:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800528a:	f000 f988 	bl	800559e <prvTestWaitCondition>
 800528e:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8005290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005292:	2b00      	cmp	r3, #0
 8005294:	d00e      	beq.n	80052b4 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8005296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005298:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800529a:	2300      	movs	r3, #0
 800529c:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d028      	beq.n	80052f6 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80052a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	43db      	mvns	r3, r3
 80052ac:	401a      	ands	r2, r3
 80052ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052b0:	601a      	str	r2, [r3, #0]
 80052b2:	e020      	b.n	80052f6 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80052b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d104      	bne.n	80052c4 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80052ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052bc:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 80052be:	2301      	movs	r3, #1
 80052c0:	633b      	str	r3, [r7, #48]	; 0x30
 80052c2:	e018      	b.n	80052f6 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d003      	beq.n	80052d2 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80052ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80052d0:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d003      	beq.n	80052e0 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80052d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80052de:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80052e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052e2:	1d18      	adds	r0, r3, #4
 80052e4:	68ba      	ldr	r2, [r7, #8]
 80052e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e8:	4313      	orrs	r3, r2
 80052ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80052ec:	4619      	mov	r1, r3
 80052ee:	f001 ff89 	bl	8007204 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80052f2:	2300      	movs	r3, #0
 80052f4:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80052f6:	f001 fd9b 	bl	8006e30 <xTaskResumeAll>
 80052fa:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80052fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d031      	beq.n	8005366 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8005302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005304:	2b00      	cmp	r3, #0
 8005306:	d107      	bne.n	8005318 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8005308:	4b19      	ldr	r3, [pc, #100]	; (8005370 <xEventGroupWaitBits+0x198>)
 800530a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	f3bf 8f4f 	dsb	sy
 8005314:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8005318:	f002 fb72 	bl	8007a00 <uxTaskResetEventItemValue>
 800531c:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800531e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d11a      	bne.n	800535e <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8005328:	f003 f884 	bl	8008434 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800532c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	68b9      	ldr	r1, [r7, #8]
 8005336:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005338:	f000 f931 	bl	800559e <prvTestWaitCondition>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d009      	beq.n	8005356 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d006      	beq.n	8005356 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	43db      	mvns	r3, r3
 8005350:	401a      	ands	r2, r3
 8005352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005354:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8005356:	2301      	movs	r3, #1
 8005358:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800535a:	f003 f89b 	bl	8008494 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800535e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005360:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005364:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8005366:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005368:	4618      	mov	r0, r3
 800536a:	3740      	adds	r7, #64	; 0x40
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	e000ed04 	.word	0xe000ed04

08005374 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b086      	sub	sp, #24
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d10a      	bne.n	800539e <xEventGroupClearBits+0x2a>
	__asm volatile
 8005388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800538c:	f383 8811 	msr	BASEPRI, r3
 8005390:	f3bf 8f6f 	isb	sy
 8005394:	f3bf 8f4f 	dsb	sy
 8005398:	60fb      	str	r3, [r7, #12]
}
 800539a:	bf00      	nop
 800539c:	e7fe      	b.n	800539c <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00a      	beq.n	80053be <xEventGroupClearBits+0x4a>
	__asm volatile
 80053a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ac:	f383 8811 	msr	BASEPRI, r3
 80053b0:	f3bf 8f6f 	isb	sy
 80053b4:	f3bf 8f4f 	dsb	sy
 80053b8:	60bb      	str	r3, [r7, #8]
}
 80053ba:	bf00      	nop
 80053bc:	e7fe      	b.n	80053bc <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 80053be:	f003 f839 	bl	8008434 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	43db      	mvns	r3, r3
 80053d0:	401a      	ands	r2, r3
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 80053d6:	f003 f85d 	bl	8008494 <vPortExitCritical>

	return uxReturn;
 80053da:	693b      	ldr	r3, [r7, #16]
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3718      	adds	r7, #24
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80053ee:	2300      	movs	r3, #0
 80053f0:	683a      	ldr	r2, [r7, #0]
 80053f2:	6879      	ldr	r1, [r7, #4]
 80053f4:	4804      	ldr	r0, [pc, #16]	; (8005408 <xEventGroupClearBitsFromISR+0x24>)
 80053f6:	f002 fed1 	bl	800819c <xTimerPendFunctionCallFromISR>
 80053fa:	60f8      	str	r0, [r7, #12]

		return xReturn;
 80053fc:	68fb      	ldr	r3, [r7, #12]
	}
 80053fe:	4618      	mov	r0, r3
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	08005585 	.word	0x08005585

0800540c <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 800540c:	b480      	push	{r7}
 800540e:	b089      	sub	sp, #36	; 0x24
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005418:	f3ef 8211 	mrs	r2, BASEPRI
 800541c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005420:	f383 8811 	msr	BASEPRI, r3
 8005424:	f3bf 8f6f 	isb	sy
 8005428:	f3bf 8f4f 	dsb	sy
 800542c:	60fa      	str	r2, [r7, #12]
 800542e:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005430:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005432:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	617b      	str	r3, [r7, #20]
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005444:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8005446:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8005448:	4618      	mov	r0, r3
 800544a:	3724      	adds	r7, #36	; 0x24
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr

08005454 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b08e      	sub	sp, #56	; 0x38
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800545e:	2300      	movs	r3, #0
 8005460:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8005466:	2300      	movs	r3, #0
 8005468:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d10a      	bne.n	8005486 <xEventGroupSetBits+0x32>
	__asm volatile
 8005470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005474:	f383 8811 	msr	BASEPRI, r3
 8005478:	f3bf 8f6f 	isb	sy
 800547c:	f3bf 8f4f 	dsb	sy
 8005480:	613b      	str	r3, [r7, #16]
}
 8005482:	bf00      	nop
 8005484:	e7fe      	b.n	8005484 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800548c:	2b00      	cmp	r3, #0
 800548e:	d00a      	beq.n	80054a6 <xEventGroupSetBits+0x52>
	__asm volatile
 8005490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005494:	f383 8811 	msr	BASEPRI, r3
 8005498:	f3bf 8f6f 	isb	sy
 800549c:	f3bf 8f4f 	dsb	sy
 80054a0:	60fb      	str	r3, [r7, #12]
}
 80054a2:	bf00      	nop
 80054a4:	e7fe      	b.n	80054a4 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80054a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054a8:	3304      	adds	r3, #4
 80054aa:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80054ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ae:	3308      	adds	r3, #8
 80054b0:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80054b2:	f001 fcaf 	bl	8006e14 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80054b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80054bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	431a      	orrs	r2, r3
 80054c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054c6:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80054c8:	e03c      	b.n	8005544 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80054ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80054d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80054d6:	2300      	movs	r3, #0
 80054d8:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80054e0:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80054e2:	69bb      	ldr	r3, [r7, #24]
 80054e4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80054e8:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d108      	bne.n	8005506 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80054f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	69bb      	ldr	r3, [r7, #24]
 80054fa:	4013      	ands	r3, r2
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00b      	beq.n	8005518 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8005500:	2301      	movs	r3, #1
 8005502:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005504:	e008      	b.n	8005518 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8005506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	4013      	ands	r3, r2
 800550e:	69ba      	ldr	r2, [r7, #24]
 8005510:	429a      	cmp	r2, r3
 8005512:	d101      	bne.n	8005518 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8005514:	2301      	movs	r3, #1
 8005516:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8005518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800551a:	2b00      	cmp	r3, #0
 800551c:	d010      	beq.n	8005540 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d003      	beq.n	8005530 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8005528:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	4313      	orrs	r3, r2
 800552e:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8005530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005538:	4619      	mov	r1, r3
 800553a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800553c:	f001 ff2e 	bl	800739c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8005544:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005546:	6a3b      	ldr	r3, [r7, #32]
 8005548:	429a      	cmp	r2, r3
 800554a:	d1be      	bne.n	80054ca <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800554c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005552:	43db      	mvns	r3, r3
 8005554:	401a      	ands	r2, r3
 8005556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005558:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800555a:	f001 fc69 	bl	8006e30 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800555e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005560:	681b      	ldr	r3, [r3, #0]
}
 8005562:	4618      	mov	r0, r3
 8005564:	3738      	adds	r7, #56	; 0x38
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b082      	sub	sp, #8
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
 8005572:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8005574:	6839      	ldr	r1, [r7, #0]
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f7ff ff6c 	bl	8005454 <xEventGroupSetBits>
}
 800557c:	bf00      	nop
 800557e:	3708      	adds	r7, #8
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800558e:	6839      	ldr	r1, [r7, #0]
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f7ff feef 	bl	8005374 <xEventGroupClearBits>
}
 8005596:	bf00      	nop
 8005598:	3708      	adds	r7, #8
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800559e:	b480      	push	{r7}
 80055a0:	b087      	sub	sp, #28
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	60f8      	str	r0, [r7, #12]
 80055a6:	60b9      	str	r1, [r7, #8]
 80055a8:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80055aa:	2300      	movs	r3, #0
 80055ac:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d107      	bne.n	80055c4 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	4013      	ands	r3, r2
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d00a      	beq.n	80055d4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80055be:	2301      	movs	r3, #1
 80055c0:	617b      	str	r3, [r7, #20]
 80055c2:	e007      	b.n	80055d4 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	4013      	ands	r3, r2
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d101      	bne.n	80055d4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80055d0:	2301      	movs	r3, #1
 80055d2:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80055d4:	697b      	ldr	r3, [r7, #20]
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	371c      	adds	r7, #28
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
	...

080055e4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b086      	sub	sp, #24
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	68f9      	ldr	r1, [r7, #12]
 80055f6:	4804      	ldr	r0, [pc, #16]	; (8005608 <xEventGroupSetBitsFromISR+0x24>)
 80055f8:	f002 fdd0 	bl	800819c <xTimerPendFunctionCallFromISR>
 80055fc:	6178      	str	r0, [r7, #20]

		return xReturn;
 80055fe:	697b      	ldr	r3, [r7, #20]
	}
 8005600:	4618      	mov	r0, r3
 8005602:	3718      	adds	r7, #24
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	0800556b 	.word	0x0800556b

0800560c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f103 0208 	add.w	r2, r3, #8
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005624:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f103 0208 	add.w	r2, r3, #8
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f103 0208 	add.w	r2, r3, #8
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800565a:	bf00      	nop
 800565c:	370c      	adds	r7, #12
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr

08005666 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005666:	b480      	push	{r7}
 8005668:	b085      	sub	sp, #20
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
 800566e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	689a      	ldr	r2, [r3, #8]
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	683a      	ldr	r2, [r7, #0]
 800568a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	683a      	ldr	r2, [r7, #0]
 8005690:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	1c5a      	adds	r2, r3, #1
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	601a      	str	r2, [r3, #0]
}
 80056a2:	bf00      	nop
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80056ae:	b480      	push	{r7}
 80056b0:	b085      	sub	sp, #20
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
 80056b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056c4:	d103      	bne.n	80056ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	e00c      	b.n	80056e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	3308      	adds	r3, #8
 80056d2:	60fb      	str	r3, [r7, #12]
 80056d4:	e002      	b.n	80056dc <vListInsert+0x2e>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	60fb      	str	r3, [r7, #12]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d2f6      	bcs.n	80056d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	685a      	ldr	r2, [r3, #4]
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	683a      	ldr	r2, [r7, #0]
 80056f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	683a      	ldr	r2, [r7, #0]
 8005702:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	1c5a      	adds	r2, r3, #1
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	601a      	str	r2, [r3, #0]
}
 8005714:	bf00      	nop
 8005716:	3714      	adds	r7, #20
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	691b      	ldr	r3, [r3, #16]
 800572c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	6892      	ldr	r2, [r2, #8]
 8005736:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	6852      	ldr	r2, [r2, #4]
 8005740:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	429a      	cmp	r2, r3
 800574a:	d103      	bne.n	8005754 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	689a      	ldr	r2, [r3, #8]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	1e5a      	subs	r2, r3, #1
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
}
 8005768:	4618      	mov	r0, r3
 800576a:	3714      	adds	r7, #20
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d10a      	bne.n	800579e <xQueueGenericReset+0x2a>
	__asm volatile
 8005788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800578c:	f383 8811 	msr	BASEPRI, r3
 8005790:	f3bf 8f6f 	isb	sy
 8005794:	f3bf 8f4f 	dsb	sy
 8005798:	60bb      	str	r3, [r7, #8]
}
 800579a:	bf00      	nop
 800579c:	e7fe      	b.n	800579c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800579e:	f002 fe49 	bl	8008434 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057aa:	68f9      	ldr	r1, [r7, #12]
 80057ac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80057ae:	fb01 f303 	mul.w	r3, r1, r3
 80057b2:	441a      	add	r2, r3
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2200      	movs	r2, #0
 80057bc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ce:	3b01      	subs	r3, #1
 80057d0:	68f9      	ldr	r1, [r7, #12]
 80057d2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80057d4:	fb01 f303 	mul.w	r3, r1, r3
 80057d8:	441a      	add	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	22ff      	movs	r2, #255	; 0xff
 80057e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	22ff      	movs	r2, #255	; 0xff
 80057ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d114      	bne.n	800581e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	691b      	ldr	r3, [r3, #16]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d01a      	beq.n	8005832 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	3310      	adds	r3, #16
 8005800:	4618      	mov	r0, r3
 8005802:	f001 fd67 	bl	80072d4 <xTaskRemoveFromEventList>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d012      	beq.n	8005832 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800580c:	4b0c      	ldr	r3, [pc, #48]	; (8005840 <xQueueGenericReset+0xcc>)
 800580e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	f3bf 8f4f 	dsb	sy
 8005818:	f3bf 8f6f 	isb	sy
 800581c:	e009      	b.n	8005832 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	3310      	adds	r3, #16
 8005822:	4618      	mov	r0, r3
 8005824:	f7ff fef2 	bl	800560c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	3324      	adds	r3, #36	; 0x24
 800582c:	4618      	mov	r0, r3
 800582e:	f7ff feed 	bl	800560c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005832:	f002 fe2f 	bl	8008494 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005836:	2301      	movs	r3, #1
}
 8005838:	4618      	mov	r0, r3
 800583a:	3710      	adds	r7, #16
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	e000ed04 	.word	0xe000ed04

08005844 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005844:	b580      	push	{r7, lr}
 8005846:	b08e      	sub	sp, #56	; 0x38
 8005848:	af02      	add	r7, sp, #8
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]
 8005850:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d10a      	bne.n	800586e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585c:	f383 8811 	msr	BASEPRI, r3
 8005860:	f3bf 8f6f 	isb	sy
 8005864:	f3bf 8f4f 	dsb	sy
 8005868:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800586a:	bf00      	nop
 800586c:	e7fe      	b.n	800586c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d10a      	bne.n	800588a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005878:	f383 8811 	msr	BASEPRI, r3
 800587c:	f3bf 8f6f 	isb	sy
 8005880:	f3bf 8f4f 	dsb	sy
 8005884:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005886:	bf00      	nop
 8005888:	e7fe      	b.n	8005888 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d002      	beq.n	8005896 <xQueueGenericCreateStatic+0x52>
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <xQueueGenericCreateStatic+0x56>
 8005896:	2301      	movs	r3, #1
 8005898:	e000      	b.n	800589c <xQueueGenericCreateStatic+0x58>
 800589a:	2300      	movs	r3, #0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d10a      	bne.n	80058b6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80058a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a4:	f383 8811 	msr	BASEPRI, r3
 80058a8:	f3bf 8f6f 	isb	sy
 80058ac:	f3bf 8f4f 	dsb	sy
 80058b0:	623b      	str	r3, [r7, #32]
}
 80058b2:	bf00      	nop
 80058b4:	e7fe      	b.n	80058b4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d102      	bne.n	80058c2 <xQueueGenericCreateStatic+0x7e>
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d101      	bne.n	80058c6 <xQueueGenericCreateStatic+0x82>
 80058c2:	2301      	movs	r3, #1
 80058c4:	e000      	b.n	80058c8 <xQueueGenericCreateStatic+0x84>
 80058c6:	2300      	movs	r3, #0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d10a      	bne.n	80058e2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80058cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d0:	f383 8811 	msr	BASEPRI, r3
 80058d4:	f3bf 8f6f 	isb	sy
 80058d8:	f3bf 8f4f 	dsb	sy
 80058dc:	61fb      	str	r3, [r7, #28]
}
 80058de:	bf00      	nop
 80058e0:	e7fe      	b.n	80058e0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80058e2:	2350      	movs	r3, #80	; 0x50
 80058e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	2b50      	cmp	r3, #80	; 0x50
 80058ea:	d00a      	beq.n	8005902 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80058ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f0:	f383 8811 	msr	BASEPRI, r3
 80058f4:	f3bf 8f6f 	isb	sy
 80058f8:	f3bf 8f4f 	dsb	sy
 80058fc:	61bb      	str	r3, [r7, #24]
}
 80058fe:	bf00      	nop
 8005900:	e7fe      	b.n	8005900 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005902:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00d      	beq.n	800592a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800590e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005910:	2201      	movs	r2, #1
 8005912:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005916:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800591a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800591c:	9300      	str	r3, [sp, #0]
 800591e:	4613      	mov	r3, r2
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	68b9      	ldr	r1, [r7, #8]
 8005924:	68f8      	ldr	r0, [r7, #12]
 8005926:	f000 f83f 	bl	80059a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800592a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800592c:	4618      	mov	r0, r3
 800592e:	3730      	adds	r7, #48	; 0x30
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005934:	b580      	push	{r7, lr}
 8005936:	b08a      	sub	sp, #40	; 0x28
 8005938:	af02      	add	r7, sp, #8
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	4613      	mov	r3, r2
 8005940:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d10a      	bne.n	800595e <xQueueGenericCreate+0x2a>
	__asm volatile
 8005948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800594c:	f383 8811 	msr	BASEPRI, r3
 8005950:	f3bf 8f6f 	isb	sy
 8005954:	f3bf 8f4f 	dsb	sy
 8005958:	613b      	str	r3, [r7, #16]
}
 800595a:	bf00      	nop
 800595c:	e7fe      	b.n	800595c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	68ba      	ldr	r2, [r7, #8]
 8005962:	fb02 f303 	mul.w	r3, r2, r3
 8005966:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	3350      	adds	r3, #80	; 0x50
 800596c:	4618      	mov	r0, r3
 800596e:	f002 fe83 	bl	8008678 <pvPortMalloc>
 8005972:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d011      	beq.n	800599e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	3350      	adds	r3, #80	; 0x50
 8005982:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800598c:	79fa      	ldrb	r2, [r7, #7]
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	9300      	str	r3, [sp, #0]
 8005992:	4613      	mov	r3, r2
 8005994:	697a      	ldr	r2, [r7, #20]
 8005996:	68b9      	ldr	r1, [r7, #8]
 8005998:	68f8      	ldr	r0, [r7, #12]
 800599a:	f000 f805 	bl	80059a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800599e:	69bb      	ldr	r3, [r7, #24]
	}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3720      	adds	r7, #32
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	607a      	str	r2, [r7, #4]
 80059b4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d103      	bne.n	80059c4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	69ba      	ldr	r2, [r7, #24]
 80059c0:	601a      	str	r2, [r3, #0]
 80059c2:	e002      	b.n	80059ca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	68fa      	ldr	r2, [r7, #12]
 80059ce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80059d0:	69bb      	ldr	r3, [r7, #24]
 80059d2:	68ba      	ldr	r2, [r7, #8]
 80059d4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80059d6:	2101      	movs	r1, #1
 80059d8:	69b8      	ldr	r0, [r7, #24]
 80059da:	f7ff fecb 	bl	8005774 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	78fa      	ldrb	r2, [r7, #3]
 80059e2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80059e6:	bf00      	nop
 80059e8:	3710      	adds	r7, #16
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b08a      	sub	sp, #40	; 0x28
 80059f2:	af02      	add	r7, sp, #8
 80059f4:	60f8      	str	r0, [r7, #12]
 80059f6:	60b9      	str	r1, [r7, #8]
 80059f8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d10a      	bne.n	8005a16 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8005a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a04:	f383 8811 	msr	BASEPRI, r3
 8005a08:	f3bf 8f6f 	isb	sy
 8005a0c:	f3bf 8f4f 	dsb	sy
 8005a10:	61bb      	str	r3, [r7, #24]
}
 8005a12:	bf00      	nop
 8005a14:	e7fe      	b.n	8005a14 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d90a      	bls.n	8005a34 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8005a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a22:	f383 8811 	msr	BASEPRI, r3
 8005a26:	f3bf 8f6f 	isb	sy
 8005a2a:	f3bf 8f4f 	dsb	sy
 8005a2e:	617b      	str	r3, [r7, #20]
}
 8005a30:	bf00      	nop
 8005a32:	e7fe      	b.n	8005a32 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005a34:	2302      	movs	r3, #2
 8005a36:	9300      	str	r3, [sp, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	2100      	movs	r1, #0
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f7ff ff00 	bl	8005844 <xQueueGenericCreateStatic>
 8005a44:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d002      	beq.n	8005a52 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	68ba      	ldr	r2, [r7, #8]
 8005a50:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005a52:	69fb      	ldr	r3, [r7, #28]
	}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3720      	adds	r7, #32
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b086      	sub	sp, #24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10a      	bne.n	8005a82 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8005a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a70:	f383 8811 	msr	BASEPRI, r3
 8005a74:	f3bf 8f6f 	isb	sy
 8005a78:	f3bf 8f4f 	dsb	sy
 8005a7c:	613b      	str	r3, [r7, #16]
}
 8005a7e:	bf00      	nop
 8005a80:	e7fe      	b.n	8005a80 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005a82:	683a      	ldr	r2, [r7, #0]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d90a      	bls.n	8005aa0 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8005a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a8e:	f383 8811 	msr	BASEPRI, r3
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	f3bf 8f4f 	dsb	sy
 8005a9a:	60fb      	str	r3, [r7, #12]
}
 8005a9c:	bf00      	nop
 8005a9e:	e7fe      	b.n	8005a9e <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005aa0:	2202      	movs	r2, #2
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f7ff ff45 	bl	8005934 <xQueueGenericCreate>
 8005aaa:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d002      	beq.n	8005ab8 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	683a      	ldr	r2, [r7, #0]
 8005ab6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005ab8:	697b      	ldr	r3, [r7, #20]
	}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3718      	adds	r7, #24
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
	...

08005ac4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b08e      	sub	sp, #56	; 0x38
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
 8005ad0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d10a      	bne.n	8005af6 <xQueueGenericSend+0x32>
	__asm volatile
 8005ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae4:	f383 8811 	msr	BASEPRI, r3
 8005ae8:	f3bf 8f6f 	isb	sy
 8005aec:	f3bf 8f4f 	dsb	sy
 8005af0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005af2:	bf00      	nop
 8005af4:	e7fe      	b.n	8005af4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d103      	bne.n	8005b04 <xQueueGenericSend+0x40>
 8005afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d101      	bne.n	8005b08 <xQueueGenericSend+0x44>
 8005b04:	2301      	movs	r3, #1
 8005b06:	e000      	b.n	8005b0a <xQueueGenericSend+0x46>
 8005b08:	2300      	movs	r3, #0
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10a      	bne.n	8005b24 <xQueueGenericSend+0x60>
	__asm volatile
 8005b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b12:	f383 8811 	msr	BASEPRI, r3
 8005b16:	f3bf 8f6f 	isb	sy
 8005b1a:	f3bf 8f4f 	dsb	sy
 8005b1e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005b20:	bf00      	nop
 8005b22:	e7fe      	b.n	8005b22 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d103      	bne.n	8005b32 <xQueueGenericSend+0x6e>
 8005b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d101      	bne.n	8005b36 <xQueueGenericSend+0x72>
 8005b32:	2301      	movs	r3, #1
 8005b34:	e000      	b.n	8005b38 <xQueueGenericSend+0x74>
 8005b36:	2300      	movs	r3, #0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d10a      	bne.n	8005b52 <xQueueGenericSend+0x8e>
	__asm volatile
 8005b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b40:	f383 8811 	msr	BASEPRI, r3
 8005b44:	f3bf 8f6f 	isb	sy
 8005b48:	f3bf 8f4f 	dsb	sy
 8005b4c:	623b      	str	r3, [r7, #32]
}
 8005b4e:	bf00      	nop
 8005b50:	e7fe      	b.n	8005b50 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b52:	f001 fddf 	bl	8007714 <xTaskGetSchedulerState>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d102      	bne.n	8005b62 <xQueueGenericSend+0x9e>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d101      	bne.n	8005b66 <xQueueGenericSend+0xa2>
 8005b62:	2301      	movs	r3, #1
 8005b64:	e000      	b.n	8005b68 <xQueueGenericSend+0xa4>
 8005b66:	2300      	movs	r3, #0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d10a      	bne.n	8005b82 <xQueueGenericSend+0xbe>
	__asm volatile
 8005b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b70:	f383 8811 	msr	BASEPRI, r3
 8005b74:	f3bf 8f6f 	isb	sy
 8005b78:	f3bf 8f4f 	dsb	sy
 8005b7c:	61fb      	str	r3, [r7, #28]
}
 8005b7e:	bf00      	nop
 8005b80:	e7fe      	b.n	8005b80 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b82:	f002 fc57 	bl	8008434 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d302      	bcc.n	8005b98 <xQueueGenericSend+0xd4>
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	d129      	bne.n	8005bec <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b98:	683a      	ldr	r2, [r7, #0]
 8005b9a:	68b9      	ldr	r1, [r7, #8]
 8005b9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005b9e:	f000 fc5e 	bl	800645e <prvCopyDataToQueue>
 8005ba2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d010      	beq.n	8005bce <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bae:	3324      	adds	r3, #36	; 0x24
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f001 fb8f 	bl	80072d4 <xTaskRemoveFromEventList>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d013      	beq.n	8005be4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005bbc:	4b3f      	ldr	r3, [pc, #252]	; (8005cbc <xQueueGenericSend+0x1f8>)
 8005bbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bc2:	601a      	str	r2, [r3, #0]
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	f3bf 8f6f 	isb	sy
 8005bcc:	e00a      	b.n	8005be4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d007      	beq.n	8005be4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005bd4:	4b39      	ldr	r3, [pc, #228]	; (8005cbc <xQueueGenericSend+0x1f8>)
 8005bd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bda:	601a      	str	r2, [r3, #0]
 8005bdc:	f3bf 8f4f 	dsb	sy
 8005be0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005be4:	f002 fc56 	bl	8008494 <vPortExitCritical>
				return pdPASS;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e063      	b.n	8005cb4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d103      	bne.n	8005bfa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005bf2:	f002 fc4f 	bl	8008494 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	e05c      	b.n	8005cb4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d106      	bne.n	8005c0e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005c00:	f107 0314 	add.w	r3, r7, #20
 8005c04:	4618      	mov	r0, r3
 8005c06:	f001 fc2b 	bl	8007460 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005c0e:	f002 fc41 	bl	8008494 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005c12:	f001 f8ff 	bl	8006e14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c16:	f002 fc0d 	bl	8008434 <vPortEnterCritical>
 8005c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c20:	b25b      	sxtb	r3, r3
 8005c22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c26:	d103      	bne.n	8005c30 <xQueueGenericSend+0x16c>
 8005c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c36:	b25b      	sxtb	r3, r3
 8005c38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c3c:	d103      	bne.n	8005c46 <xQueueGenericSend+0x182>
 8005c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c46:	f002 fc25 	bl	8008494 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005c4a:	1d3a      	adds	r2, r7, #4
 8005c4c:	f107 0314 	add.w	r3, r7, #20
 8005c50:	4611      	mov	r1, r2
 8005c52:	4618      	mov	r0, r3
 8005c54:	f001 fc1a 	bl	800748c <xTaskCheckForTimeOut>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d124      	bne.n	8005ca8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005c5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c60:	f000 fcf5 	bl	800664e <prvIsQueueFull>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d018      	beq.n	8005c9c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c6c:	3310      	adds	r3, #16
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	4611      	mov	r1, r2
 8005c72:	4618      	mov	r0, r3
 8005c74:	f001 faa2 	bl	80071bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005c78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c7a:	f000 fc80 	bl	800657e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005c7e:	f001 f8d7 	bl	8006e30 <xTaskResumeAll>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f47f af7c 	bne.w	8005b82 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005c8a:	4b0c      	ldr	r3, [pc, #48]	; (8005cbc <xQueueGenericSend+0x1f8>)
 8005c8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c90:	601a      	str	r2, [r3, #0]
 8005c92:	f3bf 8f4f 	dsb	sy
 8005c96:	f3bf 8f6f 	isb	sy
 8005c9a:	e772      	b.n	8005b82 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005c9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c9e:	f000 fc6e 	bl	800657e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ca2:	f001 f8c5 	bl	8006e30 <xTaskResumeAll>
 8005ca6:	e76c      	b.n	8005b82 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005ca8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005caa:	f000 fc68 	bl	800657e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005cae:	f001 f8bf 	bl	8006e30 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005cb2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3738      	adds	r7, #56	; 0x38
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	e000ed04 	.word	0xe000ed04

08005cc0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b090      	sub	sp, #64	; 0x40
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	607a      	str	r2, [r7, #4]
 8005ccc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8005cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d10a      	bne.n	8005cee <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cdc:	f383 8811 	msr	BASEPRI, r3
 8005ce0:	f3bf 8f6f 	isb	sy
 8005ce4:	f3bf 8f4f 	dsb	sy
 8005ce8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005cea:	bf00      	nop
 8005cec:	e7fe      	b.n	8005cec <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d103      	bne.n	8005cfc <xQueueGenericSendFromISR+0x3c>
 8005cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d101      	bne.n	8005d00 <xQueueGenericSendFromISR+0x40>
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e000      	b.n	8005d02 <xQueueGenericSendFromISR+0x42>
 8005d00:	2300      	movs	r3, #0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10a      	bne.n	8005d1c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d0a:	f383 8811 	msr	BASEPRI, r3
 8005d0e:	f3bf 8f6f 	isb	sy
 8005d12:	f3bf 8f4f 	dsb	sy
 8005d16:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005d18:	bf00      	nop
 8005d1a:	e7fe      	b.n	8005d1a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	2b02      	cmp	r3, #2
 8005d20:	d103      	bne.n	8005d2a <xQueueGenericSendFromISR+0x6a>
 8005d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d101      	bne.n	8005d2e <xQueueGenericSendFromISR+0x6e>
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e000      	b.n	8005d30 <xQueueGenericSendFromISR+0x70>
 8005d2e:	2300      	movs	r3, #0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10a      	bne.n	8005d4a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d38:	f383 8811 	msr	BASEPRI, r3
 8005d3c:	f3bf 8f6f 	isb	sy
 8005d40:	f3bf 8f4f 	dsb	sy
 8005d44:	623b      	str	r3, [r7, #32]
}
 8005d46:	bf00      	nop
 8005d48:	e7fe      	b.n	8005d48 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005d4a:	f002 fc55 	bl	80085f8 <vPortValidateInterruptPriority>
	__asm volatile
 8005d4e:	f3ef 8211 	mrs	r2, BASEPRI
 8005d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d56:	f383 8811 	msr	BASEPRI, r3
 8005d5a:	f3bf 8f6f 	isb	sy
 8005d5e:	f3bf 8f4f 	dsb	sy
 8005d62:	61fa      	str	r2, [r7, #28]
 8005d64:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8005d66:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005d68:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d302      	bcc.n	8005d7c <xQueueGenericSendFromISR+0xbc>
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d12f      	bne.n	8005ddc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d8c:	683a      	ldr	r2, [r7, #0]
 8005d8e:	68b9      	ldr	r1, [r7, #8]
 8005d90:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005d92:	f000 fb64 	bl	800645e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005d96:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005d9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d9e:	d112      	bne.n	8005dc6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d016      	beq.n	8005dd6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005daa:	3324      	adds	r3, #36	; 0x24
 8005dac:	4618      	mov	r0, r3
 8005dae:	f001 fa91 	bl	80072d4 <xTaskRemoveFromEventList>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d00e      	beq.n	8005dd6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d00b      	beq.n	8005dd6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	e007      	b.n	8005dd6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005dc6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005dca:	3301      	adds	r3, #1
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	b25a      	sxtb	r2, r3
 8005dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005dda:	e001      	b.n	8005de0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005de0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005de2:	617b      	str	r3, [r7, #20]
	__asm volatile
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	f383 8811 	msr	BASEPRI, r3
}
 8005dea:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005dec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3740      	adds	r7, #64	; 0x40
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b08e      	sub	sp, #56	; 0x38
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
 8005dfe:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d10a      	bne.n	8005e20 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8005e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e0e:	f383 8811 	msr	BASEPRI, r3
 8005e12:	f3bf 8f6f 	isb	sy
 8005e16:	f3bf 8f4f 	dsb	sy
 8005e1a:	623b      	str	r3, [r7, #32]
}
 8005e1c:	bf00      	nop
 8005e1e:	e7fe      	b.n	8005e1e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d00a      	beq.n	8005e3e <xQueueGiveFromISR+0x48>
	__asm volatile
 8005e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e2c:	f383 8811 	msr	BASEPRI, r3
 8005e30:	f3bf 8f6f 	isb	sy
 8005e34:	f3bf 8f4f 	dsb	sy
 8005e38:	61fb      	str	r3, [r7, #28]
}
 8005e3a:	bf00      	nop
 8005e3c:	e7fe      	b.n	8005e3c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d103      	bne.n	8005e4e <xQueueGiveFromISR+0x58>
 8005e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d101      	bne.n	8005e52 <xQueueGiveFromISR+0x5c>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e000      	b.n	8005e54 <xQueueGiveFromISR+0x5e>
 8005e52:	2300      	movs	r3, #0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d10a      	bne.n	8005e6e <xQueueGiveFromISR+0x78>
	__asm volatile
 8005e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5c:	f383 8811 	msr	BASEPRI, r3
 8005e60:	f3bf 8f6f 	isb	sy
 8005e64:	f3bf 8f4f 	dsb	sy
 8005e68:	61bb      	str	r3, [r7, #24]
}
 8005e6a:	bf00      	nop
 8005e6c:	e7fe      	b.n	8005e6c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e6e:	f002 fbc3 	bl	80085f8 <vPortValidateInterruptPriority>
	__asm volatile
 8005e72:	f3ef 8211 	mrs	r2, BASEPRI
 8005e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e7a:	f383 8811 	msr	BASEPRI, r3
 8005e7e:	f3bf 8f6f 	isb	sy
 8005e82:	f3bf 8f4f 	dsb	sy
 8005e86:	617a      	str	r2, [r7, #20]
 8005e88:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005e8a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e92:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d22b      	bcs.n	8005ef6 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ea0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ea4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eaa:	1c5a      	adds	r2, r3, #1
 8005eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eae:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005eb0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005eb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005eb8:	d112      	bne.n	8005ee0 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d016      	beq.n	8005ef0 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ec4:	3324      	adds	r3, #36	; 0x24
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f001 fa04 	bl	80072d4 <xTaskRemoveFromEventList>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d00e      	beq.n	8005ef0 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00b      	beq.n	8005ef0 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	2201      	movs	r2, #1
 8005edc:	601a      	str	r2, [r3, #0]
 8005ede:	e007      	b.n	8005ef0 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005ee0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	b25a      	sxtb	r2, r3
 8005eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	637b      	str	r3, [r7, #52]	; 0x34
 8005ef4:	e001      	b.n	8005efa <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	637b      	str	r3, [r7, #52]	; 0x34
 8005efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005efc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f383 8811 	msr	BASEPRI, r3
}
 8005f04:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3738      	adds	r7, #56	; 0x38
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b08c      	sub	sp, #48	; 0x30
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10a      	bne.n	8005f40 <xQueueReceive+0x30>
	__asm volatile
 8005f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f2e:	f383 8811 	msr	BASEPRI, r3
 8005f32:	f3bf 8f6f 	isb	sy
 8005f36:	f3bf 8f4f 	dsb	sy
 8005f3a:	623b      	str	r3, [r7, #32]
}
 8005f3c:	bf00      	nop
 8005f3e:	e7fe      	b.n	8005f3e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d103      	bne.n	8005f4e <xQueueReceive+0x3e>
 8005f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d101      	bne.n	8005f52 <xQueueReceive+0x42>
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e000      	b.n	8005f54 <xQueueReceive+0x44>
 8005f52:	2300      	movs	r3, #0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10a      	bne.n	8005f6e <xQueueReceive+0x5e>
	__asm volatile
 8005f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f5c:	f383 8811 	msr	BASEPRI, r3
 8005f60:	f3bf 8f6f 	isb	sy
 8005f64:	f3bf 8f4f 	dsb	sy
 8005f68:	61fb      	str	r3, [r7, #28]
}
 8005f6a:	bf00      	nop
 8005f6c:	e7fe      	b.n	8005f6c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f6e:	f001 fbd1 	bl	8007714 <xTaskGetSchedulerState>
 8005f72:	4603      	mov	r3, r0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d102      	bne.n	8005f7e <xQueueReceive+0x6e>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d101      	bne.n	8005f82 <xQueueReceive+0x72>
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e000      	b.n	8005f84 <xQueueReceive+0x74>
 8005f82:	2300      	movs	r3, #0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d10a      	bne.n	8005f9e <xQueueReceive+0x8e>
	__asm volatile
 8005f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f8c:	f383 8811 	msr	BASEPRI, r3
 8005f90:	f3bf 8f6f 	isb	sy
 8005f94:	f3bf 8f4f 	dsb	sy
 8005f98:	61bb      	str	r3, [r7, #24]
}
 8005f9a:	bf00      	nop
 8005f9c:	e7fe      	b.n	8005f9c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f9e:	f002 fa49 	bl	8008434 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d01f      	beq.n	8005fee <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005fae:	68b9      	ldr	r1, [r7, #8]
 8005fb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fb2:	f000 fabe 	bl	8006532 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb8:	1e5a      	subs	r2, r3, #1
 8005fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fbc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc0:	691b      	ldr	r3, [r3, #16]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00f      	beq.n	8005fe6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc8:	3310      	adds	r3, #16
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f001 f982 	bl	80072d4 <xTaskRemoveFromEventList>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d007      	beq.n	8005fe6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005fd6:	4b3d      	ldr	r3, [pc, #244]	; (80060cc <xQueueReceive+0x1bc>)
 8005fd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fdc:	601a      	str	r2, [r3, #0]
 8005fde:	f3bf 8f4f 	dsb	sy
 8005fe2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005fe6:	f002 fa55 	bl	8008494 <vPortExitCritical>
				return pdPASS;
 8005fea:	2301      	movs	r3, #1
 8005fec:	e069      	b.n	80060c2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d103      	bne.n	8005ffc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ff4:	f002 fa4e 	bl	8008494 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	e062      	b.n	80060c2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d106      	bne.n	8006010 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006002:	f107 0310 	add.w	r3, r7, #16
 8006006:	4618      	mov	r0, r3
 8006008:	f001 fa2a 	bl	8007460 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800600c:	2301      	movs	r3, #1
 800600e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006010:	f002 fa40 	bl	8008494 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006014:	f000 fefe 	bl	8006e14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006018:	f002 fa0c 	bl	8008434 <vPortEnterCritical>
 800601c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800601e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006022:	b25b      	sxtb	r3, r3
 8006024:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006028:	d103      	bne.n	8006032 <xQueueReceive+0x122>
 800602a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800602c:	2200      	movs	r2, #0
 800602e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006034:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006038:	b25b      	sxtb	r3, r3
 800603a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800603e:	d103      	bne.n	8006048 <xQueueReceive+0x138>
 8006040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006042:	2200      	movs	r2, #0
 8006044:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006048:	f002 fa24 	bl	8008494 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800604c:	1d3a      	adds	r2, r7, #4
 800604e:	f107 0310 	add.w	r3, r7, #16
 8006052:	4611      	mov	r1, r2
 8006054:	4618      	mov	r0, r3
 8006056:	f001 fa19 	bl	800748c <xTaskCheckForTimeOut>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d123      	bne.n	80060a8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006060:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006062:	f000 fade 	bl	8006622 <prvIsQueueEmpty>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d017      	beq.n	800609c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800606c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800606e:	3324      	adds	r3, #36	; 0x24
 8006070:	687a      	ldr	r2, [r7, #4]
 8006072:	4611      	mov	r1, r2
 8006074:	4618      	mov	r0, r3
 8006076:	f001 f8a1 	bl	80071bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800607a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800607c:	f000 fa7f 	bl	800657e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006080:	f000 fed6 	bl	8006e30 <xTaskResumeAll>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d189      	bne.n	8005f9e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800608a:	4b10      	ldr	r3, [pc, #64]	; (80060cc <xQueueReceive+0x1bc>)
 800608c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006090:	601a      	str	r2, [r3, #0]
 8006092:	f3bf 8f4f 	dsb	sy
 8006096:	f3bf 8f6f 	isb	sy
 800609a:	e780      	b.n	8005f9e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800609c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800609e:	f000 fa6e 	bl	800657e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80060a2:	f000 fec5 	bl	8006e30 <xTaskResumeAll>
 80060a6:	e77a      	b.n	8005f9e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80060a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060aa:	f000 fa68 	bl	800657e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80060ae:	f000 febf 	bl	8006e30 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060b4:	f000 fab5 	bl	8006622 <prvIsQueueEmpty>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f43f af6f 	beq.w	8005f9e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80060c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3730      	adds	r7, #48	; 0x30
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	e000ed04 	.word	0xe000ed04

080060d0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b08e      	sub	sp, #56	; 0x38
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80060da:	2300      	movs	r3, #0
 80060dc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80060e2:	2300      	movs	r3, #0
 80060e4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80060e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d10a      	bne.n	8006102 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80060ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f0:	f383 8811 	msr	BASEPRI, r3
 80060f4:	f3bf 8f6f 	isb	sy
 80060f8:	f3bf 8f4f 	dsb	sy
 80060fc:	623b      	str	r3, [r7, #32]
}
 80060fe:	bf00      	nop
 8006100:	e7fe      	b.n	8006100 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00a      	beq.n	8006120 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800610a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800610e:	f383 8811 	msr	BASEPRI, r3
 8006112:	f3bf 8f6f 	isb	sy
 8006116:	f3bf 8f4f 	dsb	sy
 800611a:	61fb      	str	r3, [r7, #28]
}
 800611c:	bf00      	nop
 800611e:	e7fe      	b.n	800611e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006120:	f001 faf8 	bl	8007714 <xTaskGetSchedulerState>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d102      	bne.n	8006130 <xQueueSemaphoreTake+0x60>
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d101      	bne.n	8006134 <xQueueSemaphoreTake+0x64>
 8006130:	2301      	movs	r3, #1
 8006132:	e000      	b.n	8006136 <xQueueSemaphoreTake+0x66>
 8006134:	2300      	movs	r3, #0
 8006136:	2b00      	cmp	r3, #0
 8006138:	d10a      	bne.n	8006150 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800613a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800613e:	f383 8811 	msr	BASEPRI, r3
 8006142:	f3bf 8f6f 	isb	sy
 8006146:	f3bf 8f4f 	dsb	sy
 800614a:	61bb      	str	r3, [r7, #24]
}
 800614c:	bf00      	nop
 800614e:	e7fe      	b.n	800614e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006150:	f002 f970 	bl	8008434 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006158:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800615a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800615c:	2b00      	cmp	r3, #0
 800615e:	d024      	beq.n	80061aa <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006162:	1e5a      	subs	r2, r3, #1
 8006164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006166:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d104      	bne.n	800617a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006170:	f001 fc5e 	bl	8007a30 <pvTaskIncrementMutexHeldCount>
 8006174:	4602      	mov	r2, r0
 8006176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006178:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800617a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800617c:	691b      	ldr	r3, [r3, #16]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d00f      	beq.n	80061a2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006184:	3310      	adds	r3, #16
 8006186:	4618      	mov	r0, r3
 8006188:	f001 f8a4 	bl	80072d4 <xTaskRemoveFromEventList>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d007      	beq.n	80061a2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006192:	4b54      	ldr	r3, [pc, #336]	; (80062e4 <xQueueSemaphoreTake+0x214>)
 8006194:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006198:	601a      	str	r2, [r3, #0]
 800619a:	f3bf 8f4f 	dsb	sy
 800619e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80061a2:	f002 f977 	bl	8008494 <vPortExitCritical>
				return pdPASS;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e097      	b.n	80062da <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d111      	bne.n	80061d4 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80061b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00a      	beq.n	80061cc <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80061b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ba:	f383 8811 	msr	BASEPRI, r3
 80061be:	f3bf 8f6f 	isb	sy
 80061c2:	f3bf 8f4f 	dsb	sy
 80061c6:	617b      	str	r3, [r7, #20]
}
 80061c8:	bf00      	nop
 80061ca:	e7fe      	b.n	80061ca <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80061cc:	f002 f962 	bl	8008494 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80061d0:	2300      	movs	r3, #0
 80061d2:	e082      	b.n	80062da <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d106      	bne.n	80061e8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061da:	f107 030c 	add.w	r3, r7, #12
 80061de:	4618      	mov	r0, r3
 80061e0:	f001 f93e 	bl	8007460 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80061e4:	2301      	movs	r3, #1
 80061e6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80061e8:	f002 f954 	bl	8008494 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80061ec:	f000 fe12 	bl	8006e14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80061f0:	f002 f920 	bl	8008434 <vPortEnterCritical>
 80061f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80061fa:	b25b      	sxtb	r3, r3
 80061fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006200:	d103      	bne.n	800620a <xQueueSemaphoreTake+0x13a>
 8006202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006204:	2200      	movs	r2, #0
 8006206:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800620a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800620c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006210:	b25b      	sxtb	r3, r3
 8006212:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006216:	d103      	bne.n	8006220 <xQueueSemaphoreTake+0x150>
 8006218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800621a:	2200      	movs	r2, #0
 800621c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006220:	f002 f938 	bl	8008494 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006224:	463a      	mov	r2, r7
 8006226:	f107 030c 	add.w	r3, r7, #12
 800622a:	4611      	mov	r1, r2
 800622c:	4618      	mov	r0, r3
 800622e:	f001 f92d 	bl	800748c <xTaskCheckForTimeOut>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d132      	bne.n	800629e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006238:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800623a:	f000 f9f2 	bl	8006622 <prvIsQueueEmpty>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d026      	beq.n	8006292 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d109      	bne.n	8006260 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800624c:	f002 f8f2 	bl	8008434 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	4618      	mov	r0, r3
 8006256:	f001 fa7b 	bl	8007750 <xTaskPriorityInherit>
 800625a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800625c:	f002 f91a 	bl	8008494 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006262:	3324      	adds	r3, #36	; 0x24
 8006264:	683a      	ldr	r2, [r7, #0]
 8006266:	4611      	mov	r1, r2
 8006268:	4618      	mov	r0, r3
 800626a:	f000 ffa7 	bl	80071bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800626e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006270:	f000 f985 	bl	800657e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006274:	f000 fddc 	bl	8006e30 <xTaskResumeAll>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	f47f af68 	bne.w	8006150 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006280:	4b18      	ldr	r3, [pc, #96]	; (80062e4 <xQueueSemaphoreTake+0x214>)
 8006282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006286:	601a      	str	r2, [r3, #0]
 8006288:	f3bf 8f4f 	dsb	sy
 800628c:	f3bf 8f6f 	isb	sy
 8006290:	e75e      	b.n	8006150 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006292:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006294:	f000 f973 	bl	800657e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006298:	f000 fdca 	bl	8006e30 <xTaskResumeAll>
 800629c:	e758      	b.n	8006150 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800629e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80062a0:	f000 f96d 	bl	800657e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062a4:	f000 fdc4 	bl	8006e30 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80062aa:	f000 f9ba 	bl	8006622 <prvIsQueueEmpty>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	f43f af4d 	beq.w	8006150 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80062b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00d      	beq.n	80062d8 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80062bc:	f002 f8ba 	bl	8008434 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80062c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80062c2:	f000 f8b4 	bl	800642e <prvGetDisinheritPriorityAfterTimeout>
 80062c6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80062c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80062ce:	4618      	mov	r0, r3
 80062d0:	f001 fb14 	bl	80078fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80062d4:	f002 f8de 	bl	8008494 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80062d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3738      	adds	r7, #56	; 0x38
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop
 80062e4:	e000ed04 	.word	0xe000ed04

080062e8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b08e      	sub	sp, #56	; 0x38
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80062f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10a      	bne.n	8006314 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80062fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006302:	f383 8811 	msr	BASEPRI, r3
 8006306:	f3bf 8f6f 	isb	sy
 800630a:	f3bf 8f4f 	dsb	sy
 800630e:	623b      	str	r3, [r7, #32]
}
 8006310:	bf00      	nop
 8006312:	e7fe      	b.n	8006312 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d103      	bne.n	8006322 <xQueueReceiveFromISR+0x3a>
 800631a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800631c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631e:	2b00      	cmp	r3, #0
 8006320:	d101      	bne.n	8006326 <xQueueReceiveFromISR+0x3e>
 8006322:	2301      	movs	r3, #1
 8006324:	e000      	b.n	8006328 <xQueueReceiveFromISR+0x40>
 8006326:	2300      	movs	r3, #0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d10a      	bne.n	8006342 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800632c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006330:	f383 8811 	msr	BASEPRI, r3
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	f3bf 8f4f 	dsb	sy
 800633c:	61fb      	str	r3, [r7, #28]
}
 800633e:	bf00      	nop
 8006340:	e7fe      	b.n	8006340 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006342:	f002 f959 	bl	80085f8 <vPortValidateInterruptPriority>
	__asm volatile
 8006346:	f3ef 8211 	mrs	r2, BASEPRI
 800634a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800634e:	f383 8811 	msr	BASEPRI, r3
 8006352:	f3bf 8f6f 	isb	sy
 8006356:	f3bf 8f4f 	dsb	sy
 800635a:	61ba      	str	r2, [r7, #24]
 800635c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800635e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006360:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006366:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636a:	2b00      	cmp	r3, #0
 800636c:	d02f      	beq.n	80063ce <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800636e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006370:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006374:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006378:	68b9      	ldr	r1, [r7, #8]
 800637a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800637c:	f000 f8d9 	bl	8006532 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006382:	1e5a      	subs	r2, r3, #1
 8006384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006386:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006388:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800638c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006390:	d112      	bne.n	80063b8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006394:	691b      	ldr	r3, [r3, #16]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d016      	beq.n	80063c8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800639a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800639c:	3310      	adds	r3, #16
 800639e:	4618      	mov	r0, r3
 80063a0:	f000 ff98 	bl	80072d4 <xTaskRemoveFromEventList>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00e      	beq.n	80063c8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00b      	beq.n	80063c8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	601a      	str	r2, [r3, #0]
 80063b6:	e007      	b.n	80063c8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80063b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80063bc:	3301      	adds	r3, #1
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	b25a      	sxtb	r2, r3
 80063c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80063c8:	2301      	movs	r3, #1
 80063ca:	637b      	str	r3, [r7, #52]	; 0x34
 80063cc:	e001      	b.n	80063d2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80063ce:	2300      	movs	r3, #0
 80063d0:	637b      	str	r3, [r7, #52]	; 0x34
 80063d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063d4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	f383 8811 	msr	BASEPRI, r3
}
 80063dc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80063de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3738      	adds	r7, #56	; 0x38
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10a      	bne.n	8006410 <vQueueDelete+0x28>
	__asm volatile
 80063fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fe:	f383 8811 	msr	BASEPRI, r3
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	60bb      	str	r3, [r7, #8]
}
 800640c:	bf00      	nop
 800640e:	e7fe      	b.n	800640e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006410:	68f8      	ldr	r0, [r7, #12]
 8006412:	f000 f95f 	bl	80066d4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800641c:	2b00      	cmp	r3, #0
 800641e:	d102      	bne.n	8006426 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	f002 f9f5 	bl	8008810 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006426:	bf00      	nop
 8006428:	3710      	adds	r7, #16
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}

0800642e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800642e:	b480      	push	{r7}
 8006430:	b085      	sub	sp, #20
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643a:	2b00      	cmp	r3, #0
 800643c:	d006      	beq.n	800644c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006448:	60fb      	str	r3, [r7, #12]
 800644a:	e001      	b.n	8006450 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800644c:	2300      	movs	r3, #0
 800644e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006450:	68fb      	ldr	r3, [r7, #12]
	}
 8006452:	4618      	mov	r0, r3
 8006454:	3714      	adds	r7, #20
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr

0800645e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800645e:	b580      	push	{r7, lr}
 8006460:	b086      	sub	sp, #24
 8006462:	af00      	add	r7, sp, #0
 8006464:	60f8      	str	r0, [r7, #12]
 8006466:	60b9      	str	r1, [r7, #8]
 8006468:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800646a:	2300      	movs	r3, #0
 800646c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006472:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006478:	2b00      	cmp	r3, #0
 800647a:	d10d      	bne.n	8006498 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d14d      	bne.n	8006520 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	4618      	mov	r0, r3
 800648a:	f001 f9c9 	bl	8007820 <xTaskPriorityDisinherit>
 800648e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	609a      	str	r2, [r3, #8]
 8006496:	e043      	b.n	8006520 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d119      	bne.n	80064d2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6858      	ldr	r0, [r3, #4]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a6:	461a      	mov	r2, r3
 80064a8:	68b9      	ldr	r1, [r7, #8]
 80064aa:	f002 fafd 	bl	8008aa8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	685a      	ldr	r2, [r3, #4]
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b6:	441a      	add	r2, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	685a      	ldr	r2, [r3, #4]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d32b      	bcc.n	8006520 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	605a      	str	r2, [r3, #4]
 80064d0:	e026      	b.n	8006520 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	68d8      	ldr	r0, [r3, #12]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064da:	461a      	mov	r2, r3
 80064dc:	68b9      	ldr	r1, [r7, #8]
 80064de:	f002 fae3 	bl	8008aa8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	68da      	ldr	r2, [r3, #12]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ea:	425b      	negs	r3, r3
 80064ec:	441a      	add	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	68da      	ldr	r2, [r3, #12]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d207      	bcs.n	800650e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	689a      	ldr	r2, [r3, #8]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006506:	425b      	negs	r3, r3
 8006508:	441a      	add	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2b02      	cmp	r3, #2
 8006512:	d105      	bne.n	8006520 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d002      	beq.n	8006520 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	3b01      	subs	r3, #1
 800651e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	1c5a      	adds	r2, r3, #1
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006528:	697b      	ldr	r3, [r7, #20]
}
 800652a:	4618      	mov	r0, r3
 800652c:	3718      	adds	r7, #24
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}

08006532 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006532:	b580      	push	{r7, lr}
 8006534:	b082      	sub	sp, #8
 8006536:	af00      	add	r7, sp, #0
 8006538:	6078      	str	r0, [r7, #4]
 800653a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006540:	2b00      	cmp	r3, #0
 8006542:	d018      	beq.n	8006576 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	68da      	ldr	r2, [r3, #12]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800654c:	441a      	add	r2, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	68da      	ldr	r2, [r3, #12]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	429a      	cmp	r2, r3
 800655c:	d303      	bcc.n	8006566 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68d9      	ldr	r1, [r3, #12]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656e:	461a      	mov	r2, r3
 8006570:	6838      	ldr	r0, [r7, #0]
 8006572:	f002 fa99 	bl	8008aa8 <memcpy>
	}
}
 8006576:	bf00      	nop
 8006578:	3708      	adds	r7, #8
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b084      	sub	sp, #16
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006586:	f001 ff55 	bl	8008434 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006590:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006592:	e011      	b.n	80065b8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006598:	2b00      	cmp	r3, #0
 800659a:	d012      	beq.n	80065c2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	3324      	adds	r3, #36	; 0x24
 80065a0:	4618      	mov	r0, r3
 80065a2:	f000 fe97 	bl	80072d4 <xTaskRemoveFromEventList>
 80065a6:	4603      	mov	r3, r0
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d001      	beq.n	80065b0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80065ac:	f000 ffd0 	bl	8007550 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80065b0:	7bfb      	ldrb	r3, [r7, #15]
 80065b2:	3b01      	subs	r3, #1
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80065b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	dce9      	bgt.n	8006594 <prvUnlockQueue+0x16>
 80065c0:	e000      	b.n	80065c4 <prvUnlockQueue+0x46>
					break;
 80065c2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	22ff      	movs	r2, #255	; 0xff
 80065c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80065cc:	f001 ff62 	bl	8008494 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80065d0:	f001 ff30 	bl	8008434 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065da:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065dc:	e011      	b.n	8006602 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d012      	beq.n	800660c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	3310      	adds	r3, #16
 80065ea:	4618      	mov	r0, r3
 80065ec:	f000 fe72 	bl	80072d4 <xTaskRemoveFromEventList>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d001      	beq.n	80065fa <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80065f6:	f000 ffab 	bl	8007550 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80065fa:	7bbb      	ldrb	r3, [r7, #14]
 80065fc:	3b01      	subs	r3, #1
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006602:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006606:	2b00      	cmp	r3, #0
 8006608:	dce9      	bgt.n	80065de <prvUnlockQueue+0x60>
 800660a:	e000      	b.n	800660e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800660c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	22ff      	movs	r2, #255	; 0xff
 8006612:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006616:	f001 ff3d 	bl	8008494 <vPortExitCritical>
}
 800661a:	bf00      	nop
 800661c:	3710      	adds	r7, #16
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}

08006622 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006622:	b580      	push	{r7, lr}
 8006624:	b084      	sub	sp, #16
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800662a:	f001 ff03 	bl	8008434 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006632:	2b00      	cmp	r3, #0
 8006634:	d102      	bne.n	800663c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006636:	2301      	movs	r3, #1
 8006638:	60fb      	str	r3, [r7, #12]
 800663a:	e001      	b.n	8006640 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800663c:	2300      	movs	r3, #0
 800663e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006640:	f001 ff28 	bl	8008494 <vPortExitCritical>

	return xReturn;
 8006644:	68fb      	ldr	r3, [r7, #12]
}
 8006646:	4618      	mov	r0, r3
 8006648:	3710      	adds	r7, #16
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}

0800664e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800664e:	b580      	push	{r7, lr}
 8006650:	b084      	sub	sp, #16
 8006652:	af00      	add	r7, sp, #0
 8006654:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006656:	f001 feed 	bl	8008434 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006662:	429a      	cmp	r2, r3
 8006664:	d102      	bne.n	800666c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006666:	2301      	movs	r3, #1
 8006668:	60fb      	str	r3, [r7, #12]
 800666a:	e001      	b.n	8006670 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800666c:	2300      	movs	r3, #0
 800666e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006670:	f001 ff10 	bl	8008494 <vPortExitCritical>

	return xReturn;
 8006674:	68fb      	ldr	r3, [r7, #12]
}
 8006676:	4618      	mov	r0, r3
 8006678:	3710      	adds	r7, #16
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
	...

08006680 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006680:	b480      	push	{r7}
 8006682:	b085      	sub	sp, #20
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800668a:	2300      	movs	r3, #0
 800668c:	60fb      	str	r3, [r7, #12]
 800668e:	e014      	b.n	80066ba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006690:	4a0f      	ldr	r2, [pc, #60]	; (80066d0 <vQueueAddToRegistry+0x50>)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d10b      	bne.n	80066b4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800669c:	490c      	ldr	r1, [pc, #48]	; (80066d0 <vQueueAddToRegistry+0x50>)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	683a      	ldr	r2, [r7, #0]
 80066a2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80066a6:	4a0a      	ldr	r2, [pc, #40]	; (80066d0 <vQueueAddToRegistry+0x50>)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	00db      	lsls	r3, r3, #3
 80066ac:	4413      	add	r3, r2
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80066b2:	e006      	b.n	80066c2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	3301      	adds	r3, #1
 80066b8:	60fb      	str	r3, [r7, #12]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2b07      	cmp	r3, #7
 80066be:	d9e7      	bls.n	8006690 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80066c0:	bf00      	nop
 80066c2:	bf00      	nop
 80066c4:	3714      	adds	r7, #20
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr
 80066ce:	bf00      	nop
 80066d0:	20001a54 	.word	0x20001a54

080066d4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80066d4:	b480      	push	{r7}
 80066d6:	b085      	sub	sp, #20
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80066dc:	2300      	movs	r3, #0
 80066de:	60fb      	str	r3, [r7, #12]
 80066e0:	e016      	b.n	8006710 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80066e2:	4a10      	ldr	r2, [pc, #64]	; (8006724 <vQueueUnregisterQueue+0x50>)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	00db      	lsls	r3, r3, #3
 80066e8:	4413      	add	r3, r2
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d10b      	bne.n	800670a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80066f2:	4a0c      	ldr	r2, [pc, #48]	; (8006724 <vQueueUnregisterQueue+0x50>)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2100      	movs	r1, #0
 80066f8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80066fc:	4a09      	ldr	r2, [pc, #36]	; (8006724 <vQueueUnregisterQueue+0x50>)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	00db      	lsls	r3, r3, #3
 8006702:	4413      	add	r3, r2
 8006704:	2200      	movs	r2, #0
 8006706:	605a      	str	r2, [r3, #4]
				break;
 8006708:	e006      	b.n	8006718 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	3301      	adds	r3, #1
 800670e:	60fb      	str	r3, [r7, #12]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2b07      	cmp	r3, #7
 8006714:	d9e5      	bls.n	80066e2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006716:	bf00      	nop
 8006718:	bf00      	nop
 800671a:	3714      	adds	r7, #20
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr
 8006724:	20001a54 	.word	0x20001a54

08006728 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006728:	b580      	push	{r7, lr}
 800672a:	b086      	sub	sp, #24
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006738:	f001 fe7c 	bl	8008434 <vPortEnterCritical>
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006742:	b25b      	sxtb	r3, r3
 8006744:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006748:	d103      	bne.n	8006752 <vQueueWaitForMessageRestricted+0x2a>
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006758:	b25b      	sxtb	r3, r3
 800675a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800675e:	d103      	bne.n	8006768 <vQueueWaitForMessageRestricted+0x40>
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006768:	f001 fe94 	bl	8008494 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006770:	2b00      	cmp	r3, #0
 8006772:	d106      	bne.n	8006782 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	3324      	adds	r3, #36	; 0x24
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	68b9      	ldr	r1, [r7, #8]
 800677c:	4618      	mov	r0, r3
 800677e:	f000 fd7d 	bl	800727c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006782:	6978      	ldr	r0, [r7, #20]
 8006784:	f7ff fefb 	bl	800657e <prvUnlockQueue>
	}
 8006788:	bf00      	nop
 800678a:	3718      	adds	r7, #24
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006790:	b580      	push	{r7, lr}
 8006792:	b08e      	sub	sp, #56	; 0x38
 8006794:	af04      	add	r7, sp, #16
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	607a      	str	r2, [r7, #4]
 800679c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800679e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d10a      	bne.n	80067ba <xTaskCreateStatic+0x2a>
	__asm volatile
 80067a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a8:	f383 8811 	msr	BASEPRI, r3
 80067ac:	f3bf 8f6f 	isb	sy
 80067b0:	f3bf 8f4f 	dsb	sy
 80067b4:	623b      	str	r3, [r7, #32]
}
 80067b6:	bf00      	nop
 80067b8:	e7fe      	b.n	80067b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80067ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d10a      	bne.n	80067d6 <xTaskCreateStatic+0x46>
	__asm volatile
 80067c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067c4:	f383 8811 	msr	BASEPRI, r3
 80067c8:	f3bf 8f6f 	isb	sy
 80067cc:	f3bf 8f4f 	dsb	sy
 80067d0:	61fb      	str	r3, [r7, #28]
}
 80067d2:	bf00      	nop
 80067d4:	e7fe      	b.n	80067d4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80067d6:	235c      	movs	r3, #92	; 0x5c
 80067d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	2b5c      	cmp	r3, #92	; 0x5c
 80067de:	d00a      	beq.n	80067f6 <xTaskCreateStatic+0x66>
	__asm volatile
 80067e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e4:	f383 8811 	msr	BASEPRI, r3
 80067e8:	f3bf 8f6f 	isb	sy
 80067ec:	f3bf 8f4f 	dsb	sy
 80067f0:	61bb      	str	r3, [r7, #24]
}
 80067f2:	bf00      	nop
 80067f4:	e7fe      	b.n	80067f4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80067f6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80067f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d01e      	beq.n	800683c <xTaskCreateStatic+0xac>
 80067fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006800:	2b00      	cmp	r3, #0
 8006802:	d01b      	beq.n	800683c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006806:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800680c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800680e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006810:	2202      	movs	r2, #2
 8006812:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006816:	2300      	movs	r3, #0
 8006818:	9303      	str	r3, [sp, #12]
 800681a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800681c:	9302      	str	r3, [sp, #8]
 800681e:	f107 0314 	add.w	r3, r7, #20
 8006822:	9301      	str	r3, [sp, #4]
 8006824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006826:	9300      	str	r3, [sp, #0]
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	68b9      	ldr	r1, [r7, #8]
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f000 f850 	bl	80068d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006834:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006836:	f000 f8dd 	bl	80069f4 <prvAddNewTaskToReadyList>
 800683a:	e001      	b.n	8006840 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800683c:	2300      	movs	r3, #0
 800683e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006840:	697b      	ldr	r3, [r7, #20]
	}
 8006842:	4618      	mov	r0, r3
 8006844:	3728      	adds	r7, #40	; 0x28
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800684a:	b580      	push	{r7, lr}
 800684c:	b08c      	sub	sp, #48	; 0x30
 800684e:	af04      	add	r7, sp, #16
 8006850:	60f8      	str	r0, [r7, #12]
 8006852:	60b9      	str	r1, [r7, #8]
 8006854:	603b      	str	r3, [r7, #0]
 8006856:	4613      	mov	r3, r2
 8006858:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800685a:	88fb      	ldrh	r3, [r7, #6]
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	4618      	mov	r0, r3
 8006860:	f001 ff0a 	bl	8008678 <pvPortMalloc>
 8006864:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00e      	beq.n	800688a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800686c:	205c      	movs	r0, #92	; 0x5c
 800686e:	f001 ff03 	bl	8008678 <pvPortMalloc>
 8006872:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006874:	69fb      	ldr	r3, [r7, #28]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d003      	beq.n	8006882 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800687a:	69fb      	ldr	r3, [r7, #28]
 800687c:	697a      	ldr	r2, [r7, #20]
 800687e:	631a      	str	r2, [r3, #48]	; 0x30
 8006880:	e005      	b.n	800688e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006882:	6978      	ldr	r0, [r7, #20]
 8006884:	f001 ffc4 	bl	8008810 <vPortFree>
 8006888:	e001      	b.n	800688e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800688a:	2300      	movs	r3, #0
 800688c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d017      	beq.n	80068c4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	2200      	movs	r2, #0
 8006898:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800689c:	88fa      	ldrh	r2, [r7, #6]
 800689e:	2300      	movs	r3, #0
 80068a0:	9303      	str	r3, [sp, #12]
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	9302      	str	r3, [sp, #8]
 80068a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068a8:	9301      	str	r3, [sp, #4]
 80068aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068ac:	9300      	str	r3, [sp, #0]
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	68b9      	ldr	r1, [r7, #8]
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f000 f80e 	bl	80068d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068b8:	69f8      	ldr	r0, [r7, #28]
 80068ba:	f000 f89b 	bl	80069f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80068be:	2301      	movs	r3, #1
 80068c0:	61bb      	str	r3, [r7, #24]
 80068c2:	e002      	b.n	80068ca <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80068c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80068c8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80068ca:	69bb      	ldr	r3, [r7, #24]
	}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3720      	adds	r7, #32
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}

080068d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b088      	sub	sp, #32
 80068d8:	af00      	add	r7, sp, #0
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	607a      	str	r2, [r7, #4]
 80068e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80068e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	461a      	mov	r2, r3
 80068ec:	21a5      	movs	r1, #165	; 0xa5
 80068ee:	f002 f8e9 	bl	8008ac4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80068f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80068fc:	3b01      	subs	r3, #1
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	4413      	add	r3, r2
 8006902:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006904:	69bb      	ldr	r3, [r7, #24]
 8006906:	f023 0307 	bic.w	r3, r3, #7
 800690a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800690c:	69bb      	ldr	r3, [r7, #24]
 800690e:	f003 0307 	and.w	r3, r3, #7
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00a      	beq.n	800692c <prvInitialiseNewTask+0x58>
	__asm volatile
 8006916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800691a:	f383 8811 	msr	BASEPRI, r3
 800691e:	f3bf 8f6f 	isb	sy
 8006922:	f3bf 8f4f 	dsb	sy
 8006926:	617b      	str	r3, [r7, #20]
}
 8006928:	bf00      	nop
 800692a:	e7fe      	b.n	800692a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d01f      	beq.n	8006972 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006932:	2300      	movs	r3, #0
 8006934:	61fb      	str	r3, [r7, #28]
 8006936:	e012      	b.n	800695e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006938:	68ba      	ldr	r2, [r7, #8]
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	4413      	add	r3, r2
 800693e:	7819      	ldrb	r1, [r3, #0]
 8006940:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	4413      	add	r3, r2
 8006946:	3334      	adds	r3, #52	; 0x34
 8006948:	460a      	mov	r2, r1
 800694a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800694c:	68ba      	ldr	r2, [r7, #8]
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	4413      	add	r3, r2
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d006      	beq.n	8006966 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	3301      	adds	r3, #1
 800695c:	61fb      	str	r3, [r7, #28]
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	2b0f      	cmp	r3, #15
 8006962:	d9e9      	bls.n	8006938 <prvInitialiseNewTask+0x64>
 8006964:	e000      	b.n	8006968 <prvInitialiseNewTask+0x94>
			{
				break;
 8006966:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800696a:	2200      	movs	r2, #0
 800696c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006970:	e003      	b.n	800697a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006974:	2200      	movs	r2, #0
 8006976:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800697a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800697c:	2b37      	cmp	r3, #55	; 0x37
 800697e:	d901      	bls.n	8006984 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006980:	2337      	movs	r3, #55	; 0x37
 8006982:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006986:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006988:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800698a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800698c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800698e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006992:	2200      	movs	r2, #0
 8006994:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006998:	3304      	adds	r3, #4
 800699a:	4618      	mov	r0, r3
 800699c:	f7fe fe56 	bl	800564c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80069a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a2:	3318      	adds	r3, #24
 80069a4:	4618      	mov	r0, r3
 80069a6:	f7fe fe51 	bl	800564c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80069aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80069b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80069ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069be:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80069c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c2:	2200      	movs	r2, #0
 80069c4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80069c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c8:	2200      	movs	r2, #0
 80069ca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80069ce:	683a      	ldr	r2, [r7, #0]
 80069d0:	68f9      	ldr	r1, [r7, #12]
 80069d2:	69b8      	ldr	r0, [r7, #24]
 80069d4:	f001 fc02 	bl	80081dc <pxPortInitialiseStack>
 80069d8:	4602      	mov	r2, r0
 80069da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80069de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d002      	beq.n	80069ea <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80069e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80069ea:	bf00      	nop
 80069ec:	3720      	adds	r7, #32
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
	...

080069f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80069fc:	f001 fd1a 	bl	8008434 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006a00:	4b2d      	ldr	r3, [pc, #180]	; (8006ab8 <prvAddNewTaskToReadyList+0xc4>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	3301      	adds	r3, #1
 8006a06:	4a2c      	ldr	r2, [pc, #176]	; (8006ab8 <prvAddNewTaskToReadyList+0xc4>)
 8006a08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006a0a:	4b2c      	ldr	r3, [pc, #176]	; (8006abc <prvAddNewTaskToReadyList+0xc8>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d109      	bne.n	8006a26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006a12:	4a2a      	ldr	r2, [pc, #168]	; (8006abc <prvAddNewTaskToReadyList+0xc8>)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006a18:	4b27      	ldr	r3, [pc, #156]	; (8006ab8 <prvAddNewTaskToReadyList+0xc4>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d110      	bne.n	8006a42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006a20:	f000 fdba 	bl	8007598 <prvInitialiseTaskLists>
 8006a24:	e00d      	b.n	8006a42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006a26:	4b26      	ldr	r3, [pc, #152]	; (8006ac0 <prvAddNewTaskToReadyList+0xcc>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d109      	bne.n	8006a42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006a2e:	4b23      	ldr	r3, [pc, #140]	; (8006abc <prvAddNewTaskToReadyList+0xc8>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	d802      	bhi.n	8006a42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006a3c:	4a1f      	ldr	r2, [pc, #124]	; (8006abc <prvAddNewTaskToReadyList+0xc8>)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006a42:	4b20      	ldr	r3, [pc, #128]	; (8006ac4 <prvAddNewTaskToReadyList+0xd0>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	3301      	adds	r3, #1
 8006a48:	4a1e      	ldr	r2, [pc, #120]	; (8006ac4 <prvAddNewTaskToReadyList+0xd0>)
 8006a4a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006a4c:	4b1d      	ldr	r3, [pc, #116]	; (8006ac4 <prvAddNewTaskToReadyList+0xd0>)
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a58:	4b1b      	ldr	r3, [pc, #108]	; (8006ac8 <prvAddNewTaskToReadyList+0xd4>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d903      	bls.n	8006a68 <prvAddNewTaskToReadyList+0x74>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a64:	4a18      	ldr	r2, [pc, #96]	; (8006ac8 <prvAddNewTaskToReadyList+0xd4>)
 8006a66:	6013      	str	r3, [r2, #0]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4413      	add	r3, r2
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	4a15      	ldr	r2, [pc, #84]	; (8006acc <prvAddNewTaskToReadyList+0xd8>)
 8006a76:	441a      	add	r2, r3
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	3304      	adds	r3, #4
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	4610      	mov	r0, r2
 8006a80:	f7fe fdf1 	bl	8005666 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006a84:	f001 fd06 	bl	8008494 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006a88:	4b0d      	ldr	r3, [pc, #52]	; (8006ac0 <prvAddNewTaskToReadyList+0xcc>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00e      	beq.n	8006aae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006a90:	4b0a      	ldr	r3, [pc, #40]	; (8006abc <prvAddNewTaskToReadyList+0xc8>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d207      	bcs.n	8006aae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006a9e:	4b0c      	ldr	r3, [pc, #48]	; (8006ad0 <prvAddNewTaskToReadyList+0xdc>)
 8006aa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	f3bf 8f4f 	dsb	sy
 8006aaa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006aae:	bf00      	nop
 8006ab0:	3708      	adds	r7, #8
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	20000c20 	.word	0x20000c20
 8006abc:	2000074c 	.word	0x2000074c
 8006ac0:	20000c2c 	.word	0x20000c2c
 8006ac4:	20000c3c 	.word	0x20000c3c
 8006ac8:	20000c28 	.word	0x20000c28
 8006acc:	20000750 	.word	0x20000750
 8006ad0:	e000ed04 	.word	0xe000ed04

08006ad4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006adc:	2300      	movs	r3, #0
 8006ade:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d017      	beq.n	8006b16 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006ae6:	4b13      	ldr	r3, [pc, #76]	; (8006b34 <vTaskDelay+0x60>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00a      	beq.n	8006b04 <vTaskDelay+0x30>
	__asm volatile
 8006aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006af2:	f383 8811 	msr	BASEPRI, r3
 8006af6:	f3bf 8f6f 	isb	sy
 8006afa:	f3bf 8f4f 	dsb	sy
 8006afe:	60bb      	str	r3, [r7, #8]
}
 8006b00:	bf00      	nop
 8006b02:	e7fe      	b.n	8006b02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006b04:	f000 f986 	bl	8006e14 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b08:	2100      	movs	r1, #0
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 ffa4 	bl	8007a58 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b10:	f000 f98e 	bl	8006e30 <xTaskResumeAll>
 8006b14:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d107      	bne.n	8006b2c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006b1c:	4b06      	ldr	r3, [pc, #24]	; (8006b38 <vTaskDelay+0x64>)
 8006b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b22:	601a      	str	r2, [r3, #0]
 8006b24:	f3bf 8f4f 	dsb	sy
 8006b28:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b2c:	bf00      	nop
 8006b2e:	3710      	adds	r7, #16
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}
 8006b34:	20000c48 	.word	0x20000c48
 8006b38:	e000ed04 	.word	0xe000ed04

08006b3c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b084      	sub	sp, #16
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006b44:	f001 fc76 	bl	8008434 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d102      	bne.n	8006b54 <vTaskSuspend+0x18>
 8006b4e:	4b30      	ldr	r3, [pc, #192]	; (8006c10 <vTaskSuspend+0xd4>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	e000      	b.n	8006b56 <vTaskSuspend+0x1a>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	3304      	adds	r3, #4
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f7fe fddf 	bl	8005720 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d004      	beq.n	8006b74 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	3318      	adds	r3, #24
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7fe fdd6 	bl	8005720 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	3304      	adds	r3, #4
 8006b78:	4619      	mov	r1, r3
 8006b7a:	4826      	ldr	r0, [pc, #152]	; (8006c14 <vTaskSuspend+0xd8>)
 8006b7c:	f7fe fd73 	bl	8005666 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d103      	bne.n	8006b94 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8006b94:	f001 fc7e 	bl	8008494 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8006b98:	4b1f      	ldr	r3, [pc, #124]	; (8006c18 <vTaskSuspend+0xdc>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d005      	beq.n	8006bac <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8006ba0:	f001 fc48 	bl	8008434 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8006ba4:	f000 fd96 	bl	80076d4 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8006ba8:	f001 fc74 	bl	8008494 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8006bac:	4b18      	ldr	r3, [pc, #96]	; (8006c10 <vTaskSuspend+0xd4>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	68fa      	ldr	r2, [r7, #12]
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d127      	bne.n	8006c06 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 8006bb6:	4b18      	ldr	r3, [pc, #96]	; (8006c18 <vTaskSuspend+0xdc>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d017      	beq.n	8006bee <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8006bbe:	4b17      	ldr	r3, [pc, #92]	; (8006c1c <vTaskSuspend+0xe0>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00a      	beq.n	8006bdc <vTaskSuspend+0xa0>
	__asm volatile
 8006bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bca:	f383 8811 	msr	BASEPRI, r3
 8006bce:	f3bf 8f6f 	isb	sy
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	60bb      	str	r3, [r7, #8]
}
 8006bd8:	bf00      	nop
 8006bda:	e7fe      	b.n	8006bda <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8006bdc:	4b10      	ldr	r3, [pc, #64]	; (8006c20 <vTaskSuspend+0xe4>)
 8006bde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006be2:	601a      	str	r2, [r3, #0]
 8006be4:	f3bf 8f4f 	dsb	sy
 8006be8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006bec:	e00b      	b.n	8006c06 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8006bee:	4b09      	ldr	r3, [pc, #36]	; (8006c14 <vTaskSuspend+0xd8>)
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	4b0c      	ldr	r3, [pc, #48]	; (8006c24 <vTaskSuspend+0xe8>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d103      	bne.n	8006c02 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8006bfa:	4b05      	ldr	r3, [pc, #20]	; (8006c10 <vTaskSuspend+0xd4>)
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	601a      	str	r2, [r3, #0]
	}
 8006c00:	e001      	b.n	8006c06 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8006c02:	f000 fa7d 	bl	8007100 <vTaskSwitchContext>
	}
 8006c06:	bf00      	nop
 8006c08:	3710      	adds	r7, #16
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	2000074c 	.word	0x2000074c
 8006c14:	20000c0c 	.word	0x20000c0c
 8006c18:	20000c2c 	.word	0x20000c2c
 8006c1c:	20000c48 	.word	0x20000c48
 8006c20:	e000ed04 	.word	0xe000ed04
 8006c24:	20000c20 	.word	0x20000c20

08006c28 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8006c28:	b480      	push	{r7}
 8006c2a:	b087      	sub	sp, #28
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8006c30:	2300      	movs	r3, #0
 8006c32:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10a      	bne.n	8006c54 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8006c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c42:	f383 8811 	msr	BASEPRI, r3
 8006c46:	f3bf 8f6f 	isb	sy
 8006c4a:	f3bf 8f4f 	dsb	sy
 8006c4e:	60fb      	str	r3, [r7, #12]
}
 8006c50:	bf00      	nop
 8006c52:	e7fe      	b.n	8006c52 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	695b      	ldr	r3, [r3, #20]
 8006c58:	4a0a      	ldr	r2, [pc, #40]	; (8006c84 <prvTaskIsTaskSuspended+0x5c>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d10a      	bne.n	8006c74 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c62:	4a09      	ldr	r2, [pc, #36]	; (8006c88 <prvTaskIsTaskSuspended+0x60>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d005      	beq.n	8006c74 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d101      	bne.n	8006c74 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8006c70:	2301      	movs	r3, #1
 8006c72:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006c74:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8006c76:	4618      	mov	r0, r3
 8006c78:	371c      	adds	r7, #28
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	20000c0c 	.word	0x20000c0c
 8006c88:	20000be0 	.word	0x20000be0

08006c8c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d10a      	bne.n	8006cb4 <vTaskResume+0x28>
	__asm volatile
 8006c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ca2:	f383 8811 	msr	BASEPRI, r3
 8006ca6:	f3bf 8f6f 	isb	sy
 8006caa:	f3bf 8f4f 	dsb	sy
 8006cae:	60bb      	str	r3, [r7, #8]
}
 8006cb0:	bf00      	nop
 8006cb2:	e7fe      	b.n	8006cb2 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8006cb4:	4b20      	ldr	r3, [pc, #128]	; (8006d38 <vTaskResume+0xac>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	d038      	beq.n	8006d30 <vTaskResume+0xa4>
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d035      	beq.n	8006d30 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8006cc4:	f001 fbb6 	bl	8008434 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8006cc8:	68f8      	ldr	r0, [r7, #12]
 8006cca:	f7ff ffad 	bl	8006c28 <prvTaskIsTaskSuspended>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d02b      	beq.n	8006d2c <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	3304      	adds	r3, #4
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7fe fd21 	bl	8005720 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ce2:	4b16      	ldr	r3, [pc, #88]	; (8006d3c <vTaskResume+0xb0>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d903      	bls.n	8006cf2 <vTaskResume+0x66>
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cee:	4a13      	ldr	r2, [pc, #76]	; (8006d3c <vTaskResume+0xb0>)
 8006cf0:	6013      	str	r3, [r2, #0]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4413      	add	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4a10      	ldr	r2, [pc, #64]	; (8006d40 <vTaskResume+0xb4>)
 8006d00:	441a      	add	r2, r3
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	3304      	adds	r3, #4
 8006d06:	4619      	mov	r1, r3
 8006d08:	4610      	mov	r0, r2
 8006d0a:	f7fe fcac 	bl	8005666 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d12:	4b09      	ldr	r3, [pc, #36]	; (8006d38 <vTaskResume+0xac>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d307      	bcc.n	8006d2c <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8006d1c:	4b09      	ldr	r3, [pc, #36]	; (8006d44 <vTaskResume+0xb8>)
 8006d1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d22:	601a      	str	r2, [r3, #0]
 8006d24:	f3bf 8f4f 	dsb	sy
 8006d28:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8006d2c:	f001 fbb2 	bl	8008494 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d30:	bf00      	nop
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	2000074c 	.word	0x2000074c
 8006d3c:	20000c28 	.word	0x20000c28
 8006d40:	20000750 	.word	0x20000750
 8006d44:	e000ed04 	.word	0xe000ed04

08006d48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b08a      	sub	sp, #40	; 0x28
 8006d4c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006d52:	2300      	movs	r3, #0
 8006d54:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006d56:	463a      	mov	r2, r7
 8006d58:	1d39      	adds	r1, r7, #4
 8006d5a:	f107 0308 	add.w	r3, r7, #8
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7fe f9b4 	bl	80050cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006d64:	6839      	ldr	r1, [r7, #0]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	9202      	str	r2, [sp, #8]
 8006d6c:	9301      	str	r3, [sp, #4]
 8006d6e:	2300      	movs	r3, #0
 8006d70:	9300      	str	r3, [sp, #0]
 8006d72:	2300      	movs	r3, #0
 8006d74:	460a      	mov	r2, r1
 8006d76:	4921      	ldr	r1, [pc, #132]	; (8006dfc <vTaskStartScheduler+0xb4>)
 8006d78:	4821      	ldr	r0, [pc, #132]	; (8006e00 <vTaskStartScheduler+0xb8>)
 8006d7a:	f7ff fd09 	bl	8006790 <xTaskCreateStatic>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	4a20      	ldr	r2, [pc, #128]	; (8006e04 <vTaskStartScheduler+0xbc>)
 8006d82:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006d84:	4b1f      	ldr	r3, [pc, #124]	; (8006e04 <vTaskStartScheduler+0xbc>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d002      	beq.n	8006d92 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	617b      	str	r3, [r7, #20]
 8006d90:	e001      	b.n	8006d96 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006d92:	2300      	movs	r3, #0
 8006d94:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d102      	bne.n	8006da2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006d9c:	f000 feb0 	bl	8007b00 <xTimerCreateTimerTask>
 8006da0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d116      	bne.n	8006dd6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dac:	f383 8811 	msr	BASEPRI, r3
 8006db0:	f3bf 8f6f 	isb	sy
 8006db4:	f3bf 8f4f 	dsb	sy
 8006db8:	613b      	str	r3, [r7, #16]
}
 8006dba:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006dbc:	4b12      	ldr	r3, [pc, #72]	; (8006e08 <vTaskStartScheduler+0xc0>)
 8006dbe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006dc2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006dc4:	4b11      	ldr	r3, [pc, #68]	; (8006e0c <vTaskStartScheduler+0xc4>)
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006dca:	4b11      	ldr	r3, [pc, #68]	; (8006e10 <vTaskStartScheduler+0xc8>)
 8006dcc:	2200      	movs	r2, #0
 8006dce:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006dd0:	f001 fa8e 	bl	80082f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006dd4:	e00e      	b.n	8006df4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ddc:	d10a      	bne.n	8006df4 <vTaskStartScheduler+0xac>
	__asm volatile
 8006dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de2:	f383 8811 	msr	BASEPRI, r3
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	f3bf 8f4f 	dsb	sy
 8006dee:	60fb      	str	r3, [r7, #12]
}
 8006df0:	bf00      	nop
 8006df2:	e7fe      	b.n	8006df2 <vTaskStartScheduler+0xaa>
}
 8006df4:	bf00      	nop
 8006df6:	3718      	adds	r7, #24
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}
 8006dfc:	08008e14 	.word	0x08008e14
 8006e00:	08007569 	.word	0x08007569
 8006e04:	20000c44 	.word	0x20000c44
 8006e08:	20000c40 	.word	0x20000c40
 8006e0c:	20000c2c 	.word	0x20000c2c
 8006e10:	20000c24 	.word	0x20000c24

08006e14 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006e14:	b480      	push	{r7}
 8006e16:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006e18:	4b04      	ldr	r3, [pc, #16]	; (8006e2c <vTaskSuspendAll+0x18>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	4a03      	ldr	r2, [pc, #12]	; (8006e2c <vTaskSuspendAll+0x18>)
 8006e20:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006e22:	bf00      	nop
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr
 8006e2c:	20000c48 	.word	0x20000c48

08006e30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e36:	2300      	movs	r3, #0
 8006e38:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e3e:	4b42      	ldr	r3, [pc, #264]	; (8006f48 <xTaskResumeAll+0x118>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d10a      	bne.n	8006e5c <xTaskResumeAll+0x2c>
	__asm volatile
 8006e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e4a:	f383 8811 	msr	BASEPRI, r3
 8006e4e:	f3bf 8f6f 	isb	sy
 8006e52:	f3bf 8f4f 	dsb	sy
 8006e56:	603b      	str	r3, [r7, #0]
}
 8006e58:	bf00      	nop
 8006e5a:	e7fe      	b.n	8006e5a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006e5c:	f001 faea 	bl	8008434 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006e60:	4b39      	ldr	r3, [pc, #228]	; (8006f48 <xTaskResumeAll+0x118>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	3b01      	subs	r3, #1
 8006e66:	4a38      	ldr	r2, [pc, #224]	; (8006f48 <xTaskResumeAll+0x118>)
 8006e68:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e6a:	4b37      	ldr	r3, [pc, #220]	; (8006f48 <xTaskResumeAll+0x118>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d162      	bne.n	8006f38 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006e72:	4b36      	ldr	r3, [pc, #216]	; (8006f4c <xTaskResumeAll+0x11c>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d05e      	beq.n	8006f38 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e7a:	e02f      	b.n	8006edc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e7c:	4b34      	ldr	r3, [pc, #208]	; (8006f50 <xTaskResumeAll+0x120>)
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	3318      	adds	r3, #24
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f7fe fc49 	bl	8005720 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	3304      	adds	r3, #4
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7fe fc44 	bl	8005720 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e9c:	4b2d      	ldr	r3, [pc, #180]	; (8006f54 <xTaskResumeAll+0x124>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d903      	bls.n	8006eac <xTaskResumeAll+0x7c>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea8:	4a2a      	ldr	r2, [pc, #168]	; (8006f54 <xTaskResumeAll+0x124>)
 8006eaa:	6013      	str	r3, [r2, #0]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eb0:	4613      	mov	r3, r2
 8006eb2:	009b      	lsls	r3, r3, #2
 8006eb4:	4413      	add	r3, r2
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	4a27      	ldr	r2, [pc, #156]	; (8006f58 <xTaskResumeAll+0x128>)
 8006eba:	441a      	add	r2, r3
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	3304      	adds	r3, #4
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	4610      	mov	r0, r2
 8006ec4:	f7fe fbcf 	bl	8005666 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ecc:	4b23      	ldr	r3, [pc, #140]	; (8006f5c <xTaskResumeAll+0x12c>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d302      	bcc.n	8006edc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006ed6:	4b22      	ldr	r3, [pc, #136]	; (8006f60 <xTaskResumeAll+0x130>)
 8006ed8:	2201      	movs	r2, #1
 8006eda:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006edc:	4b1c      	ldr	r3, [pc, #112]	; (8006f50 <xTaskResumeAll+0x120>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d1cb      	bne.n	8006e7c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d001      	beq.n	8006eee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006eea:	f000 fbf3 	bl	80076d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006eee:	4b1d      	ldr	r3, [pc, #116]	; (8006f64 <xTaskResumeAll+0x134>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d010      	beq.n	8006f1c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006efa:	f000 f847 	bl	8006f8c <xTaskIncrementTick>
 8006efe:	4603      	mov	r3, r0
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d002      	beq.n	8006f0a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006f04:	4b16      	ldr	r3, [pc, #88]	; (8006f60 <xTaskResumeAll+0x130>)
 8006f06:	2201      	movs	r2, #1
 8006f08:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	3b01      	subs	r3, #1
 8006f0e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1f1      	bne.n	8006efa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006f16:	4b13      	ldr	r3, [pc, #76]	; (8006f64 <xTaskResumeAll+0x134>)
 8006f18:	2200      	movs	r2, #0
 8006f1a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006f1c:	4b10      	ldr	r3, [pc, #64]	; (8006f60 <xTaskResumeAll+0x130>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d009      	beq.n	8006f38 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006f24:	2301      	movs	r3, #1
 8006f26:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006f28:	4b0f      	ldr	r3, [pc, #60]	; (8006f68 <xTaskResumeAll+0x138>)
 8006f2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f2e:	601a      	str	r2, [r3, #0]
 8006f30:	f3bf 8f4f 	dsb	sy
 8006f34:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f38:	f001 faac 	bl	8008494 <vPortExitCritical>

	return xAlreadyYielded;
 8006f3c:	68bb      	ldr	r3, [r7, #8]
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3710      	adds	r7, #16
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	20000c48 	.word	0x20000c48
 8006f4c:	20000c20 	.word	0x20000c20
 8006f50:	20000be0 	.word	0x20000be0
 8006f54:	20000c28 	.word	0x20000c28
 8006f58:	20000750 	.word	0x20000750
 8006f5c:	2000074c 	.word	0x2000074c
 8006f60:	20000c34 	.word	0x20000c34
 8006f64:	20000c30 	.word	0x20000c30
 8006f68:	e000ed04 	.word	0xe000ed04

08006f6c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006f72:	4b05      	ldr	r3, [pc, #20]	; (8006f88 <xTaskGetTickCount+0x1c>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006f78:	687b      	ldr	r3, [r7, #4]
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	370c      	adds	r7, #12
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop
 8006f88:	20000c24 	.word	0x20000c24

08006f8c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b086      	sub	sp, #24
 8006f90:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006f92:	2300      	movs	r3, #0
 8006f94:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f96:	4b4f      	ldr	r3, [pc, #316]	; (80070d4 <xTaskIncrementTick+0x148>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	f040 808f 	bne.w	80070be <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006fa0:	4b4d      	ldr	r3, [pc, #308]	; (80070d8 <xTaskIncrementTick+0x14c>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	3301      	adds	r3, #1
 8006fa6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006fa8:	4a4b      	ldr	r2, [pc, #300]	; (80070d8 <xTaskIncrementTick+0x14c>)
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d120      	bne.n	8006ff6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006fb4:	4b49      	ldr	r3, [pc, #292]	; (80070dc <xTaskIncrementTick+0x150>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00a      	beq.n	8006fd4 <xTaskIncrementTick+0x48>
	__asm volatile
 8006fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fc2:	f383 8811 	msr	BASEPRI, r3
 8006fc6:	f3bf 8f6f 	isb	sy
 8006fca:	f3bf 8f4f 	dsb	sy
 8006fce:	603b      	str	r3, [r7, #0]
}
 8006fd0:	bf00      	nop
 8006fd2:	e7fe      	b.n	8006fd2 <xTaskIncrementTick+0x46>
 8006fd4:	4b41      	ldr	r3, [pc, #260]	; (80070dc <xTaskIncrementTick+0x150>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	60fb      	str	r3, [r7, #12]
 8006fda:	4b41      	ldr	r3, [pc, #260]	; (80070e0 <xTaskIncrementTick+0x154>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a3f      	ldr	r2, [pc, #252]	; (80070dc <xTaskIncrementTick+0x150>)
 8006fe0:	6013      	str	r3, [r2, #0]
 8006fe2:	4a3f      	ldr	r2, [pc, #252]	; (80070e0 <xTaskIncrementTick+0x154>)
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6013      	str	r3, [r2, #0]
 8006fe8:	4b3e      	ldr	r3, [pc, #248]	; (80070e4 <xTaskIncrementTick+0x158>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	3301      	adds	r3, #1
 8006fee:	4a3d      	ldr	r2, [pc, #244]	; (80070e4 <xTaskIncrementTick+0x158>)
 8006ff0:	6013      	str	r3, [r2, #0]
 8006ff2:	f000 fb6f 	bl	80076d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006ff6:	4b3c      	ldr	r3, [pc, #240]	; (80070e8 <xTaskIncrementTick+0x15c>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	693a      	ldr	r2, [r7, #16]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d349      	bcc.n	8007094 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007000:	4b36      	ldr	r3, [pc, #216]	; (80070dc <xTaskIncrementTick+0x150>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d104      	bne.n	8007014 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800700a:	4b37      	ldr	r3, [pc, #220]	; (80070e8 <xTaskIncrementTick+0x15c>)
 800700c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007010:	601a      	str	r2, [r3, #0]
					break;
 8007012:	e03f      	b.n	8007094 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007014:	4b31      	ldr	r3, [pc, #196]	; (80070dc <xTaskIncrementTick+0x150>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68db      	ldr	r3, [r3, #12]
 800701a:	68db      	ldr	r3, [r3, #12]
 800701c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007024:	693a      	ldr	r2, [r7, #16]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	429a      	cmp	r2, r3
 800702a:	d203      	bcs.n	8007034 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800702c:	4a2e      	ldr	r2, [pc, #184]	; (80070e8 <xTaskIncrementTick+0x15c>)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007032:	e02f      	b.n	8007094 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	3304      	adds	r3, #4
 8007038:	4618      	mov	r0, r3
 800703a:	f7fe fb71 	bl	8005720 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007042:	2b00      	cmp	r3, #0
 8007044:	d004      	beq.n	8007050 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	3318      	adds	r3, #24
 800704a:	4618      	mov	r0, r3
 800704c:	f7fe fb68 	bl	8005720 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007054:	4b25      	ldr	r3, [pc, #148]	; (80070ec <xTaskIncrementTick+0x160>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	429a      	cmp	r2, r3
 800705a:	d903      	bls.n	8007064 <xTaskIncrementTick+0xd8>
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007060:	4a22      	ldr	r2, [pc, #136]	; (80070ec <xTaskIncrementTick+0x160>)
 8007062:	6013      	str	r3, [r2, #0]
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007068:	4613      	mov	r3, r2
 800706a:	009b      	lsls	r3, r3, #2
 800706c:	4413      	add	r3, r2
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	4a1f      	ldr	r2, [pc, #124]	; (80070f0 <xTaskIncrementTick+0x164>)
 8007072:	441a      	add	r2, r3
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	3304      	adds	r3, #4
 8007078:	4619      	mov	r1, r3
 800707a:	4610      	mov	r0, r2
 800707c:	f7fe faf3 	bl	8005666 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007084:	4b1b      	ldr	r3, [pc, #108]	; (80070f4 <xTaskIncrementTick+0x168>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800708a:	429a      	cmp	r2, r3
 800708c:	d3b8      	bcc.n	8007000 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800708e:	2301      	movs	r3, #1
 8007090:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007092:	e7b5      	b.n	8007000 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007094:	4b17      	ldr	r3, [pc, #92]	; (80070f4 <xTaskIncrementTick+0x168>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800709a:	4915      	ldr	r1, [pc, #84]	; (80070f0 <xTaskIncrementTick+0x164>)
 800709c:	4613      	mov	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	4413      	add	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	440b      	add	r3, r1
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d901      	bls.n	80070b0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80070ac:	2301      	movs	r3, #1
 80070ae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80070b0:	4b11      	ldr	r3, [pc, #68]	; (80070f8 <xTaskIncrementTick+0x16c>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d007      	beq.n	80070c8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80070b8:	2301      	movs	r3, #1
 80070ba:	617b      	str	r3, [r7, #20]
 80070bc:	e004      	b.n	80070c8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80070be:	4b0f      	ldr	r3, [pc, #60]	; (80070fc <xTaskIncrementTick+0x170>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3301      	adds	r3, #1
 80070c4:	4a0d      	ldr	r2, [pc, #52]	; (80070fc <xTaskIncrementTick+0x170>)
 80070c6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80070c8:	697b      	ldr	r3, [r7, #20]
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3718      	adds	r7, #24
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	20000c48 	.word	0x20000c48
 80070d8:	20000c24 	.word	0x20000c24
 80070dc:	20000bd8 	.word	0x20000bd8
 80070e0:	20000bdc 	.word	0x20000bdc
 80070e4:	20000c38 	.word	0x20000c38
 80070e8:	20000c40 	.word	0x20000c40
 80070ec:	20000c28 	.word	0x20000c28
 80070f0:	20000750 	.word	0x20000750
 80070f4:	2000074c 	.word	0x2000074c
 80070f8:	20000c34 	.word	0x20000c34
 80070fc:	20000c30 	.word	0x20000c30

08007100 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007106:	4b28      	ldr	r3, [pc, #160]	; (80071a8 <vTaskSwitchContext+0xa8>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d003      	beq.n	8007116 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800710e:	4b27      	ldr	r3, [pc, #156]	; (80071ac <vTaskSwitchContext+0xac>)
 8007110:	2201      	movs	r2, #1
 8007112:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007114:	e041      	b.n	800719a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007116:	4b25      	ldr	r3, [pc, #148]	; (80071ac <vTaskSwitchContext+0xac>)
 8007118:	2200      	movs	r2, #0
 800711a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800711c:	4b24      	ldr	r3, [pc, #144]	; (80071b0 <vTaskSwitchContext+0xb0>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	60fb      	str	r3, [r7, #12]
 8007122:	e010      	b.n	8007146 <vTaskSwitchContext+0x46>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d10a      	bne.n	8007140 <vTaskSwitchContext+0x40>
	__asm volatile
 800712a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800712e:	f383 8811 	msr	BASEPRI, r3
 8007132:	f3bf 8f6f 	isb	sy
 8007136:	f3bf 8f4f 	dsb	sy
 800713a:	607b      	str	r3, [r7, #4]
}
 800713c:	bf00      	nop
 800713e:	e7fe      	b.n	800713e <vTaskSwitchContext+0x3e>
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	3b01      	subs	r3, #1
 8007144:	60fb      	str	r3, [r7, #12]
 8007146:	491b      	ldr	r1, [pc, #108]	; (80071b4 <vTaskSwitchContext+0xb4>)
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	4613      	mov	r3, r2
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	4413      	add	r3, r2
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	440b      	add	r3, r1
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d0e4      	beq.n	8007124 <vTaskSwitchContext+0x24>
 800715a:	68fa      	ldr	r2, [r7, #12]
 800715c:	4613      	mov	r3, r2
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	4413      	add	r3, r2
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	4a13      	ldr	r2, [pc, #76]	; (80071b4 <vTaskSwitchContext+0xb4>)
 8007166:	4413      	add	r3, r2
 8007168:	60bb      	str	r3, [r7, #8]
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	685a      	ldr	r2, [r3, #4]
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	605a      	str	r2, [r3, #4]
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	685a      	ldr	r2, [r3, #4]
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	3308      	adds	r3, #8
 800717c:	429a      	cmp	r2, r3
 800717e:	d104      	bne.n	800718a <vTaskSwitchContext+0x8a>
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	685a      	ldr	r2, [r3, #4]
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	605a      	str	r2, [r3, #4]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	4a09      	ldr	r2, [pc, #36]	; (80071b8 <vTaskSwitchContext+0xb8>)
 8007192:	6013      	str	r3, [r2, #0]
 8007194:	4a06      	ldr	r2, [pc, #24]	; (80071b0 <vTaskSwitchContext+0xb0>)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6013      	str	r3, [r2, #0]
}
 800719a:	bf00      	nop
 800719c:	3714      	adds	r7, #20
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr
 80071a6:	bf00      	nop
 80071a8:	20000c48 	.word	0x20000c48
 80071ac:	20000c34 	.word	0x20000c34
 80071b0:	20000c28 	.word	0x20000c28
 80071b4:	20000750 	.word	0x20000750
 80071b8:	2000074c 	.word	0x2000074c

080071bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10a      	bne.n	80071e2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80071cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d0:	f383 8811 	msr	BASEPRI, r3
 80071d4:	f3bf 8f6f 	isb	sy
 80071d8:	f3bf 8f4f 	dsb	sy
 80071dc:	60fb      	str	r3, [r7, #12]
}
 80071de:	bf00      	nop
 80071e0:	e7fe      	b.n	80071e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80071e2:	4b07      	ldr	r3, [pc, #28]	; (8007200 <vTaskPlaceOnEventList+0x44>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3318      	adds	r3, #24
 80071e8:	4619      	mov	r1, r3
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f7fe fa5f 	bl	80056ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80071f0:	2101      	movs	r1, #1
 80071f2:	6838      	ldr	r0, [r7, #0]
 80071f4:	f000 fc30 	bl	8007a58 <prvAddCurrentTaskToDelayedList>
}
 80071f8:	bf00      	nop
 80071fa:	3710      	adds	r7, #16
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}
 8007200:	2000074c 	.word	0x2000074c

08007204 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b086      	sub	sp, #24
 8007208:	af00      	add	r7, sp, #0
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	60b9      	str	r1, [r7, #8]
 800720e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d10a      	bne.n	800722c <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8007216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721a:	f383 8811 	msr	BASEPRI, r3
 800721e:	f3bf 8f6f 	isb	sy
 8007222:	f3bf 8f4f 	dsb	sy
 8007226:	617b      	str	r3, [r7, #20]
}
 8007228:	bf00      	nop
 800722a:	e7fe      	b.n	800722a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800722c:	4b11      	ldr	r3, [pc, #68]	; (8007274 <vTaskPlaceOnUnorderedEventList+0x70>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d10a      	bne.n	800724a <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8007234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007238:	f383 8811 	msr	BASEPRI, r3
 800723c:	f3bf 8f6f 	isb	sy
 8007240:	f3bf 8f4f 	dsb	sy
 8007244:	613b      	str	r3, [r7, #16]
}
 8007246:	bf00      	nop
 8007248:	e7fe      	b.n	8007248 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800724a:	4b0b      	ldr	r3, [pc, #44]	; (8007278 <vTaskPlaceOnUnorderedEventList+0x74>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8007254:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007256:	4b08      	ldr	r3, [pc, #32]	; (8007278 <vTaskPlaceOnUnorderedEventList+0x74>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	3318      	adds	r3, #24
 800725c:	4619      	mov	r1, r3
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	f7fe fa01 	bl	8005666 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007264:	2101      	movs	r1, #1
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 fbf6 	bl	8007a58 <prvAddCurrentTaskToDelayedList>
}
 800726c:	bf00      	nop
 800726e:	3718      	adds	r7, #24
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	20000c48 	.word	0x20000c48
 8007278:	2000074c 	.word	0x2000074c

0800727c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d10a      	bne.n	80072a4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	617b      	str	r3, [r7, #20]
}
 80072a0:	bf00      	nop
 80072a2:	e7fe      	b.n	80072a2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80072a4:	4b0a      	ldr	r3, [pc, #40]	; (80072d0 <vTaskPlaceOnEventListRestricted+0x54>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	3318      	adds	r3, #24
 80072aa:	4619      	mov	r1, r3
 80072ac:	68f8      	ldr	r0, [r7, #12]
 80072ae:	f7fe f9da 	bl	8005666 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d002      	beq.n	80072be <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80072b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80072bc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80072be:	6879      	ldr	r1, [r7, #4]
 80072c0:	68b8      	ldr	r0, [r7, #8]
 80072c2:	f000 fbc9 	bl	8007a58 <prvAddCurrentTaskToDelayedList>
	}
 80072c6:	bf00      	nop
 80072c8:	3718      	adds	r7, #24
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
 80072ce:	bf00      	nop
 80072d0:	2000074c 	.word	0x2000074c

080072d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b086      	sub	sp, #24
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d10a      	bne.n	8007300 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80072ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ee:	f383 8811 	msr	BASEPRI, r3
 80072f2:	f3bf 8f6f 	isb	sy
 80072f6:	f3bf 8f4f 	dsb	sy
 80072fa:	60fb      	str	r3, [r7, #12]
}
 80072fc:	bf00      	nop
 80072fe:	e7fe      	b.n	80072fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	3318      	adds	r3, #24
 8007304:	4618      	mov	r0, r3
 8007306:	f7fe fa0b 	bl	8005720 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800730a:	4b1e      	ldr	r3, [pc, #120]	; (8007384 <xTaskRemoveFromEventList+0xb0>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d11d      	bne.n	800734e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	3304      	adds	r3, #4
 8007316:	4618      	mov	r0, r3
 8007318:	f7fe fa02 	bl	8005720 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007320:	4b19      	ldr	r3, [pc, #100]	; (8007388 <xTaskRemoveFromEventList+0xb4>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	429a      	cmp	r2, r3
 8007326:	d903      	bls.n	8007330 <xTaskRemoveFromEventList+0x5c>
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800732c:	4a16      	ldr	r2, [pc, #88]	; (8007388 <xTaskRemoveFromEventList+0xb4>)
 800732e:	6013      	str	r3, [r2, #0]
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007334:	4613      	mov	r3, r2
 8007336:	009b      	lsls	r3, r3, #2
 8007338:	4413      	add	r3, r2
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	4a13      	ldr	r2, [pc, #76]	; (800738c <xTaskRemoveFromEventList+0xb8>)
 800733e:	441a      	add	r2, r3
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	3304      	adds	r3, #4
 8007344:	4619      	mov	r1, r3
 8007346:	4610      	mov	r0, r2
 8007348:	f7fe f98d 	bl	8005666 <vListInsertEnd>
 800734c:	e005      	b.n	800735a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	3318      	adds	r3, #24
 8007352:	4619      	mov	r1, r3
 8007354:	480e      	ldr	r0, [pc, #56]	; (8007390 <xTaskRemoveFromEventList+0xbc>)
 8007356:	f7fe f986 	bl	8005666 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800735e:	4b0d      	ldr	r3, [pc, #52]	; (8007394 <xTaskRemoveFromEventList+0xc0>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007364:	429a      	cmp	r2, r3
 8007366:	d905      	bls.n	8007374 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007368:	2301      	movs	r3, #1
 800736a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800736c:	4b0a      	ldr	r3, [pc, #40]	; (8007398 <xTaskRemoveFromEventList+0xc4>)
 800736e:	2201      	movs	r2, #1
 8007370:	601a      	str	r2, [r3, #0]
 8007372:	e001      	b.n	8007378 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007374:	2300      	movs	r3, #0
 8007376:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007378:	697b      	ldr	r3, [r7, #20]
}
 800737a:	4618      	mov	r0, r3
 800737c:	3718      	adds	r7, #24
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop
 8007384:	20000c48 	.word	0x20000c48
 8007388:	20000c28 	.word	0x20000c28
 800738c:	20000750 	.word	0x20000750
 8007390:	20000be0 	.word	0x20000be0
 8007394:	2000074c 	.word	0x2000074c
 8007398:	20000c34 	.word	0x20000c34

0800739c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b086      	sub	sp, #24
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80073a6:	4b29      	ldr	r3, [pc, #164]	; (800744c <vTaskRemoveFromUnorderedEventList+0xb0>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d10a      	bne.n	80073c4 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 80073ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b2:	f383 8811 	msr	BASEPRI, r3
 80073b6:	f3bf 8f6f 	isb	sy
 80073ba:	f3bf 8f4f 	dsb	sy
 80073be:	613b      	str	r3, [r7, #16]
}
 80073c0:	bf00      	nop
 80073c2:	e7fe      	b.n	80073c2 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10a      	bne.n	80073f0 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 80073da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073de:	f383 8811 	msr	BASEPRI, r3
 80073e2:	f3bf 8f6f 	isb	sy
 80073e6:	f3bf 8f4f 	dsb	sy
 80073ea:	60fb      	str	r3, [r7, #12]
}
 80073ec:	bf00      	nop
 80073ee:	e7fe      	b.n	80073ee <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f7fe f995 	bl	8005720 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	3304      	adds	r3, #4
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7fe f990 	bl	8005720 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007404:	4b12      	ldr	r3, [pc, #72]	; (8007450 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	429a      	cmp	r2, r3
 800740a:	d903      	bls.n	8007414 <vTaskRemoveFromUnorderedEventList+0x78>
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007410:	4a0f      	ldr	r2, [pc, #60]	; (8007450 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8007412:	6013      	str	r3, [r2, #0]
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007418:	4613      	mov	r3, r2
 800741a:	009b      	lsls	r3, r3, #2
 800741c:	4413      	add	r3, r2
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	4a0c      	ldr	r2, [pc, #48]	; (8007454 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8007422:	441a      	add	r2, r3
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	3304      	adds	r3, #4
 8007428:	4619      	mov	r1, r3
 800742a:	4610      	mov	r0, r2
 800742c:	f7fe f91b 	bl	8005666 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007434:	4b08      	ldr	r3, [pc, #32]	; (8007458 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800743a:	429a      	cmp	r2, r3
 800743c:	d902      	bls.n	8007444 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800743e:	4b07      	ldr	r3, [pc, #28]	; (800745c <vTaskRemoveFromUnorderedEventList+0xc0>)
 8007440:	2201      	movs	r2, #1
 8007442:	601a      	str	r2, [r3, #0]
	}
}
 8007444:	bf00      	nop
 8007446:	3718      	adds	r7, #24
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	20000c48 	.word	0x20000c48
 8007450:	20000c28 	.word	0x20000c28
 8007454:	20000750 	.word	0x20000750
 8007458:	2000074c 	.word	0x2000074c
 800745c:	20000c34 	.word	0x20000c34

08007460 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007460:	b480      	push	{r7}
 8007462:	b083      	sub	sp, #12
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007468:	4b06      	ldr	r3, [pc, #24]	; (8007484 <vTaskInternalSetTimeOutState+0x24>)
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007470:	4b05      	ldr	r3, [pc, #20]	; (8007488 <vTaskInternalSetTimeOutState+0x28>)
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	605a      	str	r2, [r3, #4]
}
 8007478:	bf00      	nop
 800747a:	370c      	adds	r7, #12
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr
 8007484:	20000c38 	.word	0x20000c38
 8007488:	20000c24 	.word	0x20000c24

0800748c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b088      	sub	sp, #32
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10a      	bne.n	80074b2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800749c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074a0:	f383 8811 	msr	BASEPRI, r3
 80074a4:	f3bf 8f6f 	isb	sy
 80074a8:	f3bf 8f4f 	dsb	sy
 80074ac:	613b      	str	r3, [r7, #16]
}
 80074ae:	bf00      	nop
 80074b0:	e7fe      	b.n	80074b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d10a      	bne.n	80074ce <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80074b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074bc:	f383 8811 	msr	BASEPRI, r3
 80074c0:	f3bf 8f6f 	isb	sy
 80074c4:	f3bf 8f4f 	dsb	sy
 80074c8:	60fb      	str	r3, [r7, #12]
}
 80074ca:	bf00      	nop
 80074cc:	e7fe      	b.n	80074cc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80074ce:	f000 ffb1 	bl	8008434 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80074d2:	4b1d      	ldr	r3, [pc, #116]	; (8007548 <xTaskCheckForTimeOut+0xbc>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	69ba      	ldr	r2, [r7, #24]
 80074de:	1ad3      	subs	r3, r2, r3
 80074e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074ea:	d102      	bne.n	80074f2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80074ec:	2300      	movs	r3, #0
 80074ee:	61fb      	str	r3, [r7, #28]
 80074f0:	e023      	b.n	800753a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	4b15      	ldr	r3, [pc, #84]	; (800754c <xTaskCheckForTimeOut+0xc0>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d007      	beq.n	800750e <xTaskCheckForTimeOut+0x82>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	69ba      	ldr	r2, [r7, #24]
 8007504:	429a      	cmp	r2, r3
 8007506:	d302      	bcc.n	800750e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007508:	2301      	movs	r3, #1
 800750a:	61fb      	str	r3, [r7, #28]
 800750c:	e015      	b.n	800753a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	697a      	ldr	r2, [r7, #20]
 8007514:	429a      	cmp	r2, r3
 8007516:	d20b      	bcs.n	8007530 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	681a      	ldr	r2, [r3, #0]
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	1ad2      	subs	r2, r2, r3
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f7ff ff9b 	bl	8007460 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800752a:	2300      	movs	r3, #0
 800752c:	61fb      	str	r3, [r7, #28]
 800752e:	e004      	b.n	800753a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	2200      	movs	r2, #0
 8007534:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007536:	2301      	movs	r3, #1
 8007538:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800753a:	f000 ffab 	bl	8008494 <vPortExitCritical>

	return xReturn;
 800753e:	69fb      	ldr	r3, [r7, #28]
}
 8007540:	4618      	mov	r0, r3
 8007542:	3720      	adds	r7, #32
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}
 8007548:	20000c24 	.word	0x20000c24
 800754c:	20000c38 	.word	0x20000c38

08007550 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007550:	b480      	push	{r7}
 8007552:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007554:	4b03      	ldr	r3, [pc, #12]	; (8007564 <vTaskMissedYield+0x14>)
 8007556:	2201      	movs	r2, #1
 8007558:	601a      	str	r2, [r3, #0]
}
 800755a:	bf00      	nop
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr
 8007564:	20000c34 	.word	0x20000c34

08007568 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b082      	sub	sp, #8
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007570:	f000 f852 	bl	8007618 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007574:	4b06      	ldr	r3, [pc, #24]	; (8007590 <prvIdleTask+0x28>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2b01      	cmp	r3, #1
 800757a:	d9f9      	bls.n	8007570 <prvIdleTask+0x8>
			{
				taskYIELD();
 800757c:	4b05      	ldr	r3, [pc, #20]	; (8007594 <prvIdleTask+0x2c>)
 800757e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007582:	601a      	str	r2, [r3, #0]
 8007584:	f3bf 8f4f 	dsb	sy
 8007588:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800758c:	e7f0      	b.n	8007570 <prvIdleTask+0x8>
 800758e:	bf00      	nop
 8007590:	20000750 	.word	0x20000750
 8007594:	e000ed04 	.word	0xe000ed04

08007598 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800759e:	2300      	movs	r3, #0
 80075a0:	607b      	str	r3, [r7, #4]
 80075a2:	e00c      	b.n	80075be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	4613      	mov	r3, r2
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	4413      	add	r3, r2
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	4a12      	ldr	r2, [pc, #72]	; (80075f8 <prvInitialiseTaskLists+0x60>)
 80075b0:	4413      	add	r3, r2
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7fe f82a 	bl	800560c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	3301      	adds	r3, #1
 80075bc:	607b      	str	r3, [r7, #4]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2b37      	cmp	r3, #55	; 0x37
 80075c2:	d9ef      	bls.n	80075a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80075c4:	480d      	ldr	r0, [pc, #52]	; (80075fc <prvInitialiseTaskLists+0x64>)
 80075c6:	f7fe f821 	bl	800560c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80075ca:	480d      	ldr	r0, [pc, #52]	; (8007600 <prvInitialiseTaskLists+0x68>)
 80075cc:	f7fe f81e 	bl	800560c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80075d0:	480c      	ldr	r0, [pc, #48]	; (8007604 <prvInitialiseTaskLists+0x6c>)
 80075d2:	f7fe f81b 	bl	800560c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80075d6:	480c      	ldr	r0, [pc, #48]	; (8007608 <prvInitialiseTaskLists+0x70>)
 80075d8:	f7fe f818 	bl	800560c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80075dc:	480b      	ldr	r0, [pc, #44]	; (800760c <prvInitialiseTaskLists+0x74>)
 80075de:	f7fe f815 	bl	800560c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80075e2:	4b0b      	ldr	r3, [pc, #44]	; (8007610 <prvInitialiseTaskLists+0x78>)
 80075e4:	4a05      	ldr	r2, [pc, #20]	; (80075fc <prvInitialiseTaskLists+0x64>)
 80075e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80075e8:	4b0a      	ldr	r3, [pc, #40]	; (8007614 <prvInitialiseTaskLists+0x7c>)
 80075ea:	4a05      	ldr	r2, [pc, #20]	; (8007600 <prvInitialiseTaskLists+0x68>)
 80075ec:	601a      	str	r2, [r3, #0]
}
 80075ee:	bf00      	nop
 80075f0:	3708      	adds	r7, #8
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop
 80075f8:	20000750 	.word	0x20000750
 80075fc:	20000bb0 	.word	0x20000bb0
 8007600:	20000bc4 	.word	0x20000bc4
 8007604:	20000be0 	.word	0x20000be0
 8007608:	20000bf4 	.word	0x20000bf4
 800760c:	20000c0c 	.word	0x20000c0c
 8007610:	20000bd8 	.word	0x20000bd8
 8007614:	20000bdc 	.word	0x20000bdc

08007618 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b082      	sub	sp, #8
 800761c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800761e:	e019      	b.n	8007654 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007620:	f000 ff08 	bl	8008434 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007624:	4b10      	ldr	r3, [pc, #64]	; (8007668 <prvCheckTasksWaitingTermination+0x50>)
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	3304      	adds	r3, #4
 8007630:	4618      	mov	r0, r3
 8007632:	f7fe f875 	bl	8005720 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007636:	4b0d      	ldr	r3, [pc, #52]	; (800766c <prvCheckTasksWaitingTermination+0x54>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	3b01      	subs	r3, #1
 800763c:	4a0b      	ldr	r2, [pc, #44]	; (800766c <prvCheckTasksWaitingTermination+0x54>)
 800763e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007640:	4b0b      	ldr	r3, [pc, #44]	; (8007670 <prvCheckTasksWaitingTermination+0x58>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	3b01      	subs	r3, #1
 8007646:	4a0a      	ldr	r2, [pc, #40]	; (8007670 <prvCheckTasksWaitingTermination+0x58>)
 8007648:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800764a:	f000 ff23 	bl	8008494 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f000 f810 	bl	8007674 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007654:	4b06      	ldr	r3, [pc, #24]	; (8007670 <prvCheckTasksWaitingTermination+0x58>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1e1      	bne.n	8007620 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800765c:	bf00      	nop
 800765e:	bf00      	nop
 8007660:	3708      	adds	r7, #8
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}
 8007666:	bf00      	nop
 8007668:	20000bf4 	.word	0x20000bf4
 800766c:	20000c20 	.word	0x20000c20
 8007670:	20000c08 	.word	0x20000c08

08007674 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007682:	2b00      	cmp	r3, #0
 8007684:	d108      	bne.n	8007698 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800768a:	4618      	mov	r0, r3
 800768c:	f001 f8c0 	bl	8008810 <vPortFree>
				vPortFree( pxTCB );
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f001 f8bd 	bl	8008810 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007696:	e018      	b.n	80076ca <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800769e:	2b01      	cmp	r3, #1
 80076a0:	d103      	bne.n	80076aa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f001 f8b4 	bl	8008810 <vPortFree>
	}
 80076a8:	e00f      	b.n	80076ca <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	d00a      	beq.n	80076ca <prvDeleteTCB+0x56>
	__asm volatile
 80076b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b8:	f383 8811 	msr	BASEPRI, r3
 80076bc:	f3bf 8f6f 	isb	sy
 80076c0:	f3bf 8f4f 	dsb	sy
 80076c4:	60fb      	str	r3, [r7, #12]
}
 80076c6:	bf00      	nop
 80076c8:	e7fe      	b.n	80076c8 <prvDeleteTCB+0x54>
	}
 80076ca:	bf00      	nop
 80076cc:	3710      	adds	r7, #16
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}
	...

080076d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076da:	4b0c      	ldr	r3, [pc, #48]	; (800770c <prvResetNextTaskUnblockTime+0x38>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d104      	bne.n	80076ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80076e4:	4b0a      	ldr	r3, [pc, #40]	; (8007710 <prvResetNextTaskUnblockTime+0x3c>)
 80076e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80076ec:	e008      	b.n	8007700 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076ee:	4b07      	ldr	r3, [pc, #28]	; (800770c <prvResetNextTaskUnblockTime+0x38>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	68db      	ldr	r3, [r3, #12]
 80076f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	4a04      	ldr	r2, [pc, #16]	; (8007710 <prvResetNextTaskUnblockTime+0x3c>)
 80076fe:	6013      	str	r3, [r2, #0]
}
 8007700:	bf00      	nop
 8007702:	370c      	adds	r7, #12
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr
 800770c:	20000bd8 	.word	0x20000bd8
 8007710:	20000c40 	.word	0x20000c40

08007714 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800771a:	4b0b      	ldr	r3, [pc, #44]	; (8007748 <xTaskGetSchedulerState+0x34>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d102      	bne.n	8007728 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007722:	2301      	movs	r3, #1
 8007724:	607b      	str	r3, [r7, #4]
 8007726:	e008      	b.n	800773a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007728:	4b08      	ldr	r3, [pc, #32]	; (800774c <xTaskGetSchedulerState+0x38>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d102      	bne.n	8007736 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007730:	2302      	movs	r3, #2
 8007732:	607b      	str	r3, [r7, #4]
 8007734:	e001      	b.n	800773a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007736:	2300      	movs	r3, #0
 8007738:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800773a:	687b      	ldr	r3, [r7, #4]
	}
 800773c:	4618      	mov	r0, r3
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr
 8007748:	20000c2c 	.word	0x20000c2c
 800774c:	20000c48 	.word	0x20000c48

08007750 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800775c:	2300      	movs	r3, #0
 800775e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d051      	beq.n	800780a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800776a:	4b2a      	ldr	r3, [pc, #168]	; (8007814 <xTaskPriorityInherit+0xc4>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007770:	429a      	cmp	r2, r3
 8007772:	d241      	bcs.n	80077f8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	699b      	ldr	r3, [r3, #24]
 8007778:	2b00      	cmp	r3, #0
 800777a:	db06      	blt.n	800778a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800777c:	4b25      	ldr	r3, [pc, #148]	; (8007814 <xTaskPriorityInherit+0xc4>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007782:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	6959      	ldr	r1, [r3, #20]
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007792:	4613      	mov	r3, r2
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	4413      	add	r3, r2
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	4a1f      	ldr	r2, [pc, #124]	; (8007818 <xTaskPriorityInherit+0xc8>)
 800779c:	4413      	add	r3, r2
 800779e:	4299      	cmp	r1, r3
 80077a0:	d122      	bne.n	80077e8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	3304      	adds	r3, #4
 80077a6:	4618      	mov	r0, r3
 80077a8:	f7fd ffba 	bl	8005720 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80077ac:	4b19      	ldr	r3, [pc, #100]	; (8007814 <xTaskPriorityInherit+0xc4>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077ba:	4b18      	ldr	r3, [pc, #96]	; (800781c <xTaskPriorityInherit+0xcc>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	429a      	cmp	r2, r3
 80077c0:	d903      	bls.n	80077ca <xTaskPriorityInherit+0x7a>
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077c6:	4a15      	ldr	r2, [pc, #84]	; (800781c <xTaskPriorityInherit+0xcc>)
 80077c8:	6013      	str	r3, [r2, #0]
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077ce:	4613      	mov	r3, r2
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	4413      	add	r3, r2
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	4a10      	ldr	r2, [pc, #64]	; (8007818 <xTaskPriorityInherit+0xc8>)
 80077d8:	441a      	add	r2, r3
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	3304      	adds	r3, #4
 80077de:	4619      	mov	r1, r3
 80077e0:	4610      	mov	r0, r2
 80077e2:	f7fd ff40 	bl	8005666 <vListInsertEnd>
 80077e6:	e004      	b.n	80077f2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80077e8:	4b0a      	ldr	r3, [pc, #40]	; (8007814 <xTaskPriorityInherit+0xc4>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80077f2:	2301      	movs	r3, #1
 80077f4:	60fb      	str	r3, [r7, #12]
 80077f6:	e008      	b.n	800780a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80077fc:	4b05      	ldr	r3, [pc, #20]	; (8007814 <xTaskPriorityInherit+0xc4>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007802:	429a      	cmp	r2, r3
 8007804:	d201      	bcs.n	800780a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007806:	2301      	movs	r3, #1
 8007808:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800780a:	68fb      	ldr	r3, [r7, #12]
	}
 800780c:	4618      	mov	r0, r3
 800780e:	3710      	adds	r7, #16
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}
 8007814:	2000074c 	.word	0x2000074c
 8007818:	20000750 	.word	0x20000750
 800781c:	20000c28 	.word	0x20000c28

08007820 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007820:	b580      	push	{r7, lr}
 8007822:	b086      	sub	sp, #24
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800782c:	2300      	movs	r3, #0
 800782e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d056      	beq.n	80078e4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007836:	4b2e      	ldr	r3, [pc, #184]	; (80078f0 <xTaskPriorityDisinherit+0xd0>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	693a      	ldr	r2, [r7, #16]
 800783c:	429a      	cmp	r2, r3
 800783e:	d00a      	beq.n	8007856 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007844:	f383 8811 	msr	BASEPRI, r3
 8007848:	f3bf 8f6f 	isb	sy
 800784c:	f3bf 8f4f 	dsb	sy
 8007850:	60fb      	str	r3, [r7, #12]
}
 8007852:	bf00      	nop
 8007854:	e7fe      	b.n	8007854 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10a      	bne.n	8007874 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800785e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007862:	f383 8811 	msr	BASEPRI, r3
 8007866:	f3bf 8f6f 	isb	sy
 800786a:	f3bf 8f4f 	dsb	sy
 800786e:	60bb      	str	r3, [r7, #8]
}
 8007870:	bf00      	nop
 8007872:	e7fe      	b.n	8007872 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007878:	1e5a      	subs	r2, r3, #1
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007882:	693b      	ldr	r3, [r7, #16]
 8007884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007886:	429a      	cmp	r2, r3
 8007888:	d02c      	beq.n	80078e4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800788e:	2b00      	cmp	r3, #0
 8007890:	d128      	bne.n	80078e4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	3304      	adds	r3, #4
 8007896:	4618      	mov	r0, r3
 8007898:	f7fd ff42 	bl	8005720 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078b4:	4b0f      	ldr	r3, [pc, #60]	; (80078f4 <xTaskPriorityDisinherit+0xd4>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d903      	bls.n	80078c4 <xTaskPriorityDisinherit+0xa4>
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c0:	4a0c      	ldr	r2, [pc, #48]	; (80078f4 <xTaskPriorityDisinherit+0xd4>)
 80078c2:	6013      	str	r3, [r2, #0]
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078c8:	4613      	mov	r3, r2
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	4413      	add	r3, r2
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	4a09      	ldr	r2, [pc, #36]	; (80078f8 <xTaskPriorityDisinherit+0xd8>)
 80078d2:	441a      	add	r2, r3
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	3304      	adds	r3, #4
 80078d8:	4619      	mov	r1, r3
 80078da:	4610      	mov	r0, r2
 80078dc:	f7fd fec3 	bl	8005666 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80078e0:	2301      	movs	r3, #1
 80078e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80078e4:	697b      	ldr	r3, [r7, #20]
	}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3718      	adds	r7, #24
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	2000074c 	.word	0x2000074c
 80078f4:	20000c28 	.word	0x20000c28
 80078f8:	20000750 	.word	0x20000750

080078fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b088      	sub	sp, #32
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800790a:	2301      	movs	r3, #1
 800790c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d06a      	beq.n	80079ea <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007918:	2b00      	cmp	r3, #0
 800791a:	d10a      	bne.n	8007932 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800791c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007920:	f383 8811 	msr	BASEPRI, r3
 8007924:	f3bf 8f6f 	isb	sy
 8007928:	f3bf 8f4f 	dsb	sy
 800792c:	60fb      	str	r3, [r7, #12]
}
 800792e:	bf00      	nop
 8007930:	e7fe      	b.n	8007930 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007932:	69bb      	ldr	r3, [r7, #24]
 8007934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007936:	683a      	ldr	r2, [r7, #0]
 8007938:	429a      	cmp	r2, r3
 800793a:	d902      	bls.n	8007942 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	61fb      	str	r3, [r7, #28]
 8007940:	e002      	b.n	8007948 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007946:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007948:	69bb      	ldr	r3, [r7, #24]
 800794a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800794c:	69fa      	ldr	r2, [r7, #28]
 800794e:	429a      	cmp	r2, r3
 8007950:	d04b      	beq.n	80079ea <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007952:	69bb      	ldr	r3, [r7, #24]
 8007954:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	429a      	cmp	r2, r3
 800795a:	d146      	bne.n	80079ea <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800795c:	4b25      	ldr	r3, [pc, #148]	; (80079f4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	69ba      	ldr	r2, [r7, #24]
 8007962:	429a      	cmp	r2, r3
 8007964:	d10a      	bne.n	800797c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800796a:	f383 8811 	msr	BASEPRI, r3
 800796e:	f3bf 8f6f 	isb	sy
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	60bb      	str	r3, [r7, #8]
}
 8007978:	bf00      	nop
 800797a:	e7fe      	b.n	800797a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800797c:	69bb      	ldr	r3, [r7, #24]
 800797e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007980:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007982:	69bb      	ldr	r3, [r7, #24]
 8007984:	69fa      	ldr	r2, [r7, #28]
 8007986:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007988:	69bb      	ldr	r3, [r7, #24]
 800798a:	699b      	ldr	r3, [r3, #24]
 800798c:	2b00      	cmp	r3, #0
 800798e:	db04      	blt.n	800799a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	6959      	ldr	r1, [r3, #20]
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	4613      	mov	r3, r2
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	4413      	add	r3, r2
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	4a13      	ldr	r2, [pc, #76]	; (80079f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80079aa:	4413      	add	r3, r2
 80079ac:	4299      	cmp	r1, r3
 80079ae:	d11c      	bne.n	80079ea <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80079b0:	69bb      	ldr	r3, [r7, #24]
 80079b2:	3304      	adds	r3, #4
 80079b4:	4618      	mov	r0, r3
 80079b6:	f7fd feb3 	bl	8005720 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079be:	4b0f      	ldr	r3, [pc, #60]	; (80079fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d903      	bls.n	80079ce <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ca:	4a0c      	ldr	r2, [pc, #48]	; (80079fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80079cc:	6013      	str	r3, [r2, #0]
 80079ce:	69bb      	ldr	r3, [r7, #24]
 80079d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079d2:	4613      	mov	r3, r2
 80079d4:	009b      	lsls	r3, r3, #2
 80079d6:	4413      	add	r3, r2
 80079d8:	009b      	lsls	r3, r3, #2
 80079da:	4a07      	ldr	r2, [pc, #28]	; (80079f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80079dc:	441a      	add	r2, r3
 80079de:	69bb      	ldr	r3, [r7, #24]
 80079e0:	3304      	adds	r3, #4
 80079e2:	4619      	mov	r1, r3
 80079e4:	4610      	mov	r0, r2
 80079e6:	f7fd fe3e 	bl	8005666 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80079ea:	bf00      	nop
 80079ec:	3720      	adds	r7, #32
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	2000074c 	.word	0x2000074c
 80079f8:	20000750 	.word	0x20000750
 80079fc:	20000c28 	.word	0x20000c28

08007a00 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8007a00:	b480      	push	{r7}
 8007a02:	b083      	sub	sp, #12
 8007a04:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8007a06:	4b09      	ldr	r3, [pc, #36]	; (8007a2c <uxTaskResetEventItemValue+0x2c>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	699b      	ldr	r3, [r3, #24]
 8007a0c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a0e:	4b07      	ldr	r3, [pc, #28]	; (8007a2c <uxTaskResetEventItemValue+0x2c>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a14:	4b05      	ldr	r3, [pc, #20]	; (8007a2c <uxTaskResetEventItemValue+0x2c>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8007a1c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8007a1e:	687b      	ldr	r3, [r7, #4]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr
 8007a2c:	2000074c 	.word	0x2000074c

08007a30 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007a30:	b480      	push	{r7}
 8007a32:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007a34:	4b07      	ldr	r3, [pc, #28]	; (8007a54 <pvTaskIncrementMutexHeldCount+0x24>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d004      	beq.n	8007a46 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007a3c:	4b05      	ldr	r3, [pc, #20]	; (8007a54 <pvTaskIncrementMutexHeldCount+0x24>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007a42:	3201      	adds	r2, #1
 8007a44:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8007a46:	4b03      	ldr	r3, [pc, #12]	; (8007a54 <pvTaskIncrementMutexHeldCount+0x24>)
 8007a48:	681b      	ldr	r3, [r3, #0]
	}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr
 8007a54:	2000074c 	.word	0x2000074c

08007a58 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007a62:	4b21      	ldr	r3, [pc, #132]	; (8007ae8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a68:	4b20      	ldr	r3, [pc, #128]	; (8007aec <prvAddCurrentTaskToDelayedList+0x94>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	3304      	adds	r3, #4
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7fd fe56 	bl	8005720 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a7a:	d10a      	bne.n	8007a92 <prvAddCurrentTaskToDelayedList+0x3a>
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d007      	beq.n	8007a92 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a82:	4b1a      	ldr	r3, [pc, #104]	; (8007aec <prvAddCurrentTaskToDelayedList+0x94>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	3304      	adds	r3, #4
 8007a88:	4619      	mov	r1, r3
 8007a8a:	4819      	ldr	r0, [pc, #100]	; (8007af0 <prvAddCurrentTaskToDelayedList+0x98>)
 8007a8c:	f7fd fdeb 	bl	8005666 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007a90:	e026      	b.n	8007ae0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4413      	add	r3, r2
 8007a98:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007a9a:	4b14      	ldr	r3, [pc, #80]	; (8007aec <prvAddCurrentTaskToDelayedList+0x94>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	68ba      	ldr	r2, [r7, #8]
 8007aa0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007aa2:	68ba      	ldr	r2, [r7, #8]
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d209      	bcs.n	8007abe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007aaa:	4b12      	ldr	r3, [pc, #72]	; (8007af4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	4b0f      	ldr	r3, [pc, #60]	; (8007aec <prvAddCurrentTaskToDelayedList+0x94>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	3304      	adds	r3, #4
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	4610      	mov	r0, r2
 8007ab8:	f7fd fdf9 	bl	80056ae <vListInsert>
}
 8007abc:	e010      	b.n	8007ae0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007abe:	4b0e      	ldr	r3, [pc, #56]	; (8007af8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	4b0a      	ldr	r3, [pc, #40]	; (8007aec <prvAddCurrentTaskToDelayedList+0x94>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	3304      	adds	r3, #4
 8007ac8:	4619      	mov	r1, r3
 8007aca:	4610      	mov	r0, r2
 8007acc:	f7fd fdef 	bl	80056ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007ad0:	4b0a      	ldr	r3, [pc, #40]	; (8007afc <prvAddCurrentTaskToDelayedList+0xa4>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	68ba      	ldr	r2, [r7, #8]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d202      	bcs.n	8007ae0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007ada:	4a08      	ldr	r2, [pc, #32]	; (8007afc <prvAddCurrentTaskToDelayedList+0xa4>)
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	6013      	str	r3, [r2, #0]
}
 8007ae0:	bf00      	nop
 8007ae2:	3710      	adds	r7, #16
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}
 8007ae8:	20000c24 	.word	0x20000c24
 8007aec:	2000074c 	.word	0x2000074c
 8007af0:	20000c0c 	.word	0x20000c0c
 8007af4:	20000bdc 	.word	0x20000bdc
 8007af8:	20000bd8 	.word	0x20000bd8
 8007afc:	20000c40 	.word	0x20000c40

08007b00 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b08a      	sub	sp, #40	; 0x28
 8007b04:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007b06:	2300      	movs	r3, #0
 8007b08:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007b0a:	f000 fb07 	bl	800811c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007b0e:	4b1c      	ldr	r3, [pc, #112]	; (8007b80 <xTimerCreateTimerTask+0x80>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d021      	beq.n	8007b5a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007b16:	2300      	movs	r3, #0
 8007b18:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007b1e:	1d3a      	adds	r2, r7, #4
 8007b20:	f107 0108 	add.w	r1, r7, #8
 8007b24:	f107 030c 	add.w	r3, r7, #12
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f7fd fae9 	bl	8005100 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007b2e:	6879      	ldr	r1, [r7, #4]
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	68fa      	ldr	r2, [r7, #12]
 8007b34:	9202      	str	r2, [sp, #8]
 8007b36:	9301      	str	r3, [sp, #4]
 8007b38:	2302      	movs	r3, #2
 8007b3a:	9300      	str	r3, [sp, #0]
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	460a      	mov	r2, r1
 8007b40:	4910      	ldr	r1, [pc, #64]	; (8007b84 <xTimerCreateTimerTask+0x84>)
 8007b42:	4811      	ldr	r0, [pc, #68]	; (8007b88 <xTimerCreateTimerTask+0x88>)
 8007b44:	f7fe fe24 	bl	8006790 <xTaskCreateStatic>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	4a10      	ldr	r2, [pc, #64]	; (8007b8c <xTimerCreateTimerTask+0x8c>)
 8007b4c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007b4e:	4b0f      	ldr	r3, [pc, #60]	; (8007b8c <xTimerCreateTimerTask+0x8c>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d001      	beq.n	8007b5a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007b56:	2301      	movs	r3, #1
 8007b58:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d10a      	bne.n	8007b76 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b64:	f383 8811 	msr	BASEPRI, r3
 8007b68:	f3bf 8f6f 	isb	sy
 8007b6c:	f3bf 8f4f 	dsb	sy
 8007b70:	613b      	str	r3, [r7, #16]
}
 8007b72:	bf00      	nop
 8007b74:	e7fe      	b.n	8007b74 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007b76:	697b      	ldr	r3, [r7, #20]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3718      	adds	r7, #24
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}
 8007b80:	20000c7c 	.word	0x20000c7c
 8007b84:	08008e1c 	.word	0x08008e1c
 8007b88:	08007cc5 	.word	0x08007cc5
 8007b8c:	20000c80 	.word	0x20000c80

08007b90 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b08a      	sub	sp, #40	; 0x28
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	60f8      	str	r0, [r7, #12]
 8007b98:	60b9      	str	r1, [r7, #8]
 8007b9a:	607a      	str	r2, [r7, #4]
 8007b9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d10a      	bne.n	8007bbe <xTimerGenericCommand+0x2e>
	__asm volatile
 8007ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bac:	f383 8811 	msr	BASEPRI, r3
 8007bb0:	f3bf 8f6f 	isb	sy
 8007bb4:	f3bf 8f4f 	dsb	sy
 8007bb8:	623b      	str	r3, [r7, #32]
}
 8007bba:	bf00      	nop
 8007bbc:	e7fe      	b.n	8007bbc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007bbe:	4b1a      	ldr	r3, [pc, #104]	; (8007c28 <xTimerGenericCommand+0x98>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d02a      	beq.n	8007c1c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	2b05      	cmp	r3, #5
 8007bd6:	dc18      	bgt.n	8007c0a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007bd8:	f7ff fd9c 	bl	8007714 <xTaskGetSchedulerState>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d109      	bne.n	8007bf6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007be2:	4b11      	ldr	r3, [pc, #68]	; (8007c28 <xTimerGenericCommand+0x98>)
 8007be4:	6818      	ldr	r0, [r3, #0]
 8007be6:	f107 0110 	add.w	r1, r7, #16
 8007bea:	2300      	movs	r3, #0
 8007bec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bee:	f7fd ff69 	bl	8005ac4 <xQueueGenericSend>
 8007bf2:	6278      	str	r0, [r7, #36]	; 0x24
 8007bf4:	e012      	b.n	8007c1c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007bf6:	4b0c      	ldr	r3, [pc, #48]	; (8007c28 <xTimerGenericCommand+0x98>)
 8007bf8:	6818      	ldr	r0, [r3, #0]
 8007bfa:	f107 0110 	add.w	r1, r7, #16
 8007bfe:	2300      	movs	r3, #0
 8007c00:	2200      	movs	r2, #0
 8007c02:	f7fd ff5f 	bl	8005ac4 <xQueueGenericSend>
 8007c06:	6278      	str	r0, [r7, #36]	; 0x24
 8007c08:	e008      	b.n	8007c1c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007c0a:	4b07      	ldr	r3, [pc, #28]	; (8007c28 <xTimerGenericCommand+0x98>)
 8007c0c:	6818      	ldr	r0, [r3, #0]
 8007c0e:	f107 0110 	add.w	r1, r7, #16
 8007c12:	2300      	movs	r3, #0
 8007c14:	683a      	ldr	r2, [r7, #0]
 8007c16:	f7fe f853 	bl	8005cc0 <xQueueGenericSendFromISR>
 8007c1a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3728      	adds	r7, #40	; 0x28
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	bf00      	nop
 8007c28:	20000c7c 	.word	0x20000c7c

08007c2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b088      	sub	sp, #32
 8007c30:	af02      	add	r7, sp, #8
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c36:	4b22      	ldr	r3, [pc, #136]	; (8007cc0 <prvProcessExpiredTimer+0x94>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68db      	ldr	r3, [r3, #12]
 8007c3c:	68db      	ldr	r3, [r3, #12]
 8007c3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	3304      	adds	r3, #4
 8007c44:	4618      	mov	r0, r3
 8007c46:	f7fd fd6b 	bl	8005720 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c50:	f003 0304 	and.w	r3, r3, #4
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d022      	beq.n	8007c9e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	699a      	ldr	r2, [r3, #24]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	18d1      	adds	r1, r2, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	683a      	ldr	r2, [r7, #0]
 8007c64:	6978      	ldr	r0, [r7, #20]
 8007c66:	f000 f8d1 	bl	8007e0c <prvInsertTimerInActiveList>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d01f      	beq.n	8007cb0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c70:	2300      	movs	r3, #0
 8007c72:	9300      	str	r3, [sp, #0]
 8007c74:	2300      	movs	r3, #0
 8007c76:	687a      	ldr	r2, [r7, #4]
 8007c78:	2100      	movs	r1, #0
 8007c7a:	6978      	ldr	r0, [r7, #20]
 8007c7c:	f7ff ff88 	bl	8007b90 <xTimerGenericCommand>
 8007c80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d113      	bne.n	8007cb0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c8c:	f383 8811 	msr	BASEPRI, r3
 8007c90:	f3bf 8f6f 	isb	sy
 8007c94:	f3bf 8f4f 	dsb	sy
 8007c98:	60fb      	str	r3, [r7, #12]
}
 8007c9a:	bf00      	nop
 8007c9c:	e7fe      	b.n	8007c9c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ca4:	f023 0301 	bic.w	r3, r3, #1
 8007ca8:	b2da      	uxtb	r2, r3
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	6a1b      	ldr	r3, [r3, #32]
 8007cb4:	6978      	ldr	r0, [r7, #20]
 8007cb6:	4798      	blx	r3
}
 8007cb8:	bf00      	nop
 8007cba:	3718      	adds	r7, #24
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}
 8007cc0:	20000c74 	.word	0x20000c74

08007cc4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007ccc:	f107 0308 	add.w	r3, r7, #8
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	f000 f857 	bl	8007d84 <prvGetNextExpireTime>
 8007cd6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	4619      	mov	r1, r3
 8007cdc:	68f8      	ldr	r0, [r7, #12]
 8007cde:	f000 f803 	bl	8007ce8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007ce2:	f000 f8d5 	bl	8007e90 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007ce6:	e7f1      	b.n	8007ccc <prvTimerTask+0x8>

08007ce8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
 8007cf0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007cf2:	f7ff f88f 	bl	8006e14 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007cf6:	f107 0308 	add.w	r3, r7, #8
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f000 f866 	bl	8007dcc <prvSampleTimeNow>
 8007d00:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d130      	bne.n	8007d6a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d10a      	bne.n	8007d24 <prvProcessTimerOrBlockTask+0x3c>
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d806      	bhi.n	8007d24 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007d16:	f7ff f88b 	bl	8006e30 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007d1a:	68f9      	ldr	r1, [r7, #12]
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f7ff ff85 	bl	8007c2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007d22:	e024      	b.n	8007d6e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d008      	beq.n	8007d3c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007d2a:	4b13      	ldr	r3, [pc, #76]	; (8007d78 <prvProcessTimerOrBlockTask+0x90>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d101      	bne.n	8007d38 <prvProcessTimerOrBlockTask+0x50>
 8007d34:	2301      	movs	r3, #1
 8007d36:	e000      	b.n	8007d3a <prvProcessTimerOrBlockTask+0x52>
 8007d38:	2300      	movs	r3, #0
 8007d3a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007d3c:	4b0f      	ldr	r3, [pc, #60]	; (8007d7c <prvProcessTimerOrBlockTask+0x94>)
 8007d3e:	6818      	ldr	r0, [r3, #0]
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	1ad3      	subs	r3, r2, r3
 8007d46:	683a      	ldr	r2, [r7, #0]
 8007d48:	4619      	mov	r1, r3
 8007d4a:	f7fe fced 	bl	8006728 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007d4e:	f7ff f86f 	bl	8006e30 <xTaskResumeAll>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d10a      	bne.n	8007d6e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007d58:	4b09      	ldr	r3, [pc, #36]	; (8007d80 <prvProcessTimerOrBlockTask+0x98>)
 8007d5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d5e:	601a      	str	r2, [r3, #0]
 8007d60:	f3bf 8f4f 	dsb	sy
 8007d64:	f3bf 8f6f 	isb	sy
}
 8007d68:	e001      	b.n	8007d6e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007d6a:	f7ff f861 	bl	8006e30 <xTaskResumeAll>
}
 8007d6e:	bf00      	nop
 8007d70:	3710      	adds	r7, #16
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	20000c78 	.word	0x20000c78
 8007d7c:	20000c7c 	.word	0x20000c7c
 8007d80:	e000ed04 	.word	0xe000ed04

08007d84 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007d8c:	4b0e      	ldr	r3, [pc, #56]	; (8007dc8 <prvGetNextExpireTime+0x44>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d101      	bne.n	8007d9a <prvGetNextExpireTime+0x16>
 8007d96:	2201      	movs	r2, #1
 8007d98:	e000      	b.n	8007d9c <prvGetNextExpireTime+0x18>
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d105      	bne.n	8007db4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007da8:	4b07      	ldr	r3, [pc, #28]	; (8007dc8 <prvGetNextExpireTime+0x44>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	68db      	ldr	r3, [r3, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	60fb      	str	r3, [r7, #12]
 8007db2:	e001      	b.n	8007db8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007db4:	2300      	movs	r3, #0
 8007db6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007db8:	68fb      	ldr	r3, [r7, #12]
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3714      	adds	r7, #20
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop
 8007dc8:	20000c74 	.word	0x20000c74

08007dcc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007dd4:	f7ff f8ca 	bl	8006f6c <xTaskGetTickCount>
 8007dd8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007dda:	4b0b      	ldr	r3, [pc, #44]	; (8007e08 <prvSampleTimeNow+0x3c>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	68fa      	ldr	r2, [r7, #12]
 8007de0:	429a      	cmp	r2, r3
 8007de2:	d205      	bcs.n	8007df0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007de4:	f000 f936 	bl	8008054 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2201      	movs	r2, #1
 8007dec:	601a      	str	r2, [r3, #0]
 8007dee:	e002      	b.n	8007df6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2200      	movs	r2, #0
 8007df4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007df6:	4a04      	ldr	r2, [pc, #16]	; (8007e08 <prvSampleTimeNow+0x3c>)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3710      	adds	r7, #16
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	20000c84 	.word	0x20000c84

08007e0c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b086      	sub	sp, #24
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	607a      	str	r2, [r7, #4]
 8007e18:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	68ba      	ldr	r2, [r7, #8]
 8007e22:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	68fa      	ldr	r2, [r7, #12]
 8007e28:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007e2a:	68ba      	ldr	r2, [r7, #8]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d812      	bhi.n	8007e58 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	1ad2      	subs	r2, r2, r3
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d302      	bcc.n	8007e46 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007e40:	2301      	movs	r3, #1
 8007e42:	617b      	str	r3, [r7, #20]
 8007e44:	e01b      	b.n	8007e7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007e46:	4b10      	ldr	r3, [pc, #64]	; (8007e88 <prvInsertTimerInActiveList+0x7c>)
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	3304      	adds	r3, #4
 8007e4e:	4619      	mov	r1, r3
 8007e50:	4610      	mov	r0, r2
 8007e52:	f7fd fc2c 	bl	80056ae <vListInsert>
 8007e56:	e012      	b.n	8007e7e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007e58:	687a      	ldr	r2, [r7, #4]
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d206      	bcs.n	8007e6e <prvInsertTimerInActiveList+0x62>
 8007e60:	68ba      	ldr	r2, [r7, #8]
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	429a      	cmp	r2, r3
 8007e66:	d302      	bcc.n	8007e6e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	617b      	str	r3, [r7, #20]
 8007e6c:	e007      	b.n	8007e7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007e6e:	4b07      	ldr	r3, [pc, #28]	; (8007e8c <prvInsertTimerInActiveList+0x80>)
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	3304      	adds	r3, #4
 8007e76:	4619      	mov	r1, r3
 8007e78:	4610      	mov	r0, r2
 8007e7a:	f7fd fc18 	bl	80056ae <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007e7e:	697b      	ldr	r3, [r7, #20]
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3718      	adds	r7, #24
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}
 8007e88:	20000c78 	.word	0x20000c78
 8007e8c:	20000c74 	.word	0x20000c74

08007e90 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b08e      	sub	sp, #56	; 0x38
 8007e94:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e96:	e0ca      	b.n	800802e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	da18      	bge.n	8007ed0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007e9e:	1d3b      	adds	r3, r7, #4
 8007ea0:	3304      	adds	r3, #4
 8007ea2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d10a      	bne.n	8007ec0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eae:	f383 8811 	msr	BASEPRI, r3
 8007eb2:	f3bf 8f6f 	isb	sy
 8007eb6:	f3bf 8f4f 	dsb	sy
 8007eba:	61fb      	str	r3, [r7, #28]
}
 8007ebc:	bf00      	nop
 8007ebe:	e7fe      	b.n	8007ebe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ec6:	6850      	ldr	r0, [r2, #4]
 8007ec8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007eca:	6892      	ldr	r2, [r2, #8]
 8007ecc:	4611      	mov	r1, r2
 8007ece:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	f2c0 80aa 	blt.w	800802c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ede:	695b      	ldr	r3, [r3, #20]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d004      	beq.n	8007eee <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ee6:	3304      	adds	r3, #4
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f7fd fc19 	bl	8005720 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007eee:	463b      	mov	r3, r7
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f7ff ff6b 	bl	8007dcc <prvSampleTimeNow>
 8007ef6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2b09      	cmp	r3, #9
 8007efc:	f200 8097 	bhi.w	800802e <prvProcessReceivedCommands+0x19e>
 8007f00:	a201      	add	r2, pc, #4	; (adr r2, 8007f08 <prvProcessReceivedCommands+0x78>)
 8007f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f06:	bf00      	nop
 8007f08:	08007f31 	.word	0x08007f31
 8007f0c:	08007f31 	.word	0x08007f31
 8007f10:	08007f31 	.word	0x08007f31
 8007f14:	08007fa5 	.word	0x08007fa5
 8007f18:	08007fb9 	.word	0x08007fb9
 8007f1c:	08008003 	.word	0x08008003
 8007f20:	08007f31 	.word	0x08007f31
 8007f24:	08007f31 	.word	0x08007f31
 8007f28:	08007fa5 	.word	0x08007fa5
 8007f2c:	08007fb9 	.word	0x08007fb9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f32:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007f36:	f043 0301 	orr.w	r3, r3, #1
 8007f3a:	b2da      	uxtb	r2, r3
 8007f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007f42:	68ba      	ldr	r2, [r7, #8]
 8007f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f46:	699b      	ldr	r3, [r3, #24]
 8007f48:	18d1      	adds	r1, r2, r3
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f50:	f7ff ff5c 	bl	8007e0c <prvInsertTimerInActiveList>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d069      	beq.n	800802e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f5c:	6a1b      	ldr	r3, [r3, #32]
 8007f5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f60:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007f68:	f003 0304 	and.w	r3, r3, #4
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d05e      	beq.n	800802e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f74:	699b      	ldr	r3, [r3, #24]
 8007f76:	441a      	add	r2, r3
 8007f78:	2300      	movs	r3, #0
 8007f7a:	9300      	str	r3, [sp, #0]
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	2100      	movs	r1, #0
 8007f80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f82:	f7ff fe05 	bl	8007b90 <xTimerGenericCommand>
 8007f86:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007f88:	6a3b      	ldr	r3, [r7, #32]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d14f      	bne.n	800802e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f92:	f383 8811 	msr	BASEPRI, r3
 8007f96:	f3bf 8f6f 	isb	sy
 8007f9a:	f3bf 8f4f 	dsb	sy
 8007f9e:	61bb      	str	r3, [r7, #24]
}
 8007fa0:	bf00      	nop
 8007fa2:	e7fe      	b.n	8007fa2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fa6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007faa:	f023 0301 	bic.w	r3, r3, #1
 8007fae:	b2da      	uxtb	r2, r3
 8007fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fb2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007fb6:	e03a      	b.n	800802e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007fbe:	f043 0301 	orr.w	r3, r3, #1
 8007fc2:	b2da      	uxtb	r2, r3
 8007fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fc6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007fca:	68ba      	ldr	r2, [r7, #8]
 8007fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fce:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fd2:	699b      	ldr	r3, [r3, #24]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d10a      	bne.n	8007fee <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fdc:	f383 8811 	msr	BASEPRI, r3
 8007fe0:	f3bf 8f6f 	isb	sy
 8007fe4:	f3bf 8f4f 	dsb	sy
 8007fe8:	617b      	str	r3, [r7, #20]
}
 8007fea:	bf00      	nop
 8007fec:	e7fe      	b.n	8007fec <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ff0:	699a      	ldr	r2, [r3, #24]
 8007ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff4:	18d1      	adds	r1, r2, r3
 8007ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ffa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ffc:	f7ff ff06 	bl	8007e0c <prvInsertTimerInActiveList>
					break;
 8008000:	e015      	b.n	800802e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008004:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008008:	f003 0302 	and.w	r3, r3, #2
 800800c:	2b00      	cmp	r3, #0
 800800e:	d103      	bne.n	8008018 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008010:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008012:	f000 fbfd 	bl	8008810 <vPortFree>
 8008016:	e00a      	b.n	800802e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800801a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800801e:	f023 0301 	bic.w	r3, r3, #1
 8008022:	b2da      	uxtb	r2, r3
 8008024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008026:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800802a:	e000      	b.n	800802e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800802c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800802e:	4b08      	ldr	r3, [pc, #32]	; (8008050 <prvProcessReceivedCommands+0x1c0>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	1d39      	adds	r1, r7, #4
 8008034:	2200      	movs	r2, #0
 8008036:	4618      	mov	r0, r3
 8008038:	f7fd ff6a 	bl	8005f10 <xQueueReceive>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	f47f af2a 	bne.w	8007e98 <prvProcessReceivedCommands+0x8>
	}
}
 8008044:	bf00      	nop
 8008046:	bf00      	nop
 8008048:	3730      	adds	r7, #48	; 0x30
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
 800804e:	bf00      	nop
 8008050:	20000c7c 	.word	0x20000c7c

08008054 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b088      	sub	sp, #32
 8008058:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800805a:	e048      	b.n	80080ee <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800805c:	4b2d      	ldr	r3, [pc, #180]	; (8008114 <prvSwitchTimerLists+0xc0>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68db      	ldr	r3, [r3, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008066:	4b2b      	ldr	r3, [pc, #172]	; (8008114 <prvSwitchTimerLists+0xc0>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	68db      	ldr	r3, [r3, #12]
 800806e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	3304      	adds	r3, #4
 8008074:	4618      	mov	r0, r3
 8008076:	f7fd fb53 	bl	8005720 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	6a1b      	ldr	r3, [r3, #32]
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008088:	f003 0304 	and.w	r3, r3, #4
 800808c:	2b00      	cmp	r3, #0
 800808e:	d02e      	beq.n	80080ee <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	699b      	ldr	r3, [r3, #24]
 8008094:	693a      	ldr	r2, [r7, #16]
 8008096:	4413      	add	r3, r2
 8008098:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800809a:	68ba      	ldr	r2, [r7, #8]
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d90e      	bls.n	80080c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	68ba      	ldr	r2, [r7, #8]
 80080a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	68fa      	ldr	r2, [r7, #12]
 80080ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80080ae:	4b19      	ldr	r3, [pc, #100]	; (8008114 <prvSwitchTimerLists+0xc0>)
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	3304      	adds	r3, #4
 80080b6:	4619      	mov	r1, r3
 80080b8:	4610      	mov	r0, r2
 80080ba:	f7fd faf8 	bl	80056ae <vListInsert>
 80080be:	e016      	b.n	80080ee <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80080c0:	2300      	movs	r3, #0
 80080c2:	9300      	str	r3, [sp, #0]
 80080c4:	2300      	movs	r3, #0
 80080c6:	693a      	ldr	r2, [r7, #16]
 80080c8:	2100      	movs	r1, #0
 80080ca:	68f8      	ldr	r0, [r7, #12]
 80080cc:	f7ff fd60 	bl	8007b90 <xTimerGenericCommand>
 80080d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d10a      	bne.n	80080ee <prvSwitchTimerLists+0x9a>
	__asm volatile
 80080d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080dc:	f383 8811 	msr	BASEPRI, r3
 80080e0:	f3bf 8f6f 	isb	sy
 80080e4:	f3bf 8f4f 	dsb	sy
 80080e8:	603b      	str	r3, [r7, #0]
}
 80080ea:	bf00      	nop
 80080ec:	e7fe      	b.n	80080ec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080ee:	4b09      	ldr	r3, [pc, #36]	; (8008114 <prvSwitchTimerLists+0xc0>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d1b1      	bne.n	800805c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80080f8:	4b06      	ldr	r3, [pc, #24]	; (8008114 <prvSwitchTimerLists+0xc0>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80080fe:	4b06      	ldr	r3, [pc, #24]	; (8008118 <prvSwitchTimerLists+0xc4>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a04      	ldr	r2, [pc, #16]	; (8008114 <prvSwitchTimerLists+0xc0>)
 8008104:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008106:	4a04      	ldr	r2, [pc, #16]	; (8008118 <prvSwitchTimerLists+0xc4>)
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	6013      	str	r3, [r2, #0]
}
 800810c:	bf00      	nop
 800810e:	3718      	adds	r7, #24
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}
 8008114:	20000c74 	.word	0x20000c74
 8008118:	20000c78 	.word	0x20000c78

0800811c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b082      	sub	sp, #8
 8008120:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008122:	f000 f987 	bl	8008434 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008126:	4b15      	ldr	r3, [pc, #84]	; (800817c <prvCheckForValidListAndQueue+0x60>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d120      	bne.n	8008170 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800812e:	4814      	ldr	r0, [pc, #80]	; (8008180 <prvCheckForValidListAndQueue+0x64>)
 8008130:	f7fd fa6c 	bl	800560c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008134:	4813      	ldr	r0, [pc, #76]	; (8008184 <prvCheckForValidListAndQueue+0x68>)
 8008136:	f7fd fa69 	bl	800560c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800813a:	4b13      	ldr	r3, [pc, #76]	; (8008188 <prvCheckForValidListAndQueue+0x6c>)
 800813c:	4a10      	ldr	r2, [pc, #64]	; (8008180 <prvCheckForValidListAndQueue+0x64>)
 800813e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008140:	4b12      	ldr	r3, [pc, #72]	; (800818c <prvCheckForValidListAndQueue+0x70>)
 8008142:	4a10      	ldr	r2, [pc, #64]	; (8008184 <prvCheckForValidListAndQueue+0x68>)
 8008144:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008146:	2300      	movs	r3, #0
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	4b11      	ldr	r3, [pc, #68]	; (8008190 <prvCheckForValidListAndQueue+0x74>)
 800814c:	4a11      	ldr	r2, [pc, #68]	; (8008194 <prvCheckForValidListAndQueue+0x78>)
 800814e:	2110      	movs	r1, #16
 8008150:	200a      	movs	r0, #10
 8008152:	f7fd fb77 	bl	8005844 <xQueueGenericCreateStatic>
 8008156:	4603      	mov	r3, r0
 8008158:	4a08      	ldr	r2, [pc, #32]	; (800817c <prvCheckForValidListAndQueue+0x60>)
 800815a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800815c:	4b07      	ldr	r3, [pc, #28]	; (800817c <prvCheckForValidListAndQueue+0x60>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d005      	beq.n	8008170 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008164:	4b05      	ldr	r3, [pc, #20]	; (800817c <prvCheckForValidListAndQueue+0x60>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	490b      	ldr	r1, [pc, #44]	; (8008198 <prvCheckForValidListAndQueue+0x7c>)
 800816a:	4618      	mov	r0, r3
 800816c:	f7fe fa88 	bl	8006680 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008170:	f000 f990 	bl	8008494 <vPortExitCritical>
}
 8008174:	bf00      	nop
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
 800817a:	bf00      	nop
 800817c:	20000c7c 	.word	0x20000c7c
 8008180:	20000c4c 	.word	0x20000c4c
 8008184:	20000c60 	.word	0x20000c60
 8008188:	20000c74 	.word	0x20000c74
 800818c:	20000c78 	.word	0x20000c78
 8008190:	20000d28 	.word	0x20000d28
 8008194:	20000c88 	.word	0x20000c88
 8008198:	08008e24 	.word	0x08008e24

0800819c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800819c:	b580      	push	{r7, lr}
 800819e:	b08a      	sub	sp, #40	; 0x28
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	60f8      	str	r0, [r7, #12]
 80081a4:	60b9      	str	r1, [r7, #8]
 80081a6:	607a      	str	r2, [r7, #4]
 80081a8:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80081aa:	f06f 0301 	mvn.w	r3, #1
 80081ae:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80081bc:	4b06      	ldr	r3, [pc, #24]	; (80081d8 <xTimerPendFunctionCallFromISR+0x3c>)
 80081be:	6818      	ldr	r0, [r3, #0]
 80081c0:	f107 0114 	add.w	r1, r7, #20
 80081c4:	2300      	movs	r3, #0
 80081c6:	683a      	ldr	r2, [r7, #0]
 80081c8:	f7fd fd7a 	bl	8005cc0 <xQueueGenericSendFromISR>
 80081cc:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80081ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3728      	adds	r7, #40	; 0x28
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}
 80081d8:	20000c7c 	.word	0x20000c7c

080081dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	60f8      	str	r0, [r7, #12]
 80081e4:	60b9      	str	r1, [r7, #8]
 80081e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	3b04      	subs	r3, #4
 80081ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80081f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	3b04      	subs	r3, #4
 80081fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	f023 0201 	bic.w	r2, r3, #1
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	3b04      	subs	r3, #4
 800820a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800820c:	4a0c      	ldr	r2, [pc, #48]	; (8008240 <pxPortInitialiseStack+0x64>)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	3b14      	subs	r3, #20
 8008216:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008218:	687a      	ldr	r2, [r7, #4]
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	3b04      	subs	r3, #4
 8008222:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f06f 0202 	mvn.w	r2, #2
 800822a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	3b20      	subs	r3, #32
 8008230:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008232:	68fb      	ldr	r3, [r7, #12]
}
 8008234:	4618      	mov	r0, r3
 8008236:	3714      	adds	r7, #20
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr
 8008240:	08008245 	.word	0x08008245

08008244 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008244:	b480      	push	{r7}
 8008246:	b085      	sub	sp, #20
 8008248:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800824a:	2300      	movs	r3, #0
 800824c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800824e:	4b12      	ldr	r3, [pc, #72]	; (8008298 <prvTaskExitError+0x54>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008256:	d00a      	beq.n	800826e <prvTaskExitError+0x2a>
	__asm volatile
 8008258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800825c:	f383 8811 	msr	BASEPRI, r3
 8008260:	f3bf 8f6f 	isb	sy
 8008264:	f3bf 8f4f 	dsb	sy
 8008268:	60fb      	str	r3, [r7, #12]
}
 800826a:	bf00      	nop
 800826c:	e7fe      	b.n	800826c <prvTaskExitError+0x28>
	__asm volatile
 800826e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008272:	f383 8811 	msr	BASEPRI, r3
 8008276:	f3bf 8f6f 	isb	sy
 800827a:	f3bf 8f4f 	dsb	sy
 800827e:	60bb      	str	r3, [r7, #8]
}
 8008280:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008282:	bf00      	nop
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d0fc      	beq.n	8008284 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800828a:	bf00      	nop
 800828c:	bf00      	nop
 800828e:	3714      	adds	r7, #20
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr
 8008298:	2000000c 	.word	0x2000000c
 800829c:	00000000 	.word	0x00000000

080082a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80082a0:	4b07      	ldr	r3, [pc, #28]	; (80082c0 <pxCurrentTCBConst2>)
 80082a2:	6819      	ldr	r1, [r3, #0]
 80082a4:	6808      	ldr	r0, [r1, #0]
 80082a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082aa:	f380 8809 	msr	PSP, r0
 80082ae:	f3bf 8f6f 	isb	sy
 80082b2:	f04f 0000 	mov.w	r0, #0
 80082b6:	f380 8811 	msr	BASEPRI, r0
 80082ba:	4770      	bx	lr
 80082bc:	f3af 8000 	nop.w

080082c0 <pxCurrentTCBConst2>:
 80082c0:	2000074c 	.word	0x2000074c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80082c4:	bf00      	nop
 80082c6:	bf00      	nop

080082c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80082c8:	4808      	ldr	r0, [pc, #32]	; (80082ec <prvPortStartFirstTask+0x24>)
 80082ca:	6800      	ldr	r0, [r0, #0]
 80082cc:	6800      	ldr	r0, [r0, #0]
 80082ce:	f380 8808 	msr	MSP, r0
 80082d2:	f04f 0000 	mov.w	r0, #0
 80082d6:	f380 8814 	msr	CONTROL, r0
 80082da:	b662      	cpsie	i
 80082dc:	b661      	cpsie	f
 80082de:	f3bf 8f4f 	dsb	sy
 80082e2:	f3bf 8f6f 	isb	sy
 80082e6:	df00      	svc	0
 80082e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80082ea:	bf00      	nop
 80082ec:	e000ed08 	.word	0xe000ed08

080082f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b086      	sub	sp, #24
 80082f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80082f6:	4b46      	ldr	r3, [pc, #280]	; (8008410 <xPortStartScheduler+0x120>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a46      	ldr	r2, [pc, #280]	; (8008414 <xPortStartScheduler+0x124>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d10a      	bne.n	8008316 <xPortStartScheduler+0x26>
	__asm volatile
 8008300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008304:	f383 8811 	msr	BASEPRI, r3
 8008308:	f3bf 8f6f 	isb	sy
 800830c:	f3bf 8f4f 	dsb	sy
 8008310:	613b      	str	r3, [r7, #16]
}
 8008312:	bf00      	nop
 8008314:	e7fe      	b.n	8008314 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008316:	4b3e      	ldr	r3, [pc, #248]	; (8008410 <xPortStartScheduler+0x120>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a3f      	ldr	r2, [pc, #252]	; (8008418 <xPortStartScheduler+0x128>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d10a      	bne.n	8008336 <xPortStartScheduler+0x46>
	__asm volatile
 8008320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008324:	f383 8811 	msr	BASEPRI, r3
 8008328:	f3bf 8f6f 	isb	sy
 800832c:	f3bf 8f4f 	dsb	sy
 8008330:	60fb      	str	r3, [r7, #12]
}
 8008332:	bf00      	nop
 8008334:	e7fe      	b.n	8008334 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008336:	4b39      	ldr	r3, [pc, #228]	; (800841c <xPortStartScheduler+0x12c>)
 8008338:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	781b      	ldrb	r3, [r3, #0]
 800833e:	b2db      	uxtb	r3, r3
 8008340:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	22ff      	movs	r2, #255	; 0xff
 8008346:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	b2db      	uxtb	r3, r3
 800834e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008350:	78fb      	ldrb	r3, [r7, #3]
 8008352:	b2db      	uxtb	r3, r3
 8008354:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008358:	b2da      	uxtb	r2, r3
 800835a:	4b31      	ldr	r3, [pc, #196]	; (8008420 <xPortStartScheduler+0x130>)
 800835c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800835e:	4b31      	ldr	r3, [pc, #196]	; (8008424 <xPortStartScheduler+0x134>)
 8008360:	2207      	movs	r2, #7
 8008362:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008364:	e009      	b.n	800837a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008366:	4b2f      	ldr	r3, [pc, #188]	; (8008424 <xPortStartScheduler+0x134>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	3b01      	subs	r3, #1
 800836c:	4a2d      	ldr	r2, [pc, #180]	; (8008424 <xPortStartScheduler+0x134>)
 800836e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008370:	78fb      	ldrb	r3, [r7, #3]
 8008372:	b2db      	uxtb	r3, r3
 8008374:	005b      	lsls	r3, r3, #1
 8008376:	b2db      	uxtb	r3, r3
 8008378:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800837a:	78fb      	ldrb	r3, [r7, #3]
 800837c:	b2db      	uxtb	r3, r3
 800837e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008382:	2b80      	cmp	r3, #128	; 0x80
 8008384:	d0ef      	beq.n	8008366 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008386:	4b27      	ldr	r3, [pc, #156]	; (8008424 <xPortStartScheduler+0x134>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f1c3 0307 	rsb	r3, r3, #7
 800838e:	2b04      	cmp	r3, #4
 8008390:	d00a      	beq.n	80083a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008396:	f383 8811 	msr	BASEPRI, r3
 800839a:	f3bf 8f6f 	isb	sy
 800839e:	f3bf 8f4f 	dsb	sy
 80083a2:	60bb      	str	r3, [r7, #8]
}
 80083a4:	bf00      	nop
 80083a6:	e7fe      	b.n	80083a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80083a8:	4b1e      	ldr	r3, [pc, #120]	; (8008424 <xPortStartScheduler+0x134>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	021b      	lsls	r3, r3, #8
 80083ae:	4a1d      	ldr	r2, [pc, #116]	; (8008424 <xPortStartScheduler+0x134>)
 80083b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80083b2:	4b1c      	ldr	r3, [pc, #112]	; (8008424 <xPortStartScheduler+0x134>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80083ba:	4a1a      	ldr	r2, [pc, #104]	; (8008424 <xPortStartScheduler+0x134>)
 80083bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	b2da      	uxtb	r2, r3
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80083c6:	4b18      	ldr	r3, [pc, #96]	; (8008428 <xPortStartScheduler+0x138>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a17      	ldr	r2, [pc, #92]	; (8008428 <xPortStartScheduler+0x138>)
 80083cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80083d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80083d2:	4b15      	ldr	r3, [pc, #84]	; (8008428 <xPortStartScheduler+0x138>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a14      	ldr	r2, [pc, #80]	; (8008428 <xPortStartScheduler+0x138>)
 80083d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80083dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80083de:	f000 f8dd 	bl	800859c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80083e2:	4b12      	ldr	r3, [pc, #72]	; (800842c <xPortStartScheduler+0x13c>)
 80083e4:	2200      	movs	r2, #0
 80083e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80083e8:	f000 f8fc 	bl	80085e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80083ec:	4b10      	ldr	r3, [pc, #64]	; (8008430 <xPortStartScheduler+0x140>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a0f      	ldr	r2, [pc, #60]	; (8008430 <xPortStartScheduler+0x140>)
 80083f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80083f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80083f8:	f7ff ff66 	bl	80082c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80083fc:	f7fe fe80 	bl	8007100 <vTaskSwitchContext>
	prvTaskExitError();
 8008400:	f7ff ff20 	bl	8008244 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008404:	2300      	movs	r3, #0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3718      	adds	r7, #24
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}
 800840e:	bf00      	nop
 8008410:	e000ed00 	.word	0xe000ed00
 8008414:	410fc271 	.word	0x410fc271
 8008418:	410fc270 	.word	0x410fc270
 800841c:	e000e400 	.word	0xe000e400
 8008420:	20000d78 	.word	0x20000d78
 8008424:	20000d7c 	.word	0x20000d7c
 8008428:	e000ed20 	.word	0xe000ed20
 800842c:	2000000c 	.word	0x2000000c
 8008430:	e000ef34 	.word	0xe000ef34

08008434 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008434:	b480      	push	{r7}
 8008436:	b083      	sub	sp, #12
 8008438:	af00      	add	r7, sp, #0
	__asm volatile
 800843a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800843e:	f383 8811 	msr	BASEPRI, r3
 8008442:	f3bf 8f6f 	isb	sy
 8008446:	f3bf 8f4f 	dsb	sy
 800844a:	607b      	str	r3, [r7, #4]
}
 800844c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800844e:	4b0f      	ldr	r3, [pc, #60]	; (800848c <vPortEnterCritical+0x58>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	3301      	adds	r3, #1
 8008454:	4a0d      	ldr	r2, [pc, #52]	; (800848c <vPortEnterCritical+0x58>)
 8008456:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008458:	4b0c      	ldr	r3, [pc, #48]	; (800848c <vPortEnterCritical+0x58>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	2b01      	cmp	r3, #1
 800845e:	d10f      	bne.n	8008480 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008460:	4b0b      	ldr	r3, [pc, #44]	; (8008490 <vPortEnterCritical+0x5c>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	b2db      	uxtb	r3, r3
 8008466:	2b00      	cmp	r3, #0
 8008468:	d00a      	beq.n	8008480 <vPortEnterCritical+0x4c>
	__asm volatile
 800846a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800846e:	f383 8811 	msr	BASEPRI, r3
 8008472:	f3bf 8f6f 	isb	sy
 8008476:	f3bf 8f4f 	dsb	sy
 800847a:	603b      	str	r3, [r7, #0]
}
 800847c:	bf00      	nop
 800847e:	e7fe      	b.n	800847e <vPortEnterCritical+0x4a>
	}
}
 8008480:	bf00      	nop
 8008482:	370c      	adds	r7, #12
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr
 800848c:	2000000c 	.word	0x2000000c
 8008490:	e000ed04 	.word	0xe000ed04

08008494 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008494:	b480      	push	{r7}
 8008496:	b083      	sub	sp, #12
 8008498:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800849a:	4b12      	ldr	r3, [pc, #72]	; (80084e4 <vPortExitCritical+0x50>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d10a      	bne.n	80084b8 <vPortExitCritical+0x24>
	__asm volatile
 80084a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084a6:	f383 8811 	msr	BASEPRI, r3
 80084aa:	f3bf 8f6f 	isb	sy
 80084ae:	f3bf 8f4f 	dsb	sy
 80084b2:	607b      	str	r3, [r7, #4]
}
 80084b4:	bf00      	nop
 80084b6:	e7fe      	b.n	80084b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80084b8:	4b0a      	ldr	r3, [pc, #40]	; (80084e4 <vPortExitCritical+0x50>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	3b01      	subs	r3, #1
 80084be:	4a09      	ldr	r2, [pc, #36]	; (80084e4 <vPortExitCritical+0x50>)
 80084c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80084c2:	4b08      	ldr	r3, [pc, #32]	; (80084e4 <vPortExitCritical+0x50>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d105      	bne.n	80084d6 <vPortExitCritical+0x42>
 80084ca:	2300      	movs	r3, #0
 80084cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	f383 8811 	msr	BASEPRI, r3
}
 80084d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80084d6:	bf00      	nop
 80084d8:	370c      	adds	r7, #12
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr
 80084e2:	bf00      	nop
 80084e4:	2000000c 	.word	0x2000000c
	...

080084f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80084f0:	f3ef 8009 	mrs	r0, PSP
 80084f4:	f3bf 8f6f 	isb	sy
 80084f8:	4b15      	ldr	r3, [pc, #84]	; (8008550 <pxCurrentTCBConst>)
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	f01e 0f10 	tst.w	lr, #16
 8008500:	bf08      	it	eq
 8008502:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008506:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800850a:	6010      	str	r0, [r2, #0]
 800850c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008510:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008514:	f380 8811 	msr	BASEPRI, r0
 8008518:	f3bf 8f4f 	dsb	sy
 800851c:	f3bf 8f6f 	isb	sy
 8008520:	f7fe fdee 	bl	8007100 <vTaskSwitchContext>
 8008524:	f04f 0000 	mov.w	r0, #0
 8008528:	f380 8811 	msr	BASEPRI, r0
 800852c:	bc09      	pop	{r0, r3}
 800852e:	6819      	ldr	r1, [r3, #0]
 8008530:	6808      	ldr	r0, [r1, #0]
 8008532:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008536:	f01e 0f10 	tst.w	lr, #16
 800853a:	bf08      	it	eq
 800853c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008540:	f380 8809 	msr	PSP, r0
 8008544:	f3bf 8f6f 	isb	sy
 8008548:	4770      	bx	lr
 800854a:	bf00      	nop
 800854c:	f3af 8000 	nop.w

08008550 <pxCurrentTCBConst>:
 8008550:	2000074c 	.word	0x2000074c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008554:	bf00      	nop
 8008556:	bf00      	nop

08008558 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b082      	sub	sp, #8
 800855c:	af00      	add	r7, sp, #0
	__asm volatile
 800855e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008562:	f383 8811 	msr	BASEPRI, r3
 8008566:	f3bf 8f6f 	isb	sy
 800856a:	f3bf 8f4f 	dsb	sy
 800856e:	607b      	str	r3, [r7, #4]
}
 8008570:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008572:	f7fe fd0b 	bl	8006f8c <xTaskIncrementTick>
 8008576:	4603      	mov	r3, r0
 8008578:	2b00      	cmp	r3, #0
 800857a:	d003      	beq.n	8008584 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800857c:	4b06      	ldr	r3, [pc, #24]	; (8008598 <xPortSysTickHandler+0x40>)
 800857e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008582:	601a      	str	r2, [r3, #0]
 8008584:	2300      	movs	r3, #0
 8008586:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	f383 8811 	msr	BASEPRI, r3
}
 800858e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008590:	bf00      	nop
 8008592:	3708      	adds	r7, #8
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}
 8008598:	e000ed04 	.word	0xe000ed04

0800859c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800859c:	b480      	push	{r7}
 800859e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80085a0:	4b0b      	ldr	r3, [pc, #44]	; (80085d0 <vPortSetupTimerInterrupt+0x34>)
 80085a2:	2200      	movs	r2, #0
 80085a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80085a6:	4b0b      	ldr	r3, [pc, #44]	; (80085d4 <vPortSetupTimerInterrupt+0x38>)
 80085a8:	2200      	movs	r2, #0
 80085aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80085ac:	4b0a      	ldr	r3, [pc, #40]	; (80085d8 <vPortSetupTimerInterrupt+0x3c>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a0a      	ldr	r2, [pc, #40]	; (80085dc <vPortSetupTimerInterrupt+0x40>)
 80085b2:	fba2 2303 	umull	r2, r3, r2, r3
 80085b6:	099b      	lsrs	r3, r3, #6
 80085b8:	4a09      	ldr	r2, [pc, #36]	; (80085e0 <vPortSetupTimerInterrupt+0x44>)
 80085ba:	3b01      	subs	r3, #1
 80085bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80085be:	4b04      	ldr	r3, [pc, #16]	; (80085d0 <vPortSetupTimerInterrupt+0x34>)
 80085c0:	2207      	movs	r2, #7
 80085c2:	601a      	str	r2, [r3, #0]
}
 80085c4:	bf00      	nop
 80085c6:	46bd      	mov	sp, r7
 80085c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085cc:	4770      	bx	lr
 80085ce:	bf00      	nop
 80085d0:	e000e010 	.word	0xe000e010
 80085d4:	e000e018 	.word	0xe000e018
 80085d8:	20000000 	.word	0x20000000
 80085dc:	10624dd3 	.word	0x10624dd3
 80085e0:	e000e014 	.word	0xe000e014

080085e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80085e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80085f4 <vPortEnableVFP+0x10>
 80085e8:	6801      	ldr	r1, [r0, #0]
 80085ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80085ee:	6001      	str	r1, [r0, #0]
 80085f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80085f2:	bf00      	nop
 80085f4:	e000ed88 	.word	0xe000ed88

080085f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80085f8:	b480      	push	{r7}
 80085fa:	b085      	sub	sp, #20
 80085fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80085fe:	f3ef 8305 	mrs	r3, IPSR
 8008602:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2b0f      	cmp	r3, #15
 8008608:	d914      	bls.n	8008634 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800860a:	4a17      	ldr	r2, [pc, #92]	; (8008668 <vPortValidateInterruptPriority+0x70>)
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	4413      	add	r3, r2
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008614:	4b15      	ldr	r3, [pc, #84]	; (800866c <vPortValidateInterruptPriority+0x74>)
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	7afa      	ldrb	r2, [r7, #11]
 800861a:	429a      	cmp	r2, r3
 800861c:	d20a      	bcs.n	8008634 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800861e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008622:	f383 8811 	msr	BASEPRI, r3
 8008626:	f3bf 8f6f 	isb	sy
 800862a:	f3bf 8f4f 	dsb	sy
 800862e:	607b      	str	r3, [r7, #4]
}
 8008630:	bf00      	nop
 8008632:	e7fe      	b.n	8008632 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008634:	4b0e      	ldr	r3, [pc, #56]	; (8008670 <vPortValidateInterruptPriority+0x78>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800863c:	4b0d      	ldr	r3, [pc, #52]	; (8008674 <vPortValidateInterruptPriority+0x7c>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	429a      	cmp	r2, r3
 8008642:	d90a      	bls.n	800865a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008648:	f383 8811 	msr	BASEPRI, r3
 800864c:	f3bf 8f6f 	isb	sy
 8008650:	f3bf 8f4f 	dsb	sy
 8008654:	603b      	str	r3, [r7, #0]
}
 8008656:	bf00      	nop
 8008658:	e7fe      	b.n	8008658 <vPortValidateInterruptPriority+0x60>
	}
 800865a:	bf00      	nop
 800865c:	3714      	adds	r7, #20
 800865e:	46bd      	mov	sp, r7
 8008660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop
 8008668:	e000e3f0 	.word	0xe000e3f0
 800866c:	20000d78 	.word	0x20000d78
 8008670:	e000ed0c 	.word	0xe000ed0c
 8008674:	20000d7c 	.word	0x20000d7c

08008678 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b08a      	sub	sp, #40	; 0x28
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008680:	2300      	movs	r3, #0
 8008682:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008684:	f7fe fbc6 	bl	8006e14 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008688:	4b5b      	ldr	r3, [pc, #364]	; (80087f8 <pvPortMalloc+0x180>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d101      	bne.n	8008694 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008690:	f000 f920 	bl	80088d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008694:	4b59      	ldr	r3, [pc, #356]	; (80087fc <pvPortMalloc+0x184>)
 8008696:	681a      	ldr	r2, [r3, #0]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	4013      	ands	r3, r2
 800869c:	2b00      	cmp	r3, #0
 800869e:	f040 8093 	bne.w	80087c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d01d      	beq.n	80086e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80086a8:	2208      	movs	r2, #8
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4413      	add	r3, r2
 80086ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f003 0307 	and.w	r3, r3, #7
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d014      	beq.n	80086e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f023 0307 	bic.w	r3, r3, #7
 80086c0:	3308      	adds	r3, #8
 80086c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f003 0307 	and.w	r3, r3, #7
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d00a      	beq.n	80086e4 <pvPortMalloc+0x6c>
	__asm volatile
 80086ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086d2:	f383 8811 	msr	BASEPRI, r3
 80086d6:	f3bf 8f6f 	isb	sy
 80086da:	f3bf 8f4f 	dsb	sy
 80086de:	617b      	str	r3, [r7, #20]
}
 80086e0:	bf00      	nop
 80086e2:	e7fe      	b.n	80086e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d06e      	beq.n	80087c8 <pvPortMalloc+0x150>
 80086ea:	4b45      	ldr	r3, [pc, #276]	; (8008800 <pvPortMalloc+0x188>)
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	687a      	ldr	r2, [r7, #4]
 80086f0:	429a      	cmp	r2, r3
 80086f2:	d869      	bhi.n	80087c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80086f4:	4b43      	ldr	r3, [pc, #268]	; (8008804 <pvPortMalloc+0x18c>)
 80086f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80086f8:	4b42      	ldr	r3, [pc, #264]	; (8008804 <pvPortMalloc+0x18c>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086fe:	e004      	b.n	800870a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008702:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800870a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	687a      	ldr	r2, [r7, #4]
 8008710:	429a      	cmp	r2, r3
 8008712:	d903      	bls.n	800871c <pvPortMalloc+0xa4>
 8008714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d1f1      	bne.n	8008700 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800871c:	4b36      	ldr	r3, [pc, #216]	; (80087f8 <pvPortMalloc+0x180>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008722:	429a      	cmp	r2, r3
 8008724:	d050      	beq.n	80087c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008726:	6a3b      	ldr	r3, [r7, #32]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	2208      	movs	r2, #8
 800872c:	4413      	add	r3, r2
 800872e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	6a3b      	ldr	r3, [r7, #32]
 8008736:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873a:	685a      	ldr	r2, [r3, #4]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	1ad2      	subs	r2, r2, r3
 8008740:	2308      	movs	r3, #8
 8008742:	005b      	lsls	r3, r3, #1
 8008744:	429a      	cmp	r2, r3
 8008746:	d91f      	bls.n	8008788 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4413      	add	r3, r2
 800874e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008750:	69bb      	ldr	r3, [r7, #24]
 8008752:	f003 0307 	and.w	r3, r3, #7
 8008756:	2b00      	cmp	r3, #0
 8008758:	d00a      	beq.n	8008770 <pvPortMalloc+0xf8>
	__asm volatile
 800875a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800875e:	f383 8811 	msr	BASEPRI, r3
 8008762:	f3bf 8f6f 	isb	sy
 8008766:	f3bf 8f4f 	dsb	sy
 800876a:	613b      	str	r3, [r7, #16]
}
 800876c:	bf00      	nop
 800876e:	e7fe      	b.n	800876e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008772:	685a      	ldr	r2, [r3, #4]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	1ad2      	subs	r2, r2, r3
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800877c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800877e:	687a      	ldr	r2, [r7, #4]
 8008780:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008782:	69b8      	ldr	r0, [r7, #24]
 8008784:	f000 f908 	bl	8008998 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008788:	4b1d      	ldr	r3, [pc, #116]	; (8008800 <pvPortMalloc+0x188>)
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	1ad3      	subs	r3, r2, r3
 8008792:	4a1b      	ldr	r2, [pc, #108]	; (8008800 <pvPortMalloc+0x188>)
 8008794:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008796:	4b1a      	ldr	r3, [pc, #104]	; (8008800 <pvPortMalloc+0x188>)
 8008798:	681a      	ldr	r2, [r3, #0]
 800879a:	4b1b      	ldr	r3, [pc, #108]	; (8008808 <pvPortMalloc+0x190>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	429a      	cmp	r2, r3
 80087a0:	d203      	bcs.n	80087aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80087a2:	4b17      	ldr	r3, [pc, #92]	; (8008800 <pvPortMalloc+0x188>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a18      	ldr	r2, [pc, #96]	; (8008808 <pvPortMalloc+0x190>)
 80087a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80087aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ac:	685a      	ldr	r2, [r3, #4]
 80087ae:	4b13      	ldr	r3, [pc, #76]	; (80087fc <pvPortMalloc+0x184>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	431a      	orrs	r2, r3
 80087b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80087b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ba:	2200      	movs	r2, #0
 80087bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80087be:	4b13      	ldr	r3, [pc, #76]	; (800880c <pvPortMalloc+0x194>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	3301      	adds	r3, #1
 80087c4:	4a11      	ldr	r2, [pc, #68]	; (800880c <pvPortMalloc+0x194>)
 80087c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80087c8:	f7fe fb32 	bl	8006e30 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80087cc:	69fb      	ldr	r3, [r7, #28]
 80087ce:	f003 0307 	and.w	r3, r3, #7
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00a      	beq.n	80087ec <pvPortMalloc+0x174>
	__asm volatile
 80087d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087da:	f383 8811 	msr	BASEPRI, r3
 80087de:	f3bf 8f6f 	isb	sy
 80087e2:	f3bf 8f4f 	dsb	sy
 80087e6:	60fb      	str	r3, [r7, #12]
}
 80087e8:	bf00      	nop
 80087ea:	e7fe      	b.n	80087ea <pvPortMalloc+0x172>
	return pvReturn;
 80087ec:	69fb      	ldr	r3, [r7, #28]
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3728      	adds	r7, #40	; 0x28
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop
 80087f8:	20001940 	.word	0x20001940
 80087fc:	20001954 	.word	0x20001954
 8008800:	20001944 	.word	0x20001944
 8008804:	20001938 	.word	0x20001938
 8008808:	20001948 	.word	0x20001948
 800880c:	2000194c 	.word	0x2000194c

08008810 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b086      	sub	sp, #24
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d04d      	beq.n	80088be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008822:	2308      	movs	r3, #8
 8008824:	425b      	negs	r3, r3
 8008826:	697a      	ldr	r2, [r7, #20]
 8008828:	4413      	add	r3, r2
 800882a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	685a      	ldr	r2, [r3, #4]
 8008834:	4b24      	ldr	r3, [pc, #144]	; (80088c8 <vPortFree+0xb8>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4013      	ands	r3, r2
 800883a:	2b00      	cmp	r3, #0
 800883c:	d10a      	bne.n	8008854 <vPortFree+0x44>
	__asm volatile
 800883e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008842:	f383 8811 	msr	BASEPRI, r3
 8008846:	f3bf 8f6f 	isb	sy
 800884a:	f3bf 8f4f 	dsb	sy
 800884e:	60fb      	str	r3, [r7, #12]
}
 8008850:	bf00      	nop
 8008852:	e7fe      	b.n	8008852 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d00a      	beq.n	8008872 <vPortFree+0x62>
	__asm volatile
 800885c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008860:	f383 8811 	msr	BASEPRI, r3
 8008864:	f3bf 8f6f 	isb	sy
 8008868:	f3bf 8f4f 	dsb	sy
 800886c:	60bb      	str	r3, [r7, #8]
}
 800886e:	bf00      	nop
 8008870:	e7fe      	b.n	8008870 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	685a      	ldr	r2, [r3, #4]
 8008876:	4b14      	ldr	r3, [pc, #80]	; (80088c8 <vPortFree+0xb8>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4013      	ands	r3, r2
 800887c:	2b00      	cmp	r3, #0
 800887e:	d01e      	beq.n	80088be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d11a      	bne.n	80088be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	685a      	ldr	r2, [r3, #4]
 800888c:	4b0e      	ldr	r3, [pc, #56]	; (80088c8 <vPortFree+0xb8>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	43db      	mvns	r3, r3
 8008892:	401a      	ands	r2, r3
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008898:	f7fe fabc 	bl	8006e14 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	685a      	ldr	r2, [r3, #4]
 80088a0:	4b0a      	ldr	r3, [pc, #40]	; (80088cc <vPortFree+0xbc>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4413      	add	r3, r2
 80088a6:	4a09      	ldr	r2, [pc, #36]	; (80088cc <vPortFree+0xbc>)
 80088a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80088aa:	6938      	ldr	r0, [r7, #16]
 80088ac:	f000 f874 	bl	8008998 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80088b0:	4b07      	ldr	r3, [pc, #28]	; (80088d0 <vPortFree+0xc0>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	3301      	adds	r3, #1
 80088b6:	4a06      	ldr	r2, [pc, #24]	; (80088d0 <vPortFree+0xc0>)
 80088b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80088ba:	f7fe fab9 	bl	8006e30 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80088be:	bf00      	nop
 80088c0:	3718      	adds	r7, #24
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	20001954 	.word	0x20001954
 80088cc:	20001944 	.word	0x20001944
 80088d0:	20001950 	.word	0x20001950

080088d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80088d4:	b480      	push	{r7}
 80088d6:	b085      	sub	sp, #20
 80088d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80088da:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80088de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80088e0:	4b27      	ldr	r3, [pc, #156]	; (8008980 <prvHeapInit+0xac>)
 80088e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f003 0307 	and.w	r3, r3, #7
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d00c      	beq.n	8008908 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	3307      	adds	r3, #7
 80088f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f023 0307 	bic.w	r3, r3, #7
 80088fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80088fc:	68ba      	ldr	r2, [r7, #8]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	1ad3      	subs	r3, r2, r3
 8008902:	4a1f      	ldr	r2, [pc, #124]	; (8008980 <prvHeapInit+0xac>)
 8008904:	4413      	add	r3, r2
 8008906:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800890c:	4a1d      	ldr	r2, [pc, #116]	; (8008984 <prvHeapInit+0xb0>)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008912:	4b1c      	ldr	r3, [pc, #112]	; (8008984 <prvHeapInit+0xb0>)
 8008914:	2200      	movs	r2, #0
 8008916:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	68ba      	ldr	r2, [r7, #8]
 800891c:	4413      	add	r3, r2
 800891e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008920:	2208      	movs	r2, #8
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	1a9b      	subs	r3, r3, r2
 8008926:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f023 0307 	bic.w	r3, r3, #7
 800892e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	4a15      	ldr	r2, [pc, #84]	; (8008988 <prvHeapInit+0xb4>)
 8008934:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008936:	4b14      	ldr	r3, [pc, #80]	; (8008988 <prvHeapInit+0xb4>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	2200      	movs	r2, #0
 800893c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800893e:	4b12      	ldr	r3, [pc, #72]	; (8008988 <prvHeapInit+0xb4>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	2200      	movs	r2, #0
 8008944:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	68fa      	ldr	r2, [r7, #12]
 800894e:	1ad2      	subs	r2, r2, r3
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008954:	4b0c      	ldr	r3, [pc, #48]	; (8008988 <prvHeapInit+0xb4>)
 8008956:	681a      	ldr	r2, [r3, #0]
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	685b      	ldr	r3, [r3, #4]
 8008960:	4a0a      	ldr	r2, [pc, #40]	; (800898c <prvHeapInit+0xb8>)
 8008962:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	685b      	ldr	r3, [r3, #4]
 8008968:	4a09      	ldr	r2, [pc, #36]	; (8008990 <prvHeapInit+0xbc>)
 800896a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800896c:	4b09      	ldr	r3, [pc, #36]	; (8008994 <prvHeapInit+0xc0>)
 800896e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008972:	601a      	str	r2, [r3, #0]
}
 8008974:	bf00      	nop
 8008976:	3714      	adds	r7, #20
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr
 8008980:	20000d80 	.word	0x20000d80
 8008984:	20001938 	.word	0x20001938
 8008988:	20001940 	.word	0x20001940
 800898c:	20001948 	.word	0x20001948
 8008990:	20001944 	.word	0x20001944
 8008994:	20001954 	.word	0x20001954

08008998 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008998:	b480      	push	{r7}
 800899a:	b085      	sub	sp, #20
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80089a0:	4b28      	ldr	r3, [pc, #160]	; (8008a44 <prvInsertBlockIntoFreeList+0xac>)
 80089a2:	60fb      	str	r3, [r7, #12]
 80089a4:	e002      	b.n	80089ac <prvInsertBlockIntoFreeList+0x14>
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	60fb      	str	r3, [r7, #12]
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	687a      	ldr	r2, [r7, #4]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d8f7      	bhi.n	80089a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	68ba      	ldr	r2, [r7, #8]
 80089c0:	4413      	add	r3, r2
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d108      	bne.n	80089da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	685a      	ldr	r2, [r3, #4]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	441a      	add	r2, r3
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	68ba      	ldr	r2, [r7, #8]
 80089e4:	441a      	add	r2, r3
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d118      	bne.n	8008a20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681a      	ldr	r2, [r3, #0]
 80089f2:	4b15      	ldr	r3, [pc, #84]	; (8008a48 <prvInsertBlockIntoFreeList+0xb0>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d00d      	beq.n	8008a16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	685a      	ldr	r2, [r3, #4]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	441a      	add	r2, r3
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	601a      	str	r2, [r3, #0]
 8008a14:	e008      	b.n	8008a28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a16:	4b0c      	ldr	r3, [pc, #48]	; (8008a48 <prvInsertBlockIntoFreeList+0xb0>)
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	601a      	str	r2, [r3, #0]
 8008a1e:	e003      	b.n	8008a28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008a28:	68fa      	ldr	r2, [r7, #12]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d002      	beq.n	8008a36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a36:	bf00      	nop
 8008a38:	3714      	adds	r7, #20
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	20001938 	.word	0x20001938
 8008a48:	20001940 	.word	0x20001940

08008a4c <atoi>:
 8008a4c:	220a      	movs	r2, #10
 8008a4e:	2100      	movs	r1, #0
 8008a50:	f000 b8ea 	b.w	8008c28 <strtol>

08008a54 <__errno>:
 8008a54:	4b01      	ldr	r3, [pc, #4]	; (8008a5c <__errno+0x8>)
 8008a56:	6818      	ldr	r0, [r3, #0]
 8008a58:	4770      	bx	lr
 8008a5a:	bf00      	nop
 8008a5c:	20000010 	.word	0x20000010

08008a60 <__libc_init_array>:
 8008a60:	b570      	push	{r4, r5, r6, lr}
 8008a62:	4d0d      	ldr	r5, [pc, #52]	; (8008a98 <__libc_init_array+0x38>)
 8008a64:	4c0d      	ldr	r4, [pc, #52]	; (8008a9c <__libc_init_array+0x3c>)
 8008a66:	1b64      	subs	r4, r4, r5
 8008a68:	10a4      	asrs	r4, r4, #2
 8008a6a:	2600      	movs	r6, #0
 8008a6c:	42a6      	cmp	r6, r4
 8008a6e:	d109      	bne.n	8008a84 <__libc_init_array+0x24>
 8008a70:	4d0b      	ldr	r5, [pc, #44]	; (8008aa0 <__libc_init_array+0x40>)
 8008a72:	4c0c      	ldr	r4, [pc, #48]	; (8008aa4 <__libc_init_array+0x44>)
 8008a74:	f000 f8e2 	bl	8008c3c <_init>
 8008a78:	1b64      	subs	r4, r4, r5
 8008a7a:	10a4      	asrs	r4, r4, #2
 8008a7c:	2600      	movs	r6, #0
 8008a7e:	42a6      	cmp	r6, r4
 8008a80:	d105      	bne.n	8008a8e <__libc_init_array+0x2e>
 8008a82:	bd70      	pop	{r4, r5, r6, pc}
 8008a84:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a88:	4798      	blx	r3
 8008a8a:	3601      	adds	r6, #1
 8008a8c:	e7ee      	b.n	8008a6c <__libc_init_array+0xc>
 8008a8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a92:	4798      	blx	r3
 8008a94:	3601      	adds	r6, #1
 8008a96:	e7f2      	b.n	8008a7e <__libc_init_array+0x1e>
 8008a98:	08009078 	.word	0x08009078
 8008a9c:	08009078 	.word	0x08009078
 8008aa0:	08009078 	.word	0x08009078
 8008aa4:	0800907c 	.word	0x0800907c

08008aa8 <memcpy>:
 8008aa8:	440a      	add	r2, r1
 8008aaa:	4291      	cmp	r1, r2
 8008aac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008ab0:	d100      	bne.n	8008ab4 <memcpy+0xc>
 8008ab2:	4770      	bx	lr
 8008ab4:	b510      	push	{r4, lr}
 8008ab6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008aba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008abe:	4291      	cmp	r1, r2
 8008ac0:	d1f9      	bne.n	8008ab6 <memcpy+0xe>
 8008ac2:	bd10      	pop	{r4, pc}

08008ac4 <memset>:
 8008ac4:	4402      	add	r2, r0
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d100      	bne.n	8008ace <memset+0xa>
 8008acc:	4770      	bx	lr
 8008ace:	f803 1b01 	strb.w	r1, [r3], #1
 8008ad2:	e7f9      	b.n	8008ac8 <memset+0x4>

08008ad4 <strncat>:
 8008ad4:	b530      	push	{r4, r5, lr}
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	7825      	ldrb	r5, [r4, #0]
 8008ada:	4623      	mov	r3, r4
 8008adc:	3401      	adds	r4, #1
 8008ade:	2d00      	cmp	r5, #0
 8008ae0:	d1fa      	bne.n	8008ad8 <strncat+0x4>
 8008ae2:	3a01      	subs	r2, #1
 8008ae4:	d304      	bcc.n	8008af0 <strncat+0x1c>
 8008ae6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008aea:	f803 4b01 	strb.w	r4, [r3], #1
 8008aee:	b904      	cbnz	r4, 8008af2 <strncat+0x1e>
 8008af0:	bd30      	pop	{r4, r5, pc}
 8008af2:	2a00      	cmp	r2, #0
 8008af4:	d1f5      	bne.n	8008ae2 <strncat+0xe>
 8008af6:	701a      	strb	r2, [r3, #0]
 8008af8:	e7f3      	b.n	8008ae2 <strncat+0xe>

08008afa <strncmp>:
 8008afa:	b510      	push	{r4, lr}
 8008afc:	b16a      	cbz	r2, 8008b1a <strncmp+0x20>
 8008afe:	3901      	subs	r1, #1
 8008b00:	1884      	adds	r4, r0, r2
 8008b02:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008b06:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d103      	bne.n	8008b16 <strncmp+0x1c>
 8008b0e:	42a0      	cmp	r0, r4
 8008b10:	d001      	beq.n	8008b16 <strncmp+0x1c>
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d1f5      	bne.n	8008b02 <strncmp+0x8>
 8008b16:	1a98      	subs	r0, r3, r2
 8008b18:	bd10      	pop	{r4, pc}
 8008b1a:	4610      	mov	r0, r2
 8008b1c:	e7fc      	b.n	8008b18 <strncmp+0x1e>
	...

08008b20 <_strtol_l.isra.0>:
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b26:	d001      	beq.n	8008b2c <_strtol_l.isra.0+0xc>
 8008b28:	2b24      	cmp	r3, #36	; 0x24
 8008b2a:	d906      	bls.n	8008b3a <_strtol_l.isra.0+0x1a>
 8008b2c:	f7ff ff92 	bl	8008a54 <__errno>
 8008b30:	2316      	movs	r3, #22
 8008b32:	6003      	str	r3, [r0, #0]
 8008b34:	2000      	movs	r0, #0
 8008b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b3a:	4f3a      	ldr	r7, [pc, #232]	; (8008c24 <_strtol_l.isra.0+0x104>)
 8008b3c:	468e      	mov	lr, r1
 8008b3e:	4676      	mov	r6, lr
 8008b40:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008b44:	5de5      	ldrb	r5, [r4, r7]
 8008b46:	f015 0508 	ands.w	r5, r5, #8
 8008b4a:	d1f8      	bne.n	8008b3e <_strtol_l.isra.0+0x1e>
 8008b4c:	2c2d      	cmp	r4, #45	; 0x2d
 8008b4e:	d134      	bne.n	8008bba <_strtol_l.isra.0+0x9a>
 8008b50:	f89e 4000 	ldrb.w	r4, [lr]
 8008b54:	f04f 0801 	mov.w	r8, #1
 8008b58:	f106 0e02 	add.w	lr, r6, #2
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d05c      	beq.n	8008c1a <_strtol_l.isra.0+0xfa>
 8008b60:	2b10      	cmp	r3, #16
 8008b62:	d10c      	bne.n	8008b7e <_strtol_l.isra.0+0x5e>
 8008b64:	2c30      	cmp	r4, #48	; 0x30
 8008b66:	d10a      	bne.n	8008b7e <_strtol_l.isra.0+0x5e>
 8008b68:	f89e 4000 	ldrb.w	r4, [lr]
 8008b6c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008b70:	2c58      	cmp	r4, #88	; 0x58
 8008b72:	d14d      	bne.n	8008c10 <_strtol_l.isra.0+0xf0>
 8008b74:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008b78:	2310      	movs	r3, #16
 8008b7a:	f10e 0e02 	add.w	lr, lr, #2
 8008b7e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8008b82:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8008b86:	2600      	movs	r6, #0
 8008b88:	fbbc f9f3 	udiv	r9, ip, r3
 8008b8c:	4635      	mov	r5, r6
 8008b8e:	fb03 ca19 	mls	sl, r3, r9, ip
 8008b92:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008b96:	2f09      	cmp	r7, #9
 8008b98:	d818      	bhi.n	8008bcc <_strtol_l.isra.0+0xac>
 8008b9a:	463c      	mov	r4, r7
 8008b9c:	42a3      	cmp	r3, r4
 8008b9e:	dd24      	ble.n	8008bea <_strtol_l.isra.0+0xca>
 8008ba0:	2e00      	cmp	r6, #0
 8008ba2:	db1f      	blt.n	8008be4 <_strtol_l.isra.0+0xc4>
 8008ba4:	45a9      	cmp	r9, r5
 8008ba6:	d31d      	bcc.n	8008be4 <_strtol_l.isra.0+0xc4>
 8008ba8:	d101      	bne.n	8008bae <_strtol_l.isra.0+0x8e>
 8008baa:	45a2      	cmp	sl, r4
 8008bac:	db1a      	blt.n	8008be4 <_strtol_l.isra.0+0xc4>
 8008bae:	fb05 4503 	mla	r5, r5, r3, r4
 8008bb2:	2601      	movs	r6, #1
 8008bb4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008bb8:	e7eb      	b.n	8008b92 <_strtol_l.isra.0+0x72>
 8008bba:	2c2b      	cmp	r4, #43	; 0x2b
 8008bbc:	bf08      	it	eq
 8008bbe:	f89e 4000 	ldrbeq.w	r4, [lr]
 8008bc2:	46a8      	mov	r8, r5
 8008bc4:	bf08      	it	eq
 8008bc6:	f106 0e02 	addeq.w	lr, r6, #2
 8008bca:	e7c7      	b.n	8008b5c <_strtol_l.isra.0+0x3c>
 8008bcc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008bd0:	2f19      	cmp	r7, #25
 8008bd2:	d801      	bhi.n	8008bd8 <_strtol_l.isra.0+0xb8>
 8008bd4:	3c37      	subs	r4, #55	; 0x37
 8008bd6:	e7e1      	b.n	8008b9c <_strtol_l.isra.0+0x7c>
 8008bd8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008bdc:	2f19      	cmp	r7, #25
 8008bde:	d804      	bhi.n	8008bea <_strtol_l.isra.0+0xca>
 8008be0:	3c57      	subs	r4, #87	; 0x57
 8008be2:	e7db      	b.n	8008b9c <_strtol_l.isra.0+0x7c>
 8008be4:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8008be8:	e7e4      	b.n	8008bb4 <_strtol_l.isra.0+0x94>
 8008bea:	2e00      	cmp	r6, #0
 8008bec:	da05      	bge.n	8008bfa <_strtol_l.isra.0+0xda>
 8008bee:	2322      	movs	r3, #34	; 0x22
 8008bf0:	6003      	str	r3, [r0, #0]
 8008bf2:	4665      	mov	r5, ip
 8008bf4:	b942      	cbnz	r2, 8008c08 <_strtol_l.isra.0+0xe8>
 8008bf6:	4628      	mov	r0, r5
 8008bf8:	e79d      	b.n	8008b36 <_strtol_l.isra.0+0x16>
 8008bfa:	f1b8 0f00 	cmp.w	r8, #0
 8008bfe:	d000      	beq.n	8008c02 <_strtol_l.isra.0+0xe2>
 8008c00:	426d      	negs	r5, r5
 8008c02:	2a00      	cmp	r2, #0
 8008c04:	d0f7      	beq.n	8008bf6 <_strtol_l.isra.0+0xd6>
 8008c06:	b10e      	cbz	r6, 8008c0c <_strtol_l.isra.0+0xec>
 8008c08:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8008c0c:	6011      	str	r1, [r2, #0]
 8008c0e:	e7f2      	b.n	8008bf6 <_strtol_l.isra.0+0xd6>
 8008c10:	2430      	movs	r4, #48	; 0x30
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d1b3      	bne.n	8008b7e <_strtol_l.isra.0+0x5e>
 8008c16:	2308      	movs	r3, #8
 8008c18:	e7b1      	b.n	8008b7e <_strtol_l.isra.0+0x5e>
 8008c1a:	2c30      	cmp	r4, #48	; 0x30
 8008c1c:	d0a4      	beq.n	8008b68 <_strtol_l.isra.0+0x48>
 8008c1e:	230a      	movs	r3, #10
 8008c20:	e7ad      	b.n	8008b7e <_strtol_l.isra.0+0x5e>
 8008c22:	bf00      	nop
 8008c24:	08008f6d 	.word	0x08008f6d

08008c28 <strtol>:
 8008c28:	4613      	mov	r3, r2
 8008c2a:	460a      	mov	r2, r1
 8008c2c:	4601      	mov	r1, r0
 8008c2e:	4802      	ldr	r0, [pc, #8]	; (8008c38 <strtol+0x10>)
 8008c30:	6800      	ldr	r0, [r0, #0]
 8008c32:	f7ff bf75 	b.w	8008b20 <_strtol_l.isra.0>
 8008c36:	bf00      	nop
 8008c38:	20000010 	.word	0x20000010

08008c3c <_init>:
 8008c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c3e:	bf00      	nop
 8008c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c42:	bc08      	pop	{r3}
 8008c44:	469e      	mov	lr, r3
 8008c46:	4770      	bx	lr

08008c48 <_fini>:
 8008c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c4a:	bf00      	nop
 8008c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c4e:	bc08      	pop	{r3}
 8008c50:	469e      	mov	lr, r3
 8008c52:	4770      	bx	lr
