ARM GAS  /tmp/ccb7oTgE.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** 
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccb7oTgE.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  32              		.loc 1 70 3 view .LVU1
  33              	.LBB2:
  34              		.loc 1 70 3 view .LVU2
  35              		.loc 1 70 3 view .LVU3
  36 0000 0D4B     		ldr	r3, .L2
  37              	.LBE2:
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  38              		.loc 1 65 1 is_stmt 0 view .LVU4
  39 0002 82B0     		sub	sp, sp, #8
  40              		.cfi_def_cfa_offset 8
  41              	.LBB3:
  42              		.loc 1 70 3 view .LVU5
  43 0004 9A69     		ldr	r2, [r3, #24]
  44              	.LBE3:
ARM GAS  /tmp/ccb7oTgE.s 			page 3


  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  45              		.loc 1 75 3 view .LVU6
  46 0006 0F21     		movs	r1, #15
  47              	.LBB4:
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  48              		.loc 1 70 3 view .LVU7
  49 0008 42F00102 		orr	r2, r2, #1
  50 000c 9A61     		str	r2, [r3, #24]
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 is_stmt 1 view .LVU8
  52 000e 9A69     		ldr	r2, [r3, #24]
  53              	.LBE4:
  54              		.loc 1 75 3 is_stmt 0 view .LVU9
  55 0010 6FF00100 		mvn	r0, #1
  56              	.LBB5:
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  57              		.loc 1 70 3 view .LVU10
  58 0014 02F00102 		and	r2, r2, #1
  59 0018 0092     		str	r2, [sp]
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  60              		.loc 1 70 3 is_stmt 1 view .LVU11
  61 001a 009A     		ldr	r2, [sp]
  62              	.LBE5:
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  63              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  64              		.loc 1 71 3 view .LVU13
  65              	.LBB6:
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  66              		.loc 1 71 3 view .LVU14
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  67              		.loc 1 71 3 view .LVU15
  68 001c DA69     		ldr	r2, [r3, #28]
  69 001e 42F08052 		orr	r2, r2, #268435456
  70 0022 DA61     		str	r2, [r3, #28]
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  71              		.loc 1 71 3 view .LVU16
  72              	.LBE6:
  73              		.loc 1 75 3 is_stmt 0 view .LVU17
  74 0024 0022     		movs	r2, #0
  75              	.LBB7:
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  76              		.loc 1 71 3 view .LVU18
  77 0026 DB69     		ldr	r3, [r3, #28]
  78 0028 03F08053 		and	r3, r3, #268435456
  79 002c 0193     		str	r3, [sp, #4]
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  80              		.loc 1 71 3 is_stmt 1 view .LVU19
  81 002e 019B     		ldr	r3, [sp, #4]
  82              	.LBE7:
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  83              		.loc 1 71 3 view .LVU20
  84              		.loc 1 75 3 view .LVU21
ARM GAS  /tmp/ccb7oTgE.s 			page 4


  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** }
  85              		.loc 1 80 1 is_stmt 0 view .LVU22
  86 0030 02B0     		add	sp, sp, #8
  87              		.cfi_def_cfa_offset 0
  88              		@ sp needed
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  89              		.loc 1 75 3 view .LVU23
  90 0032 FFF7FEBF 		b	HAL_NVIC_SetPriority
  91              	.LVL0:
  92              	.L3:
  93 0036 00BF     		.align	2
  94              	.L2:
  95 0038 00100240 		.word	1073876992
  96              		.cfi_endproc
  97              	.LFE65:
  99              		.text
 100              	.Letext0:
 101              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 102              		.file 3 "/home/paul/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-none
 103              		.file 4 "/home/paul/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-none
 104              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccb7oTgE.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccb7oTgE.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccb7oTgE.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccb7oTgE.s:95     .text.HAL_MspInit:00000038 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
