{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635980592409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635980592409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  4 00:03:12 2021 " "Processing started: Thu Nov  4 00:03:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635980592409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635980592409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off int_thunderbird -c int_thunderbird " "Command: quartus_map --read_settings_files=on --write_settings_files=off int_thunderbird -c int_thunderbird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635980592410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635980592660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635980592660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_thunderbird-rtl " "Found design unit 1: int_thunderbird-rtl" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635980604545 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_thunderbird " "Found entity 1: int_thunderbird" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635980604545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635980604545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "int_thunderbird " "Elaborating entity \"int_thunderbird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635980604600 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RA int_thunderbird.vhd(80) " "VHDL Process Statement warning at int_thunderbird.vhd(80): inferring latch(es) for signal or variable \"RA\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635980604602 "|int_thunderbird"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RB int_thunderbird.vhd(80) " "VHDL Process Statement warning at int_thunderbird.vhd(80): inferring latch(es) for signal or variable \"RB\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635980604602 "|int_thunderbird"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RC int_thunderbird.vhd(80) " "VHDL Process Statement warning at int_thunderbird.vhd(80): inferring latch(es) for signal or variable \"RC\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635980604602 "|int_thunderbird"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LA int_thunderbird.vhd(80) " "VHDL Process Statement warning at int_thunderbird.vhd(80): inferring latch(es) for signal or variable \"LA\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635980604603 "|int_thunderbird"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LB int_thunderbird.vhd(80) " "VHDL Process Statement warning at int_thunderbird.vhd(80): inferring latch(es) for signal or variable \"LB\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635980604603 "|int_thunderbird"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LC int_thunderbird.vhd(80) " "VHDL Process Statement warning at int_thunderbird.vhd(80): inferring latch(es) for signal or variable \"LC\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635980604603 "|int_thunderbird"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LC int_thunderbird.vhd(80) " "Inferred latch for \"LC\" at int_thunderbird.vhd(80)" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635980604604 "|int_thunderbird"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LB int_thunderbird.vhd(80) " "Inferred latch for \"LB\" at int_thunderbird.vhd(80)" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635980604605 "|int_thunderbird"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LA int_thunderbird.vhd(80) " "Inferred latch for \"LA\" at int_thunderbird.vhd(80)" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635980604605 "|int_thunderbird"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RC int_thunderbird.vhd(80) " "Inferred latch for \"RC\" at int_thunderbird.vhd(80)" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635980604605 "|int_thunderbird"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB int_thunderbird.vhd(80) " "Inferred latch for \"RB\" at int_thunderbird.vhd(80)" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635980604605 "|int_thunderbird"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA int_thunderbird.vhd(80) " "Inferred latch for \"RA\" at int_thunderbird.vhd(80)" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635980604605 "|int_thunderbird"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RA\$latch " "Latch RA\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.der_uno " "Ports D and ENA on the latch are fed by the same signal estado.der_uno" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635980605175 ""}  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635980605175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB\$latch " "Latch RB\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.der_dos " "Ports D and ENA on the latch are fed by the same signal estado.der_dos" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635980605175 ""}  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635980605175 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LA\$latch " "Latch LA\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.izq_uno " "Ports D and ENA on the latch are fed by the same signal estado.izq_uno" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635980605175 ""}  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635980605175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635980605281 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ticks\[31\] Low " "Register ticks\[31\] will power up to Low" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1635980605420 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ticks\[0\] Low " "Register ticks\[0\] will power up to Low" {  } { { "../hdl/int_thunderbird.vhd" "" { Text "/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P8/hdl/int_thunderbird.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1635980605420 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1635980605420 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635980605778 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635980605778 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635980605820 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635980605820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635980605820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635980605820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635980605830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  4 00:03:25 2021 " "Processing ended: Thu Nov  4 00:03:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635980605830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635980605830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635980605830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635980605830 ""}
