{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699177513588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699177513588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 17:45:13 2023 " "Processing started: Sun Nov 05 17:45:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699177513588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699177513588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699177513588 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_6_1200mv_85c_slow.vo D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/ simulation " "Generated file Lab2_6_1200mv_85c_slow.vo in folder \"D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699177513881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_6_1200mv_0c_slow.vo D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/ simulation " "Generated file Lab2_6_1200mv_0c_slow.vo in folder \"D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699177513893 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_min_1200mv_0c_fast.vo D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/ simulation " "Generated file Lab2_min_1200mv_0c_fast.vo in folder \"D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699177513906 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2.vo D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/ simulation " "Generated file Lab2.vo in folder \"D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699177513920 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_6_1200mv_85c_v_slow.sdo D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/ simulation " "Generated file Lab2_6_1200mv_85c_v_slow.sdo in folder \"D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699177513933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_6_1200mv_0c_v_slow.sdo D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/ simulation " "Generated file Lab2_6_1200mv_0c_v_slow.sdo in folder \"D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699177513944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_min_1200mv_0c_v_fast.sdo D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/ simulation " "Generated file Lab2_min_1200mv_0c_v_fast.sdo in folder \"D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699177513959 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_v.sdo D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/ simulation " "Generated file Lab2_v.sdo in folder \"D:/cs0806117/Digital_System_Design/fpga/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699177513973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699177514033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 17:45:14 2023 " "Processing ended: Sun Nov 05 17:45:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699177514033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699177514033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699177514033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699177514033 ""}
