{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733757331327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733757331327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 12:15:31 2024 " "Processing started: Mon Dec 09 12:15:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733757331327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733757331327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733757331335 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733757332621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4 " "Found entity 1: DECODER2_4" {  } { { "DECODER2_4.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODER2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3_8 " "Found entity 1: DECODER3_8" {  } { { "DECODER3_8.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODER3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "FULL_ADDER_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/FULL_ADDER_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_8bit " "Found entity 1: FULL_ADDER_8bit" {  } { { "FULL_ADDER_8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/FULL_ADDER_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_EXTENSOR " "Found entity 1: MBR_EXTENSOR" {  } { { "MBR_EXTENSOR.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MBR_EXTENSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK " "Found entity 1: BANK" {  } { { "BANK.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_initial_address " "Found entity 1: LV_initial_address" {  } { { "LV_initial_address.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/LV_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_initial_address " "Found entity 1: CPP_initial_address" {  } { { "CPP_initial_address.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CPP_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode3_8_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode3_8_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE3_8_EN " "Found entity 1: DECODE3_8_EN" {  } { { "DECODE3_8_EN.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODE3_8_EN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4EN " "Found entity 1: DECODER2_4EN" {  } { { "DECODER2_4EN.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODER2_4EN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder4_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER4_16 " "Found entity 1: DECODER4_16" {  } { { "DECODER4_16.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODER4_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpc_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mpc_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mpc_generator " "Found entity 1: mpc_generator" {  } { { "mpc_generator.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/mpc_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CONTROL_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757332741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757332741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc_compiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mc_compiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc_compiler-SYN " "Found design unit 1: mc_compiler-SYN" {  } { { "mc_compiler.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757333326 ""} { "Info" "ISGN_ENTITY_NAME" "1 mc_compiler " "Found entity 1: mc_compiler" {  } { { "mc_compiler.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757333326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757333326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757333334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757333334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733757333502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:inst " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CPU.bdf" { { 352 232 432 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc_compiler CONTROL_UNIT:inst\|mc_compiler:inst123132 " "Elaborating entity \"mc_compiler\" for hierarchy \"CONTROL_UNIT:inst\|mc_compiler:inst123132\"" {  } { { "CONTROL_UNIT.bdf" "inst123132" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CONTROL_UNIT.bdf" { { 376 840 1056 504 "inst123132" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\"" {  } { { "mc_compiler.vhd" "altsyncram_component" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\"" {  } { { "mc_compiler.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component " "Instantiated megafunction \"CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file micro_code.mif " "Parameter \"init_file\" = \"micro_code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333606 ""}  } { { "mc_compiler.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733757333606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c881 " "Found entity 1: altsyncram_c881" {  } { { "db/altsyncram_c881.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733757333710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733757333710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c881 CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated " "Elaborating entity \"altsyncram_c881\" for hierarchy \"CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpc_generator CONTROL_UNIT:inst\|mpc_generator:inst1 " "Elaborating entity \"mpc_generator\" for hierarchy \"CONTROL_UNIT:inst\|mpc_generator:inst1\"" {  } { { "CONTROL_UNIT.bdf" "inst1" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CONTROL_UNIT.bdf" { { 376 344 576 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:inst1 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CPU.bdf" { { 352 776 1000 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER DATAPATH:inst1\|SHIFTER:inst2 " "Elaborating entity \"SHIFTER\" for hierarchy \"DATAPATH:inst1\|SHIFTER:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { { 208 1744 2000 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_4 DATAPATH:inst1\|SHIFTER:inst2\|DECODER2_4:inst27 " "Elaborating entity \"DECODER2_4\" for hierarchy \"DATAPATH:inst1\|SHIFTER:inst2\|DECODER2_4:inst27\"" {  } { { "SHIFTER.bdf" "inst27" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/SHIFTER.bdf" { { 952 240 336 1080 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit DATAPATH:inst1\|ULA_32bit:inst1 " "Elaborating entity \"ULA_32bit\" for hierarchy \"DATAPATH:inst1\|ULA_32bit:inst1\"" {  } { { "DATAPATH.bdf" "inst1" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { { 208 1464 1616 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst " "Elaborating entity \"ULA_8bit\" for hierarchy \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\"" {  } { { "ULA_32bit.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_32bit.bdf" { { 488 848 976 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14 " "Elaborating entity \"ULA_1bit\" for hierarchy \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\"" {  } { { "ULA_8bit.bdf" "inst14" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_8bit.bdf" { { 168 2472 2592 360 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER_1bit DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|FULL_ADDER_1bit:inst10 " "Elaborating entity \"FULL_ADDER_1bit\" for hierarchy \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|FULL_ADDER_1bit:inst10\"" {  } { { "ULA_1bit.bdf" "inst10" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 400 528 656 512 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK DATAPATH:inst1\|BANK:inst " "Elaborating entity \"BANK\" for hierarchy \"DATAPATH:inst1\|BANK:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { { 208 824 1048 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR DATAPATH:inst1\|BANK:inst\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|MAR:inst\"" {  } { { "BANK.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 112 520 792 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1 " "Elaborating entity \"REGISTER32bit\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\"" {  } { { "MAR.bdf" "inst1" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MAR.bdf" { { 192 576 896 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 232 488 680 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR DATAPATH:inst1\|BANK:inst\|MBR:inst9 " "Elaborating entity \"MBR\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\"" {  } { { "BANK.bdf" "inst9" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 624 504 840 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_EXTENSOR DATAPATH:inst1\|BANK:inst\|MBR:inst9\|MBR_EXTENSOR:inst " "Elaborating entity \"MBR_EXTENSOR\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|MBR_EXTENSOR:inst\"" {  } { { "MBR.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MBR.bdf" { { -112 136 376 -16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER4_16 DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10 " "Elaborating entity \"DECODER4_16\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10\"" {  } { { "BANK.bdf" "inst10" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 480 80 176 800 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_4EN DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10\|DECODER2_4EN:inst " "Elaborating entity \"DECODER2_4EN\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10\|DECODER2_4EN:inst\"" {  } { { "DECODER4_16.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODER4_16.bdf" { { 200 592 688 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR DATAPATH:inst1\|BANK:inst\|MDR:inst1 " "Elaborating entity \"MDR\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\"" {  } { { "BANK.bdf" "inst1" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 256 512 760 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H DATAPATH:inst1\|BANK:inst\|H:inst8 " "Elaborating entity \"H\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|H:inst8\"" {  } { { "BANK.bdf" "inst8" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1616 544 784 1744 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC DATAPATH:inst1\|BANK:inst\|OPC:inst7 " "Elaborating entity \"OPC\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|OPC:inst7\"" {  } { { "BANK.bdf" "inst7" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1472 544 776 1600 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS DATAPATH:inst1\|BANK:inst\|TOS:inst6 " "Elaborating entity \"TOS\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|TOS:inst6\"" {  } { { "BANK.bdf" "inst6" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1336 544 776 1464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757333999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP DATAPATH:inst1\|BANK:inst\|CPP:inst5 " "Elaborating entity \"CPP\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|CPP:inst5\"" {  } { { "BANK.bdf" "inst5" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1168 512 824 1328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757334015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP_initial_address DATAPATH:inst1\|BANK:inst\|CPP_initial_address:inst12 " "Elaborating entity \"CPP_initial_address\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|CPP_initial_address:inst12\"" {  } { { "BANK.bdf" "inst12" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 352 40 176 448 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757334023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV DATAPATH:inst1\|BANK:inst\|LV:inst4 " "Elaborating entity \"LV\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|LV:inst4\"" {  } { { "BANK.bdf" "inst4" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 992 512 824 1152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757334023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_initial_address DATAPATH:inst1\|BANK:inst\|LV_initial_address:inst11 " "Elaborating entity \"LV_initial_address\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|LV_initial_address:inst11\"" {  } { { "BANK.bdf" "inst11" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 240 40 176 336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757334039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP DATAPATH:inst1\|BANK:inst\|SP:inst3 " "Elaborating entity \"SP\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|SP:inst3\"" {  } { { "BANK.bdf" "inst3" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 816 512 824 976 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757334039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC DATAPATH:inst1\|BANK:inst\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"DATAPATH:inst1\|BANK:inst\|PC:inst2\"" {  } { { "BANK.bdf" "inst2" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 464 496 848 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733757334047 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[31\] DATA_MEM_ADDR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"DATA_MEM_ADDR\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[30\] DATA_MEM_ADDR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"DATA_MEM_ADDR\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[29\] DATA_MEM_ADDR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"DATA_MEM_ADDR\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[28\] DATA_MEM_ADDR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"DATA_MEM_ADDR\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[27\] DATA_MEM_ADDR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"DATA_MEM_ADDR\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[26\] DATA_MEM_ADDR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"DATA_MEM_ADDR\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[25\] DATA_MEM_ADDR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"DATA_MEM_ADDR\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[24\] DATA_MEM_ADDR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"DATA_MEM_ADDR\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[23\] DATA_MEM_ADDR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"DATA_MEM_ADDR\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[22\] DATA_MEM_ADDR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"DATA_MEM_ADDR\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[21\] DATA_MEM_ADDR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"DATA_MEM_ADDR\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[20\] DATA_MEM_ADDR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"DATA_MEM_ADDR\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[19\] DATA_MEM_ADDR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"DATA_MEM_ADDR\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[18\] DATA_MEM_ADDR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"DATA_MEM_ADDR\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[17\] DATA_MEM_ADDR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"DATA_MEM_ADDR\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[16\] DATA_MEM_ADDR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"DATA_MEM_ADDR\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[15\] DATA_MEM_ADDR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"DATA_MEM_ADDR\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[14\] DATA_MEM_ADDR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"DATA_MEM_ADDR\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[13\] DATA_MEM_ADDR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"DATA_MEM_ADDR\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[12\] DATA_MEM_ADDR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"DATA_MEM_ADDR\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[11\] DATA_MEM_ADDR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"DATA_MEM_ADDR\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[10\] DATA_MEM_ADDR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"DATA_MEM_ADDR\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\] DATA_MEM_ADDR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"DATA_MEM_ADDR\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\] DATA_MEM_ADDR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"DATA_MEM_ADDR\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\] DATA_MEM_ADDR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"DATA_MEM_ADDR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\] DATA_MEM_ADDR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"DATA_MEM_ADDR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\] DATA_MEM_ADDR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"DATA_MEM_ADDR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\] DATA_MEM_ADDR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"DATA_MEM_ADDR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\] DATA_MEM_ADDR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"DATA_MEM_ADDR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\] DATA_MEM_ADDR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"DATA_MEM_ADDR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\] DATA_MEM_ADDR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"DATA_MEM_ADDR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\] DATA_MEM_ADDR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"DATA_MEM_ADDR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\] DATA_MEM_OUT\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"DATA_MEM_OUT\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\] DATA_MEM_OUT\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"DATA_MEM_OUT\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\] DATA_MEM_OUT\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"DATA_MEM_OUT\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\] DATA_MEM_OUT\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"DATA_MEM_OUT\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\] DATA_MEM_OUT\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"DATA_MEM_OUT\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\] DATA_MEM_OUT\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"DATA_MEM_OUT\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\] DATA_MEM_OUT\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"DATA_MEM_OUT\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\] DATA_MEM_OUT\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"DATA_MEM_OUT\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\] DATA_MEM_OUT\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"DATA_MEM_OUT\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\] DATA_MEM_OUT\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"DATA_MEM_OUT\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\] DATA_MEM_OUT\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"DATA_MEM_OUT\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\] DATA_MEM_OUT\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"DATA_MEM_OUT\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\] DATA_MEM_OUT\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"DATA_MEM_OUT\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\] DATA_MEM_OUT\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"DATA_MEM_OUT\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\] DATA_MEM_OUT\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"DATA_MEM_OUT\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\] DATA_MEM_OUT\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"DATA_MEM_OUT\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\] DATA_MEM_OUT\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"DATA_MEM_OUT\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\] DATA_MEM_OUT\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"DATA_MEM_OUT\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\] DATA_MEM_OUT\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"DATA_MEM_OUT\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\] DATA_MEM_OUT\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"DATA_MEM_OUT\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\] DATA_MEM_OUT\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"DATA_MEM_OUT\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\] DATA_MEM_OUT\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"DATA_MEM_OUT\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\] DATA_MEM_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"DATA_MEM_OUT\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\] DATA_MEM_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"DATA_MEM_OUT\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\] DATA_MEM_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"DATA_MEM_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\] DATA_MEM_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"DATA_MEM_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\] DATA_MEM_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"DATA_MEM_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\] DATA_MEM_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"DATA_MEM_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\] DATA_MEM_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"DATA_MEM_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\] DATA_MEM_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"DATA_MEM_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\] DATA_MEM_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"DATA_MEM_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\] DATA_MEM_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"DATA_MEM_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\] A\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\]\" to the node \"A\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\] A\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\]\" to the node \"A\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\] A\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\]\" to the node \"A\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\] A\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\]\" to the node \"A\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\] A\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\]\" to the node \"A\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\] A\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\]\" to the node \"A\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\] A\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\]\" to the node \"A\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\] A\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\]\" to the node \"A\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\] A\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\]\" to the node \"A\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\] A\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\]\" to the node \"A\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\] A\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\]\" to the node \"A\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\] A\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\]\" to the node \"A\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\] A\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\]\" to the node \"A\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\] A\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\]\" to the node \"A\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\] A\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\]\" to the node \"A\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\] A\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\]\" to the node \"A\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\] A\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\]\" to the node \"A\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\] A\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\]\" to the node \"A\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\] A\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\]\" to the node \"A\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\] A\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\]\" to the node \"A\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\] A\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\]\" to the node \"A\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\] A\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\]\" to the node \"A\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\] A\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\]\" to the node \"A\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\] A\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\]\" to the node \"A\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\] A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\]\" to the node \"A\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\] A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\]\" to the node \"A\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\] A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\]\" to the node \"A\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\] A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\]\" to the node \"A\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\] A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\]\" to the node \"A\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\] A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\]\" to the node \"A\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\] A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\]\" to the node \"A\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\] A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\]\" to the node \"A\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst14\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst14\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst13\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst13\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst12\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst12\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst11\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst11\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst10\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst10\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst9\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst9\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst14\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst14\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst13\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst13\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst12\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst12\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst11\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst11\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst10\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst10\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst9\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst9\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst14\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst14\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst13\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst13\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst12\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst12\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst11\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst11\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst10\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst10\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst9\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst9\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst2\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst2\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst13\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst13\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst12\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst12\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst11\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst11\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst10\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst10\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst9\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst9\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst2\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst2\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst\|inst " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst\|inst\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\] CONTROL_UNIT:inst\|inst6\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"CONTROL_UNIT:inst\|inst6\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\] CONTROL_UNIT:inst\|inst6\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"CONTROL_UNIT:inst\|inst6\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\] CONTROL_UNIT:inst\|inst6\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"CONTROL_UNIT:inst\|inst6\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\] CONTROL_UNIT:inst\|inst6\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"CONTROL_UNIT:inst\|inst6\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\] CONTROL_UNIT:inst\|inst6\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"CONTROL_UNIT:inst\|inst6\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\] CONTROL_UNIT:inst\|inst6\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"CONTROL_UNIT:inst\|inst6\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\] CONTROL_UNIT:inst\|inst6\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"CONTROL_UNIT:inst\|inst6\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\] CONTROL_UNIT:inst\|inst6\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"CONTROL_UNIT:inst\|inst6\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1733757335385 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1733757335385 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[31\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst14\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[31\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst14\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[30\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst13\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[30\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst13\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[29\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst12\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[29\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst12\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[28\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst11\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[28\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst11\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[27\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst10\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[27\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst10\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[26\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst9\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[26\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst9\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[25\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[25\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst2\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[24\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[24\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst4\|ULA_1bit:inst\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[23\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst14\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[23\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst14\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[22\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst13\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[22\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst13\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[21\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst12\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[21\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst12\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[20\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst11\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[20\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst11\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[19\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst10\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[19\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst10\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[18\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst9\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[18\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst9\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[17\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[17\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst2\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[16\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[16\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst3\|ULA_1bit:inst\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[15\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst14\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[15\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst14\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[14\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst13\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[14\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst13\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[13\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst12\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[13\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst12\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[12\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst11\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[12\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst11\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[11\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst10\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[11\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst10\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[10\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst9\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[10\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst9\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[9\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[9\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst2\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[8\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst5\[8\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst2\|ULA_1bit:inst\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[7\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[7\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[6\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst13\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[6\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst13\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[5\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst12\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[5\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst12\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[4\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst11\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[4\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst11\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[3\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst10\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[3\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst10\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[2\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst9\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[2\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst9\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[1\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[1\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst2\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[0\] DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst\|inst1 " "Converted the fan-out from the tri-state buffer \"DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst5\[0\]\" to the node \"DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst\|inst1\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1733757335417 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1733757335417 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733757335441 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733757335441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733757337197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733757337197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1140 " "Implemented 1140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733757337382 ""} { "Info" "ICUT_CUT_TM_OPINS" "246 " "Implemented 246 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733757337382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "816 " "Implemented 816 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733757337382 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1733757337382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733757337382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 211 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733757337446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 12:15:37 2024 " "Processing ended: Mon Dec 09 12:15:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733757337446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733757337446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733757337446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733757337446 ""}
