
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tput_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f8 <.init>:
  4010f8:	stp	x29, x30, [sp, #-16]!
  4010fc:	mov	x29, sp
  401100:	bl	401470 <tigetstr@plt+0x60>
  401104:	ldp	x29, x30, [sp], #16
  401108:	ret

Disassembly of section .plt:

0000000000401110 <strlen@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 413000 <tigetstr@plt+0x11bf0>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <strlen@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <setupterm@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <tputs@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <putp@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <putc@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <fputc@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <curses_version@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <tcgetattr@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <fileno@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <fclose@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <fopen@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <open@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <tparm@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <strncmp@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__libc_start_main@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <tigetflag@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <memset@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <_nc_tparm_analyze@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <getopt@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <use_tioctl@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <system@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <strerror@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <__gmon_start__@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <abort@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <puts@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

00000000004012e0 <fread_unlocked@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012e4:	ldr	x17, [x16, #216]
  4012e8:	add	x16, x16, #0xd8
  4012ec:	br	x17

00000000004012f0 <strcmp@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4012f4:	ldr	x17, [x16, #224]
  4012f8:	add	x16, x16, #0xe0
  4012fc:	br	x17

0000000000401300 <__ctype_b_loc@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401304:	ldr	x17, [x16, #232]
  401308:	add	x16, x16, #0xe8
  40130c:	br	x17

0000000000401310 <strtol@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401314:	ldr	x17, [x16, #240]
  401318:	add	x16, x16, #0xf0
  40131c:	br	x17

0000000000401320 <longname@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401324:	ldr	x17, [x16, #248]
  401328:	add	x16, x16, #0xf8
  40132c:	br	x17

0000000000401330 <_nc_rootname@plt>:
  401330:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401334:	ldr	x17, [x16, #256]
  401338:	add	x16, x16, #0x100
  40133c:	br	x17

0000000000401340 <fwrite@plt>:
  401340:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401344:	ldr	x17, [x16, #264]
  401348:	add	x16, x16, #0x108
  40134c:	br	x17

0000000000401350 <fflush@plt>:
  401350:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401354:	ldr	x17, [x16, #272]
  401358:	add	x16, x16, #0x110
  40135c:	br	x17

0000000000401360 <tcsetattr@plt>:
  401360:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401364:	ldr	x17, [x16, #280]
  401368:	add	x16, x16, #0x118
  40136c:	br	x17

0000000000401370 <use_env@plt>:
  401370:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401374:	ldr	x17, [x16, #288]
  401378:	add	x16, x16, #0x120
  40137c:	br	x17

0000000000401380 <vfprintf@plt>:
  401380:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401384:	ldr	x17, [x16, #296]
  401388:	add	x16, x16, #0x128
  40138c:	br	x17

0000000000401390 <printf@plt>:
  401390:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401394:	ldr	x17, [x16, #304]
  401398:	add	x16, x16, #0x130
  40139c:	br	x17

00000000004013a0 <__errno_location@plt>:
  4013a0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013a4:	ldr	x17, [x16, #312]
  4013a8:	add	x16, x16, #0x138
  4013ac:	br	x17

00000000004013b0 <getenv@plt>:
  4013b0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013b4:	ldr	x17, [x16, #320]
  4013b8:	add	x16, x16, #0x140
  4013bc:	br	x17

00000000004013c0 <putchar@plt>:
  4013c0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013c4:	ldr	x17, [x16, #328]
  4013c8:	add	x16, x16, #0x148
  4013cc:	br	x17

00000000004013d0 <tigetnum@plt>:
  4013d0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013d4:	ldr	x17, [x16, #336]
  4013d8:	add	x16, x16, #0x150
  4013dc:	br	x17

00000000004013e0 <fprintf@plt>:
  4013e0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013e4:	ldr	x17, [x16, #344]
  4013e8:	add	x16, x16, #0x158
  4013ec:	br	x17

00000000004013f0 <fgets@plt>:
  4013f0:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  4013f4:	ldr	x17, [x16, #352]
  4013f8:	add	x16, x16, #0x160
  4013fc:	br	x17

0000000000401400 <ioctl@plt>:
  401400:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401404:	ldr	x17, [x16, #360]
  401408:	add	x16, x16, #0x168
  40140c:	br	x17

0000000000401410 <tigetstr@plt>:
  401410:	adrp	x16, 414000 <tigetstr@plt+0x12bf0>
  401414:	ldr	x17, [x16, #368]
  401418:	add	x16, x16, #0x170
  40141c:	br	x17

Disassembly of section .text:

0000000000401420 <.text>:
  401420:	mov	x29, #0x0                   	// #0
  401424:	mov	x30, #0x0                   	// #0
  401428:	mov	x5, x0
  40142c:	ldr	x1, [sp]
  401430:	add	x2, sp, #0x8
  401434:	mov	x6, sp
  401438:	movz	x0, #0x0, lsl #48
  40143c:	movk	x0, #0x0, lsl #32
  401440:	movk	x0, #0x40, lsl #16
  401444:	movk	x0, #0x152c
  401448:	movz	x3, #0x0, lsl #48
  40144c:	movk	x3, #0x0, lsl #32
  401450:	movk	x3, #0x40, lsl #16
  401454:	movk	x3, #0x2c78
  401458:	movz	x4, #0x0, lsl #48
  40145c:	movk	x4, #0x0, lsl #32
  401460:	movk	x4, #0x40, lsl #16
  401464:	movk	x4, #0x2cf8
  401468:	bl	401230 <__libc_start_main@plt>
  40146c:	bl	4012c0 <abort@plt>
  401470:	adrp	x0, 413000 <tigetstr@plt+0x11bf0>
  401474:	ldr	x0, [x0, #4048]
  401478:	cbz	x0, 401480 <tigetstr@plt+0x70>
  40147c:	b	4012b0 <__gmon_start__@plt>
  401480:	ret
  401484:	nop
  401488:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  40148c:	add	x0, x0, #0x1a8
  401490:	adrp	x1, 414000 <tigetstr@plt+0x12bf0>
  401494:	add	x1, x1, #0x1a8
  401498:	cmp	x1, x0
  40149c:	b.eq	4014b4 <tigetstr@plt+0xa4>  // b.none
  4014a0:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  4014a4:	ldr	x1, [x1, #3352]
  4014a8:	cbz	x1, 4014b4 <tigetstr@plt+0xa4>
  4014ac:	mov	x16, x1
  4014b0:	br	x16
  4014b4:	ret
  4014b8:	adrp	x0, 414000 <tigetstr@plt+0x12bf0>
  4014bc:	add	x0, x0, #0x1a8
  4014c0:	adrp	x1, 414000 <tigetstr@plt+0x12bf0>
  4014c4:	add	x1, x1, #0x1a8
  4014c8:	sub	x1, x1, x0
  4014cc:	lsr	x2, x1, #63
  4014d0:	add	x1, x2, x1, asr #3
  4014d4:	cmp	xzr, x1, asr #1
  4014d8:	asr	x1, x1, #1
  4014dc:	b.eq	4014f4 <tigetstr@plt+0xe4>  // b.none
  4014e0:	adrp	x2, 402000 <tigetstr@plt+0xbf0>
  4014e4:	ldr	x2, [x2, #3360]
  4014e8:	cbz	x2, 4014f4 <tigetstr@plt+0xe4>
  4014ec:	mov	x16, x2
  4014f0:	br	x16
  4014f4:	ret
  4014f8:	stp	x29, x30, [sp, #-32]!
  4014fc:	mov	x29, sp
  401500:	str	x19, [sp, #16]
  401504:	adrp	x19, 414000 <tigetstr@plt+0x12bf0>
  401508:	ldrb	w0, [x19, #424]
  40150c:	cbnz	w0, 40151c <tigetstr@plt+0x10c>
  401510:	bl	401488 <tigetstr@plt+0x78>
  401514:	mov	w0, #0x1                   	// #1
  401518:	strb	w0, [x19, #424]
  40151c:	ldr	x19, [sp, #16]
  401520:	ldp	x29, x30, [sp], #32
  401524:	ret
  401528:	b	4014b8 <tigetstr@plt+0xa8>
  40152c:	stp	x29, x30, [sp, #-96]!
  401530:	stp	x28, x27, [sp, #16]
  401534:	stp	x26, x25, [sp, #32]
  401538:	stp	x24, x23, [sp, #48]
  40153c:	stp	x22, x21, [sp, #64]
  401540:	stp	x20, x19, [sp, #80]
  401544:	mov	x29, sp
  401548:	sub	sp, sp, #0x2, lsl #12
  40154c:	sub	sp, sp, #0xd0
  401550:	ldr	x8, [x1]
  401554:	mov	w19, w0
  401558:	mov	x21, x1
  40155c:	mov	x0, x8
  401560:	bl	401330 <_nc_rootname@plt>
  401564:	mov	w1, #0x1                   	// #1
  401568:	mov	w24, #0x1                   	// #1
  40156c:	bl	40183c <tigetstr@plt+0x42c>
  401570:	adrp	x25, 414000 <tigetstr@plt+0x12bf0>
  401574:	str	x0, [x25, #432]
  401578:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  40157c:	add	x0, x0, #0xeca
  401580:	bl	4013b0 <getenv@plt>
  401584:	adrp	x27, 413000 <tigetstr@plt+0x11bf0>
  401588:	ldr	x27, [x27, #4016]
  40158c:	adrp	x22, 402000 <tigetstr@plt+0xbf0>
  401590:	adrp	x26, 402000 <tigetstr@plt+0xbf0>
  401594:	mov	x20, x0
  401598:	mov	w23, wzr
  40159c:	add	x22, x22, #0xecf
  4015a0:	add	x26, x26, #0xd28
  4015a4:	b	4015ac <tigetstr@plt+0x19c>
  4015a8:	mov	w24, wzr
  4015ac:	mov	w8, w23
  4015b0:	mov	w0, w19
  4015b4:	mov	x1, x21
  4015b8:	mov	x2, x22
  4015bc:	mov	w23, w8
  4015c0:	bl	401270 <getopt@plt>
  4015c4:	sub	w8, w0, #0x53
  4015c8:	cmp	w8, #0x25
  4015cc:	b.hi	4015fc <tigetstr@plt+0x1ec>  // b.pmore
  4015d0:	adr	x9, 4015a8 <tigetstr@plt+0x198>
  4015d4:	ldrb	w10, [x26, x8]
  4015d8:	add	x9, x9, x10, lsl #2
  4015dc:	mov	w8, #0x1                   	// #1
  4015e0:	br	x9
  4015e4:	mov	w0, wzr
  4015e8:	bl	401370 <use_env@plt>
  4015ec:	mov	w0, #0x1                   	// #1
  4015f0:	bl	401280 <use_tioctl@plt>
  4015f4:	ldr	x20, [x27]
  4015f8:	b	4015ac <tigetstr@plt+0x19c>
  4015fc:	cmn	w0, #0x1
  401600:	b.ne	401744 <tigetstr@plt+0x334>  // b.any
  401604:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  401608:	adrp	x9, 414000 <tigetstr@plt+0x12bf0>
  40160c:	adrp	x10, 414000 <tigetstr@plt+0x12bf0>
  401610:	ldrb	w8, [x8, #440]
  401614:	ldrb	w9, [x9, #444]
  401618:	ldrb	w10, [x10, #448]
  40161c:	adrp	x28, 413000 <tigetstr@plt+0x11bf0>
  401620:	ldr	x28, [x28, #4024]
  401624:	orr	w8, w9, w8
  401628:	orr	w9, w10, w9
  40162c:	orr	w26, w10, w8
  401630:	tst	w9, #0xff
  401634:	b.ne	40165c <tigetstr@plt+0x24c>  // b.any
  401638:	ldrsw	x8, [x28]
  40163c:	cmp	w8, w19
  401640:	b.ge	401674 <tigetstr@plt+0x264>  // b.tcont
  401644:	ldr	x22, [x21, x8, lsl #3]
  401648:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  40164c:	add	x1, x1, #0xed5
  401650:	mov	x0, x22
  401654:	bl	4012f0 <strcmp@plt>
  401658:	cbnz	w0, 40167c <tigetstr@plt+0x26c>
  40165c:	mov	w1, #0x1                   	// #1
  401660:	b	401694 <tigetstr@plt+0x284>
  401664:	bl	4011b0 <curses_version@plt>
  401668:	bl	4012d0 <puts@plt>
  40166c:	mov	w0, wzr
  401670:	bl	401150 <exit@plt>
  401674:	mov	w1, wzr
  401678:	b	401694 <tigetstr@plt+0x284>
  40167c:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  401680:	add	x1, x1, #0xedb
  401684:	mov	x0, x22
  401688:	bl	4012f0 <strcmp@plt>
  40168c:	cmp	w0, #0x0
  401690:	cset	w1, eq  // eq = none
  401694:	ldr	w27, [x28]
  401698:	tst	w26, #0xff
  40169c:	b.eq	4016c8 <tigetstr@plt+0x2b8>  // b.none
  4016a0:	ldr	x9, [x25, #432]
  4016a4:	sub	w8, w27, #0x1
  4016a8:	add	x10, x21, w8, sxtw #3
  4016ac:	cmp	w27, w19
  4016b0:	csel	x22, x10, x21, lt  // lt = tstop
  4016b4:	str	w8, [x28]
  4016b8:	csel	w27, w8, wzr, lt  // lt = tstop
  4016bc:	str	x9, [x22]
  4016c0:	cbnz	x20, 4016d4 <tigetstr@plt+0x2c4>
  4016c4:	b	4016dc <tigetstr@plt+0x2cc>
  4016c8:	sxtw	x8, w27
  4016cc:	add	x22, x21, x8, lsl #3
  4016d0:	cbz	x20, 4016dc <tigetstr@plt+0x2cc>
  4016d4:	ldrb	w8, [x20]
  4016d8:	cbnz	w8, 4016ec <tigetstr@plt+0x2dc>
  4016dc:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  4016e0:	add	x1, x1, #0xee0
  4016e4:	mov	w0, #0x2                   	// #2
  4016e8:	bl	40194c <tigetstr@plt+0x53c>
  4016ec:	add	x0, sp, #0x88
  4016f0:	bl	402a44 <tigetstr@plt+0x1634>
  4016f4:	mov	w21, w0
  4016f8:	sub	x2, x29, #0xc
  4016fc:	mov	x0, x20
  401700:	mov	w1, w21
  401704:	bl	401160 <setupterm@plt>
  401708:	cbz	w0, 40172c <tigetstr@plt+0x31c>
  40170c:	ldur	w8, [x29, #-12]
  401710:	cmp	w8, #0x0
  401714:	b.gt	40172c <tigetstr@plt+0x31c>
  401718:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  40171c:	add	x1, x1, #0xf07
  401720:	mov	w0, #0x3                   	// #3
  401724:	mov	x2, x20
  401728:	bl	40194c <tigetstr@plt+0x53c>
  40172c:	tbz	w24, #0, 401748 <tigetstr@plt+0x338>
  401730:	tst	w26, #0xff
  401734:	sub	w3, w19, w27
  401738:	b.ne	401824 <tigetstr@plt+0x414>  // b.any
  40173c:	cmp	w3, #0x0
  401740:	b.gt	401824 <tigetstr@plt+0x414>
  401744:	bl	401900 <tigetstr@plt+0x4f0>
  401748:	adrp	x20, 413000 <tigetstr@plt+0x11bf0>
  40174c:	ldr	x20, [x20, #4040]
  401750:	add	x0, sp, #0xc4
  401754:	mov	w1, #0x2000                	// #8192
  401758:	add	x22, sp, #0xc4
  40175c:	ldr	x2, [x20]
  401760:	bl	4013f0 <fgets@plt>
  401764:	mov	w19, wzr
  401768:	cbz	x0, 40181c <tigetstr@plt+0x40c>
  40176c:	add	x24, sp, #0x8
  401770:	mov	w25, #0x5                   	// #5
  401774:	ldrb	w26, [sp, #196]
  401778:	cbnz	w26, 401784 <tigetstr@plt+0x374>
  40177c:	mov	w3, wzr
  401780:	b	4017e0 <tigetstr@plt+0x3d0>
  401784:	bl	401300 <__ctype_b_loc@plt>
  401788:	mov	x8, xzr
  40178c:	mov	w3, wzr
  401790:	ldr	x9, [x0]
  401794:	and	x10, x26, #0xff
  401798:	ldrh	w10, [x9, x10, lsl #1]
  40179c:	add	x9, x22, x8
  4017a0:	tbnz	w10, #13, 4017cc <tigetstr@plt+0x3bc>
  4017a4:	cbz	x8, 4017b4 <tigetstr@plt+0x3a4>
  4017a8:	add	x10, x22, x8
  4017ac:	ldurb	w10, [x10, #-1]
  4017b0:	cbnz	w10, 4017d0 <tigetstr@plt+0x3c0>
  4017b4:	add	w10, w3, #0x1
  4017b8:	cmp	w3, #0xd
  4017bc:	str	x9, [x24, w3, sxtw #3]
  4017c0:	mov	w3, w10
  4017c4:	b.gt	4017e0 <tigetstr@plt+0x3d0>
  4017c8:	b	4017d0 <tigetstr@plt+0x3c0>
  4017cc:	strb	wzr, [x9]
  4017d0:	add	x9, x22, x8
  4017d4:	ldrb	w26, [x9, #1]
  4017d8:	add	x8, x8, #0x1
  4017dc:	cbnz	w26, 401790 <tigetstr@plt+0x380>
  4017e0:	str	xzr, [x24, w3, sxtw #3]
  4017e4:	cbz	w3, 401808 <tigetstr@plt+0x3f8>
  4017e8:	and	w2, w23, #0x1
  4017ec:	add	x1, sp, #0x88
  4017f0:	add	x4, sp, #0x8
  4017f4:	mov	w0, w21
  4017f8:	bl	4019f8 <tigetstr@plt+0x5e8>
  4017fc:	cbz	w0, 401808 <tigetstr@plt+0x3f8>
  401800:	cmp	w19, #0x0
  401804:	csinc	w19, w25, w19, eq  // eq = none
  401808:	ldr	x2, [x20]
  40180c:	add	x0, sp, #0xc4
  401810:	mov	w1, #0x2000                	// #8192
  401814:	bl	4013f0 <fgets@plt>
  401818:	cbnz	x0, 401774 <tigetstr@plt+0x364>
  40181c:	mov	w0, w19
  401820:	bl	401150 <exit@plt>
  401824:	and	w2, w23, #0x1
  401828:	add	x1, sp, #0x88
  40182c:	mov	w0, w21
  401830:	mov	x4, x22
  401834:	bl	4019f8 <tigetstr@plt+0x5e8>
  401838:	bl	401150 <exit@plt>
  40183c:	stp	x29, x30, [sp, #-64]!
  401840:	stp	x22, x21, [sp, #32]
  401844:	adrp	x22, 414000 <tigetstr@plt+0x12bf0>
  401848:	adrp	x8, 402000 <tigetstr@plt+0xbf0>
  40184c:	add	x22, x22, #0x190
  401850:	add	x8, x8, #0xedb
  401854:	tst	w1, #0x1
  401858:	stp	x24, x23, [sp, #16]
  40185c:	csel	x1, x8, x22, ne  // ne = any
  401860:	adrp	x23, 414000 <tigetstr@plt+0x12bf0>
  401864:	adrp	x8, 402000 <tigetstr@plt+0xbf0>
  401868:	adrp	x24, 414000 <tigetstr@plt+0x12bf0>
  40186c:	adrp	x9, 402000 <tigetstr@plt+0xbf0>
  401870:	add	x23, x23, #0x195
  401874:	add	x8, x8, #0xed5
  401878:	add	x24, x24, #0x19b
  40187c:	add	x9, x9, #0xf1d
  401880:	stp	x20, x19, [sp, #48]
  401884:	mov	x29, sp
  401888:	mov	x19, x0
  40188c:	csel	x20, x8, x23, ne  // ne = any
  401890:	csel	x21, x9, x24, ne  // ne = any
  401894:	bl	4029e4 <tigetstr@plt+0x15d4>
  401898:	and	w8, w0, #0x1
  40189c:	adrp	x9, 414000 <tigetstr@plt+0x12bf0>
  4018a0:	tst	w0, #0x1
  4018a4:	mov	x0, x19
  4018a8:	mov	x1, x20
  4018ac:	strb	w8, [x9, #448]
  4018b0:	csel	x22, x22, x19, ne  // ne = any
  4018b4:	bl	4029e4 <tigetstr@plt+0x15d4>
  4018b8:	and	w8, w0, #0x1
  4018bc:	adrp	x9, 414000 <tigetstr@plt+0x12bf0>
  4018c0:	tst	w0, #0x1
  4018c4:	mov	x0, x19
  4018c8:	mov	x1, x21
  4018cc:	strb	w8, [x9, #444]
  4018d0:	csel	x20, x23, x22, ne  // ne = any
  4018d4:	bl	4029e4 <tigetstr@plt+0x15d4>
  4018d8:	tst	w0, #0x1
  4018dc:	and	w8, w0, #0x1
  4018e0:	csel	x0, x24, x20, ne  // ne = any
  4018e4:	ldp	x20, x19, [sp, #48]
  4018e8:	ldp	x22, x21, [sp, #32]
  4018ec:	ldp	x24, x23, [sp, #16]
  4018f0:	adrp	x9, 414000 <tigetstr@plt+0x12bf0>
  4018f4:	strb	w8, [x9, #440]
  4018f8:	ldp	x29, x30, [sp], #64
  4018fc:	ret
  401900:	stp	x29, x30, [sp, #-32]!
  401904:	str	x19, [sp, #16]
  401908:	adrp	x19, 413000 <tigetstr@plt+0x11bf0>
  40190c:	ldr	x19, [x19, #4008]
  401910:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  401914:	ldr	x2, [x8, #432]
  401918:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  40191c:	ldr	x0, [x19]
  401920:	add	x1, x1, #0xf23
  401924:	mov	x29, sp
  401928:	bl	4013e0 <fprintf@plt>
  40192c:	ldr	x3, [x19]
  401930:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  401934:	add	x0, x0, #0xd4e
  401938:	mov	w1, #0x176                 	// #374
  40193c:	mov	w2, #0x1                   	// #1
  401940:	bl	401340 <fwrite@plt>
  401944:	mov	w0, #0x2                   	// #2
  401948:	bl	401150 <exit@plt>
  40194c:	sub	sp, sp, #0x120
  401950:	stp	x29, x30, [sp, #240]
  401954:	add	x29, sp, #0xf0
  401958:	stp	x28, x21, [sp, #256]
  40195c:	stp	x20, x19, [sp, #272]
  401960:	stp	x2, x3, [x29, #-112]
  401964:	stp	x4, x5, [x29, #-96]
  401968:	stp	x6, x7, [x29, #-80]
  40196c:	stp	q1, q2, [sp, #16]
  401970:	stp	q3, q4, [sp, #48]
  401974:	str	q0, [sp]
  401978:	stp	q5, q6, [sp, #80]
  40197c:	str	q7, [sp, #112]
  401980:	adrp	x21, 413000 <tigetstr@plt+0x11bf0>
  401984:	ldr	x21, [x21, #4008]
  401988:	adrp	x11, 414000 <tigetstr@plt+0x12bf0>
  40198c:	mov	w20, w0
  401990:	ldr	x2, [x11, #432]
  401994:	ldr	x0, [x21]
  401998:	mov	x8, #0xffffffffffffffd0    	// #-48
  40199c:	mov	x9, sp
  4019a0:	mov	x19, x1
  4019a4:	movk	x8, #0xff80, lsl #32
  4019a8:	sub	x10, x29, #0x70
  4019ac:	add	x9, x9, #0x80
  4019b0:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  4019b4:	add	x10, x10, #0x30
  4019b8:	stp	x9, x8, [x29, #-16]
  4019bc:	add	x8, x29, #0x30
  4019c0:	add	x1, x1, #0xf42
  4019c4:	stp	x8, x10, [x29, #-32]
  4019c8:	bl	4013e0 <fprintf@plt>
  4019cc:	ldp	q0, q1, [x29, #-32]
  4019d0:	ldr	x0, [x21]
  4019d4:	sub	x2, x29, #0x40
  4019d8:	mov	x1, x19
  4019dc:	stp	q0, q1, [x29, #-64]
  4019e0:	bl	401380 <vfprintf@plt>
  4019e4:	ldr	x1, [x21]
  4019e8:	mov	w0, #0xa                   	// #10
  4019ec:	bl	4011a0 <fputc@plt>
  4019f0:	mov	w0, w20
  4019f4:	bl	401150 <exit@plt>
  4019f8:	sub	sp, sp, #0x160
  4019fc:	stp	x29, x30, [sp, #256]
  401a00:	stp	x28, x27, [sp, #272]
  401a04:	stp	x26, x25, [sp, #288]
  401a08:	stp	x24, x23, [sp, #304]
  401a0c:	stp	x22, x21, [sp, #320]
  401a10:	stp	x20, x19, [sp, #336]
  401a14:	ldr	x8, [x4]
  401a18:	mov	x19, x1
  401a1c:	mov	w23, w0
  401a20:	mov	w1, wzr
  401a24:	mov	x0, x8
  401a28:	add	x29, sp, #0x100
  401a2c:	mov	x22, x4
  401a30:	mov	w21, w3
  401a34:	mov	w24, w2
  401a38:	bl	40183c <tigetstr@plt+0x42c>
  401a3c:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  401a40:	adrp	x9, 414000 <tigetstr@plt+0x12bf0>
  401a44:	ldrb	w8, [x8, #444]
  401a48:	ldrb	w9, [x9, #448]
  401a4c:	orr	w9, w9, w8
  401a50:	tst	w9, #0xff
  401a54:	b.eq	401a84 <tigetstr@plt+0x674>  // b.none
  401a58:	adrp	x9, 413000 <tigetstr@plt+0x11bf0>
  401a5c:	ldr	x9, [x9, #4032]
  401a60:	ldr	x0, [x9]
  401a64:	cbz	w8, 401ac8 <tigetstr@plt+0x6b8>
  401a68:	mov	w1, #0x1                   	// #1
  401a6c:	mov	w2, wzr
  401a70:	bl	4026a4 <tigetstr@plt+0x1294>
  401a74:	mov	w0, w23
  401a78:	mov	x1, x19
  401a7c:	bl	401ea8 <tigetstr@plt+0xa98>
  401a80:	b	401ad4 <tigetstr@plt+0x6c4>
  401a84:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  401a88:	add	x1, x1, #0xf47
  401a8c:	mov	x20, x0
  401a90:	bl	4012f0 <strcmp@plt>
  401a94:	cbz	w0, 401b50 <tigetstr@plt+0x740>
  401a98:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  401a9c:	add	x1, x1, #0xf1d
  401aa0:	mov	x0, x20
  401aa4:	bl	4012f0 <strcmp@plt>
  401aa8:	cbz	w0, 401b68 <tigetstr@plt+0x758>
  401aac:	mov	x0, x20
  401ab0:	bl	401240 <tigetflag@plt>
  401ab4:	cmn	w0, #0x1
  401ab8:	b.eq	401b80 <tigetstr@plt+0x770>  // b.none
  401abc:	mov	w1, w0
  401ac0:	mov	w0, wzr
  401ac4:	b	401db4 <tigetstr@plt+0x9a4>
  401ac8:	mov	w2, #0x1                   	// #1
  401acc:	mov	w1, wzr
  401ad0:	bl	4026a4 <tigetstr@plt+0x1294>
  401ad4:	adrp	x8, 413000 <tigetstr@plt+0x11bf0>
  401ad8:	ldr	x8, [x8, #4064]
  401adc:	mov	w0, w23
  401ae0:	ldr	x8, [x8]
  401ae4:	ldr	x2, [x8, #24]
  401ae8:	add	x1, x2, #0x4
  401aec:	bl	402878 <tigetstr@plt+0x1468>
  401af0:	mov	w1, #0xffffffff            	// #-1
  401af4:	mov	w2, #0xffffffff            	// #-1
  401af8:	mov	w3, #0xffffffff            	// #-1
  401afc:	mov	x0, x19
  401b00:	bl	40200c <tigetstr@plt+0xbfc>
  401b04:	mov	x0, x19
  401b08:	bl	4020ec <tigetstr@plt+0xcdc>
  401b0c:	sub	x1, x29, #0x58
  401b10:	mov	w0, w23
  401b14:	bl	402158 <tigetstr@plt+0xd48>
  401b18:	tbz	w0, #0, 401b20 <tigetstr@plt+0x710>
  401b1c:	bl	4026c8 <tigetstr@plt+0x12b8>
  401b20:	sub	x0, x29, #0x58
  401b24:	mov	x1, x19
  401b28:	bl	402be8 <tigetstr@plt+0x17d8>
  401b2c:	mov	w0, wzr
  401b30:	ldp	x20, x19, [sp, #336]
  401b34:	ldp	x22, x21, [sp, #320]
  401b38:	ldp	x24, x23, [sp, #304]
  401b3c:	ldp	x26, x25, [sp, #288]
  401b40:	ldp	x28, x27, [sp, #272]
  401b44:	ldp	x29, x30, [sp, #256]
  401b48:	add	sp, sp, #0x160
  401b4c:	ret
  401b50:	bl	401320 <longname@plt>
  401b54:	adrp	x8, 413000 <tigetstr@plt+0x11bf0>
  401b58:	ldr	x8, [x8, #4032]
  401b5c:	ldr	x1, [x8]
  401b60:	bl	401140 <fputs@plt>
  401b64:	b	401b2c <tigetstr@plt+0x71c>
  401b68:	and	w0, w24, #0x1
  401b6c:	bl	401e08 <tigetstr@plt+0x9f8>
  401b70:	cmn	w0, #0x1
  401b74:	cset	w8, eq  // eq = none
  401b78:	lsl	w0, w8, #1
  401b7c:	b	401b30 <tigetstr@plt+0x720>
  401b80:	mov	x0, x20
  401b84:	bl	4013d0 <tigetnum@plt>
  401b88:	cmn	w0, #0x2
  401b8c:	b.ne	401c7c <tigetstr@plt+0x86c>  // b.any
  401b90:	mov	x0, x20
  401b94:	bl	401410 <tigetstr@plt>
  401b98:	cbz	x0, 401c94 <tigetstr@plt+0x884>
  401b9c:	mov	x19, x0
  401ba0:	cmn	x0, #0x1
  401ba4:	b.eq	401dbc <tigetstr@plt+0x9ac>  // b.none
  401ba8:	cmp	w21, #0x2
  401bac:	b.lt	401da4 <tigetstr@plt+0x994>  // b.tstop
  401bb0:	sxtw	x23, w21
  401bb4:	mov	w24, #0x1                   	// #1
  401bb8:	add	x25, sp, #0x58
  401bbc:	sub	x26, x29, #0x58
  401bc0:	str	xzr, [sp, #16]
  401bc4:	lsl	x27, x24, #3
  401bc8:	ldr	x0, [x22, x27]
  401bcc:	add	x1, sp, #0x10
  401bd0:	mov	w2, wzr
  401bd4:	str	x0, [x25, x27]
  401bd8:	bl	401310 <strtol@plt>
  401bdc:	ldr	x8, [sp, #16]
  401be0:	str	x0, [x26, x27]
  401be4:	cbz	x8, 401bf0 <tigetstr@plt+0x7e0>
  401be8:	ldrb	w8, [x8]
  401bec:	cbz	w8, 401bf4 <tigetstr@plt+0x7e4>
  401bf0:	str	xzr, [x26, x24, lsl #3]
  401bf4:	add	x8, x24, #0x1
  401bf8:	cmp	x8, x23
  401bfc:	b.ge	401c0c <tigetstr@plt+0x7fc>  // b.tcont
  401c00:	cmp	x24, #0x8
  401c04:	mov	x24, x8
  401c08:	b.cc	401bc0 <tigetstr@plt+0x7b0>  // b.lo, b.ul, b.last
  401c0c:	cmp	w21, #0x9
  401c10:	b.gt	401c50 <tigetstr@plt+0x840>
  401c14:	sbfiz	x22, x21, #3, #32
  401c18:	sub	x8, x29, #0x58
  401c1c:	mov	w9, #0x9                   	// #9
  401c20:	add	x0, x8, x22
  401c24:	sub	w8, w9, w21
  401c28:	lsl	x8, x8, #3
  401c2c:	add	x21, x8, #0x8
  401c30:	mov	w1, wzr
  401c34:	mov	x2, x21
  401c38:	bl	401250 <memset@plt>
  401c3c:	add	x8, sp, #0x58
  401c40:	add	x0, x8, x22
  401c44:	mov	w1, wzr
  401c48:	mov	x2, x21
  401c4c:	bl	401250 <memset@plt>
  401c50:	mov	x0, x20
  401c54:	bl	402988 <tigetstr@plt+0x1578>
  401c58:	cmp	w0, #0x2
  401c5c:	b.eq	401ca0 <tigetstr@plt+0x890>  // b.none
  401c60:	cmp	w0, #0x1
  401c64:	b.ne	401cb4 <tigetstr@plt+0x8a4>  // b.any
  401c68:	ldur	x1, [x29, #-80]
  401c6c:	ldr	x2, [sp, #104]
  401c70:	mov	x0, x19
  401c74:	bl	401210 <tparm@plt>
  401c78:	b	401da0 <tigetstr@plt+0x990>
  401c7c:	mov	w1, w0
  401c80:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  401c84:	add	x0, x0, #0xf50
  401c88:	bl	401390 <printf@plt>
  401c8c:	mov	w0, #0x1                   	// #1
  401c90:	b	401db0 <tigetstr@plt+0x9a0>
  401c94:	mov	w0, #0x2                   	// #2
  401c98:	mov	w1, #0x1                   	// #1
  401c9c:	b	401db4 <tigetstr@plt+0x9a4>
  401ca0:	ldur	x1, [x29, #-80]
  401ca4:	ldp	x2, x3, [sp, #104]
  401ca8:	mov	x0, x19
  401cac:	bl	401210 <tparm@plt>
  401cb0:	b	401da0 <tigetstr@plt+0x990>
  401cb4:	add	x1, sp, #0x10
  401cb8:	sub	x2, x29, #0x4
  401cbc:	mov	x0, x19
  401cc0:	bl	401260 <_nc_tparm_analyze@plt>
  401cc4:	ldp	x10, x11, [sp, #16]
  401cc8:	ldp	x12, x13, [sp, #32]
  401ccc:	add	x8, sp, #0x58
  401cd0:	sub	x9, x29, #0x58
  401cd4:	ldp	x14, x15, [sp, #48]
  401cd8:	add	x0, x8, #0x8
  401cdc:	cmp	x10, #0x0
  401ce0:	add	x10, x9, #0x8
  401ce4:	csel	x10, x10, x0, eq  // eq = none
  401ce8:	add	x0, x8, #0x10
  401cec:	cmp	x11, #0x0
  401cf0:	add	x11, x9, #0x10
  401cf4:	ldp	x16, x17, [sp, #64]
  401cf8:	csel	x11, x11, x0, eq  // eq = none
  401cfc:	add	x0, x8, #0x18
  401d00:	cmp	x12, #0x0
  401d04:	add	x12, x9, #0x18
  401d08:	csel	x12, x12, x0, eq  // eq = none
  401d0c:	add	x0, x8, #0x20
  401d10:	cmp	x13, #0x0
  401d14:	add	x13, x9, #0x20
  401d18:	ldr	x18, [sp, #80]
  401d1c:	csel	x13, x13, x0, eq  // eq = none
  401d20:	add	x0, x8, #0x28
  401d24:	cmp	x14, #0x0
  401d28:	add	x14, x9, #0x28
  401d2c:	csel	x14, x14, x0, eq  // eq = none
  401d30:	add	x0, x8, #0x30
  401d34:	cmp	x15, #0x0
  401d38:	add	x15, x9, #0x30
  401d3c:	csel	x15, x15, x0, eq  // eq = none
  401d40:	add	x0, x8, #0x38
  401d44:	cmp	x16, #0x0
  401d48:	add	x16, x9, #0x38
  401d4c:	csel	x16, x16, x0, eq  // eq = none
  401d50:	add	x0, x8, #0x40
  401d54:	cmp	x17, #0x0
  401d58:	add	x17, x9, #0x40
  401d5c:	add	x8, x8, #0x48
  401d60:	add	x9, x9, #0x48
  401d64:	ldr	x1, [x10]
  401d68:	csel	x10, x17, x0, eq  // eq = none
  401d6c:	cmp	x18, #0x0
  401d70:	csel	x8, x9, x8, eq  // eq = none
  401d74:	ldr	x2, [x11]
  401d78:	ldr	x3, [x12]
  401d7c:	ldr	x4, [x13]
  401d80:	ldr	x5, [x14]
  401d84:	ldr	x6, [x15]
  401d88:	ldr	x7, [x16]
  401d8c:	ldr	x10, [x10]
  401d90:	ldr	x8, [x8]
  401d94:	mov	x0, x19
  401d98:	stp	x10, x8, [sp]
  401d9c:	bl	401210 <tparm@plt>
  401da0:	mov	x19, x0
  401da4:	mov	x0, x19
  401da8:	bl	401180 <putp@plt>
  401dac:	mov	w0, #0x2                   	// #2
  401db0:	mov	w1, wzr
  401db4:	bl	401dd0 <tigetstr@plt+0x9c0>
  401db8:	b	401b30 <tigetstr@plt+0x720>
  401dbc:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  401dc0:	add	x1, x1, #0xf54
  401dc4:	mov	w0, #0x4                   	// #4
  401dc8:	mov	x2, x20
  401dcc:	bl	40194c <tigetstr@plt+0x53c>
  401dd0:	mov	w8, w0
  401dd4:	cmp	w0, #0x2
  401dd8:	mov	w0, w1
  401ddc:	b.eq	401dfc <tigetstr@plt+0x9ec>  // b.none
  401de0:	cmp	w8, #0x1
  401de4:	b.eq	401df8 <tigetstr@plt+0x9e8>  // b.none
  401de8:	cbnz	w8, 401e00 <tigetstr@plt+0x9f0>
  401dec:	cmp	w0, #0x0
  401df0:	cset	w0, eq  // eq = none
  401df4:	ret
  401df8:	mov	w0, wzr
  401dfc:	ret
  401e00:	mov	w0, #0x63                  	// #99
  401e04:	ret
  401e08:	stp	x29, x30, [sp, #-48]!
  401e0c:	str	x21, [sp, #16]
  401e10:	stp	x20, x19, [sp, #32]
  401e14:	adrp	x21, 413000 <tigetstr@plt+0x11bf0>
  401e18:	ldr	x21, [x21, #4064]
  401e1c:	mov	w20, w0
  401e20:	adrp	x2, 401000 <strlen@plt-0x130>
  401e24:	add	x2, x2, #0xe94
  401e28:	ldr	x8, [x21]
  401e2c:	mov	x29, sp
  401e30:	ldp	x9, x8, [x8, #24]
  401e34:	ldrsh	w9, [x9, #4]
  401e38:	ldr	x0, [x8, #40]
  401e3c:	cmp	w9, #0x1
  401e40:	csinc	w1, w9, wzr, gt
  401e44:	bl	401170 <tputs@plt>
  401e48:	mov	w19, w0
  401e4c:	tbnz	w20, #0, 401e80 <tigetstr@plt+0xa70>
  401e50:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  401e54:	add	x0, x0, #0xf75
  401e58:	bl	401410 <tigetstr@plt>
  401e5c:	cbz	x0, 401e80 <tigetstr@plt+0xa70>
  401e60:	ldr	x8, [x21]
  401e64:	adrp	x2, 401000 <strlen@plt-0x130>
  401e68:	add	x2, x2, #0xe94
  401e6c:	ldr	x8, [x8, #24]
  401e70:	ldrsh	w8, [x8, #4]
  401e74:	cmp	w8, #0x1
  401e78:	csinc	w1, w8, wzr, gt
  401e7c:	bl	401170 <tputs@plt>
  401e80:	mov	w0, w19
  401e84:	ldp	x20, x19, [sp, #32]
  401e88:	ldr	x21, [sp, #16]
  401e8c:	ldp	x29, x30, [sp], #48
  401e90:	ret
  401e94:	stp	x29, x30, [sp, #-16]!
  401e98:	mov	x29, sp
  401e9c:	bl	4013c0 <putchar@plt>
  401ea0:	ldp	x29, x30, [sp], #16
  401ea4:	ret
  401ea8:	stp	x29, x30, [sp, #-32]!
  401eac:	stp	x20, x19, [sp, #16]
  401eb0:	mov	x29, sp
  401eb4:	mov	x19, x1
  401eb8:	mov	w20, w0
  401ebc:	bl	4011c0 <tcgetattr@plt>
  401ec0:	ldr	w9, [x19]
  401ec4:	mov	w10, #0x2506                	// #9478
  401ec8:	mov	w11, #0x5                   	// #5
  401ecc:	ldrb	w8, [x19, #30]
  401ed0:	strh	w11, [x19, #4]
  401ed4:	bfxil	w9, w10, #0, #14
  401ed8:	ldp	w11, w10, [x19, #8]
  401edc:	mov	w12, #0xfffff40f            	// #-3057
  401ee0:	cmp	w8, #0x0
  401ee4:	str	w9, [x19]
  401ee8:	and	w11, w11, w12
  401eec:	mov	w12, #0xf                   	// #15
  401ef0:	csel	w8, w12, w8, eq  // eq = none
  401ef4:	ldrb	w12, [x19, #21]
  401ef8:	mov	w9, #0xb0                  	// #176
  401efc:	orr	w9, w11, w9
  401f00:	mov	w11, #0xa3b                 	// #2619
  401f04:	and	w10, w10, #0xfffffc03
  401f08:	orr	w10, w10, w11
  401f0c:	strb	w8, [x19, #30]
  401f10:	mov	w8, #0x4                   	// #4
  401f14:	cmp	w12, #0x0
  401f18:	ldrb	w11, [x19, #19]
  401f1c:	csel	w8, w8, w12, eq  // eq = none
  401f20:	strb	w8, [x19, #21]
  401f24:	ldrb	w8, [x19, #17]
  401f28:	str	w9, [x19, #8]
  401f2c:	mov	w9, #0x7f                  	// #127
  401f30:	cmp	w11, #0x0
  401f34:	csel	w9, w9, w11, eq  // eq = none
  401f38:	mov	w11, #0x3                   	// #3
  401f3c:	strb	w9, [x19, #19]
  401f40:	ldrb	w9, [x19, #20]
  401f44:	cmp	w8, #0x0
  401f48:	csel	w8, w11, w8, eq  // eq = none
  401f4c:	strb	w8, [x19, #17]
  401f50:	ldrb	w8, [x19, #32]
  401f54:	mov	w11, #0x15                  	// #21
  401f58:	cmp	w9, #0x0
  401f5c:	csel	w9, w11, w9, eq  // eq = none
  401f60:	mov	w11, #0x16                  	// #22
  401f64:	strb	w9, [x19, #20]
  401f68:	ldrb	w9, [x19, #18]
  401f6c:	cmp	w8, #0x0
  401f70:	csel	w8, w11, w8, eq  // eq = none
  401f74:	strb	w8, [x19, #32]
  401f78:	ldrb	w8, [x19, #29]
  401f7c:	mov	w11, #0x1c                  	// #28
  401f80:	cmp	w9, #0x0
  401f84:	csel	w9, w11, w9, eq  // eq = none
  401f88:	mov	w11, #0x12                  	// #18
  401f8c:	strb	w9, [x19, #18]
  401f90:	ldrb	w9, [x19, #25]
  401f94:	cmp	w8, #0x0
  401f98:	csel	w8, w11, w8, eq  // eq = none
  401f9c:	strb	w8, [x19, #29]
  401fa0:	ldrb	w8, [x19, #26]
  401fa4:	mov	w11, #0x11                  	// #17
  401fa8:	cmp	w9, #0x0
  401fac:	csel	w9, w11, w9, eq  // eq = none
  401fb0:	mov	w11, #0x13                  	// #19
  401fb4:	strb	w9, [x19, #25]
  401fb8:	ldrb	w9, [x19, #27]
  401fbc:	cmp	w8, #0x0
  401fc0:	csel	w8, w11, w8, eq  // eq = none
  401fc4:	strb	w8, [x19, #26]
  401fc8:	ldrb	w8, [x19, #31]
  401fcc:	mov	w11, #0x1a                  	// #26
  401fd0:	cmp	w9, #0x0
  401fd4:	csel	w9, w11, w9, eq  // eq = none
  401fd8:	strb	w9, [x19, #27]
  401fdc:	mov	w9, #0x17                  	// #23
  401fe0:	cmp	w8, #0x0
  401fe4:	csel	w8, w9, w8, eq  // eq = none
  401fe8:	mov	w1, #0x1                   	// #1
  401fec:	mov	w0, w20
  401ff0:	mov	x2, x19
  401ff4:	strb	w8, [x19, #31]
  401ff8:	str	w10, [x19, #12]
  401ffc:	bl	401360 <tcsetattr@plt>
  402000:	ldp	x20, x19, [sp, #16]
  402004:	ldp	x29, x30, [sp], #32
  402008:	ret
  40200c:	stp	x29, x30, [sp, #-48]!
  402010:	str	x21, [sp, #16]
  402014:	stp	x20, x19, [sp, #32]
  402018:	mov	w19, w3
  40201c:	mov	w21, w2
  402020:	mov	x20, x0
  402024:	mov	x29, sp
  402028:	tbz	w1, #31, 402034 <tigetstr@plt+0xc24>
  40202c:	ldrb	w8, [x20, #19]
  402030:	cbnz	w8, 402044 <tigetstr@plt+0xc34>
  402034:	tbz	w1, #31, 402040 <tigetstr@plt+0xc30>
  402038:	bl	40208c <tigetstr@plt+0xc7c>
  40203c:	mov	w1, w0
  402040:	strb	w1, [x20, #19]
  402044:	tbz	w21, #31, 402050 <tigetstr@plt+0xc40>
  402048:	ldrb	w8, [x20, #17]
  40204c:	cbnz	w8, 402060 <tigetstr@plt+0xc50>
  402050:	cmp	w21, #0x0
  402054:	mov	w8, #0x3                   	// #3
  402058:	csel	w8, w21, w8, ge  // ge = tcont
  40205c:	strb	w8, [x20, #17]
  402060:	tbz	w19, #31, 40206c <tigetstr@plt+0xc5c>
  402064:	ldrb	w8, [x20, #20]
  402068:	cbnz	w8, 40207c <tigetstr@plt+0xc6c>
  40206c:	cmp	w19, #0x0
  402070:	mov	w8, #0x15                  	// #21
  402074:	csel	w8, w19, w8, ge  // ge = tcont
  402078:	strb	w8, [x20, #20]
  40207c:	ldp	x20, x19, [sp, #32]
  402080:	ldr	x21, [sp, #16]
  402084:	ldp	x29, x30, [sp], #48
  402088:	ret
  40208c:	stp	x29, x30, [sp, #-32]!
  402090:	str	x19, [sp, #16]
  402094:	adrp	x8, 413000 <tigetstr@plt+0x11bf0>
  402098:	ldr	x8, [x8, #4064]
  40209c:	mov	x29, sp
  4020a0:	ldr	x8, [x8]
  4020a4:	ldr	x9, [x8, #16]
  4020a8:	ldrb	w9, [x9, #15]
  4020ac:	cbz	w9, 4020dc <tigetstr@plt+0xccc>
  4020b0:	ldr	x8, [x8, #32]
  4020b4:	ldr	x19, [x8, #440]
  4020b8:	add	x8, x19, #0x1
  4020bc:	cmp	x8, #0x2
  4020c0:	b.cc	4020dc <tigetstr@plt+0xccc>  // b.lo, b.ul, b.last
  4020c4:	mov	x0, x19
  4020c8:	bl	401130 <strlen@plt>
  4020cc:	cmp	x0, #0x1
  4020d0:	b.ne	4020dc <tigetstr@plt+0xccc>  // b.any
  4020d4:	ldrb	w0, [x19]
  4020d8:	b	4020e0 <tigetstr@plt+0xcd0>
  4020dc:	mov	w0, #0x7f                  	// #127
  4020e0:	ldr	x19, [sp, #16]
  4020e4:	ldp	x29, x30, [sp], #32
  4020e8:	ret
  4020ec:	ldp	w9, w8, [x0]
  4020f0:	ldr	w10, [x0, #12]
  4020f4:	orr	w11, w8, #0x4
  4020f8:	orr	w12, w9, #0x100
  4020fc:	stp	w12, w11, [x0]
  402100:	orr	w11, w10, #0x8
  402104:	str	w11, [x0, #12]
  402108:	adrp	x11, 413000 <tigetstr@plt+0x11bf0>
  40210c:	ldr	x11, [x11, #4064]
  402110:	ldr	x11, [x11]
  402114:	ldr	x11, [x11, #32]
  402118:	ldr	x11, [x11, #824]
  40211c:	add	x12, x11, #0x1
  402120:	cmp	x12, #0x2
  402124:	b.cs	402134 <tigetstr@plt+0xd24>  // b.hs, b.nlast
  402128:	orr	w8, w10, #0x38
  40212c:	str	w8, [x0, #12]
  402130:	ret
  402134:	ldrb	w12, [x11]
  402138:	cmp	w12, #0xa
  40213c:	b.ne	402128 <tigetstr@plt+0xd18>  // b.any
  402140:	ldrb	w11, [x11, #1]
  402144:	cbnz	w11, 402128 <tigetstr@plt+0xd18>
  402148:	and	w8, w8, #0xfffffffb
  40214c:	and	w9, w9, #0xfffffeff
  402150:	stp	w9, w8, [x0]
  402154:	b	402128 <tigetstr@plt+0xd18>
  402158:	stp	x29, x30, [sp, #-48]!
  40215c:	str	x21, [sp, #16]
  402160:	stp	x20, x19, [sp, #32]
  402164:	mov	x29, sp
  402168:	cbz	x1, 40218c <tigetstr@plt+0xd7c>
  40216c:	ldr	w8, [x1, #4]
  402170:	mov	w9, #0x182c                	// #6188
  402174:	mov	x2, x1
  402178:	ands	w8, w8, w9
  40217c:	b.eq	40218c <tigetstr@plt+0xd7c>  // b.none
  402180:	mov	w1, #0x1                   	// #1
  402184:	str	w8, [x2, #4]
  402188:	bl	401360 <tcsetattr@plt>
  40218c:	adrp	x21, 414000 <tigetstr@plt+0x12bf0>
  402190:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  402194:	ldrb	w9, [x21, #456]
  402198:	ldrb	w8, [x8, #460]
  40219c:	orr	w8, w8, w9
  4021a0:	cbz	w8, 40238c <tigetstr@plt+0xf7c>
  4021a4:	adrp	x20, 413000 <tigetstr@plt+0x11bf0>
  4021a8:	ldr	x20, [x20, #4064]
  4021ac:	ldr	x8, [x20]
  4021b0:	ldr	x8, [x8, #32]
  4021b4:	ldr	x0, [x8, #1104]
  4021b8:	add	x8, x0, #0x1
  4021bc:	cmp	x8, #0x2
  4021c0:	b.cs	4021d0 <tigetstr@plt+0xdc0>  // b.hs, b.nlast
  4021c4:	ldrb	w8, [x21, #456]
  4021c8:	cbnz	w8, 4021dc <tigetstr@plt+0xdcc>
  4021cc:	b	4021ec <tigetstr@plt+0xddc>
  4021d0:	bl	401290 <system@plt>
  4021d4:	ldrb	w8, [x21, #456]
  4021d8:	cbz	w8, 4021ec <tigetstr@plt+0xddc>
  4021dc:	ldr	x8, [x20]
  4021e0:	ldr	x8, [x8, #32]
  4021e4:	ldr	x0, [x8, #976]
  4021e8:	cbnz	x0, 4021f8 <tigetstr@plt+0xde8>
  4021ec:	ldr	x8, [x20]
  4021f0:	ldr	x8, [x8, #32]
  4021f4:	ldr	x0, [x8, #384]
  4021f8:	bl	402400 <tigetstr@plt+0xff0>
  4021fc:	ldrb	w8, [x21, #456]
  402200:	mov	w19, w0
  402204:	cbz	w8, 402218 <tigetstr@plt+0xe08>
  402208:	ldr	x8, [x20]
  40220c:	ldr	x8, [x8, #32]
  402210:	ldr	x0, [x8, #984]
  402214:	cbnz	x0, 402224 <tigetstr@plt+0xe14>
  402218:	ldr	x8, [x20]
  40221c:	ldr	x8, [x8, #32]
  402220:	ldr	x0, [x8, #392]
  402224:	bl	402400 <tigetstr@plt+0xff0>
  402228:	ldr	x10, [x20]
  40222c:	mov	w8, w0
  402230:	orr	w19, w19, w8
  402234:	ldr	x9, [x10, #32]
  402238:	ldr	x0, [x9, #2160]
  40223c:	add	x11, x0, #0x1
  402240:	cmp	x11, #0x2
  402244:	b.cs	402318 <tigetstr@plt+0xf08>  // b.hs, b.nlast
  402248:	ldr	x0, [x9, #2944]
  40224c:	add	x8, x0, #0x1
  402250:	cmp	x8, #0x2
  402254:	b.cs	402304 <tigetstr@plt+0xef4>  // b.hs, b.nlast
  402258:	ldr	x0, [x9, #2736]
  40225c:	add	x8, x0, #0x1
  402260:	cmp	x8, #0x2
  402264:	b.cc	402278 <tigetstr@plt+0xe68>  // b.lo, b.ul, b.last
  402268:	ldr	x8, [x9, #2744]
  40226c:	add	x8, x8, #0x1
  402270:	cmp	x8, #0x2
  402274:	b.cs	4023a0 <tigetstr@plt+0xf90>  // b.hs, b.nlast
  402278:	ldr	x8, [x9, #2168]
  40227c:	add	x8, x8, #0x1
  402280:	cmp	x8, #0x2
  402284:	b.cc	402320 <tigetstr@plt+0xf10>  // b.lo, b.ul, b.last
  402288:	ldr	x8, [x9, #2176]
  40228c:	add	x8, x8, #0x1
  402290:	cmp	x8, #0x2
  402294:	b.cc	402320 <tigetstr@plt+0xf10>  // b.lo, b.ul, b.last
  402298:	bl	402438 <tigetstr@plt+0x1028>
  40229c:	ldr	x8, [x20]
  4022a0:	ldr	x8, [x8, #32]
  4022a4:	ldr	x0, [x8, #2168]
  4022a8:	bl	402400 <tigetstr@plt+0xff0>
  4022ac:	ldr	x8, [x20]
  4022b0:	ldr	x9, [x8, #32]
  4022b4:	ldr	x0, [x9, #896]
  4022b8:	add	x9, x0, #0x1
  4022bc:	cmp	x9, #0x2
  4022c0:	b.cs	4023d0 <tigetstr@plt+0xfc0>  // b.hs, b.nlast
  4022c4:	ldr	x8, [x20]
  4022c8:	ldr	x8, [x8, #24]
  4022cc:	ldrsh	w8, [x8]
  4022d0:	cmp	w8, #0x2
  4022d4:	b.lt	4023e4 <tigetstr@plt+0xfd4>  // b.tstop
  4022d8:	mov	w19, wzr
  4022dc:	mov	w0, #0x20                  	// #32
  4022e0:	bl	40247c <tigetstr@plt+0x106c>
  4022e4:	ldr	x8, [x20]
  4022e8:	add	w19, w19, #0x1
  4022ec:	ldr	x8, [x8, #24]
  4022f0:	ldrsh	w8, [x8]
  4022f4:	sub	w8, w8, #0x1
  4022f8:	cmp	w19, w8
  4022fc:	b.lt	4022dc <tigetstr@plt+0xecc>  // b.tstop
  402300:	b	4023e4 <tigetstr@plt+0xfd4>
  402304:	ldr	x8, [x10, #24]
  402308:	mov	x1, xzr
  40230c:	ldrsh	x8, [x8]
  402310:	sub	x2, x8, #0x1
  402314:	bl	401210 <tparm@plt>
  402318:	bl	402400 <tigetstr@plt+0xff0>
  40231c:	orr	w19, w19, w0
  402320:	ldr	x8, [x20]
  402324:	ldr	x8, [x8, #24]
  402328:	ldrsh	w0, [x8]
  40232c:	bl	402498 <tigetstr@plt+0x1088>
  402330:	ldrb	w8, [x21, #456]
  402334:	orr	w19, w19, w0
  402338:	cbz	w8, 40234c <tigetstr@plt+0xf3c>
  40233c:	ldr	x8, [x20]
  402340:	ldr	x8, [x8, #32]
  402344:	ldr	x0, [x8, #1000]
  402348:	cbnz	x0, 402358 <tigetstr@plt+0xf48>
  40234c:	ldr	x8, [x20]
  402350:	ldr	x8, [x8, #32]
  402354:	ldr	x0, [x8, #408]
  402358:	bl	4025d8 <tigetstr@plt+0x11c8>
  40235c:	ldrb	w8, [x21, #456]
  402360:	orr	w19, w19, w0
  402364:	cbz	w8, 402378 <tigetstr@plt+0xf68>
  402368:	ldr	x8, [x20]
  40236c:	ldr	x8, [x8, #32]
  402370:	ldr	x0, [x8, #992]
  402374:	cbnz	x0, 402384 <tigetstr@plt+0xf74>
  402378:	ldr	x8, [x20]
  40237c:	ldr	x8, [x8, #32]
  402380:	ldr	x0, [x8, #400]
  402384:	bl	402400 <tigetstr@plt+0xff0>
  402388:	orr	w8, w19, w0
  40238c:	ldp	x20, x19, [sp, #32]
  402390:	ldr	x21, [sp, #16]
  402394:	and	w0, w8, #0x1
  402398:	ldp	x29, x30, [sp], #48
  40239c:	ret
  4023a0:	mov	x1, xzr
  4023a4:	bl	401210 <tparm@plt>
  4023a8:	bl	402400 <tigetstr@plt+0xff0>
  4023ac:	ldr	x8, [x20]
  4023b0:	orr	w19, w19, w0
  4023b4:	ldp	x9, x8, [x8, #24]
  4023b8:	ldrsh	x9, [x9]
  4023bc:	ldr	x8, [x8, #2744]
  4023c0:	sub	x1, x9, #0x1
  4023c4:	mov	x0, x8
  4023c8:	bl	401210 <tparm@plt>
  4023cc:	b	402318 <tigetstr@plt+0xf08>
  4023d0:	ldr	x8, [x8, #24]
  4023d4:	ldrsh	x8, [x8]
  4023d8:	sub	x1, x8, #0x1
  4023dc:	bl	401210 <tparm@plt>
  4023e0:	bl	402400 <tigetstr@plt+0xff0>
  4023e4:	ldr	x8, [x20]
  4023e8:	ldr	x8, [x8, #32]
  4023ec:	ldr	x0, [x8, #2176]
  4023f0:	bl	402400 <tigetstr@plt+0xff0>
  4023f4:	bl	402438 <tigetstr@plt+0x1028>
  4023f8:	mov	w19, #0x1                   	// #1
  4023fc:	b	402320 <tigetstr@plt+0xf10>
  402400:	add	x8, x0, #0x1
  402404:	cmp	x8, #0x2
  402408:	b.cs	402414 <tigetstr@plt+0x1004>  // b.hs, b.nlast
  40240c:	mov	w0, wzr
  402410:	ret
  402414:	stp	x29, x30, [sp, #-16]!
  402418:	adrp	x2, 402000 <tigetstr@plt+0xbf0>
  40241c:	add	x2, x2, #0x47c
  402420:	mov	w1, wzr
  402424:	mov	x29, sp
  402428:	bl	401170 <tputs@plt>
  40242c:	mov	w0, #0x1                   	// #1
  402430:	ldp	x29, x30, [sp], #16
  402434:	ret
  402438:	stp	x29, x30, [sp, #-16]!
  40243c:	adrp	x8, 413000 <tigetstr@plt+0x11bf0>
  402440:	ldr	x8, [x8, #4064]
  402444:	mov	x29, sp
  402448:	ldr	x8, [x8]
  40244c:	ldr	x8, [x8, #32]
  402450:	ldr	x0, [x8, #16]
  402454:	add	x8, x0, #0x1
  402458:	cmp	x8, #0x2
  40245c:	b.cs	402470 <tigetstr@plt+0x1060>  // b.hs, b.nlast
  402460:	mov	w0, #0xd                   	// #13
  402464:	bl	40247c <tigetstr@plt+0x106c>
  402468:	ldp	x29, x30, [sp], #16
  40246c:	ret
  402470:	bl	402400 <tigetstr@plt+0xff0>
  402474:	ldp	x29, x30, [sp], #16
  402478:	ret
  40247c:	stp	x29, x30, [sp, #-16]!
  402480:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  402484:	ldr	x1, [x8, #464]
  402488:	mov	x29, sp
  40248c:	bl	401190 <putc@plt>
  402490:	ldp	x29, x30, [sp], #16
  402494:	ret
  402498:	stp	x29, x30, [sp, #-80]!
  40249c:	str	x25, [sp, #16]
  4024a0:	stp	x24, x23, [sp, #32]
  4024a4:	stp	x22, x21, [sp, #48]
  4024a8:	stp	x20, x19, [sp, #64]
  4024ac:	adrp	x23, 413000 <tigetstr@plt+0x11bf0>
  4024b0:	ldr	x23, [x23, #4064]
  4024b4:	mov	w19, w0
  4024b8:	mov	w0, wzr
  4024bc:	mov	x29, sp
  4024c0:	ldr	x8, [x23]
  4024c4:	ldr	x9, [x8, #24]
  4024c8:	ldrsh	w9, [x9, #2]
  4024cc:	cmp	w9, #0x8
  4024d0:	b.eq	402500 <tigetstr@plt+0x10f0>  // b.none
  4024d4:	tbnz	w9, #31, 402500 <tigetstr@plt+0x10f0>
  4024d8:	ldr	x8, [x8, #32]
  4024dc:	ldr	x9, [x8, #1056]
  4024e0:	add	x9, x9, #0x1
  4024e4:	cmp	x9, #0x2
  4024e8:	b.cc	4024fc <tigetstr@plt+0x10ec>  // b.lo, b.ul, b.last
  4024ec:	ldr	x8, [x8, #32]
  4024f0:	add	x8, x8, #0x1
  4024f4:	cmp	x8, #0x2
  4024f8:	b.cs	402518 <tigetstr@plt+0x1108>  // b.hs, b.nlast
  4024fc:	mov	w0, wzr
  402500:	ldp	x20, x19, [sp, #64]
  402504:	ldp	x22, x21, [sp, #48]
  402508:	ldp	x24, x23, [sp, #32]
  40250c:	ldr	x25, [sp, #16]
  402510:	ldp	x29, x30, [sp], #80
  402514:	ret
  402518:	bl	402438 <tigetstr@plt+0x1028>
  40251c:	ldr	x8, [x23]
  402520:	adrp	x2, 402000 <tigetstr@plt+0xbf0>
  402524:	add	x2, x2, #0x47c
  402528:	mov	w1, wzr
  40252c:	ldr	x8, [x8, #32]
  402530:	ldr	x0, [x8, #32]
  402534:	bl	401170 <tputs@plt>
  402538:	ldr	x8, [x23]
  40253c:	ldr	x8, [x8, #24]
  402540:	ldrsh	w9, [x8, #2]
  402544:	cmp	w9, #0x2
  402548:	b.lt	4025d0 <tigetstr@plt+0x11c0>  // b.tstop
  40254c:	cmp	w9, w19
  402550:	b.le	402558 <tigetstr@plt+0x1148>
  402554:	strh	w19, [x8, #2]
  402558:	ldrsh	w24, [x8, #2]
  40255c:	cmp	w24, w19
  402560:	b.ge	4025cc <tigetstr@plt+0x11bc>  // b.tcont
  402564:	adrp	x20, 402000 <tigetstr@plt+0xbf0>
  402568:	adrp	x21, 402000 <tigetstr@plt+0xbf0>
  40256c:	adrp	x22, 402000 <tigetstr@plt+0xbf0>
  402570:	adrp	x25, 414000 <tigetstr@plt+0x12bf0>
  402574:	add	x20, x20, #0xf8d
  402578:	add	x21, x21, #0xf45
  40257c:	add	x22, x22, #0x47c
  402580:	ldr	x8, [x23]
  402584:	ldr	x0, [x25, #464]
  402588:	mov	x1, x20
  40258c:	mov	x3, x21
  402590:	ldr	x8, [x8, #24]
  402594:	ldrsh	w2, [x8, #2]
  402598:	bl	4013e0 <fprintf@plt>
  40259c:	ldr	x8, [x23]
  4025a0:	mov	w1, wzr
  4025a4:	mov	x2, x22
  4025a8:	ldr	x8, [x8, #32]
  4025ac:	ldr	x0, [x8, #1056]
  4025b0:	bl	401170 <tputs@plt>
  4025b4:	ldr	x8, [x23]
  4025b8:	ldr	x8, [x8, #24]
  4025bc:	ldrsh	w8, [x8, #2]
  4025c0:	add	w24, w24, w8
  4025c4:	cmp	w24, w19
  4025c8:	b.lt	402580 <tigetstr@plt+0x1170>  // b.tstop
  4025cc:	bl	402438 <tigetstr@plt+0x1028>
  4025d0:	mov	w0, #0x1                   	// #1
  4025d4:	b	402500 <tigetstr@plt+0x10f0>
  4025d8:	stp	x29, x30, [sp, #-64]!
  4025dc:	stp	x28, x23, [sp, #16]
  4025e0:	stp	x22, x21, [sp, #32]
  4025e4:	stp	x20, x19, [sp, #48]
  4025e8:	mov	x29, sp
  4025ec:	sub	sp, sp, #0x2, lsl #12
  4025f0:	cbz	x0, 40266c <tigetstr@plt+0x125c>
  4025f4:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  4025f8:	add	x1, x1, #0xf21
  4025fc:	mov	x19, x0
  402600:	bl	4011f0 <fopen@plt>
  402604:	cbz	x0, 40269c <tigetstr@plt+0x128c>
  402608:	mov	x20, x0
  40260c:	mov	x0, sp
  402610:	mov	w1, #0x1                   	// #1
  402614:	mov	w2, #0x2000                	// #8192
  402618:	mov	x3, x20
  40261c:	bl	4012e0 <fread_unlocked@plt>
  402620:	cbz	x0, 402674 <tigetstr@plt+0x1264>
  402624:	mov	x21, x0
  402628:	adrp	x23, 414000 <tigetstr@plt+0x12bf0>
  40262c:	ldr	x3, [x23, #464]
  402630:	mov	x0, sp
  402634:	mov	w1, #0x1                   	// #1
  402638:	mov	x2, x21
  40263c:	bl	401340 <fwrite@plt>
  402640:	cmp	x0, x21
  402644:	b.ne	40269c <tigetstr@plt+0x128c>  // b.any
  402648:	mov	x0, sp
  40264c:	mov	w1, #0x1                   	// #1
  402650:	mov	w2, #0x2000                	// #8192
  402654:	mov	x3, x20
  402658:	mov	w22, #0x1                   	// #1
  40265c:	bl	4012e0 <fread_unlocked@plt>
  402660:	mov	x21, x0
  402664:	cbnz	x0, 40262c <tigetstr@plt+0x121c>
  402668:	b	402678 <tigetstr@plt+0x1268>
  40266c:	mov	w22, wzr
  402670:	b	402680 <tigetstr@plt+0x1270>
  402674:	mov	w22, wzr
  402678:	mov	x0, x20
  40267c:	bl	4011e0 <fclose@plt>
  402680:	mov	w0, w22
  402684:	add	sp, sp, #0x2, lsl #12
  402688:	ldp	x20, x19, [sp, #48]
  40268c:	ldp	x22, x21, [sp, #32]
  402690:	ldp	x28, x23, [sp, #16]
  402694:	ldp	x29, x30, [sp], #64
  402698:	ret
  40269c:	mov	x0, x19
  4026a0:	bl	40290c <tigetstr@plt+0x14fc>
  4026a4:	and	w8, w1, #0x1
  4026a8:	and	w9, w2, #0x1
  4026ac:	adrp	x10, 414000 <tigetstr@plt+0x12bf0>
  4026b0:	adrp	x11, 414000 <tigetstr@plt+0x12bf0>
  4026b4:	adrp	x12, 414000 <tigetstr@plt+0x12bf0>
  4026b8:	str	x0, [x10, #464]
  4026bc:	strb	w8, [x11, #456]
  4026c0:	strb	w9, [x12, #460]
  4026c4:	ret
  4026c8:	stp	x29, x30, [sp, #-16]!
  4026cc:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  4026d0:	ldr	x0, [x8, #464]
  4026d4:	mov	x29, sp
  4026d8:	cbz	x0, 4026e0 <tigetstr@plt+0x12d0>
  4026dc:	bl	401350 <fflush@plt>
  4026e0:	ldp	x29, x30, [sp], #16
  4026e4:	ret
  4026e8:	stp	x29, x30, [sp, #-32]!
  4026ec:	adrp	x2, 402000 <tigetstr@plt+0xbf0>
  4026f0:	add	x2, x2, #0xf78
  4026f4:	mov	w3, #0x2                   	// #2
  4026f8:	mov	w4, #0x7f                  	// #127
  4026fc:	stp	x20, x19, [sp, #16]
  402700:	mov	x29, sp
  402704:	mov	x19, x1
  402708:	mov	x20, x0
  40270c:	bl	402754 <tigetstr@plt+0x1344>
  402710:	adrp	x2, 402000 <tigetstr@plt+0xbf0>
  402714:	add	x2, x2, #0xf7e
  402718:	mov	w3, #0x3                   	// #3
  40271c:	mov	w4, #0x15                  	// #21
  402720:	mov	x0, x20
  402724:	mov	x1, x19
  402728:	bl	402754 <tigetstr@plt+0x1344>
  40272c:	adrp	x2, 402000 <tigetstr@plt+0xbf0>
  402730:	add	x2, x2, #0xf83
  402734:	mov	w4, #0x3                   	// #3
  402738:	mov	x0, x20
  40273c:	mov	x1, x19
  402740:	mov	w3, wzr
  402744:	bl	402754 <tigetstr@plt+0x1344>
  402748:	ldp	x20, x19, [sp, #16]
  40274c:	ldp	x29, x30, [sp], #32
  402750:	ret
  402754:	stp	x29, x30, [sp, #-32]!
  402758:	sxtw	x8, w3
  40275c:	stp	x20, x19, [sp, #16]
  402760:	add	x9, x1, x8
  402764:	add	x8, x0, x8
  402768:	ldrb	w19, [x9, #17]
  40276c:	ldrb	w8, [x8, #17]
  402770:	mov	x29, sp
  402774:	cmp	w8, w19
  402778:	b.ne	402790 <tigetstr@plt+0x1380>  // b.any
  40277c:	cmp	w8, w4
  402780:	b.ne	402790 <tigetstr@plt+0x1380>  // b.any
  402784:	ldp	x20, x19, [sp, #16]
  402788:	ldp	x29, x30, [sp], #32
  40278c:	ret
  402790:	adrp	x20, 413000 <tigetstr@plt+0x11bf0>
  402794:	ldr	x20, [x20, #4008]
  402798:	adrp	x9, 402000 <tigetstr@plt+0xbf0>
  40279c:	adrp	x10, 402000 <tigetstr@plt+0xbf0>
  4027a0:	add	x9, x9, #0xfa7
  4027a4:	ldr	x0, [x20]
  4027a8:	add	x10, x10, #0xfa4
  4027ac:	cmp	w8, w19
  4027b0:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  4027b4:	csel	x3, x10, x9, eq  // eq = none
  4027b8:	add	x1, x1, #0xf9d
  4027bc:	bl	4013e0 <fprintf@plt>
  4027c0:	cmp	w19, #0x7f
  4027c4:	b.eq	4027e0 <tigetstr@plt+0x13d0>  // b.none
  4027c8:	cbnz	w19, 4027fc <tigetstr@plt+0x13ec>
  4027cc:	ldr	x3, [x20]
  4027d0:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  4027d4:	add	x0, x0, #0xfae
  4027d8:	mov	w1, #0x7                   	// #7
  4027dc:	b	4027f0 <tigetstr@plt+0x13e0>
  4027e0:	ldr	x3, [x20]
  4027e4:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  4027e8:	add	x0, x0, #0xfb6
  4027ec:	mov	w1, #0x8                   	// #8
  4027f0:	mov	w2, #0x1                   	// #1
  4027f4:	bl	401340 <fwrite@plt>
  4027f8:	b	402784 <tigetstr@plt+0x1374>
  4027fc:	adrp	x8, 413000 <tigetstr@plt+0x11bf0>
  402800:	ldr	x8, [x8, #4064]
  402804:	ldr	x8, [x8]
  402808:	ldr	x8, [x8, #32]
  40280c:	ldr	x8, [x8, #440]
  402810:	cbz	x8, 40283c <tigetstr@plt+0x142c>
  402814:	ldrb	w9, [x8]
  402818:	cmp	w19, w9
  40281c:	b.ne	40283c <tigetstr@plt+0x142c>  // b.any
  402820:	ldrb	w8, [x8, #1]
  402824:	cbnz	w8, 40283c <tigetstr@plt+0x142c>
  402828:	ldr	x3, [x20]
  40282c:	adrp	x0, 402000 <tigetstr@plt+0xbf0>
  402830:	add	x0, x0, #0xfbf
  402834:	mov	w1, #0xb                   	// #11
  402838:	b	4027f0 <tigetstr@plt+0x13e0>
  40283c:	cmp	w19, #0x1f
  402840:	b.hi	402860 <tigetstr@plt+0x1450>  // b.pmore
  402844:	ldr	x0, [x20]
  402848:	eor	w2, w19, #0x40
  40284c:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  402850:	add	x1, x1, #0xfcb
  402854:	mov	w3, w2
  402858:	bl	4013e0 <fprintf@plt>
  40285c:	b	402784 <tigetstr@plt+0x1374>
  402860:	ldr	x0, [x20]
  402864:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  402868:	add	x1, x1, #0xfde
  40286c:	mov	w2, w19
  402870:	bl	4013e0 <fprintf@plt>
  402874:	b	402784 <tigetstr@plt+0x1374>
  402878:	stp	x29, x30, [sp, #-48]!
  40287c:	mov	x29, sp
  402880:	str	x21, [sp, #16]
  402884:	stp	x20, x19, [sp, #32]
  402888:	mov	x20, x2
  40288c:	mov	x21, x1
  402890:	add	x2, x29, #0x18
  402894:	mov	w1, #0x5413                	// #21523
  402898:	mov	w19, w0
  40289c:	bl	401400 <ioctl@plt>
  4028a0:	ldrh	w8, [x29, #24]
  4028a4:	cbz	w8, 4028c8 <tigetstr@plt+0x14b8>
  4028a8:	ldrh	w9, [x29, #26]
  4028ac:	cbz	w9, 4028b8 <tigetstr@plt+0x14a8>
  4028b0:	strh	w8, [x21]
  4028b4:	strh	w9, [x20]
  4028b8:	ldp	x20, x19, [sp, #32]
  4028bc:	ldr	x21, [sp, #16]
  4028c0:	ldp	x29, x30, [sp], #48
  4028c4:	ret
  4028c8:	ldrh	w9, [x29, #26]
  4028cc:	cbz	w9, 4028d8 <tigetstr@plt+0x14c8>
  4028d0:	cbnz	w8, 4028a8 <tigetstr@plt+0x1498>
  4028d4:	b	4028b8 <tigetstr@plt+0x14a8>
  4028d8:	ldrsh	w8, [x21]
  4028dc:	cmp	w8, #0x1
  4028e0:	b.lt	4028b8 <tigetstr@plt+0x14a8>  // b.tstop
  4028e4:	ldrsh	w9, [x20]
  4028e8:	cmp	w9, #0x1
  4028ec:	b.lt	4028b8 <tigetstr@plt+0x14a8>  // b.tstop
  4028f0:	add	x2, x29, #0x18
  4028f4:	mov	w1, #0x5414                	// #21524
  4028f8:	mov	w0, w19
  4028fc:	strh	w8, [x29, #24]
  402900:	strh	w9, [x29, #26]
  402904:	bl	401400 <ioctl@plt>
  402908:	b	4028b8 <tigetstr@plt+0x14a8>
  40290c:	stp	x29, x30, [sp, #-48]!
  402910:	stp	x22, x21, [sp, #16]
  402914:	stp	x20, x19, [sp, #32]
  402918:	mov	x29, sp
  40291c:	mov	x19, x0
  402920:	bl	4013a0 <__errno_location@plt>
  402924:	adrp	x8, 413000 <tigetstr@plt+0x11bf0>
  402928:	adrp	x9, 413000 <tigetstr@plt+0x11bf0>
  40292c:	ldr	w20, [x0]
  402930:	ldr	x8, [x8, #4008]
  402934:	ldr	x9, [x9, #4056]
  402938:	mov	w0, w20
  40293c:	ldr	x21, [x8]
  402940:	ldr	x22, [x9]
  402944:	bl	4012a0 <strerror@plt>
  402948:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  40294c:	mov	x4, x0
  402950:	add	x1, x1, #0xf91
  402954:	mov	x0, x21
  402958:	mov	x2, x22
  40295c:	mov	x3, x19
  402960:	bl	4013e0 <fprintf@plt>
  402964:	bl	402bb0 <tigetstr@plt+0x17a0>
  402968:	adrp	x19, 414000 <tigetstr@plt+0x12bf0>
  40296c:	ldr	x1, [x19, #464]
  402970:	mov	w0, #0xa                   	// #10
  402974:	bl	4011a0 <fputc@plt>
  402978:	ldr	x0, [x19, #464]
  40297c:	bl	401350 <fflush@plt>
  402980:	add	w0, w20, #0x4
  402984:	bl	401150 <exit@plt>
  402988:	stp	x29, x30, [sp, #-48]!
  40298c:	str	x21, [sp, #16]
  402990:	adrp	x21, 402000 <tigetstr@plt+0xbf0>
  402994:	stp	x20, x19, [sp, #32]
  402998:	mov	x19, x0
  40299c:	mov	x20, xzr
  4029a0:	add	x21, x21, #0xfe4
  4029a4:	mov	x29, sp
  4029a8:	add	x8, x21, x20
  4029ac:	add	x1, x8, #0x4
  4029b0:	mov	x0, x19
  4029b4:	bl	4012f0 <strcmp@plt>
  4029b8:	cbz	w0, 4029d0 <tigetstr@plt+0x15c0>
  4029bc:	add	x20, x20, #0x10
  4029c0:	cmp	x20, #0xf0
  4029c4:	b.ne	4029a8 <tigetstr@plt+0x1598>  // b.any
  4029c8:	mov	w0, wzr
  4029cc:	b	4029d4 <tigetstr@plt+0x15c4>
  4029d0:	ldr	w0, [x21, x20]
  4029d4:	ldp	x20, x19, [sp, #32]
  4029d8:	ldr	x21, [sp, #16]
  4029dc:	ldp	x29, x30, [sp], #48
  4029e0:	ret
  4029e4:	stp	x29, x30, [sp, #-48]!
  4029e8:	str	x21, [sp, #16]
  4029ec:	stp	x20, x19, [sp, #32]
  4029f0:	mov	x29, sp
  4029f4:	mov	x19, x1
  4029f8:	mov	x20, x0
  4029fc:	bl	401130 <strlen@plt>
  402a00:	mov	x21, x0
  402a04:	mov	x0, x19
  402a08:	bl	401130 <strlen@plt>
  402a0c:	cmp	x21, x0
  402a10:	b.ne	402a30 <tigetstr@plt+0x1620>  // b.any
  402a14:	mov	x0, x20
  402a18:	mov	x1, x19
  402a1c:	mov	x2, x21
  402a20:	bl	401220 <strncmp@plt>
  402a24:	cmp	w0, #0x0
  402a28:	cset	w0, eq  // eq = none
  402a2c:	b	402a34 <tigetstr@plt+0x1624>
  402a30:	mov	w0, wzr
  402a34:	ldp	x20, x19, [sp, #32]
  402a38:	ldr	x21, [sp, #16]
  402a3c:	ldp	x29, x30, [sp], #48
  402a40:	ret
  402a44:	stp	x29, x30, [sp, #-48]!
  402a48:	stp	x20, x19, [sp, #32]
  402a4c:	mov	x19, x0
  402a50:	mov	w20, w1
  402a54:	mov	w0, #0x2                   	// #2
  402a58:	mov	x1, x19
  402a5c:	str	x21, [sp, #16]
  402a60:	mov	x29, sp
  402a64:	bl	402b0c <tigetstr@plt+0x16fc>
  402a68:	adrp	x21, 414000 <tigetstr@plt+0x12bf0>
  402a6c:	tbnz	w0, #0, 402aac <tigetstr@plt+0x169c>
  402a70:	mov	w0, #0x1                   	// #1
  402a74:	mov	x1, x19
  402a78:	bl	402b0c <tigetstr@plt+0x16fc>
  402a7c:	tbnz	w0, #0, 402aac <tigetstr@plt+0x169c>
  402a80:	mov	w0, wzr
  402a84:	mov	x1, x19
  402a88:	bl	402b0c <tigetstr@plt+0x16fc>
  402a8c:	tbnz	w0, #0, 402aac <tigetstr@plt+0x169c>
  402a90:	adrp	x0, 403000 <tigetstr@plt+0x1bf0>
  402a94:	add	x0, x0, #0xd4
  402a98:	mov	w1, #0x2                   	// #2
  402a9c:	bl	401200 <open@plt>
  402aa0:	mov	x1, x19
  402aa4:	bl	402b0c <tigetstr@plt+0x16fc>
  402aa8:	tbz	w0, #0, 402aec <tigetstr@plt+0x16dc>
  402aac:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  402ab0:	mov	w9, #0x1                   	// #1
  402ab4:	strb	w9, [x8, #476]
  402ab8:	ldp	q3, q0, [x19, #16]
  402abc:	ldur	q1, [x19, #44]
  402ac0:	ldr	q2, [x19]
  402ac4:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  402ac8:	add	x8, x8, #0x1e0
  402acc:	stur	q1, [x8, #44]
  402ad0:	stp	q3, q0, [x8, #16]
  402ad4:	str	q2, [x8]
  402ad8:	ldr	w0, [x21, #472]
  402adc:	ldp	x20, x19, [sp, #32]
  402ae0:	ldr	x21, [sp, #16]
  402ae4:	ldp	x29, x30, [sp], #48
  402ae8:	ret
  402aec:	tbnz	w20, #0, 402b08 <tigetstr@plt+0x16f8>
  402af0:	adrp	x8, 413000 <tigetstr@plt+0x11bf0>
  402af4:	ldr	x8, [x8, #4032]
  402af8:	ldr	x0, [x8]
  402afc:	bl	4011d0 <fileno@plt>
  402b00:	str	w0, [x21, #472]
  402b04:	b	402ad8 <tigetstr@plt+0x16c8>
  402b08:	bl	402b40 <tigetstr@plt+0x1730>
  402b0c:	stp	x29, x30, [sp, #-16]!
  402b10:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  402b14:	mov	x29, sp
  402b18:	str	w0, [x8, #472]
  402b1c:	tbnz	w0, #31, 402b34 <tigetstr@plt+0x1724>
  402b20:	bl	4011c0 <tcgetattr@plt>
  402b24:	tbnz	w0, #31, 402b34 <tigetstr@plt+0x1724>
  402b28:	mov	w0, #0x1                   	// #1
  402b2c:	ldp	x29, x30, [sp], #16
  402b30:	ret
  402b34:	mov	w0, wzr
  402b38:	ldp	x29, x30, [sp], #16
  402b3c:	ret
  402b40:	stp	x29, x30, [sp, #-48]!
  402b44:	stp	x22, x21, [sp, #16]
  402b48:	stp	x20, x19, [sp, #32]
  402b4c:	mov	x29, sp
  402b50:	bl	4013a0 <__errno_location@plt>
  402b54:	adrp	x22, 413000 <tigetstr@plt+0x11bf0>
  402b58:	adrp	x8, 413000 <tigetstr@plt+0x11bf0>
  402b5c:	ldr	w19, [x0]
  402b60:	ldr	x22, [x22, #4008]
  402b64:	ldr	x8, [x8, #4056]
  402b68:	mov	w0, w19
  402b6c:	ldr	x20, [x22]
  402b70:	ldr	x21, [x8]
  402b74:	bl	4012a0 <strerror@plt>
  402b78:	adrp	x1, 402000 <tigetstr@plt+0xbf0>
  402b7c:	adrp	x3, 403000 <tigetstr@plt+0x1bf0>
  402b80:	mov	x4, x0
  402b84:	add	x1, x1, #0xf91
  402b88:	add	x3, x3, #0xdd
  402b8c:	mov	x0, x20
  402b90:	mov	x2, x21
  402b94:	bl	4013e0 <fprintf@plt>
  402b98:	bl	402bb0 <tigetstr@plt+0x17a0>
  402b9c:	ldr	x1, [x22]
  402ba0:	mov	w0, #0xa                   	// #10
  402ba4:	bl	4011a0 <fputc@plt>
  402ba8:	add	w0, w19, #0x4
  402bac:	bl	401150 <exit@plt>
  402bb0:	stp	x29, x30, [sp, #-16]!
  402bb4:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  402bb8:	ldrb	w8, [x8, #476]
  402bbc:	mov	x29, sp
  402bc0:	cmp	w8, #0x1
  402bc4:	b.ne	402be0 <tigetstr@plt+0x17d0>  // b.any
  402bc8:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  402bcc:	ldr	w0, [x8, #472]
  402bd0:	adrp	x2, 414000 <tigetstr@plt+0x12bf0>
  402bd4:	add	x2, x2, #0x1e0
  402bd8:	mov	w1, #0x1                   	// #1
  402bdc:	bl	401360 <tcsetattr@plt>
  402be0:	ldp	x29, x30, [sp], #16
  402be4:	ret
  402be8:	stp	x29, x30, [sp, #-16]!
  402bec:	ldp	x8, x9, [x1]
  402bf0:	ldp	x10, x11, [x0]
  402bf4:	ldp	x12, x13, [x1, #16]
  402bf8:	ldp	x14, x15, [x0, #16]
  402bfc:	ldp	x16, x17, [x1, #32]
  402c00:	eor	x8, x8, x10
  402c04:	ldp	x10, x18, [x0, #32]
  402c08:	eor	x9, x9, x11
  402c0c:	ldr	x11, [x1, #48]
  402c10:	eor	x12, x12, x14
  402c14:	ldr	x14, [x0, #48]
  402c18:	eor	x13, x13, x15
  402c1c:	ldr	w15, [x1, #56]
  402c20:	ldr	w0, [x0, #56]
  402c24:	eor	x10, x16, x10
  402c28:	eor	x16, x17, x18
  402c2c:	eor	x11, x11, x14
  402c30:	eor	w14, w15, w0
  402c34:	orr	x8, x8, x9
  402c38:	orr	x9, x12, x13
  402c3c:	orr	x10, x10, x16
  402c40:	orr	x11, x11, x14
  402c44:	orr	x8, x8, x9
  402c48:	orr	x9, x10, x11
  402c4c:	orr	x8, x8, x9
  402c50:	mov	x29, sp
  402c54:	cbz	x8, 402c6c <tigetstr@plt+0x185c>
  402c58:	adrp	x8, 414000 <tigetstr@plt+0x12bf0>
  402c5c:	ldr	w0, [x8, #472]
  402c60:	mov	x2, x1
  402c64:	mov	w1, #0x1                   	// #1
  402c68:	bl	401360 <tcsetattr@plt>
  402c6c:	ldp	x29, x30, [sp], #16
  402c70:	ret
  402c74:	nop
  402c78:	stp	x29, x30, [sp, #-64]!
  402c7c:	mov	x29, sp
  402c80:	stp	x19, x20, [sp, #16]
  402c84:	adrp	x20, 413000 <tigetstr@plt+0x11bf0>
  402c88:	add	x20, x20, #0xda8
  402c8c:	stp	x21, x22, [sp, #32]
  402c90:	adrp	x21, 413000 <tigetstr@plt+0x11bf0>
  402c94:	add	x21, x21, #0xda0
  402c98:	sub	x20, x20, x21
  402c9c:	mov	w22, w0
  402ca0:	stp	x23, x24, [sp, #48]
  402ca4:	mov	x23, x1
  402ca8:	mov	x24, x2
  402cac:	bl	4010f8 <strlen@plt-0x38>
  402cb0:	cmp	xzr, x20, asr #3
  402cb4:	b.eq	402ce0 <tigetstr@plt+0x18d0>  // b.none
  402cb8:	asr	x20, x20, #3
  402cbc:	mov	x19, #0x0                   	// #0
  402cc0:	ldr	x3, [x21, x19, lsl #3]
  402cc4:	mov	x2, x24
  402cc8:	add	x19, x19, #0x1
  402ccc:	mov	x1, x23
  402cd0:	mov	w0, w22
  402cd4:	blr	x3
  402cd8:	cmp	x20, x19
  402cdc:	b.ne	402cc0 <tigetstr@plt+0x18b0>  // b.any
  402ce0:	ldp	x19, x20, [sp, #16]
  402ce4:	ldp	x21, x22, [sp, #32]
  402ce8:	ldp	x23, x24, [sp, #48]
  402cec:	ldp	x29, x30, [sp], #64
  402cf0:	ret
  402cf4:	nop
  402cf8:	ret

Disassembly of section .fini:

0000000000402cfc <.fini>:
  402cfc:	stp	x29, x30, [sp, #-16]!
  402d00:	mov	x29, sp
  402d04:	ldp	x29, x30, [sp], #16
  402d08:	ret
