###########################################################[
Version 8.1
Synplicity Xilinx Technology Mapper, Version 8.1.0, Build 540R, Built May  9 2005
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved
Reading constraint file: C:\Documents and Settings\delk\Documents\Designs\GA_eval\syn\GA\ga.sdc
Adding property syn_reference_clock1, value "clk,r=0.0,f=4.16666666666,u=0.0,p=8.33333333333,clockgroup=default_clkgroup_0,rd=0.0,fd=0.0,v=0" to view:work.ga(str)
Adding property syn_useioff, value 1 to view:work.ga(str)
Adding property syn_multstyle, value "block_mult" to view:work.ga(str)
Adding property syn_netlist_hierarchy, value 1 to view:work.ga(str)
Reading constraint file: c:\Documents and Settings\delk\Documents\Designs\GA_eval\syn\GA\rev_1\ga_fsm.sdc
@N|Using encoding styles selected by FSM Explorer.
Data created on Wed Nov 22 19:26:25 2006
Reading Xilinx I/O pad type table from file <C:\EDA\Synplicity\fpga_81\lib/xilinx/x_io_tbl.txt> 
Reading Xilinx Rocket I/O parameter type table from file <C:\EDA\Synplicity\fpga_81\lib/xilinx/gttype.txt> 
Adding property syn_clock, value "rise_offset=0.0,fall_offset=0.0,rs=0.0,fs=0.0,improve=0.0,route=0.0,rref=clk:r,fref=clk:f", to port clk
Adding property syn_encoding in cell control, value "gray", to instance U11.sreg[0:8]
Adding property syn_encoding in cell control, value "onehot", to instance U11.notify_cnt_p[0:7]
Adding property syn_encoding in cell fix_elite, value "sequential", to instance U4.U1.count_cycle[0:3]


@N|Writing default property annotation file c:\Documents and Settings\delk\Documents\Designs\GA_eval\syn\GA\rev_1\ga.sap.
Process took 0h:0m:0s realtime, 0h:0m:0s cputime
###########################################################]
