$date
	Mon Oct 24 14:49:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Q2_tb $end
$var wire 16 ! address [15:0] $end
$var reg 1 " c $end
$var reg 16 # d [15:0] $end
$var reg 1 $ s $end
$scope module test $end
$var wire 1 " c $end
$var wire 16 % d [15:0] $end
$var wire 1 $ s $end
$var reg 16 & address [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 &
b1 %
0$
b1 #
0"
b1 !
$end
#10
b10 !
b10 &
1$
b10 #
b10 %
#20
b101 !
b101 &
0$
1"
b100 #
b100 %
#30
b111 !
b111 &
1$
b1000 #
b1000 %
#40
b0 !
b0 &
0$
b1111111111111111 #
b1111111111111111 %
#50
b1111111111111110 !
b1111111111111110 &
1$
#60
b1 !
b1 &
0$
b0 #
b0 %
#70
b1111111111111111 !
b1111111111111111 &
1$
#170
