$date
	Fri Feb 13 03:31:35 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_gpio $end
$var wire 32 ! rdata [31:0] $end
$var wire 8 " gpio_out [7:0] $end
$var reg 32 # addr [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 32 & wdata [31:0] $end
$var reg 1 ' we $end
$scope module dut $end
$var wire 32 ( addr [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 32 ) wdata [31:0] $end
$var wire 1 ' we $end
$var reg 8 * gpio_out [7:0] $end
$var reg 32 + gpio_reg [31:0] $end
$var reg 32 , rdata [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
b0 )
b0 (
0'
b0 &
1%
0$
b0 #
bx "
bx !
$end
#5000
b0 "
b0 *
b0 !
b0 ,
b0 +
1$
#10000
0$
#15000
1$
#20000
0$
0%
#25000
1$
#30000
0$
1'
b10101010 &
b10101010 )
b110000 #
b110000 (
#35000
b10101010 "
b10101010 *
b10101010 !
b10101010 ,
b10101010 +
1$
#40000
0$
0'
#45000
1$
#50000
0$
#55000
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
