vendor_name = ModelSim
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/decoder_2_to_4.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/cont2.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/div_freq.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica2.bdf
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/mux_4_to_1.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/bcd_to_7_segment.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica3.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/arithmetic_circuit.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/binary_to_bcd.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/binary_to_bcd_digit.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/logic_circuit.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/shifter_circuit.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/mux_2_to_1.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/zero_detect.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica4.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/registry_file.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica5.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/ram.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica6.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/branch_control.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/zero_fill.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/extend.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/program_counter.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_decoder.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd
source_file = 1, /opt/altera/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/db/practica2.cbx.xml
design_name = instruction_memory
instance = comp, \I[0]~output , I[0]~output, instruction_memory, 1
instance = comp, \I[1]~output , I[1]~output, instruction_memory, 1
instance = comp, \I[2]~output , I[2]~output, instruction_memory, 1
instance = comp, \I[3]~output , I[3]~output, instruction_memory, 1
instance = comp, \I[4]~output , I[4]~output, instruction_memory, 1
instance = comp, \I[5]~output , I[5]~output, instruction_memory, 1
instance = comp, \I[6]~output , I[6]~output, instruction_memory, 1
instance = comp, \I[7]~output , I[7]~output, instruction_memory, 1
instance = comp, \I[8]~output , I[8]~output, instruction_memory, 1
instance = comp, \I[9]~output , I[9]~output, instruction_memory, 1
instance = comp, \I[10]~output , I[10]~output, instruction_memory, 1
instance = comp, \I[11]~output , I[11]~output, instruction_memory, 1
instance = comp, \I[12]~output , I[12]~output, instruction_memory, 1
instance = comp, \I[13]~output , I[13]~output, instruction_memory, 1
instance = comp, \I[14]~output , I[14]~output, instruction_memory, 1
instance = comp, \I[15]~output , I[15]~output, instruction_memory, 1
instance = comp, \IE[2]~input , IE[2]~input, instruction_memory, 1
instance = comp, \IE[1]~input , IE[1]~input, instruction_memory, 1
instance = comp, \IE[0]~input , IE[0]~input, instruction_memory, 1
instance = comp, \IE[14]~input , IE[14]~input, instruction_memory, 1
instance = comp, \IE[12]~input , IE[12]~input, instruction_memory, 1
instance = comp, \IE[13]~input , IE[13]~input, instruction_memory, 1
instance = comp, \IE[15]~input , IE[15]~input, instruction_memory, 1
instance = comp, \Equal1~2 , Equal1~2, instruction_memory, 1
instance = comp, \IE[7]~input , IE[7]~input, instruction_memory, 1
instance = comp, \IE[6]~input , IE[6]~input, instruction_memory, 1
instance = comp, \IE[4]~input , IE[4]~input, instruction_memory, 1
instance = comp, \IE[5]~input , IE[5]~input, instruction_memory, 1
instance = comp, \Equal1~0 , Equal1~0, instruction_memory, 1
instance = comp, \IE[9]~input , IE[9]~input, instruction_memory, 1
instance = comp, \IE[10]~input , IE[10]~input, instruction_memory, 1
instance = comp, \IE[8]~input , IE[8]~input, instruction_memory, 1
instance = comp, \IE[11]~input , IE[11]~input, instruction_memory, 1
instance = comp, \Equal1~1 , Equal1~1, instruction_memory, 1
instance = comp, \IE[3]~input , IE[3]~input, instruction_memory, 1
instance = comp, \Equal2~0 , Equal2~0, instruction_memory, 1
instance = comp, \Equal9~0 , Equal9~0, instruction_memory, 1
instance = comp, \Equal1~3 , Equal1~3, instruction_memory, 1
instance = comp, \Equal1~4 , Equal1~4, instruction_memory, 1
instance = comp, \Equal1~5 , Equal1~5, instruction_memory, 1
instance = comp, \RESET~input , RESET~input, instruction_memory, 1
instance = comp, \I~31 , I~31, instruction_memory, 1
instance = comp, \I~16 , I~16, instruction_memory, 1
instance = comp, \Equal3~1 , Equal3~1, instruction_memory, 1
instance = comp, \I~35 , I~35, instruction_memory, 1
instance = comp, \I~17 , I~17, instruction_memory, 1
instance = comp, \I~18 , I~18, instruction_memory, 1
instance = comp, \Equal2~2 , Equal2~2, instruction_memory, 1
instance = comp, \I~19 , I~19, instruction_memory, 1
instance = comp, \I~20 , I~20, instruction_memory, 1
instance = comp, \Equal2~1 , Equal2~1, instruction_memory, 1
instance = comp, \I~21 , I~21, instruction_memory, 1
instance = comp, \I~22 , I~22, instruction_memory, 1
instance = comp, \I~23 , I~23, instruction_memory, 1
instance = comp, \I~24 , I~24, instruction_memory, 1
instance = comp, \I~25 , I~25, instruction_memory, 1
instance = comp, \I~26 , I~26, instruction_memory, 1
instance = comp, \I~36 , I~36, instruction_memory, 1
instance = comp, \I~32 , I~32, instruction_memory, 1
instance = comp, \I~27 , I~27, instruction_memory, 1
instance = comp, \I~28 , I~28, instruction_memory, 1
instance = comp, \I~29 , I~29, instruction_memory, 1
instance = comp, \Equal3~0 , Equal3~0, instruction_memory, 1
instance = comp, \I~30 , I~30, instruction_memory, 1
instance = comp, \I~33 , I~33, instruction_memory, 1
instance = comp, \I~34 , I~34, instruction_memory, 1
instance = comp, \CLK~input , CLK~input, instruction_memory, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
