<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1226pt" height="1034pt"
 viewBox="0.00 0.00 1226.00 1034.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1030)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1030 1222,-1030 1222,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1198,-8 1198,-8 1204,-8 1210,-14 1210,-20 1210,-20 1210,-1006 1210,-1006 1210,-1012 1204,-1018 1198,-1018 1198,-1018 20,-1018 20,-1018 14,-1018 8,-1012 8,-1006 8,-1006 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="609" y="-1002.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="609" y="-987.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1190,-16 1190,-16 1196,-16 1202,-22 1202,-28 1202,-28 1202,-960 1202,-960 1202,-966 1196,-972 1190,-972 1190,-972 28,-972 28,-972 22,-972 16,-966 16,-960 16,-960 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="609" y="-956.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="609" y="-941.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M284,-566C284,-566 1182,-566 1182,-566 1188,-566 1194,-572 1194,-578 1194,-578 1194,-914 1194,-914 1194,-920 1188,-926 1182,-926 1182,-926 284,-926 284,-926 278,-926 272,-920 272,-914 272,-914 272,-578 272,-578 272,-572 278,-566 284,-566"/>
<text text-anchor="middle" x="733" y="-910.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="733" y="-895.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M292,-574C292,-574 1174,-574 1174,-574 1180,-574 1186,-580 1186,-586 1186,-586 1186,-868 1186,-868 1186,-874 1180,-880 1174,-880 1174,-880 292,-880 292,-880 286,-880 280,-874 280,-868 280,-868 280,-586 280,-586 280,-580 286,-574 292,-574"/>
<text text-anchor="middle" x="733" y="-864.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="733" y="-849.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M300,-582C300,-582 1166,-582 1166,-582 1172,-582 1178,-588 1178,-594 1178,-594 1178,-822 1178,-822 1178,-828 1172,-834 1166,-834 1166,-834 300,-834 300,-834 294,-834 288,-828 288,-822 288,-822 288,-594 288,-594 288,-588 294,-582 300,-582"/>
<text text-anchor="middle" x="733" y="-818.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="733" y="-803.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M824,-590C824,-590 1158,-590 1158,-590 1164,-590 1170,-596 1170,-602 1170,-602 1170,-776 1170,-776 1170,-782 1164,-788 1158,-788 1158,-788 824,-788 824,-788 818,-788 812,-782 812,-776 812,-776 812,-602 812,-602 812,-596 818,-590 824,-590"/>
<text text-anchor="middle" x="991" y="-772.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="991" y="-757.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M832,-598C832,-598 975,-598 975,-598 981,-598 987,-604 987,-610 987,-610 987,-730 987,-730 987,-736 981,-742 975,-742 975,-742 832,-742 832,-742 826,-742 820,-736 820,-730 820,-730 820,-610 820,-610 820,-604 826,-598 832,-598"/>
<text text-anchor="middle" x="903.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="903.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M840,-606C840,-606 967,-606 967,-606 973,-606 979,-612 979,-618 979,-618 979,-684 979,-684 979,-690 973,-696 967,-696 967,-696 840,-696 840,-696 834,-696 828,-690 828,-684 828,-684 828,-618 828,-618 828,-612 834,-606 840,-606"/>
<text text-anchor="middle" x="903.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="903.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1007,-598C1007,-598 1150,-598 1150,-598 1156,-598 1162,-604 1162,-610 1162,-610 1162,-730 1162,-730 1162,-736 1156,-742 1150,-742 1150,-742 1007,-742 1007,-742 1001,-742 995,-736 995,-730 995,-730 995,-610 995,-610 995,-604 1001,-598 1007,-598"/>
<text text-anchor="middle" x="1078.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1078.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1015,-606C1015,-606 1142,-606 1142,-606 1148,-606 1154,-612 1154,-618 1154,-618 1154,-684 1154,-684 1154,-690 1148,-696 1142,-696 1142,-696 1015,-696 1015,-696 1009,-696 1003,-690 1003,-684 1003,-684 1003,-618 1003,-618 1003,-612 1009,-606 1015,-606"/>
<text text-anchor="middle" x="1078.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1078.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust81" class="cluster">
<title>cluster_board_processor_cores_core_interrupts</title>
<g id="a_clust81"><a xlink:title="clk_domain=board.processor.cores.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M308,-606C308,-606 586,-606 586,-606 592,-606 598,-612 598,-618 598,-618 598,-684 598,-684 598,-690 592,-696 586,-696 586,-696 308,-696 308,-696 302,-696 296,-690 296,-684 296,-684 296,-618 296,-618 296,-612 302,-606 308,-606"/>
<text text-anchor="middle" x="447" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="447" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust83"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M136,-598C136,-598 252,-598 252,-598 258,-598 264,-604 264,-610 264,-610 264,-730 264,-730 264,-736 258,-742 252,-742 252,-742 136,-742 136,-742 130,-742 124,-736 124,-730 124,-730 124,-610 124,-610 124,-604 130,-598 136,-598"/>
<text text-anchor="middle" x="194" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="194" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust84" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust84"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M191,-606C191,-606 244,-606 244,-606 250,-606 256,-612 256,-618 256,-618 256,-684 256,-684 256,-690 250,-696 244,-696 244,-696 191,-696 191,-696 185,-696 179,-690 179,-684 179,-684 179,-618 179,-618 179,-612 185,-606 191,-606"/>
<text text-anchor="middle" x="217.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="217.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust88" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust88"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M201,-24C201,-24 961,-24 961,-24 967,-24 973,-30 973,-36 973,-36 973,-546 973,-546 973,-552 967,-558 961,-558 961,-558 201,-558 201,-558 195,-558 189,-552 189,-546 189,-546 189,-36 189,-36 189,-30 195,-24 201,-24"/>
<text text-anchor="middle" x="581" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="581" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1PrivateL2CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust89"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M209,-284C209,-284 521,-284 521,-284 527,-284 533,-290 533,-296 533,-296 533,-500 533,-500 533,-506 527,-512 521,-512 521,-512 209,-512 209,-512 203,-512 197,-506 197,-500 197,-500 197,-296 197,-296 197,-290 203,-284 209,-284"/>
<text text-anchor="middle" x="365" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="365" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust92" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust92"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M217,-292C217,-292 331,-292 331,-292 337,-292 343,-298 343,-304 343,-304 343,-370 343,-370 343,-376 337,-382 331,-382 331,-382 217,-382 217,-382 211,-382 205,-376 205,-370 205,-370 205,-304 205,-304 205,-298 211,-292 217,-292"/>
<text text-anchor="middle" x="274" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="274" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust94" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust94"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=16384&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M209,-32C209,-32 371,-32 371,-32 377,-32 383,-38 383,-44 383,-44 383,-110 383,-110 383,-116 377,-122 371,-122 371,-122 209,-122 209,-122 203,-122 197,-116 197,-110 197,-110 197,-44 197,-44 197,-38 203,-32 209,-32"/>
<text text-anchor="middle" x="290" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="290" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust104"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=16384&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M403,-32C403,-32 565,-32 565,-32 571,-32 577,-38 577,-44 577,-44 577,-110 577,-110 577,-116 571,-122 565,-122 565,-122 403,-122 403,-122 397,-122 391,-116 391,-110 391,-110 391,-44 391,-44 391,-38 397,-32 403,-32"/>
<text text-anchor="middle" x="484" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="484" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_board_cache_hierarchy_l2buses</title>
<g id="a_clust114"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2buses.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2buses.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M447,-162C447,-162 683,-162 683,-162 689,-162 695,-168 695,-174 695,-174 695,-240 695,-240 695,-246 689,-252 683,-252 683,-252 447,-252 447,-252 441,-252 435,-246 435,-240 435,-240 435,-174 435,-174 435,-168 441,-162 447,-162"/>
<text text-anchor="middle" x="565" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2buses </text>
<text text-anchor="middle" x="565" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust117" class="cluster">
<title>cluster_board_cache_hierarchy_l2caches</title>
<g id="a_clust117"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.l2caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l2caches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M553,-292C553,-292 715,-292 715,-292 721,-292 727,-298 727,-304 727,-304 727,-370 727,-370 727,-376 721,-382 715,-382 715,-382 553,-382 553,-382 547,-382 541,-376 541,-370 541,-370 541,-304 541,-304 541,-298 547,-292 553,-292"/>
<text text-anchor="middle" x="634" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">l2caches </text>
<text text-anchor="middle" x="634" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust127"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M597,-32C597,-32 759,-32 759,-32 765,-32 771,-38 771,-44 771,-44 771,-110 771,-110 771,-116 765,-122 759,-122 759,-122 597,-122 597,-122 591,-122 585,-116 585,-110 585,-110 585,-44 585,-44 585,-38 591,-32 597,-32"/>
<text text-anchor="middle" x="678" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="678" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust133"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M791,-32C791,-32 953,-32 953,-32 959,-32 965,-38 965,-44 965,-44 965,-110 965,-110 965,-116 959,-122 953,-122 953,-122 791,-122 791,-122 785,-122 779,-116 779,-110 779,-110 779,-44 779,-44 779,-38 785,-32 791,-32"/>
<text text-anchor="middle" x="872" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="872" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M103.5,-650C103.5,-650 36.5,-650 36.5,-650 30.5,-650 24.5,-644 24.5,-638 24.5,-638 24.5,-626 24.5,-626 24.5,-620 30.5,-614 36.5,-614 36.5,-614 103.5,-614 103.5,-614 109.5,-614 115.5,-620 115.5,-626 115.5,-626 115.5,-638 115.5,-638 115.5,-644 109.5,-650 103.5,-650"/>
<text text-anchor="middle" x="70" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M377,-466C377,-466 293,-466 293,-466 287,-466 281,-460 281,-454 281,-454 281,-442 281,-442 281,-436 287,-430 293,-430 293,-430 377,-430 377,-430 383,-430 389,-436 389,-442 389,-442 389,-454 389,-454 389,-460 383,-466 377,-466"/>
<text text-anchor="middle" x="335" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M91.01,-613.79C111.19,-598.31 143.23,-576.47 175,-566 195.54,-559.23 253.73,-569.57 272,-558 301.51,-539.32 318.72,-501.49 327.5,-475.7"/>
<polygon fill="black" stroke="black" points="330.84,-476.73 330.55,-466.13 324.17,-474.59 330.84,-476.73"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M682,-650C682,-650 620,-650 620,-650 614,-650 608,-644 608,-638 608,-638 608,-626 608,-626 608,-620 614,-614 620,-614 620,-614 682,-614 682,-614 688,-614 694,-620 694,-626 694,-626 694,-638 694,-638 694,-644 688,-650 682,-650"/>
<text text-anchor="middle" x="651" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M362.5,-76C362.5,-76 315.5,-76 315.5,-76 309.5,-76 303.5,-70 303.5,-64 303.5,-64 303.5,-52 303.5,-52 303.5,-46 309.5,-40 315.5,-40 315.5,-40 362.5,-40 362.5,-40 368.5,-40 374.5,-46 374.5,-52 374.5,-52 374.5,-64 374.5,-64 374.5,-70 368.5,-76 362.5,-76"/>
<text text-anchor="middle" x="339" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M658.53,-613.94C675.61,-574.24 716.87,-472.16 731,-382 738.65,-333.19 736.11,-194.61 699,-162 593.98,-69.72 508.07,-191.9 387,-122 372.2,-113.45 360.45,-98.35 352.29,-85.08"/>
<polygon fill="black" stroke="black" points="355.24,-83.19 347.21,-76.28 349.18,-86.69 355.24,-83.19"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M791.5,-650C791.5,-650 724.5,-650 724.5,-650 718.5,-650 712.5,-644 712.5,-638 712.5,-638 712.5,-626 712.5,-626 712.5,-620 718.5,-614 724.5,-614 724.5,-614 791.5,-614 791.5,-614 797.5,-614 803.5,-620 803.5,-626 803.5,-626 803.5,-638 803.5,-638 803.5,-644 797.5,-650 791.5,-650"/>
<text text-anchor="middle" x="758" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M556.5,-76C556.5,-76 509.5,-76 509.5,-76 503.5,-76 497.5,-70 497.5,-64 497.5,-64 497.5,-52 497.5,-52 497.5,-46 503.5,-40 509.5,-40 509.5,-40 556.5,-40 556.5,-40 562.5,-40 568.5,-46 568.5,-52 568.5,-52 568.5,-64 568.5,-64 568.5,-70 562.5,-76 556.5,-76"/>
<text text-anchor="middle" x="533" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M758.65,-613.87C761.55,-533.66 771.86,-197.66 743,-162 696.35,-104.35 643,-162.7 581,-122 566.8,-112.68 555.13,-97.69 546.86,-84.67"/>
<polygon fill="black" stroke="black" points="549.83,-82.83 541.68,-76.07 543.83,-86.44 549.83,-82.83"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M878,-650C878,-650 848,-650 848,-650 842,-650 836,-644 836,-638 836,-638 836,-626 836,-626 836,-620 842,-614 848,-614 848,-614 878,-614 878,-614 884,-614 890,-620 890,-626 890,-626 890,-638 890,-638 890,-644 884,-650 878,-650"/>
<text text-anchor="middle" x="863" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M750.5,-76C750.5,-76 703.5,-76 703.5,-76 697.5,-76 691.5,-70 691.5,-64 691.5,-64 691.5,-52 691.5,-52 691.5,-46 697.5,-40 703.5,-40 703.5,-40 750.5,-40 750.5,-40 756.5,-40 762.5,-46 762.5,-52 762.5,-52 762.5,-64 762.5,-64 762.5,-70 756.5,-76 750.5,-76"/>
<text text-anchor="middle" x="727" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M860.14,-613.77C849.7,-551.99 811.74,-335.96 763,-162 755.62,-135.67 745.12,-106.27 737.36,-85.65"/>
<polygon fill="black" stroke="black" points="740.62,-84.39 733.79,-76.28 734.08,-86.87 740.62,-84.39"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1053,-650C1053,-650 1023,-650 1023,-650 1017,-650 1011,-644 1011,-638 1011,-638 1011,-626 1011,-626 1011,-620 1017,-614 1023,-614 1023,-614 1053,-614 1053,-614 1059,-614 1065,-620 1065,-626 1065,-626 1065,-638 1065,-638 1065,-644 1059,-650 1053,-650"/>
<text text-anchor="middle" x="1038" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node24" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M944.5,-76C944.5,-76 897.5,-76 897.5,-76 891.5,-76 885.5,-70 885.5,-64 885.5,-64 885.5,-52 885.5,-52 885.5,-46 891.5,-40 897.5,-40 897.5,-40 944.5,-40 944.5,-40 950.5,-40 956.5,-46 956.5,-52 956.5,-52 956.5,-64 956.5,-64 956.5,-70 950.5,-76 944.5,-76"/>
<text text-anchor="middle" x="921" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1034.5,-613.88C1017.88,-532.64 946.92,-185.74 926.51,-85.95"/>
<polygon fill="black" stroke="black" points="929.92,-85.15 924.49,-76.05 923.06,-86.55 929.92,-85.15"/>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M387.5,-650C387.5,-650 316.5,-650 316.5,-650 310.5,-650 304.5,-644 304.5,-638 304.5,-638 304.5,-626 304.5,-626 304.5,-620 310.5,-614 316.5,-614 316.5,-614 387.5,-614 387.5,-614 393.5,-614 399.5,-620 399.5,-626 399.5,-626 399.5,-638 399.5,-638 399.5,-644 393.5,-650 387.5,-650"/>
<text text-anchor="middle" x="352" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M350.4,-613.88C347.45,-582.31 341.13,-514.67 337.57,-476.57"/>
<polygon fill="black" stroke="black" points="341.02,-475.84 336.61,-466.21 334.05,-476.49 341.02,-475.84"/>
</g>
<!-- board_processor_cores_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M577.5,-650C577.5,-650 502.5,-650 502.5,-650 496.5,-650 490.5,-644 490.5,-638 490.5,-638 490.5,-626 490.5,-626 490.5,-620 496.5,-614 502.5,-614 502.5,-614 577.5,-614 577.5,-614 583.5,-614 589.5,-620 589.5,-626 589.5,-626 589.5,-638 589.5,-638 589.5,-644 583.5,-650 577.5,-650"/>
<text text-anchor="middle" x="540" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M513,-466C513,-466 419,-466 419,-466 413,-466 407,-460 407,-454 407,-454 407,-442 407,-442 407,-436 413,-430 419,-430 419,-430 513,-430 513,-430 519,-430 525,-436 525,-442 525,-442 525,-454 525,-454 525,-460 519,-466 513,-466"/>
<text text-anchor="middle" x="466" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M529.23,-604.51C513.84,-566.65 485.97,-498.12 473,-466.21"/>
<polygon fill="black" stroke="black" points="526.03,-605.93 533.04,-613.88 532.51,-603.3 526.03,-605.93"/>
</g>
<!-- board_processor_cores_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M460,-650C460,-650 430,-650 430,-650 424,-650 418,-644 418,-638 418,-638 418,-626 418,-626 418,-620 424,-614 430,-614 430,-614 460,-614 460,-614 466,-614 472,-620 472,-626 472,-626 472,-638 472,-638 472,-644 466,-650 460,-650"/>
<text text-anchor="middle" x="445" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M448.17,-603.54C452.56,-565.49 460.36,-497.85 464.01,-466.21"/>
<polygon fill="black" stroke="black" points="444.65,-603.54 446.98,-613.88 451.6,-604.35 444.65,-603.54"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node9" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M236,-650C236,-650 206,-650 206,-650 200,-650 194,-644 194,-638 194,-638 194,-626 194,-626 194,-620 200,-614 206,-614 206,-614 236,-614 236,-614 242,-614 248,-620 248,-626 248,-626 248,-638 248,-638 248,-644 242,-650 236,-650"/>
<text text-anchor="middle" x="221" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M240.7,-606.07C253.61,-591.67 271.81,-574.73 292,-566 313.68,-556.62 377.79,-570.23 398,-558 432.54,-537.1 452.23,-491.27 460.8,-466.2"/>
<polygon fill="black" stroke="black" points="237.96,-603.87 234.08,-613.73 243.27,-608.45 237.96,-603.87"/>
</g>
<!-- board_cache_hierarchy_l2caches_mem_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_l2caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M617,-336C617,-336 561,-336 561,-336 555,-336 549,-330 549,-324 549,-324 549,-312 549,-312 549,-306 555,-300 561,-300 561,-300 617,-300 617,-300 623,-300 629,-306 629,-312 629,-312 629,-324 629,-324 629,-330 623,-336 617,-336"/>
<text text-anchor="middle" x="589" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches_mem_side</title>
<path fill="none" stroke="black" d="M377.95,-425.36C427.95,-400.16 509.5,-359.06 555.21,-336.03"/>
<polygon fill="black" stroke="black" points="376.35,-422.24 368.99,-429.87 379.5,-428.5 376.35,-422.24"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M250.5,-466C250.5,-466 217.5,-466 217.5,-466 211.5,-466 205.5,-460 205.5,-454 205.5,-454 205.5,-442 205.5,-442 205.5,-436 211.5,-430 217.5,-430 217.5,-430 250.5,-430 250.5,-430 256.5,-430 262.5,-436 262.5,-442 262.5,-442 262.5,-454 262.5,-454 262.5,-460 256.5,-466 250.5,-466"/>
<text text-anchor="middle" x="234" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M255,-336C255,-336 225,-336 225,-336 219,-336 213,-330 213,-324 213,-324 213,-312 213,-312 213,-306 219,-300 225,-300 225,-300 255,-300 255,-300 261,-300 267,-306 267,-312 267,-312 267,-324 267,-324 267,-330 261,-336 255,-336"/>
<text text-anchor="middle" x="240" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M234.81,-429.74C235.81,-408.36 237.53,-371.69 238.71,-346.44"/>
<polygon fill="black" stroke="black" points="242.21,-346.55 239.18,-336.4 235.22,-346.22 242.21,-346.55"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M273,-76C273,-76 217,-76 217,-76 211,-76 205,-70 205,-64 205,-64 205,-52 205,-52 205,-46 211,-40 217,-40 217,-40 273,-40 273,-40 279,-40 285,-46 285,-52 285,-52 285,-64 285,-64 285,-70 279,-76 273,-76"/>
<text text-anchor="middle" x="245" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M467,-76C467,-76 411,-76 411,-76 405,-76 399,-70 399,-64 399,-64 399,-52 399,-52 399,-46 405,-40 411,-40 411,-40 467,-40 467,-40 473,-40 479,-46 479,-52 479,-52 479,-64 479,-64 479,-70 473,-76 467,-76"/>
<text text-anchor="middle" x="439" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l2buses_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M675,-206C675,-206 591,-206 591,-206 585,-206 579,-200 579,-194 579,-194 579,-182 579,-182 579,-176 585,-170 591,-170 591,-170 675,-170 675,-170 681,-170 687,-176 687,-182 687,-182 687,-194 687,-194 687,-200 681,-206 675,-206"/>
<text text-anchor="middle" x="633" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M584.39,-166.42C579.58,-164.77 574.72,-163.26 570,-162 450.68,-130.12 402.05,-183.6 295,-122 276.48,-111.34 262.24,-90.92 253.78,-76.21"/>
<polygon fill="black" stroke="black" points="583.56,-169.84 594.16,-169.95 585.94,-163.26 583.56,-169.84"/>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M583.05,-165.83C544.74,-149.37 497.08,-128.29 489,-122 472.59,-109.21 458.34,-89.97 449.3,-76.12"/>
<polygon fill="black" stroke="black" points="581.99,-169.18 592.56,-169.91 584.74,-162.75 581.99,-169.18"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node23" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M661,-76C661,-76 605,-76 605,-76 599,-76 593,-70 593,-64 593,-64 593,-52 593,-52 593,-46 599,-40 605,-40 605,-40 661,-40 661,-40 667,-40 673,-46 673,-52 673,-52 673,-64 673,-64 673,-70 667,-76 661,-76"/>
<text text-anchor="middle" x="633" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M633,-159.72C633,-134.52 633,-97.84 633,-76.4"/>
<polygon fill="black" stroke="black" points="629.5,-159.74 633,-169.74 636.5,-159.74 629.5,-159.74"/>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node25" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M855,-76C855,-76 799,-76 799,-76 793,-76 787,-70 787,-64 787,-64 787,-52 787,-52 787,-46 793,-40 799,-40 799,-40 855,-40 855,-40 861,-40 867,-46 867,-52 867,-52 867,-64 867,-64 867,-70 861,-76 855,-76"/>
<text text-anchor="middle" x="827" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge15" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M693.92,-166.19C720.37,-155.43 750.78,-140.61 775,-122 791.76,-109.13 806.62,-89.9 816.12,-76.07"/>
<polygon fill="black" stroke="black" points="692.38,-163.03 684.37,-169.97 694.95,-169.54 692.38,-163.03"/>
</g>
<!-- board_cache_hierarchy_l2buses_mem_side_ports -->
<g id="node19" class="node">
<title>board_cache_hierarchy_l2buses_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M549,-206C549,-206 455,-206 455,-206 449,-206 443,-200 443,-194 443,-194 443,-182 443,-182 443,-176 449,-170 455,-170 455,-170 549,-170 549,-170 555,-170 561,-176 561,-182 561,-182 561,-194 561,-194 561,-200 555,-206 549,-206"/>
<text text-anchor="middle" x="502" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2caches_cpu_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_l2caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M706.5,-336C706.5,-336 659.5,-336 659.5,-336 653.5,-336 647.5,-330 647.5,-324 647.5,-324 647.5,-312 647.5,-312 647.5,-306 653.5,-300 659.5,-300 659.5,-300 706.5,-300 706.5,-300 712.5,-300 718.5,-306 718.5,-312 718.5,-312 718.5,-324 718.5,-324 718.5,-330 712.5,-336 706.5,-336"/>
<text text-anchor="middle" x="683" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2caches_cpu_side&#45;&gt;board_cache_hierarchy_l2buses_mem_side_ports -->
<g id="edge16" class="edge">
<title>board_cache_hierarchy_l2caches_cpu_side&#45;&gt;board_cache_hierarchy_l2buses_mem_side_ports</title>
<path fill="none" stroke="black" d="M652.74,-293.6C647.91,-290.22 642.89,-286.91 638,-284 609.29,-266.93 597.69,-270.68 570,-252 550.26,-238.68 530.61,-219.7 517.55,-206.06"/>
<polygon fill="black" stroke="black" points="650.99,-296.65 661.15,-299.67 655.09,-290.98 650.99,-296.65"/>
</g>
</g>
</svg>
