Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  2 14:39:19 2021
| Host         : FABLAB05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/GOST_Encrypt_SR_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (61)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (61)
-------------------------------------
 There are 61 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.901        0.000                      0                 1224        0.252        0.000                      0                 1216        4.500        0.000                       0                   615  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.901        0.000                      0                 1216        0.252        0.000                      0                 1216        4.500        0.000                       0                   615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          7.930        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 3.090ns (43.570%)  route 4.002ns (56.430%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=614, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[77]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[77]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/Last_read_reg_658_reg[0][36]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.569 f  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/trunc_ln_reg_668[1]_i_6/O
                         net (fo=2, unplaced)         0.460     3.029    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/trunc_ln_reg_668[1]_i_6_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     3.145 f  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/trunc_ln_reg_668[31]_i_3/O
                         net (fo=1, unplaced)         1.111     4.256    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/trunc_ln_reg_668[31]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.380 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/trunc_ln_reg_668[31]_i_2/O
                         net (fo=151, unplaced)       0.559     4.939    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/ap_CS_fsm_reg[85]
                         LUT3 (Prop_lut3_I1_O)        0.124     5.063 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/trunc_ln_reg_668[4]_i_1/O
                         net (fo=9, unplaced)         0.490     5.553    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/trunc_ln_fu_227_p4[4]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.677 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__0_i_6/O
                         net (fo=1, unplaced)         0.000     5.677    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__0_i_6_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.190 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     6.190    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.307 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.307    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.424 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.424    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.541 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     6.541    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.658    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.775 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     6.775    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.112 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/S_fu_279_p2_carry__6/O[1]
                         net (fo=4, unplaced)         0.623     7.735    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/S_fu_279_p2[5]
                         LUT4 (Prop_lut4_I1_O)        0.330     8.065 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/g1_b2__1/O
                         net (fo=1, unplaced)         0.000     8.065    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/g1_b2__1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=614, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/q0_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  2.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=614, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[113]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[113]/Q
                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/Last_read_reg_658_reg[0][54]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.803 r  bd_0_i/hls_inst/inst/grp_GOST_Crypt_Step_fu_217/GOST_Table_U/ap_CS_fsm[66]_i_1/O
                         net (fo=3, unplaced)         0.000     0.803    bd_0_i/hls_inst/inst/ap_NS_fsm[66]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=614, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[66]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[66]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                bd_0_i/hls_inst/inst/Cur_Part_Size_reg_845_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/Cur_Part_Size_reg_845_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/Cur_Part_Size_reg_845_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.930ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.930ns  (required time - arrival time)
  Source:                 Data_i[0]
                            (input port)
  Destination:            Data_o[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT5=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  Data_i[0] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/Data_i[0]
                         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/Data_o[0]_INST_0/O
                         net (fo=0)                   0.973     2.070    Data_o[0]
                                                                      r  Data_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                  7.930    





