{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711004350964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711004350964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 09:59:10 2024 " "Processing started: Thu Mar 21 09:59:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711004350964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711004350964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ComplexCPU -c ComplexCPU --convert_bdf_to_verilog=\"C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off ComplexCPU -c ComplexCPU --convert_bdf_to_verilog=\"C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/GPR_selector.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711004350964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr_selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpr_selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_selector " "Found entity 1: GPR_selector" {  } { { "gpr_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/gpr_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711004351194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711004351194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711004351214 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "sel2\[3..0\] sel " "Bus \"sel2\[3..0\]\" found using same base name as \"sel\", which might lead to a name conflict." {  } { { "gpr_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/gpr_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Design Software" 0 -1 1711004351214 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "sel " "Converted elements in bus name \"sel\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel\[3..0\] sel3..0 " "Converted element name(s) from \"sel\[3..0\]\" to \"sel3..0\"" {  } { { "gpr_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/gpr_selector.bdf" { { 72 280 327 89 "sel\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1711004351224 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel\[3..0\] sel3..0 " "Converted element name(s) from \"sel\[3..0\]\" to \"sel3..0\"" {  } { { "gpr_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/gpr_selector.bdf" { { 192 64 128 209 "sel\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1711004351224 ""}  } { { "gpr_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/gpr_selector.bdf" { { 72 280 327 89 "sel\[3..0\]" "" } { 192 64 128 209 "sel\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Design Software" 0 -1 1711004351224 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "sel2 " "Converted elements in bus name \"sel2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel2\[3..0\] sel23..0 " "Converted element name(s) from \"sel2\[3..0\]\" to \"sel23..0\"" {  } { { "gpr_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/gpr_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1711004351224 ""}  } { { "gpr_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/CPU Designs/Complex CPU/gpr_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Design Software" 0 -1 1711004351224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 6 s Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711004351244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 09:59:11 2024 " "Processing ended: Thu Mar 21 09:59:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711004351244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711004351244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711004351244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711004351244 ""}
