
<html><head><title>Coercion for SystemVerilog Interfaces, Program, or Checker Blocks</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669043" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Coercion for SystemVerilog Interfaces, Program, or Checker Blocks" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed Signal,Analog Mixed Signal,Explorer,AMS Designer,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SV-MS,SV-MS,AMS Designer, SystemVerilog Mixed-Signal," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669043" />
<meta name="NextFile" content="Using_Wildcard_Named_Port_Connections_in_SV_Bind_Statements.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Connecting_SystemVerilog_Hierarchical_UDT_to_Electrical.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Coercion for SystemVerilog Interfaces, Program, or Checker Blocks" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Connecting_SystemVerilog_Hierarchical_UDT_to_Electrical.html" title="Connecting_SystemVerilog_Hierarchical_UDT_to_Electrical">Connecting_SystemVerilog_Hiera ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Using_Wildcard_Named_Port_Connections_in_SV_Bind_Statements.html" title="Using_Wildcard_Named_Port_Connections_in_SV_Bind_Statements">Using_Wildcard_Named_Port_Conn ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Coercion for SystemVerilog Interfaces, Program, or Checker Blocks</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="CoercionforSystemVerilogInterfaces,Program,orCheckerBlocks-coercion_SVinterface_Pgm_Checkerblocks"></span>The elaborator&#160;allows wreal coercion within SV interfaces and program blocks through the use of the&#160;<code style="letter-spacing: 0.0px;">-rnm_tech</code>&#160;option or ie card.&#160;However, when an SV interface is instantiated within any of the following:</p>
<ul><li>another SystemVerilog interface (nested interfaces)</li><li>a SystemVerilog program block</li><li>a SystemVerilog checker</li></ul>
<p>&#160;This wreal coercion (involving wreal datatypes) can result in real-to-logic connections inside the SV interface or program block,&#160;causing the simulator to output the following error message:</p>

<p><code>*E,CUINMI : connect module instantiation is not allowed inside an interface.</code></p>

<p>This error occurs because the elaborator is attempting to insert a connect module within the SV interface of program block, which is not allowed as per the IEEE 1800-2012 LRM. The IEEE 1800-2012 states specifically an SV interface or program block cannot instantiate modules and this restriction extends to connect modules.&#160;This restriction affects large complex designs where wreal coercion can be difficult to predict.</p>

<p>Therefore, you must&#160;use the -<code>sv_ms</code>&#160;option to enable wreal coercion in connections where SV interface is instantiated within another SV interface or SV checker is instantiated within an SV interface, or program block.</p>

<p>This improves how the elaborator executes wreal coercion within an SV interface or program block to prevent connect module insertion within them.</p>

<p>The following use case scenarios with examples describes how to use coercion within SV interfaces and program blocks. The examples mentioned use SV interfaces to illustrate the enhanced wreal coercion functionality.</p>
<ul><li>If a net is declared internally in an SV interface, program block, or checker or as an SV interface, program block, or checker port, it is coercible if all SV interface, program block, or checker instance port lists that it is directly connected to are also coercible. See&#160;<a href="#CoercionforSystemVerilogInterfaces,Program,orCheckerBlocks-coercion_svi_case1">Use Case 1</a>.</li><li>If a nested SV interface, program block, or checker net/port is incoercible, a connect module is inserted at the boundary of the top most SV interface, program block, or checker to make the connection. However, connect modules are not inserted inside of an SV interface, program, or checker. See&#160;<a href="#CoercionforSystemVerilogInterfaces,Program,orCheckerBlocks-coercion_svi_case2">Use Case 2</a>.</li><li>If an SV interface, program block, or checker net/port is incoercible and is directly connected to an SV interface, program block, or checker instance port that has a type mismatch , then normal SV port semantic rules are applied to connect the ports. And, no connect module is inserted.&#160;See&#160;<a href="#CoercionforSystemVerilogInterfaces,Program,orCheckerBlocks-coercion_svi_case4">Use Case 4</a>.</li></ul><div class="pbi_avoid">
<p><strong>Use Case 1</strong>: <strong>Nested Interface Declaration with Coercible Wire Ports</strong><span class="confluence-anchor-link" id="CoercionforSystemVerilogInterfaces,Program,orCheckerBlocks-coercion_svi_case1"></span></p>

<p>In this example&#160;<code>top.IF2.y</code>&#160;and&#160;<code>top.IF2.IF1.x</code>&#160;are both coercible so both of them coerce to wreal because top.z coerces to wreal due to it&#39;s connection to the real variable&#160;<code>top.C.z</code>. No connectmodule (CM) is required in this case as the whole wire path coerces to wreal.</p>

<p><code>interface inf1 (inout wire x);</code><br /><code>endinterface</code></p>

<p><code>interface inf2 (inout wire y);</code><br /><code>&#160; &#160; inf1 IF1(y);</code><br /><code>endinterface</code></p>

<p><code>module top();</code><br /><code>&#160; &#160; wire z;</code><br /><code>&#160; &#160; inf2 IF2(z);</code><br /><code>&#160; &#160; &#160; child C(z);</code><br /><code>endmodule</code></p>

<p><code>module child (output var real r);</code><br /><code>endmodule</code></p>
</div>
<div class="pbi_avoid">
<p><strong>Use Case 2</strong>: <strong>Nested Interface Declaration with Incoercible Wire Ports</strong>&#160;<span class="confluence-anchor-link" id="CoercionforSystemVerilogInterfaces,Program,orCheckerBlocks-coercion_svi_case2"></span></p>

<p>In the following example&#160;<code>top.IF2.IF1.x</code>&#160;is incoercible because it is used in the sensitivity list of an always block. This means that&#160;<code>top.IF2.y</code>&#160;is incoercible because it is connected to&#160;<code>top.IF2.IF1.x</code>. The net <code>top.z</code> coerces to wreal due to it&#39;s connection to the real port&#160;<code>top.C.r</code>. An R2L connect module is inserted in top to make the connection between&#160;<code>top.z</code>&#160;and&#160;<code>top.IF2.y</code>.</p>

<p><code>interface inf1 (inout wire x);</code><br /><code>&#160; &#160; always @(x) $display(&quot;X=%d&quot;, x);</code><br /><code>endinterface</code></p>

<p><code>interface inf2 (inout wire y);</code><br /><code>&#160; &#160; inf1 IF1(y);</code><br /><code>endinterface&#160;&#160;</code></p>

<p><code>module top();</code><br /><code>&#160; &#160; wire z;</code><br /><code>&#160; &#160; inf2 IF2(z);</code><br /><code>&#160; &#160; child C(z);</code><br /><code>endmodule</code></p>

<p><code>module child (output var real r);</code><br /><code>endmodule</code></p>
</div>
<div class="pbi_avoid">
<p><strong>Use Case 3</strong>: <strong>Nested Interface Declaration with Coercible Net and Real Var Connection</strong>&#160;<span class="confluence-anchor-link" id="CoercionforSystemVerilogInterfaces,Program,orCheckerBlocks-coercion_svi_case3"></span></p>

<p>In the following example&#160;<code>top.IF2.y</code>&#160;coerces to wreal because all of it&#39;s internal interface port connections are coercible. This means that&#160;<code>top.z</code>&#160;coerces to wreal. Since the entire path is real, no connect module is required.</p>

<p><code>interface inf1 (input real rr);</code><br /><code>endinterface</code></p>

<p><code>interface inf2 (inout wire y);</code><br /><code>&#160; &#160; inf1 IF1(y);</code><br /><code>endinterface</code></p>

<p><code>module top();</code><br /><code>&#160; &#160; wire z;</code><br /><code>&#160; &#160; inf2 IF2(z);</code><br /><code>&#160; &#160; child C(z);</code><br /><code>endmodule</code></p>
</div>
<div class="pbi_avoid">
<p><strong>Use Case 4</strong>: <strong>Nested Interface Declaration with Incoercible Net and Real Var Connection&#160;</strong><span class="confluence-anchor-link" id="CoercionforSystemVerilogInterfaces,Program,orCheckerBlocks-coercion_svi_case4"></span></p>

<p>In the following example&#160;<code>top.IF2.y</code>&#160;is incoercible because it is used in the sensitivity list of an always block. No connect module is inserted between&#160;<code>top.IF2.y</code>&#160;and&#160;<code>top.IF2.IF1.x</code>. The SV port semantic rules are applied and the integral value of&#160;<code>top.IF2.y</code>&#160;is converted to real and assigned to&#160;<code>top.X</code>.</p>

<p><code>interface inf1 (input var real rr);</code><br /><code>endinterface</code></p>

<p><code>interface inf2 (inout wire y);</code><br /><code>&#160; &#160; always @(y) $display(&quot;y=%d&quot;, y);</code><br /><code>&#160; &#160; inf1 IF1(y);</code><br /><code>endinterface</code></p>

<p><code>module top();</code><br /><code>&#160; &#160; wire z;</code><br /><code>&#160; &#160; inf2 IF2(z);</code></p>

<p><code>&#160; &#160; child C(z);</code><br /><code>endmodule</code></p>

<p><code>module child (output var real r);</code><br /><code>endmodule&#160;</code></p>
</div>
<div class="pbi_avoid">
<p><strong>Use Case 5</strong>: <strong>Non-Nested Coercible Direct Interface Port Connection in Module Scope</strong>&#160;<span class="confluence-anchor-link" id="CoercionforSystemVerilogInterfaces,Program,orCheckerBlocks-coercion_svi_case5"></span></p>

<p>In the following example&#160;<code>top.IF1.x</code>&#160;and&#160;<code>top.IF2.y</code>&#160;should both coerce to wreal because both of them are coercible and&#160;<code>top.z</code>&#160;is connected to the real variable&#160;<code>top.C.r</code>. The entire path is real and no connect module is required.</p>

<p><code>interface inf1 (inout wire x);</code><br /><code>endinterface</code></p>

<p><code>interface inf2 (inout wire y);</code><br /><code>endinterface</code></p>

<p><code>module top();</code><br /><code>&#160; &#160; wire z;</code><br /><code>&#160; &#160; inf1 IF1(z);</code><br /><code>&#160; &#160; inf2 IF2(IF1.x);</code><br /><code>&#160; &#160; child C(z);</code><br /><code>endmodule</code></p>

<p><code>module child (output var real r);</code><br /><code>endmodule</code></p>
</div>
<div class="pbi_avoid">
<p><strong>Use Case 6</strong><span>: </span><strong>Non-Nested Incoercible Direct Interface Port Connection in Module Scope&#160;</strong><span class="confluence-anchor-link" id="CoercionforSystemVerilogInterfaces,Program,orCheckerBlocks-coercion_svi_case6"></span></p>

<p>In the following example&#160;<code>top.IF1.x</code>&#160;coerces to wreal; however,&#160;<code>top.IF2.y</code>&#160;is incoercible because it is used in the sensitivity list of an always block. A connectmodule is inserted in the scope of instance top between the OOMR&#160;<code>IF1.x</code>&#160;and&#160;<code>top.IF2.y</code>.</p>

<p><code>interface inf1 (inout wire x);</code><br /><code>endinterface</code></p>

<p><code>interface inf2 (inout wire y);</code><br /><code>&#160; &#160; always @(y) $display(&quot;y=%d&quot;, y);</code><br /><code>endinterface</code></p>

<p><code>module top();</code><br /><code>&#160; &#160; wire z;</code><br /><code>&#160; &#160; inf1 IF1(z)</code><br /><code>&#160; &#160; inf2 IF2(IF1.x);&#160;&#160;</code></p>

<p><br /></p>

<p><code>&#160;&#160;&#160;&#160;child C(z);</code><br /><code>endmodule</code></p>

<p><code>module child (output var real r);</code><br /><code>endmodule</code></p>
</div>

<p><br /></p>
<h5 id="CoercionforSystemVerilogInterfaces,Program,orCheckerBlocks-RelatedTopic">Related Topic</h5><ul><li><a href="Features_Enabled_Using_the_-sv_ms_Option.html">Features Enabled Using the -sv_ms Option</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Connecting_SystemVerilog_Hierarchical_UDT_to_Electrical.html" id="prev" title="Connecting_SystemVerilog_Hierarchical_UDT_to_Electrical">Connecting_SystemVerilog_Hiera ...</a></em></b><b><em><a href="Using_Wildcard_Named_Port_Connections_in_SV_Bind_Statements.html" id="nex" title="Using_Wildcard_Named_Port_Connections_in_SV_Bind_Statements">Using_Wildcard_Named_Port_Conn ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>