$date
	Thu Nov  4 13:25:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " hard_write $end
$var wire 32 # num1 [31:0] $end
$var wire 32 $ num2 [31:0] $end
$var wire 1 % rst $end
$var wire 32 & x9 [31:0] $end
$var wire 32 ' x8 [31:0] $end
$var wire 32 ( x7 [31:0] $end
$var wire 32 ) x6 [31:0] $end
$var wire 32 * x5 [31:0] $end
$var wire 32 + x4 [31:0] $end
$var wire 32 , x31 [31:0] $end
$var wire 32 - x30 [31:0] $end
$var wire 32 . x3 [31:0] $end
$var wire 32 / x29 [31:0] $end
$var wire 32 0 x28 [31:0] $end
$var wire 32 1 x27 [31:0] $end
$var wire 32 2 x26 [31:0] $end
$var wire 32 3 x25 [31:0] $end
$var wire 32 4 x24 [31:0] $end
$var wire 32 5 x23 [31:0] $end
$var wire 32 6 x22 [31:0] $end
$var wire 32 7 x21 [31:0] $end
$var wire 32 8 x20 [31:0] $end
$var wire 32 9 x2 [31:0] $end
$var wire 32 : x19 [31:0] $end
$var wire 32 ; x18 [31:0] $end
$var wire 32 < x17 [31:0] $end
$var wire 32 = x16 [31:0] $end
$var wire 32 > x15 [31:0] $end
$var wire 32 ? x14 [31:0] $end
$var wire 32 @ x13 [31:0] $end
$var wire 32 A x12 [31:0] $end
$var wire 32 B x11 [31:0] $end
$var wire 32 C x10 [31:0] $end
$var wire 32 D x1 [31:0] $end
$var wire 32 E x0 [31:0] $end
$var wire 1 F wr_enM $end
$var wire 1 G wr_enE $end
$var wire 1 H wr_en $end
$var wire 2 I wb_selW [1:0] $end
$var wire 2 J wb_selM [1:0] $end
$var wire 2 K wb_selE [1:0] $end
$var wire 2 L wb_sel [1:0] $end
$var wire 1 M unsign $end
$var wire 1 N sel_BE $end
$var wire 1 O sel_B $end
$var wire 1 P sel_AE $end
$var wire 1 Q sel_A $end
$var wire 32 R rs2_E [31:0] $end
$var wire 32 S rs1_E [31:0] $end
$var wire 32 T result [31:0] $end
$var wire 1 U reg_wrW $end
$var wire 1 V reg_wrM $end
$var wire 1 W reg_wrE $end
$var wire 1 X reg_wr $end
$var wire 32 Y rdata2 [31:0] $end
$var wire 32 Z rdata1 [31:0] $end
$var wire 32 [ rdata [31:0] $end
$var wire 1 \ rd_enM $end
$var wire 1 ] rd_enE $end
$var wire 1 ^ rd_en $end
$var wire 3 _ br_typeE [2:0] $end
$var wire 3 ` br_type [2:0] $end
$var wire 1 a br_taken $end
$var wire 4 b alu_opE [3:0] $end
$var wire 4 c alu_op [3:0] $end
$var wire 32 d WD_M [31:0] $end
$var wire 32 e RD_W [31:0] $end
$var wire 32 f PC_W [31:0] $end
$var wire 32 g PC_M [31:0] $end
$var wire 32 h PC_E [31:0] $end
$var wire 32 i PC_D [31:0] $end
$var wire 32 j PC [31:0] $end
$var wire 32 k Instruction_W [31:0] $end
$var wire 32 l Instruction_M [31:0] $end
$var wire 32 m Instruction_E [31:0] $end
$var wire 32 n Instruction_D [31:0] $end
$var wire 32 o Instruction [31:0] $end
$var wire 32 p Immediate_Value_E [31:0] $end
$var wire 32 q Immediate_Value [31:0] $end
$var wire 32 r ALU_out_W [31:0] $end
$var wire 32 s ALU_out_M [31:0] $end
$var wire 32 t ALU_out [31:0] $end
$var reg 32 u A [31:0] $end
$var reg 32 v B [31:0] $end
$var reg 32 w wdata [31:0] $end
$scope module al $end
$var wire 32 x A [31:0] $end
$var wire 32 y B [31:0] $end
$var wire 4 z alu_op [3:0] $end
$var reg 32 { ALU_out [31:0] $end
$upscope $end
$scope module bcond $end
$var wire 3 | br_type [2:0] $end
$var wire 32 } B [31:0] $end
$var wire 32 ~ A [31:0] $end
$var reg 1 a br_taken $end
$upscope $end
$scope module cont $end
$var wire 7 !" opcode [6:0] $end
$var wire 7 "" func7 [6:0] $end
$var wire 3 #" func3 [2:0] $end
$var wire 32 $" Instruction [31:0] $end
$var reg 4 %" alu_op [3:0] $end
$var reg 3 &" br_type [2:0] $end
$var reg 1 ^ rd_en $end
$var reg 1 X reg_wr $end
$var reg 1 Q sel_A $end
$var reg 1 O sel_B $end
$var reg 1 M unsign $end
$var reg 2 '" wb_sel [1:0] $end
$var reg 1 H wr_en $end
$upscope $end
$scope module dmem $end
$var wire 1 ! clk $end
$var wire 1 " hard_write $end
$var wire 32 (" num1 [31:0] $end
$var wire 32 )" num2 [31:0] $end
$var wire 1 % rst $end
$var wire 1 F wr_en $end
$var wire 32 *" wdata [31:0] $end
$var wire 1 \ rd_en $end
$var wire 32 +" addr [31:0] $end
$var reg 32 ," rdata [31:0] $end
$var reg 32 -" result [31:0] $end
$var integer 32 ." i [31:0] $end
$upscope $end
$scope module ig $end
$var wire 1 M unsign $end
$var wire 7 /" opcode [6:0] $end
$var wire 32 0" Instruction [31:0] $end
$var reg 32 1" Immediate_Value [31:0] $end
$upscope $end
$scope module im $end
$var wire 32 2" Address [31:0] $end
$var reg 32 3" Instruction [31:0] $end
$upscope $end
$scope module pc $end
$var wire 1 a br_taken $end
$var wire 1 ! clk $end
$var wire 1 " hard_write $end
$var wire 1 % rst $end
$var wire 32 4" ALU_out [31:0] $end
$var reg 32 5" PC [31:0] $end
$upscope $end
$scope module pipeline_decode $end
$var wire 32 6" Instruction [31:0] $end
$var wire 32 7" PC [31:0] $end
$var wire 1 ! clk $end
$var reg 32 8" Instruction_D [31:0] $end
$var reg 32 9" PC_D [31:0] $end
$upscope $end
$scope module pipeline_execute $end
$var wire 32 :" Immediate_Value [31:0] $end
$var wire 32 ;" Instruction_D [31:0] $end
$var wire 32 <" PC_D [31:0] $end
$var wire 4 =" alu_op [3:0] $end
$var wire 3 >" br_type [2:0] $end
$var wire 1 ! clk $end
$var wire 1 ^ rd_en $end
$var wire 1 X reg_wr $end
$var wire 1 Q sel_A $end
$var wire 1 O sel_B $end
$var wire 2 ?" wb_sel [1:0] $end
$var wire 1 H wr_en $end
$var wire 32 @" rdata2 [31:0] $end
$var wire 32 A" rdata1 [31:0] $end
$var reg 32 B" Immediate_Value_E [31:0] $end
$var reg 32 C" Instruction_E [31:0] $end
$var reg 32 D" PC_E [31:0] $end
$var reg 4 E" alu_opE [3:0] $end
$var reg 3 F" br_typeE [2:0] $end
$var reg 1 ] rd_enE $end
$var reg 1 W reg_wrE $end
$var reg 32 G" rs1_E [31:0] $end
$var reg 32 H" rs2_E [31:0] $end
$var reg 1 P sel_AE $end
$var reg 1 N sel_BE $end
$var reg 2 I" wb_selE [1:0] $end
$var reg 1 G wr_enE $end
$upscope $end
$scope module pipeline_memory $end
$var wire 32 J" ALU_out_E [31:0] $end
$var wire 32 K" Instruction_E [31:0] $end
$var wire 32 L" PC_E [31:0] $end
$var wire 32 M" WD_E [31:0] $end
$var wire 1 ! clk $end
$var wire 1 ] rd_enE $end
$var wire 1 W reg_wrE $end
$var wire 2 N" wb_selE [1:0] $end
$var wire 1 G wr_enE $end
$var reg 32 O" ALU_out_M [31:0] $end
$var reg 32 P" Instruction_M [31:0] $end
$var reg 32 Q" PC_M [31:0] $end
$var reg 32 R" WD_M [31:0] $end
$var reg 1 \ rd_enM $end
$var reg 1 V reg_wrM $end
$var reg 2 S" wb_selM [1:0] $end
$var reg 1 F wr_enM $end
$upscope $end
$scope module pipeline_writeback $end
$var wire 32 T" ALU_out_M [31:0] $end
$var wire 32 U" Instruction_M [31:0] $end
$var wire 32 V" PC_M [31:0] $end
$var wire 32 W" RD_M [31:0] $end
$var wire 1 ! clk $end
$var wire 1 V reg_wrM $end
$var wire 2 X" wb_selM [1:0] $end
$var reg 32 Y" ALU_out_W [31:0] $end
$var reg 32 Z" Instruction_W [31:0] $end
$var reg 32 [" PC_W [31:0] $end
$var reg 32 \" RD_W [31:0] $end
$var reg 1 U reg_wrW $end
$var reg 2 ]" wb_selW [1:0] $end
$upscope $end
$scope module rf $end
$var wire 1 ! clk $end
$var wire 5 ^" raddr1 [4:0] $end
$var wire 5 _" raddr2 [4:0] $end
$var wire 1 U reg_wr $end
$var wire 1 % rst $end
$var wire 5 `" waddr [4:0] $end
$var wire 32 a" wdata [31:0] $end
$var reg 32 b" rdata1 [31:0] $end
$var reg 32 c" rdata2 [31:0] $end
$var reg 32 d" x0 [31:0] $end
$var reg 32 e" x1 [31:0] $end
$var reg 32 f" x10 [31:0] $end
$var reg 32 g" x11 [31:0] $end
$var reg 32 h" x12 [31:0] $end
$var reg 32 i" x13 [31:0] $end
$var reg 32 j" x14 [31:0] $end
$var reg 32 k" x15 [31:0] $end
$var reg 32 l" x16 [31:0] $end
$var reg 32 m" x17 [31:0] $end
$var reg 32 n" x18 [31:0] $end
$var reg 32 o" x19 [31:0] $end
$var reg 32 p" x2 [31:0] $end
$var reg 32 q" x20 [31:0] $end
$var reg 32 r" x21 [31:0] $end
$var reg 32 s" x22 [31:0] $end
$var reg 32 t" x23 [31:0] $end
$var reg 32 u" x24 [31:0] $end
$var reg 32 v" x25 [31:0] $end
$var reg 32 w" x26 [31:0] $end
$var reg 32 x" x27 [31:0] $end
$var reg 32 y" x28 [31:0] $end
$var reg 32 z" x29 [31:0] $end
$var reg 32 {" x3 [31:0] $end
$var reg 32 |" x30 [31:0] $end
$var reg 32 }" x31 [31:0] $end
$var reg 32 ~" x4 [31:0] $end
$var reg 32 !# x5 [31:0] $end
$var reg 32 "# x6 [31:0] $end
$var reg 32 ## x7 [31:0] $end
$var reg 32 $# x8 [31:0] $end
$var reg 32 %# x9 [31:0] $end
$var integer 32 &# i [31:0] $end
$upscope $end
$upscope $end
$scope module top $end
$scope module al $end
$upscope $end
$scope module bcond $end
$upscope $end
$scope module cont $end
$upscope $end
$scope module dmem $end
$upscope $end
$scope module ig $end
$upscope $end
$scope module im $end
$upscope $end
$scope module pc $end
$upscope $end
$scope module pipeline_decode $end
$upscope $end
$scope module pipeline_execute $end
$upscope $end
$scope module pipeline_memory $end
$upscope $end
$scope module pipeline_writeback $end
$upscope $end
$scope module rf $end
$upscope $end
$upscope $end
$scope module top $end
$scope module al $end
$upscope $end
$scope module bcond $end
$upscope $end
$scope module cont $end
$upscope $end
$scope module dmem $end
$upscope $end
$scope module ig $end
$upscope $end
$scope module im $end
$upscope $end
$scope module pc $end
$upscope $end
$scope module pipeline_decode $end
$upscope $end
$scope module pipeline_execute $end
$upscope $end
$scope module pipeline_memory $end
$upscope $end
$scope module pipeline_writeback $end
$upscope $end
$scope module rf $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
b0 N"
bx M"
bx L"
bx K"
bx J"
b0 I"
bx H"
bx G"
b111 F"
b0 E"
bx D"
bx C"
b0 B"
bx A"
bx @"
b0 ?"
b111 >"
b0 ="
bx <"
bx ;"
b0 :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
b0 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
b100 )"
b10 ("
b0 '"
b111 &"
b0 %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
b111 |
bx {
b0 z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
b0 q
b0 p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
b0 c
b0 b
0a
b111 `
b111 _
0^
0]
x\
bx [
bx Z
bx Y
0X
xW
xV
xU
bx T
bx S
bx R
0Q
0P
0O
0N
0M
b0 L
b0 K
bx J
bx I
0H
0G
xF
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
1%
b100 $
b10 #
z"
1!
$end
#5000
b0 ,
b0 }"
b0 -
b0 |"
b0 /
b0 z"
b0 0
b0 y"
b0 1
b0 x"
b0 2
b0 w"
b0 3
b0 v"
b0 4
b0 u"
b0 5
b0 t"
b0 6
b0 s"
b0 7
b0 r"
b0 8
b0 q"
b0 :
b0 o"
b0 ;
b0 n"
b0 <
b0 m"
b0 =
b0 l"
b0 >
b0 k"
b0 ?
b0 j"
b0 @
b0 i"
b0 A
b0 h"
b0 B
b0 g"
b0 C
b0 f"
b0 &
b0 %#
b0 '
b0 $#
b0 (
b0 ##
b0 )
b0 "#
b0 *
b0 !#
b0 +
b0 ~"
b0 .
b0 {"
b0 9
b0 p"
b0 D
b0 e"
b0 E
b0 d"
0W
b100000 &#
0!
#10000
0%
b0 o
b0 3"
b0 6"
b0 j
b0 2"
b0 5"
b0 7"
b0 J
b0 S"
b0 X"
0\
0F
b100000000 ."
1!
#15000
0V
0!
#20000
b0 Y
b0 @"
b0 c"
b0 Z
b0 A"
b0 b"
b111100000000010100010011 o
b111100000000010100010011 3"
b111100000000010100010011 6"
b0 /"
b0 #"
b0 ""
b0 !"
b0 _"
b0 ^"
b0 n
b0 $"
b0 0"
b0 8"
b0 ;"
b0 i
b0 9"
b0 <"
b0 I
b0 ]"
b100 j
b100 2"
b100 5"
b100 7"
b0 T
b0 -"
1!
#25000
0U
0!
#30000
b0 t
b0 {
b0 J"
b1111 q
b1111 1"
b1111 :"
b1000000000000010110010011 o
b1000000000000010110010011 3"
b1000000000000010110010011 6"
b0 v
b0 y
b0 u
b0 x
b1 L
b1 '"
b1 ?"
1^
1O
1X
b10011 /"
b10011 !"
b1111 _"
b1000 j
b1000 2"
b1000 5"
b1000 7"
b0 m
b0 C"
b0 K"
b0 R
b0 }
b0 H"
b0 M"
b0 S
b0 ~
b0 G"
b0 h
b0 D"
b0 L"
b111100000000010100010011 n
b111100000000010100010011 $"
b111100000000010100010011 0"
b111100000000010100010011 8"
b111100000000010100010011 ;"
b100 i
b100 9"
b100 <"
1!
#35000
1W
0!
#40000
b1111 t
b1111 {
b1111 J"
b10000 q
b10000 1"
b10000 :"
b1111 v
b1111 y
b1000100000000011000010011 o
b1000100000000011000010011 3"
b1000100000000011000010011 6"
b10000 _"
b1000000000000010110010011 n
b1000000000000010110010011 $"
b1000000000000010110010011 0"
b1000000000000010110010011 8"
b1000000000000010110010011 ;"
b1000 i
b1000 9"
b1000 <"
1N
1]
b1 K
b1 I"
b1 N"
b111100000000010100010011 m
b111100000000010100010011 C"
b111100000000010100010011 K"
b1111 p
b1111 B"
b100 h
b100 D"
b100 L"
b0 l
b0 P"
b0 U"
b0 d
b0 *"
b0 R"
b0 s
b0 +"
b0 4"
b0 O"
b0 T"
b0 g
b0 Q"
b0 V"
b1100 j
b1100 2"
b1100 5"
b1100 7"
1!
#45000
1V
0!
#50000
b10000 t
b10000 {
b10000 J"
b1001000000000011010010011 o
b1001000000000011010010011 3"
b1001000000000011010010011 6"
b100 w
b100 a"
b10000 v
b10000 y
b10001 q
b10001 1"
b10001 :"
b0 `"
b10001 _"
b10000 j
b10000 2"
b10000 5"
b10000 7"
b0 k
b0 Z"
b0 r
b0 Y"
b0 f
b0 ["
b1 J
b1 S"
b1 X"
b111100000000010100010011 l
b111100000000010100010011 P"
b111100000000010100010011 U"
b1111 s
b1111 +"
b1111 4"
b1111 O"
b1111 T"
b100 g
b100 Q"
b100 V"
b1000000000000010110010011 m
b1000000000000010110010011 C"
b1000000000000010110010011 K"
b10000 p
b10000 B"
b1000 h
b1000 D"
b1000 L"
b1000100000000011000010011 n
b1000100000000011000010011 $"
b1000100000000011000010011 0"
b1000100000000011000010011 8"
b1000100000000011000010011 ;"
b1100 i
b1100 9"
b1100 <"
1!
#55000
1U
0!
#60000
b10001 t
b10001 {
b10001 J"
b10010 q
b10010 1"
b10010 :"
b10001 v
b10001 y
b1111 w
b1111 a"
b1001100000000011100010011 o
b1001100000000011100010011 3"
b1001100000000011100010011 6"
b10010 _"
b1010 `"
b1001000000000011010010011 n
b1001000000000011010010011 $"
b1001000000000011010010011 0"
b1001000000000011010010011 8"
b1001000000000011010010011 ;"
b10000 i
b10000 9"
b10000 <"
b1000100000000011000010011 m
b1000100000000011000010011 C"
b1000100000000011000010011 K"
b10001 p
b10001 B"
b1100 h
b1100 D"
b1100 L"
b1000000000000010110010011 l
b1000000000000010110010011 P"
b1000000000000010110010011 U"
b10000 s
b10000 +"
b10000 4"
b10000 O"
b10000 T"
b1000 g
b1000 Q"
b1000 V"
b1 I
b1 ]"
b111100000000010100010011 k
b111100000000010100010011 Z"
b1111 r
b1111 Y"
b100 f
b100 ["
b10100 j
b10100 2"
b10100 5"
b10100 7"
1!
#65000
b1111 C
b1111 f"
0!
#70000
b10010 t
b10010 {
b10010 J"
bx o
bx 3"
bx 6"
b10000 w
b10000 a"
b10010 v
b10010 y
b10011 q
b10011 1"
b10011 :"
b1011 `"
b10011 _"
b11000 j
b11000 2"
b11000 5"
b11000 7"
b1000000000000010110010011 k
b1000000000000010110010011 Z"
b10000 r
b10000 Y"
b1000 f
b1000 ["
b1000100000000011000010011 l
b1000100000000011000010011 P"
b1000100000000011000010011 U"
b10001 s
b10001 +"
b10001 4"
b10001 O"
b10001 T"
b1100 g
b1100 Q"
b1100 V"
b1001000000000011010010011 m
b1001000000000011010010011 C"
b1001000000000011010010011 K"
b10010 p
b10010 B"
b10000 h
b10000 D"
b10000 L"
b1001100000000011100010011 n
b1001100000000011100010011 $"
b1001100000000011100010011 0"
b1001100000000011100010011 8"
b1001100000000011100010011 ;"
b10100 i
b10100 9"
b10100 <"
1!
#75000
b10000 B
b10000 g"
0!
#80000
b10011 t
b10011 {
b10011 J"
bx Y
bx @"
bx c"
bx Z
bx A"
bx b"
b0 q
b0 1"
b0 :"
b10011 v
b10011 y
b10001 w
b10001 a"
b0 L
b0 '"
b0 ?"
0^
0O
0X
bx /"
bx #"
bx ""
bx !"
bx _"
bx ^"
b1100 `"
bx n
bx $"
bx 0"
bx 8"
bx ;"
b11000 i
b11000 9"
b11000 <"
b1001100000000011100010011 m
b1001100000000011100010011 C"
b1001100000000011100010011 K"
b10011 p
b10011 B"
b10100 h
b10100 D"
b10100 L"
b1001000000000011010010011 l
b1001000000000011010010011 P"
b1001000000000011010010011 U"
b10010 s
b10010 +"
b10010 4"
b10010 O"
b10010 T"
b10000 g
b10000 Q"
b10000 V"
b1000100000000011000010011 k
b1000100000000011000010011 Z"
b10001 r
b10001 Y"
b1100 f
b1100 ["
b11100 j
b11100 2"
b11100 5"
b11100 7"
1!
#85000
b10001 A
b10001 h"
0W
0!
#90000
bx t
bx {
bx J"
b10010 w
b10010 a"
bx v
bx y
bx u
bx x
b1101 `"
b100000 j
b100000 2"
b100000 5"
b100000 7"
b1001000000000011010010011 k
b1001000000000011010010011 Z"
b10010 r
b10010 Y"
b10000 f
b10000 ["
b1001100000000011100010011 l
b1001100000000011100010011 P"
b1001100000000011100010011 U"
b10011 s
b10011 +"
b10011 4"
b10011 O"
b10011 T"
b10100 g
b10100 Q"
b10100 V"
0N
0]
b0 K
b0 I"
b0 N"
bx m
bx C"
bx K"
b0 p
b0 B"
bx R
bx }
bx H"
bx M"
bx S
bx ~
bx G"
b11000 h
b11000 D"
b11000 L"
b11100 i
b11100 9"
b11100 <"
1!
#95000
b10010 @
b10010 i"
0V
0!
#100000
b10011 w
b10011 a"
b1110 `"
b100000 i
b100000 9"
b100000 <"
b11100 h
b11100 D"
b11100 L"
b0 J
b0 S"
b0 X"
bx l
bx P"
bx U"
bx d
bx *"
bx R"
bx s
bx +"
bx 4"
bx O"
bx T"
b11000 g
b11000 Q"
b11000 V"
b1001100000000011100010011 k
b1001100000000011100010011 Z"
b10011 r
b10011 Y"
b10100 f
b10100 ["
b100100 j
b100100 2"
b100100 5"
b100100 7"
1!
#105000
b10011 ?
b10011 j"
0U
0!
#110000
b11100 w
b11100 a"
bx `"
b101000 j
b101000 2"
b101000 5"
b101000 7"
b0 I
b0 ]"
bx k
bx Z"
bx r
bx Y"
b11000 f
b11000 ["
b11100 g
b11100 Q"
b11100 V"
b100000 h
b100000 D"
b100000 L"
b100100 i
b100100 9"
b100100 <"
1!
#115000
0!
#120000
b100000 w
b100000 a"
b101000 i
b101000 9"
b101000 <"
b100100 h
b100100 D"
b100100 L"
b100000 g
b100000 Q"
b100000 V"
b11100 f
b11100 ["
b101100 j
b101100 2"
b101100 5"
b101100 7"
1!
#125000
0!
#130000
b100100 w
b100100 a"
b110000 j
b110000 2"
b110000 5"
b110000 7"
b100000 f
b100000 ["
b100100 g
b100100 Q"
b100100 V"
b101000 h
b101000 D"
b101000 L"
b101100 i
b101100 9"
b101100 <"
1!
#135000
0!
#140000
b101000 w
b101000 a"
b110000 i
b110000 9"
b110000 <"
b101100 h
b101100 D"
b101100 L"
b101000 g
b101000 Q"
b101000 V"
b100100 f
b100100 ["
b110100 j
b110100 2"
b110100 5"
b110100 7"
1!
#145000
0!
#150000
b101100 w
b101100 a"
b111000 j
b111000 2"
b111000 5"
b111000 7"
b101000 f
b101000 ["
b101100 g
b101100 Q"
b101100 V"
b110000 h
b110000 D"
b110000 L"
b110100 i
b110100 9"
b110100 <"
1!
#155000
0!
#160000
b110000 w
b110000 a"
b111000 i
b111000 9"
b111000 <"
b110100 h
b110100 D"
b110100 L"
b110000 g
b110000 Q"
b110000 V"
b101100 f
b101100 ["
b111100 j
b111100 2"
b111100 5"
b111100 7"
1!
#165000
0!
#170000
b110100 w
b110100 a"
b1000000 j
b1000000 2"
b1000000 5"
b1000000 7"
b110000 f
b110000 ["
b110100 g
b110100 Q"
b110100 V"
b111000 h
b111000 D"
b111000 L"
b111100 i
b111100 9"
b111100 <"
1!
#175000
0!
#180000
b111000 w
b111000 a"
b1000000 i
b1000000 9"
b1000000 <"
b111100 h
b111100 D"
b111100 L"
b111000 g
b111000 Q"
b111000 V"
b110100 f
b110100 ["
b1000100 j
b1000100 2"
b1000100 5"
b1000100 7"
1!
#185000
0!
#190000
b111100 w
b111100 a"
b1001000 j
b1001000 2"
b1001000 5"
b1001000 7"
b111000 f
b111000 ["
b111100 g
b111100 Q"
b111100 V"
b1000000 h
b1000000 D"
b1000000 L"
b1000100 i
b1000100 9"
b1000100 <"
1!
#195000
0!
#200000
b1000000 w
b1000000 a"
b1001000 i
b1001000 9"
b1001000 <"
b1000100 h
b1000100 D"
b1000100 L"
b1000000 g
b1000000 Q"
b1000000 V"
b111100 f
b111100 ["
b1001100 j
b1001100 2"
b1001100 5"
b1001100 7"
1!
#205000
0!
#210000
b1000100 w
b1000100 a"
b1010000 j
b1010000 2"
b1010000 5"
b1010000 7"
b1000000 f
b1000000 ["
b1000100 g
b1000100 Q"
b1000100 V"
b1001000 h
b1001000 D"
b1001000 L"
b1001100 i
b1001100 9"
b1001100 <"
1!
#215000
0!
#220000
b1001000 w
b1001000 a"
b1010000 i
b1010000 9"
b1010000 <"
b1001100 h
b1001100 D"
b1001100 L"
b1001000 g
b1001000 Q"
b1001000 V"
b1000100 f
b1000100 ["
b1010100 j
b1010100 2"
b1010100 5"
b1010100 7"
1!
#225000
0!
#230000
b1001100 w
b1001100 a"
b1011000 j
b1011000 2"
b1011000 5"
b1011000 7"
b1001000 f
b1001000 ["
b1001100 g
b1001100 Q"
b1001100 V"
b1010000 h
b1010000 D"
b1010000 L"
b1010100 i
b1010100 9"
b1010100 <"
1!
#235000
0!
#240000
b1010000 w
b1010000 a"
b1011000 i
b1011000 9"
b1011000 <"
b1010100 h
b1010100 D"
b1010100 L"
b1010000 g
b1010000 Q"
b1010000 V"
b1001100 f
b1001100 ["
b1011100 j
b1011100 2"
b1011100 5"
b1011100 7"
1!
#245000
0!
#250000
b1010100 w
b1010100 a"
b1100000 j
b1100000 2"
b1100000 5"
b1100000 7"
b1010000 f
b1010000 ["
b1010100 g
b1010100 Q"
b1010100 V"
b1011000 h
b1011000 D"
b1011000 L"
b1011100 i
b1011100 9"
b1011100 <"
1!
#255000
0!
#260000
b1011000 w
b1011000 a"
b1100000 i
b1100000 9"
b1100000 <"
b1011100 h
b1011100 D"
b1011100 L"
b1011000 g
b1011000 Q"
b1011000 V"
b1010100 f
b1010100 ["
b1100100 j
b1100100 2"
b1100100 5"
b1100100 7"
1!
#260001
