I 000055 55 1495          1525672538760 DEBOUNCE4_ARCH
(_unit VHDL (debounce4_push_buttons 0 4 (debounce4_arch 0 10 ))
  (_version v33)
  (_time 1525672538774 2018.05.07 08:55:38)
  (_source (\./../src/DEBOUNCE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672538635)
    (_use )
  )
  (_object
    (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal DELAY1 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY2 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY3 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6))(_sensitivity(1)(0))(_read(2)(4)(5)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . DEBOUNCE4_ARCH 2 -1
  )
)
I 000059 55 1816          1525672539087 CLOCK_DIVIDER_ARCH
(_unit VHDL (clock_divider 0 5 (clock_divider_arch 0 10 ))
  (_version v33)
  (_time 1525672539086 2018.05.07 08:55:39)
  (_source (\./../src/DIVIDER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539009)
    (_use )
  )
  (_object
    (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{27~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((CLK_DIVIZAT)(Q(26))))(_target(2))(_sensitivity(4(26))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((CLK_DIVIZAT_AFIS)(Q(17))))(_target(3))(_sensitivity(4(17))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CLOCK_DIVIDER_ARCH 3 -1
  )
)
I 000059 55 1555          1525672539352 BCD_7_DECODER_ARCH
(_unit VHDL (bcd_7_decoder 0 5 (bcd_7_decoder_arch 0 10 ))
  (_version v33)
  (_time 1525672539351 2018.05.07 08:55:39)
  (_source (\./../src/BCD_7SEGM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539274)
    (_use )
  )
  (_object
    (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . BCD_7_DECODER_ARCH 1 -1
  )
)
I 000053 55 13393         1525672539633 AUTOMAT_ARCH
(_unit VHDL (automat 0 5 (automat_arch 0 16 ))
  (_version v33)
  (_time 1525672539632 2018.05.07 08:55:39)
  (_source (\./../src/AUTOMAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539555)
    (_use )
  )
  (_component
    (CLOCK_DIVIDER
      (_object
        (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (DEBOUNCE4_PUSH_BUTTONS
      (_object
        (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
      )
    )
    (GET_DATA
      (_object
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
      )
    )
    (TIME_CALC
      (_object
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 56 (_entity (_out ))))
      )
    )
    (NEXT_STATE_LOGIC
      (_object
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 62 (_entity (_in ))))
        (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (TIMP_AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 69 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 70 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 76 (_entity (_in ))))
        (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~13 0 77 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZARE_CLK 0 85 (_component CLOCK_DIVIDER )
    (_port
      ((MCLK)(CLK))
      ((CLR)((i 2)))
      ((CLK_DIVIZAT)(CLK_DIV))
      ((CLK_DIVIZAT_AFIS)(CLK_DIV_AF))
    )
    (_use (_entity . clock_divider)
      (_port
        ((MCLK)(MCLK))
        ((CLR)(CLR))
        ((CLK_DIVIZAT)(CLK_DIVIZAT))
        ((CLK_DIVIZAT_AFIS)(CLK_DIVIZAT_AFIS))
      )
    )
  )
  (_instantiation DEBOUNCE_AUTO 0 86 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_AUTO))
      ((OUTP)(BUTON_AUTO_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_TEMPERATURA 0 87 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_TEMPERATURA))
      ((OUTP)(BUTON_TEMPERATURA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_VITEZA 0 88 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_VITEZA))
      ((OUTP)(BUTON_VITEZA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_START 0 89 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(START))
      ((OUTP)(START_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation GET_INPUT 0 90 (_component GET_DATA )
    (_port
      ((MODE)(SEL_MODE))
      ((BUTON_P)(BUTON_AUTO_D))
      ((BUTON_T)(BUTON_TEMPERATURA_D))
      ((BUTON_V)(BUTON_VITEZA_D))
      ((PRESPALARE_MANUAL)(PRESPALARE_MANUAL))
      ((CLATIRE_MANUAL)(CLATIRE_SUPL_MANUAL))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((VITEZA)(VITEZA))
      ((TEMPERATURA)(TEMPERATURA))
    )
  )
  (_instantiation CALC_TIMP 0 91 (_component TIME_CALC )
    (_port
      ((TEMPERATURA)(TEMPERATURA))
      ((TIMP_SPALARE_PRINCIPALA)((i 120)))
      ((TIMP_CLATIRE)((i 60)))
      ((TIMP_CENTRIFUGARE)((i 60)))
      ((TIMP_PRESPALARE)((i 60)))
      ((TIMP_APA)((i 6)))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((TIMP)(TIMP_TOTAL))
    )
  )
  (_instantiation STARE_NXT 0 92 (_component NEXT_STATE_LOGIC )
    (_port
      ((START)(START_D))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((USA)(USA))
      ((CLK)(CLK_DIV))
      ((TEMPERATURA)(TEMPERATURA))
      ((PRESPALARE_OUT)(PRESPALARE_OUT))
      ((CLATIRE_SUPL_OUT)(CLATIRE_SUPL_OUT))
      ((ACTIV)(ACTIV))
      ((ROTIRE)(ROTIRE))
      ((ALIMENTARE)(ALIMENTARE))
      ((INCALZIRE)(INCALZIRE))
      ((EVACUARE)(EVACUARE))
      ((USA_BLOCATA)(USA_BLOCATA))
    )
  )
  (_instantiation TIMER 0 93 (_component TIMP_AFISOR )
    (_port
      ((CLK)(CLK_DIV))
      ((START)(START_D))
      ((USA)(USA))
      ((TIMP_IN)(TIMP_TOTAL))
      ((TIMP)(TIMP_AFIS))
    )
  )
  (_instantiation AFISOR_7SEGM 0 94 (_component AFISOR )
    (_port
      ((CLK)(CLK_DIV_AF))
      ((TIMP)(TIMP_AFIS))
      ((A_TO_G)(A_TO_G))
      ((AN)(AN))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SEL_MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_AUTO ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_TEMPERATURA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_VITEZA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal TIMP_TOTAL ~extSTD.STANDARD.NATURAL 0 9 (_entity (_inout ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 19 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 6)))))
    (_signal (_internal CLK_DIV ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal CLK_DIV_AF ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal BUTON_AUTO_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_TEMPERATURA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_VITEZA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal START_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal TIMP_AFIS ~extSTD.STANDARD.NATURAL 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 3188          1525672539836 AFISOR_ARH
(_unit VHDL (afisor 0 6 (afisor_arh 0 13 ))
  (_version v33)
  (_time 1525672539835 2018.05.07 08:55:39)
  (_source (\./../src/AFISOR.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539742)
    (_use )
  )
  (_component
    (BCD_7_DECODER
      (_object
        (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 21 (_entity (_in ))))
        (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation BCD 0 61 (_component BCD_7_DECODER )
    (_port
      ((inputBCD)(DIGIT))
      ((outputBCD)(A_TO_G))
    )
    (_use (_entity . bcd_7_decoder)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_signal (_internal DIGIT ~extSTD.STANDARD.NATURAL 0 16 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AEN ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (ACTIVARE_ANOZI(_architecture 0 0 27 (_process (_simple)(_target(6(3))(6(2))(6(1))(6(0)))(_sensitivity(0))(_read(1)))))
      (CTR(_architecture 1 0 47 (_process (_simple)(_target(5))(_sensitivity(0))(_read(5)))))
      (line__57(_architecture 2 0 57 (_assignment (_simple)(_target(4))(_sensitivity(5)(1)))))
      (ANODE(_architecture 3 0 64 (_process (_simple)(_target(3))(_sensitivity(5))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (0 0 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AFISOR_ARH 4 -1
  )
)
I 000054 55 10523         1525672540117 GET_DATA_ARCH
(_unit VHDL (get_data 0 5 (get_data_arch 0 11 ))
  (_version v33)
  (_time 1525672540116 2018.05.07 08:55:40)
  (_source (\./../src/GET_DATA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540039)
    (_use )
  )
  (_component
    (COUNTER_GET
      (_object
        (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 4)))))
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 1)))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~134 0 39 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_out ))))
      )
    )
    (MUX_2TO1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 2)))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_entity (_out ))))
      )
    )
    (MUX_4TO1_INTEGER
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~132 0 33 (_entity (_in ))))
        (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 35 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM_PRESP_CLT
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~1318 0 45 (_entity (_in ))))
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (MUX_2TO1_BIT
      (_object
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR_SEL_AUTO 0 65 (_component COUNTER_GET )
    (_generic
      ((limita)((i 4)))
      ((N)((i 3)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_P))
      ((Q)(OUT_CTR_AUTO))
    )
  )
  (_instantiation NR_SEL_MANUAL_TEMP 0 67 (_component COUNTER_GET )
    (_generic
      ((limita)((i 3)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_T))
      ((Q)(T_OUT_MANUAL))
    )
  )
  (_instantiation MUX_AUTO_TEMP 0 68 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"00"\))
      ((I1)(_string \"10"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"11"\))
      ((Y)(T_OUT_AUTO))
    )
  )
  (_instantiation MUX_TEMP 0 69 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(T_OUT_MANUAL))
      ((B)(T_OUT_AUTO))
      ((Y)(SEL_TEMPERATURA))
    )
  )
  (_instantiation MUX_MANUAL_TEMP 0 70 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_TEMPERATURA))
      ((I0)((i 30)))
      ((I1)((i 40)))
      ((I2)((i 60)))
      ((I3)((i 90)))
      ((Y)(TEMPERATURA))
    )
  )
  (_instantiation NR_SEL_MANUAL_VIT 0 72 (_component COUNTER_GET )
    (_generic
      ((limita)((i 2)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_V))
      ((Q)(V_OUT_MANUAL))
    )
  )
  (_instantiation MUX_AUTO_VIT 0 73 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"10"\))
      ((I1)(_string \"00"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"10"\))
      ((Y)(V_OUT_AUTO))
    )
  )
  (_instantiation MUX_VITEZA 0 74 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(V_OUT_MANUAL))
      ((B)(V_OUT_AUTO))
      ((Y)(SEL_VITEZA))
    )
  )
  (_instantiation MUX_MANUAL_VIT 0 75 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_VITEZA))
      ((I0)((i 800)))
      ((I1)((i 1000)))
      ((I2)((i 1200)))
      ((I3)((i 0)))
      ((Y)(VITEZA))
    )
  )
  (_instantiation MUX_AUTO_PRESP 0 77 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 2)))
      ((I3)((i 3)))
      ((I4)((i 2)))
      ((Y)(PRESPALARE_AUTO))
    )
  )
  (_instantiation MUX_AUTO_CLT_SUP 0 78 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 3)))
      ((I3)((i 3)))
      ((I4)((i 3)))
      ((Y)(CLATIRE_SUPL_AUTO))
    )
  )
  (_instantiation MUX_MANUAL_PRESP 0 79 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(PRESPALARE_MANUAL))
      ((B)(PRESPALARE_AUTO))
      ((Y)(PRESPALARE))
    )
  )
  (_instantiation MUX_MANUAL_CLT_SUP 0 80 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(CLATIRE_MANUAL))
      ((B)(CLATIRE_SUPL_AUTO))
      ((Y)(CLATIRE_SUPL))
    )
  )
  (_object
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal OUT_CTR_AUTO ~std_logic_vector{2~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal SEL_TEMPERATURA ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal V_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal V_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal SEL_VITEZA ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SUPL_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . GET_DATA_ARCH 4 -1
  )
)
I 000062 55 1599          1525672540382 MUX_4TO1_INTEGER_ARCH
(_unit VHDL (mux_4to1_integer 0 5 (mux_4to1_integer_arch 0 11 ))
  (_version v33)
  (_time 1525672540381 2018.05.07 08:55:40)
  (_source (\./../src/MUX_4TO1_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(2)(3)(1)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX_4TO1_INTEGER_ARCH 1 -1
  )
)
I 000057 55 1912          1525672541302 MUX_PROGRAM_ARCH
(_unit VHDL (mux_program 0 5 (mux_program_arch 0 11 ))
  (_version v33)
  (_time 1525672541301 2018.05.07 08:55:41)
  (_source (\./../src/MUX_PROGRAM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540569)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I4 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Y ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(1)(4)(2)(3)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_ARCH 1 -1
  )
)
I 000057 55 1861          1525672541568 COUNTER_GET_ARCH
(_unit VHDL (counter_get 0 5 (counter_get_arch 0 12 ))
  (_version v33)
  (_time 1525672541567 2018.05.07 08:55:41)
  (_source (\./../src/COUNTER_GET.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541490)
    (_use )
  )
  (_object
    (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \1\ (_entity ((i 1)))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event)(_lastevent))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
  )
  (_model . COUNTER_GET_ARCH 4 -1
  )
)
I 000054 55 1607          1525672541833 MUX_2TO1_ARCH
(_unit VHDL (mux_2to1 0 5 (mux_2to1_arch 0 12 ))
  (_version v33)
  (_time 1525672541832 2018.05.07 08:55:41)
  (_source (\./../src/MUX_2TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541770)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \2\ (_entity ((i 2)))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MUX_2TO1_ARCH 3 -1
  )
)
I 000055 55 1873          1525672542098 TIME_CALC_ARCH
(_unit VHDL (time_calc 0 6 (time_calc_arch 0 12 ))
  (_version v33)
  (_time 1525672542097 2018.05.07 08:55:42)
  (_source (\./../src/TIME_CALC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542020)
    (_use )
  )
  (_object
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_variable (_internal SUMA_TIMP ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8))(_sensitivity(0)(7)(6))(_read(2)(3)(1)(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . TIME_CALC_ARCH 1 -1
  )
)
I 000062 55 3555          1525672542348 NEXT_STATE_LOGIC_ARCH
(_unit VHDL (next_state_logic 0 4 (next_state_logic_arch 0 10 ))
  (_version v33)
  (_time 1525672542347 2018.05.07 08:55:42)
  (_source (\./../src/NEXT_STATE_LOGIC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542285)
    (_use )
  )
  (_object
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal state_type 0 13 (_enum inactiv blocare_usa alim_apa incalzire_apa presp evac spalare clt clatire_sup centrifugare deblocare_usa (_to (i 0)(i 10)))))
    (_signal (_internal STARE state_type 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal COUNT ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 6)))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 29 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CONDITII ~std_logic_vector{3~downto~0}~13 0 30 (_process 0 (_string \"0000"\))))
    (_process
      (next_state(_architecture 0 0 27 (_process (_simple)(_target(14)(15))(_sensitivity(4))(_read(3)(1)(2)(0)(14)(15)(5)))))
      (outputs(_architecture 1 0 125 (_process (_simple)(_target(6)(8)(9)(7)(11)(13)(12)(10))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . NEXT_STATE_LOGIC_ARCH 2 -1
  )
)
I 000067 55 1692          1525672542628 MUX_PROGRAM_PRESP_CLT_ARCH
(_unit VHDL (mux_program_presp_clt 0 5 (mux_program_presp_clt_arch 0 11 ))
  (_version v33)
  (_time 1525672542627 2018.05.07 08:55:42)
  (_source (\./../src/MUX_PROGRAM_PRESP_CLT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542566)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(3)(2)(1)(0)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_PRESP_CLT_ARCH 1 -1
  )
)
I 000058 55 1084          1525672542940 MUX_2TO1_BIT_ARCH
(_unit VHDL (mux_2to1_bit 0 5 (mux_2to1_bit_arch 0 11 ))
  (_version v33)
  (_time 1525672542939 2018.05.07 08:55:42)
  (_source (\./../src/MUX_2TO1_BIT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542862)
    (_use )
  )
  (_object
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . MUX_2TO1_BIT_ARCH 1 -1
  )
)
I 000057 55 1879          1525672543190 TIMP_AFISOR_ARCH
(_unit VHDL (timp_afisor 0 5 (timp_afisor_arch 0 11 ))
  (_version v33)
  (_time 1525672543189 2018.05.07 08:55:43)
  (_source (\./../src/TIMP_AFISOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672543128)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 7 (_entity (_in ))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal COUNT ~extSTD.STANDARD.NATURAL 0 13 (_architecture (_uni ))))
    (_signal (_internal COUNT_DEBLOCARE_USA ~extSTD.STANDARD.NATURAL 0 13 (_architecture (_uni ))))
    (_variable (_internal OK ~extSTD.STANDARD.BIT 0 18 (_process 0 ((i 0)))))
    (_variable (_internal NEXT_CLOCK ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(5)(6)(2)(3)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((TIMP)(COUNT)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . TIMP_AFISOR_ARCH 2 -1
  )
)
I 000054 55 12807         1525672543596 GET_DATA_ARCH
(_unit VHDL (get_data 0 5 (get_data_arch 0 11 ))
  (_version v33)
  (_time 1525672543595 2018.05.07 08:55:43)
  (_source (\./../src/GET_DATA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540039)
    (_use )
  )
  (_component
    (COUNTER_GET
      (_object
        (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 4)))))
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 1)))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~134 0 39 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_out ))))
      )
    )
    (MUX_2TO1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 2)))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_entity (_out ))))
      )
    )
    (MUX_4TO1_INTEGER
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~132 0 33 (_entity (_in ))))
        (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 35 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM_PRESP_CLT
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~1318 0 45 (_entity (_in ))))
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (MUX_2TO1_BIT
      (_object
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR_SEL_AUTO 0 65 (_component COUNTER_GET )
    (_generic
      ((limita)((i 4)))
      ((N)((i 3)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_P))
      ((Q)(OUT_CTR_AUTO))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 4)))
        ((N)((i 3)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_TEMP 0 67 (_component COUNTER_GET )
    (_generic
      ((limita)((i 3)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_T))
      ((Q)(T_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 3)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_TEMP 0 68 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"00"\))
      ((I1)(_string \"10"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"11"\))
      ((Y)(T_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_TEMP 0 69 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(T_OUT_MANUAL))
      ((B)(T_OUT_AUTO))
      ((Y)(SEL_TEMPERATURA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_TEMP 0 70 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_TEMPERATURA))
      ((I0)((i 30)))
      ((I1)((i 40)))
      ((I2)((i 60)))
      ((I3)((i 90)))
      ((Y)(TEMPERATURA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_VIT 0 72 (_component COUNTER_GET )
    (_generic
      ((limita)((i 2)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_V))
      ((Q)(V_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 2)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_VIT 0 73 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"10"\))
      ((I1)(_string \"00"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"10"\))
      ((Y)(V_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_VITEZA 0 74 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(V_OUT_MANUAL))
      ((B)(V_OUT_AUTO))
      ((Y)(SEL_VITEZA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_VIT 0 75 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_VITEZA))
      ((I0)((i 800)))
      ((I1)((i 1000)))
      ((I2)((i 1200)))
      ((I3)((i 0)))
      ((Y)(VITEZA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_PRESP 0 77 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 2)))
      ((I3)((i 3)))
      ((I4)((i 2)))
      ((Y)(PRESPALARE_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_CLT_SUP 0 78 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 3)))
      ((I3)((i 3)))
      ((I4)((i 3)))
      ((Y)(CLATIRE_SUPL_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_PRESP 0 79 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(PRESPALARE_MANUAL))
      ((B)(PRESPALARE_AUTO))
      ((Y)(PRESPALARE))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_instantiation MUX_MANUAL_CLT_SUP 0 80 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(CLATIRE_MANUAL))
      ((B)(CLATIRE_SUPL_AUTO))
      ((Y)(CLATIRE_SUPL))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_object
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal OUT_CTR_AUTO ~std_logic_vector{2~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal SEL_TEMPERATURA ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal V_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal V_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal SEL_VITEZA ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SUPL_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . GET_DATA_ARCH 4 -1
  )
)
I 000053 55 13989         1525672543830 AUTOMAT_ARCH
(_unit VHDL (automat 0 5 (automat_arch 0 16 ))
  (_version v33)
  (_time 1525672543829 2018.05.07 08:55:43)
  (_source (\./../src/AUTOMAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539555)
    (_use )
  )
  (_component
    (CLOCK_DIVIDER
      (_object
        (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (DEBOUNCE4_PUSH_BUTTONS
      (_object
        (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
      )
    )
    (GET_DATA
      (_object
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
      )
    )
    (TIME_CALC
      (_object
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 56 (_entity (_out ))))
      )
    )
    (NEXT_STATE_LOGIC
      (_object
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 62 (_entity (_in ))))
        (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (TIMP_AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 69 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 70 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 76 (_entity (_in ))))
        (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~13 0 77 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZARE_CLK 0 85 (_component CLOCK_DIVIDER )
    (_port
      ((MCLK)(CLK))
      ((CLR)((i 2)))
      ((CLK_DIVIZAT)(CLK_DIV))
      ((CLK_DIVIZAT_AFIS)(CLK_DIV_AF))
    )
    (_use (_entity . clock_divider)
      (_port
        ((MCLK)(MCLK))
        ((CLR)(CLR))
        ((CLK_DIVIZAT)(CLK_DIVIZAT))
        ((CLK_DIVIZAT_AFIS)(CLK_DIVIZAT_AFIS))
      )
    )
  )
  (_instantiation DEBOUNCE_AUTO 0 86 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_AUTO))
      ((OUTP)(BUTON_AUTO_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_TEMPERATURA 0 87 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_TEMPERATURA))
      ((OUTP)(BUTON_TEMPERATURA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_VITEZA 0 88 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_VITEZA))
      ((OUTP)(BUTON_VITEZA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_START 0 89 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(START))
      ((OUTP)(START_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation GET_INPUT 0 90 (_component GET_DATA )
    (_port
      ((MODE)(SEL_MODE))
      ((BUTON_P)(BUTON_AUTO_D))
      ((BUTON_T)(BUTON_TEMPERATURA_D))
      ((BUTON_V)(BUTON_VITEZA_D))
      ((PRESPALARE_MANUAL)(PRESPALARE_MANUAL))
      ((CLATIRE_MANUAL)(CLATIRE_SUPL_MANUAL))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((VITEZA)(VITEZA))
      ((TEMPERATURA)(TEMPERATURA))
    )
    (_use (_entity . get_data)
    )
  )
  (_instantiation CALC_TIMP 0 91 (_component TIME_CALC )
    (_port
      ((TEMPERATURA)(TEMPERATURA))
      ((TIMP_SPALARE_PRINCIPALA)((i 120)))
      ((TIMP_CLATIRE)((i 60)))
      ((TIMP_CENTRIFUGARE)((i 60)))
      ((TIMP_PRESPALARE)((i 60)))
      ((TIMP_APA)((i 6)))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((TIMP)(TIMP_TOTAL))
    )
    (_use (_entity . time_calc)
      (_port
        ((TEMPERATURA)(TEMPERATURA))
        ((TIMP_SPALARE_PRINCIPALA)(TIMP_SPALARE_PRINCIPALA))
        ((TIMP_CLATIRE)(TIMP_CLATIRE))
        ((TIMP_CENTRIFUGARE)(TIMP_CENTRIFUGARE))
        ((TIMP_PRESPALARE)(TIMP_PRESPALARE))
        ((TIMP_APA)(TIMP_APA))
        ((PRESPALARE)(PRESPALARE))
        ((CLATIRE_SUPL)(CLATIRE_SUPL))
        ((TIMP)(TIMP))
      )
    )
  )
  (_instantiation STARE_NXT 0 92 (_component NEXT_STATE_LOGIC )
    (_port
      ((START)(START_D))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((USA)(USA))
      ((CLK)(CLK_DIV))
      ((TEMPERATURA)(TEMPERATURA))
      ((PRESPALARE_OUT)(PRESPALARE_OUT))
      ((CLATIRE_SUPL_OUT)(CLATIRE_SUPL_OUT))
      ((ACTIV)(ACTIV))
      ((ROTIRE)(ROTIRE))
      ((ALIMENTARE)(ALIMENTARE))
      ((INCALZIRE)(INCALZIRE))
      ((EVACUARE)(EVACUARE))
      ((USA_BLOCATA)(USA_BLOCATA))
    )
    (_use (_entity . next_state_logic)
    )
  )
  (_instantiation TIMER 0 93 (_component TIMP_AFISOR )
    (_port
      ((CLK)(CLK_DIV))
      ((START)(START_D))
      ((USA)(USA))
      ((TIMP_IN)(TIMP_TOTAL))
      ((TIMP)(TIMP_AFIS))
    )
    (_use (_entity . timp_afisor)
    )
  )
  (_instantiation AFISOR_7SEGM 0 94 (_component AFISOR )
    (_port
      ((CLK)(CLK_DIV_AF))
      ((TIMP)(TIMP_AFIS))
      ((A_TO_G)(A_TO_G))
      ((AN)(AN))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SEL_MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_AUTO ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_TEMPERATURA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_VITEZA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal TIMP_TOTAL ~extSTD.STANDARD.NATURAL 0 9 (_entity (_inout ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 19 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 6)))))
    (_signal (_internal CLK_DIV ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal CLK_DIV_AF ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal BUTON_AUTO_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_TEMPERATURA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_VITEZA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal START_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal TIMP_AFIS ~extSTD.STANDARD.NATURAL 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 1861          1525687082283 COUNTER_GET_ARCH
(_unit VHDL (counter_get 0 5 (counter_get_arch 0 12 ))
  (_version v33)
  (_time 1525687082283 2018.05.07 12:58:02)
  (_source (\./../src/COUNTER_GET.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541490)
    (_use )
  )
  (_object
    (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \1\ (_entity ((i 1)))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event)(_lastevent))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
  )
  (_model . COUNTER_GET_ARCH 4 -1
  )
)
I 000059 55 1555          1525687082487 BCD_7_DECODER_ARCH
(_unit VHDL (bcd_7_decoder 0 5 (bcd_7_decoder_arch 0 10 ))
  (_version v33)
  (_time 1525687082486 2018.05.07 12:58:02)
  (_source (\./../src/BCD_7SEGM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539274)
    (_use )
  )
  (_object
    (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . BCD_7_DECODER_ARCH 1 -1
  )
)
I 000059 55 1816          1525687082549 CLOCK_DIVIDER_ARCH
(_unit VHDL (clock_divider 0 5 (clock_divider_arch 0 10 ))
  (_version v33)
  (_time 1525687082548 2018.05.07 12:58:02)
  (_source (\./../src/DIVIDER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539009)
    (_use )
  )
  (_object
    (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{27~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((CLK_DIVIZAT)(Q(26))))(_target(2))(_sensitivity(4(26))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((CLK_DIVIZAT_AFIS)(Q(17))))(_target(3))(_sensitivity(4(17))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CLOCK_DIVIDER_ARCH 3 -1
  )
)
I 000058 55 1084          1525687082611 MUX_2TO1_BIT_ARCH
(_unit VHDL (mux_2to1_bit 0 5 (mux_2to1_bit_arch 0 11 ))
  (_version v33)
  (_time 1525687082610 2018.05.07 12:58:02)
  (_source (\./../src/MUX_2TO1_BIT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542862)
    (_use )
  )
  (_object
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . MUX_2TO1_BIT_ARCH 1 -1
  )
)
I 000054 55 1607          1525687082689 MUX_2TO1_ARCH
(_unit VHDL (mux_2to1 0 5 (mux_2to1_arch 0 12 ))
  (_version v33)
  (_time 1525687082688 2018.05.07 12:58:02)
  (_source (\./../src/MUX_2TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541770)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \2\ (_entity ((i 2)))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MUX_2TO1_ARCH 3 -1
  )
)
I 000067 55 1692          1525687082799 MUX_PROGRAM_PRESP_CLT_ARCH
(_unit VHDL (mux_program_presp_clt 0 5 (mux_program_presp_clt_arch 0 11 ))
  (_version v33)
  (_time 1525687082798 2018.05.07 12:58:02)
  (_source (\./../src/MUX_PROGRAM_PRESP_CLT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542566)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(3)(2)(1)(0)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_PRESP_CLT_ARCH 1 -1
  )
)
I 000057 55 1912          1525687082892 MUX_PROGRAM_ARCH
(_unit VHDL (mux_program 0 5 (mux_program_arch 0 11 ))
  (_version v33)
  (_time 1525687082891 2018.05.07 12:58:02)
  (_source (\./../src/MUX_PROGRAM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540569)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I4 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Y ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(0)(4)(3)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_ARCH 1 -1
  )
)
I 000057 55 1879          1525687082986 TIMP_AFISOR_ARCH
(_unit VHDL (timp_afisor 0 5 (timp_afisor_arch 0 11 ))
  (_version v33)
  (_time 1525687082985 2018.05.07 12:58:02)
  (_source (\./../src/TIMP_AFISOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672543128)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 7 (_entity (_in ))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal COUNT ~extSTD.STANDARD.NATURAL 0 13 (_architecture (_uni ))))
    (_signal (_internal COUNT_DEBLOCARE_USA ~extSTD.STANDARD.NATURAL 0 13 (_architecture (_uni ))))
    (_variable (_internal OK ~extSTD.STANDARD.BIT 0 18 (_process 0 ((i 0)))))
    (_variable (_internal NEXT_CLOCK ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(5)(6)(2)(3)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((TIMP)(COUNT)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . TIMP_AFISOR_ARCH 2 -1
  )
)
I 000055 55 1873          1525687083079 TIME_CALC_ARCH
(_unit VHDL (time_calc 0 6 (time_calc_arch 0 12 ))
  (_version v33)
  (_time 1525687083078 2018.05.07 12:58:03)
  (_source (\./../src/TIME_CALC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542020)
    (_use )
  )
  (_object
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_variable (_internal SUMA_TIMP ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8))(_sensitivity(6)(7)(0))(_read(3)(2)(4)(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . TIME_CALC_ARCH 1 -1
  )
)
I 000062 55 3555          1525687083157 NEXT_STATE_LOGIC_ARCH
(_unit VHDL (next_state_logic 0 4 (next_state_logic_arch 0 10 ))
  (_version v33)
  (_time 1525687083156 2018.05.07 12:58:03)
  (_source (\./../src/NEXT_STATE_LOGIC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542285)
    (_use )
  )
  (_object
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal state_type 0 13 (_enum inactiv blocare_usa alim_apa incalzire_apa presp evac spalare clt clatire_sup centrifugare deblocare_usa (_to (i 0)(i 10)))))
    (_signal (_internal STARE state_type 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal COUNT ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 6)))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 29 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CONDITII ~std_logic_vector{3~downto~0}~13 0 30 (_process 0 (_string \"0000"\))))
    (_process
      (next_state(_architecture 0 0 27 (_process (_simple)(_target(14)(15))(_sensitivity(4))(_read(14)(15)(5)(3)(2)(1)(0)))))
      (outputs(_architecture 1 0 125 (_process (_simple)(_target(8)(7)(9)(10)(11)(12)(13)(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . NEXT_STATE_LOGIC_ARCH 2 -1
  )
)
I 000062 55 1599          1525687083251 MUX_4TO1_INTEGER_ARCH
(_unit VHDL (mux_4to1_integer 0 5 (mux_4to1_integer_arch 0 11 ))
  (_version v33)
  (_time 1525687083250 2018.05.07 12:58:03)
  (_source (\./../src/MUX_4TO1_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(3)(2)(1)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX_4TO1_INTEGER_ARCH 1 -1
  )
)
I 000055 55 1495          1525687083345 DEBOUNCE4_ARCH
(_unit VHDL (debounce4_push_buttons 0 4 (debounce4_arch 0 10 ))
  (_version v33)
  (_time 1525687083344 2018.05.07 12:58:03)
  (_source (\./../src/DEBOUNCE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672538635)
    (_use )
  )
  (_object
    (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal DELAY1 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY2 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY3 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6))(_sensitivity(1)(0))(_read(4)(5)(2)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . DEBOUNCE4_ARCH 2 -1
  )
)
I 000051 55 3188          1525687083438 AFISOR_ARH
(_unit VHDL (afisor 0 6 (afisor_arh 0 13 ))
  (_version v33)
  (_time 1525687083437 2018.05.07 12:58:03)
  (_source (\./../src/AFISOR.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539742)
    (_use )
  )
  (_component
    (BCD_7_DECODER
      (_object
        (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 21 (_entity (_in ))))
        (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation BCD 0 61 (_component BCD_7_DECODER )
    (_port
      ((inputBCD)(DIGIT))
      ((outputBCD)(A_TO_G))
    )
    (_use (_entity . bcd_7_decoder)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_signal (_internal DIGIT ~extSTD.STANDARD.NATURAL 0 16 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AEN ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (ACTIVARE_ANOZI(_architecture 0 0 27 (_process (_simple)(_target(6(3))(6(2))(6(1))(6(0)))(_sensitivity(0))(_read(1)))))
      (CTR(_architecture 1 0 47 (_process (_simple)(_target(5))(_sensitivity(0))(_read(5)))))
      (line__57(_architecture 2 0 57 (_assignment (_simple)(_target(4))(_sensitivity(1)(5)))))
      (ANODE(_architecture 3 0 64 (_process (_simple)(_target(3))(_sensitivity(5))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (0 0 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AFISOR_ARH 4 -1
  )
)
I 000054 55 12807         1525687083516 GET_DATA_ARCH
(_unit VHDL (get_data 0 5 (get_data_arch 0 11 ))
  (_version v33)
  (_time 1525687083515 2018.05.07 12:58:03)
  (_source (\./../src/GET_DATA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540039)
    (_use )
  )
  (_component
    (COUNTER_GET
      (_object
        (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 4)))))
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 1)))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~134 0 39 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_out ))))
      )
    )
    (MUX_2TO1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 2)))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_entity (_out ))))
      )
    )
    (MUX_4TO1_INTEGER
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~132 0 33 (_entity (_in ))))
        (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 35 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM_PRESP_CLT
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~1318 0 45 (_entity (_in ))))
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (MUX_2TO1_BIT
      (_object
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR_SEL_AUTO 0 65 (_component COUNTER_GET )
    (_generic
      ((limita)((i 4)))
      ((N)((i 3)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_P))
      ((Q)(OUT_CTR_AUTO))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 4)))
        ((N)((i 3)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_TEMP 0 67 (_component COUNTER_GET )
    (_generic
      ((limita)((i 3)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_T))
      ((Q)(T_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 3)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_TEMP 0 68 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"00"\))
      ((I1)(_string \"10"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"11"\))
      ((Y)(T_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_TEMP 0 69 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(T_OUT_MANUAL))
      ((B)(T_OUT_AUTO))
      ((Y)(SEL_TEMPERATURA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_TEMP 0 70 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_TEMPERATURA))
      ((I0)((i 30)))
      ((I1)((i 40)))
      ((I2)((i 60)))
      ((I3)((i 90)))
      ((Y)(TEMPERATURA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_VIT 0 72 (_component COUNTER_GET )
    (_generic
      ((limita)((i 2)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_V))
      ((Q)(V_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 2)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_VIT 0 73 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"10"\))
      ((I1)(_string \"00"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"10"\))
      ((Y)(V_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_VITEZA 0 74 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(V_OUT_MANUAL))
      ((B)(V_OUT_AUTO))
      ((Y)(SEL_VITEZA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_VIT 0 75 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_VITEZA))
      ((I0)((i 800)))
      ((I1)((i 1000)))
      ((I2)((i 1200)))
      ((I3)((i 0)))
      ((Y)(VITEZA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_PRESP 0 77 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 2)))
      ((I3)((i 3)))
      ((I4)((i 2)))
      ((Y)(PRESPALARE_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_CLT_SUP 0 78 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 3)))
      ((I3)((i 3)))
      ((I4)((i 3)))
      ((Y)(CLATIRE_SUPL_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_PRESP 0 79 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(PRESPALARE_MANUAL))
      ((B)(PRESPALARE_AUTO))
      ((Y)(PRESPALARE))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_instantiation MUX_MANUAL_CLT_SUP 0 80 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(CLATIRE_MANUAL))
      ((B)(CLATIRE_SUPL_AUTO))
      ((Y)(CLATIRE_SUPL))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_object
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal OUT_CTR_AUTO ~std_logic_vector{2~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal SEL_TEMPERATURA ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal V_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal V_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal SEL_VITEZA ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SUPL_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . GET_DATA_ARCH 4 -1
  )
)
I 000053 55 13989         1525687083610 AUTOMAT_ARCH
(_unit VHDL (automat 0 5 (automat_arch 0 16 ))
  (_version v33)
  (_time 1525687083609 2018.05.07 12:58:03)
  (_source (\./../src/AUTOMAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539555)
    (_use )
  )
  (_component
    (CLOCK_DIVIDER
      (_object
        (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (DEBOUNCE4_PUSH_BUTTONS
      (_object
        (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
      )
    )
    (GET_DATA
      (_object
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
      )
    )
    (TIME_CALC
      (_object
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 56 (_entity (_out ))))
      )
    )
    (NEXT_STATE_LOGIC
      (_object
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 62 (_entity (_in ))))
        (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (TIMP_AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 69 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 70 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 76 (_entity (_in ))))
        (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~13 0 77 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZARE_CLK 0 85 (_component CLOCK_DIVIDER )
    (_port
      ((MCLK)(CLK))
      ((CLR)((i 2)))
      ((CLK_DIVIZAT)(CLK_DIV))
      ((CLK_DIVIZAT_AFIS)(CLK_DIV_AF))
    )
    (_use (_entity . clock_divider)
      (_port
        ((MCLK)(MCLK))
        ((CLR)(CLR))
        ((CLK_DIVIZAT)(CLK_DIVIZAT))
        ((CLK_DIVIZAT_AFIS)(CLK_DIVIZAT_AFIS))
      )
    )
  )
  (_instantiation DEBOUNCE_AUTO 0 86 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_AUTO))
      ((OUTP)(BUTON_AUTO_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_TEMPERATURA 0 87 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_TEMPERATURA))
      ((OUTP)(BUTON_TEMPERATURA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_VITEZA 0 88 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_VITEZA))
      ((OUTP)(BUTON_VITEZA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_START 0 89 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(START))
      ((OUTP)(START_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation GET_INPUT 0 90 (_component GET_DATA )
    (_port
      ((MODE)(SEL_MODE))
      ((BUTON_P)(BUTON_AUTO_D))
      ((BUTON_T)(BUTON_TEMPERATURA_D))
      ((BUTON_V)(BUTON_VITEZA_D))
      ((PRESPALARE_MANUAL)(PRESPALARE_MANUAL))
      ((CLATIRE_MANUAL)(CLATIRE_SUPL_MANUAL))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((VITEZA)(VITEZA))
      ((TEMPERATURA)(TEMPERATURA))
    )
    (_use (_entity . get_data)
    )
  )
  (_instantiation CALC_TIMP 0 91 (_component TIME_CALC )
    (_port
      ((TEMPERATURA)(TEMPERATURA))
      ((TIMP_SPALARE_PRINCIPALA)((i 120)))
      ((TIMP_CLATIRE)((i 60)))
      ((TIMP_CENTRIFUGARE)((i 60)))
      ((TIMP_PRESPALARE)((i 60)))
      ((TIMP_APA)((i 6)))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((TIMP)(TIMP_TOTAL))
    )
    (_use (_entity . time_calc)
      (_port
        ((TEMPERATURA)(TEMPERATURA))
        ((TIMP_SPALARE_PRINCIPALA)(TIMP_SPALARE_PRINCIPALA))
        ((TIMP_CLATIRE)(TIMP_CLATIRE))
        ((TIMP_CENTRIFUGARE)(TIMP_CENTRIFUGARE))
        ((TIMP_PRESPALARE)(TIMP_PRESPALARE))
        ((TIMP_APA)(TIMP_APA))
        ((PRESPALARE)(PRESPALARE))
        ((CLATIRE_SUPL)(CLATIRE_SUPL))
        ((TIMP)(TIMP))
      )
    )
  )
  (_instantiation STARE_NXT 0 92 (_component NEXT_STATE_LOGIC )
    (_port
      ((START)(START_D))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((USA)(USA))
      ((CLK)(CLK_DIV))
      ((TEMPERATURA)(TEMPERATURA))
      ((PRESPALARE_OUT)(PRESPALARE_OUT))
      ((CLATIRE_SUPL_OUT)(CLATIRE_SUPL_OUT))
      ((ACTIV)(ACTIV))
      ((ROTIRE)(ROTIRE))
      ((ALIMENTARE)(ALIMENTARE))
      ((INCALZIRE)(INCALZIRE))
      ((EVACUARE)(EVACUARE))
      ((USA_BLOCATA)(USA_BLOCATA))
    )
    (_use (_entity . next_state_logic)
    )
  )
  (_instantiation TIMER 0 93 (_component TIMP_AFISOR )
    (_port
      ((CLK)(CLK_DIV))
      ((START)(START_D))
      ((USA)(USA))
      ((TIMP_IN)(TIMP_TOTAL))
      ((TIMP)(TIMP_AFIS))
    )
    (_use (_entity . timp_afisor)
    )
  )
  (_instantiation AFISOR_7SEGM 0 94 (_component AFISOR )
    (_port
      ((CLK)(CLK_DIV_AF))
      ((TIMP)(TIMP_AFIS))
      ((A_TO_G)(A_TO_G))
      ((AN)(AN))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SEL_MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_AUTO ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_TEMPERATURA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_VITEZA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal TIMP_TOTAL ~extSTD.STANDARD.NATURAL 0 9 (_entity (_inout ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 19 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 6)))))
    (_signal (_internal CLK_DIV ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal CLK_DIV_AF ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal BUTON_AUTO_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_TEMPERATURA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_VITEZA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal START_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal TIMP_AFIS ~extSTD.STANDARD.NATURAL 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 1861          1525690658684 COUNTER_GET_ARCH
(_unit VHDL (counter_get 0 5 (counter_get_arch 0 12 ))
  (_version v33)
  (_time 1525690658683 2018.05.07 13:57:38)
  (_source (\./../src/COUNTER_GET.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541490)
    (_use )
  )
  (_object
    (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \1\ (_entity ((i 1)))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event)(_lastevent))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
  )
  (_model . COUNTER_GET_ARCH 4 -1
  )
)
I 000059 55 1555          1525690658746 BCD_7_DECODER_ARCH
(_unit VHDL (bcd_7_decoder 0 5 (bcd_7_decoder_arch 0 10 ))
  (_version v33)
  (_time 1525690658745 2018.05.07 13:57:38)
  (_source (\./../src/BCD_7SEGM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539274)
    (_use )
  )
  (_object
    (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . BCD_7_DECODER_ARCH 1 -1
  )
)
I 000059 55 1816          1525690658793 CLOCK_DIVIDER_ARCH
(_unit VHDL (clock_divider 0 5 (clock_divider_arch 0 10 ))
  (_version v33)
  (_time 1525690658792 2018.05.07 13:57:38)
  (_source (\./../src/DIVIDER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539009)
    (_use )
  )
  (_object
    (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{27~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((CLK_DIVIZAT)(Q(26))))(_target(2))(_sensitivity(4(26))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((CLK_DIVIZAT_AFIS)(Q(17))))(_target(3))(_sensitivity(4(17))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CLOCK_DIVIDER_ARCH 3 -1
  )
)
I 000058 55 1084          1525690658871 MUX_2TO1_BIT_ARCH
(_unit VHDL (mux_2to1_bit 0 5 (mux_2to1_bit_arch 0 11 ))
  (_version v33)
  (_time 1525690658870 2018.05.07 13:57:38)
  (_source (\./../src/MUX_2TO1_BIT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542862)
    (_use )
  )
  (_object
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . MUX_2TO1_BIT_ARCH 1 -1
  )
)
I 000054 55 1607          1525690659011 MUX_2TO1_ARCH
(_unit VHDL (mux_2to1 0 5 (mux_2to1_arch 0 12 ))
  (_version v33)
  (_time 1525690659010 2018.05.07 13:57:39)
  (_source (\./../src/MUX_2TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541770)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \2\ (_entity ((i 2)))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MUX_2TO1_ARCH 3 -1
  )
)
I 000067 55 1692          1525690659089 MUX_PROGRAM_PRESP_CLT_ARCH
(_unit VHDL (mux_program_presp_clt 0 5 (mux_program_presp_clt_arch 0 11 ))
  (_version v33)
  (_time 1525690659088 2018.05.07 13:57:39)
  (_source (\./../src/MUX_PROGRAM_PRESP_CLT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542566)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(3)(2)(1)(0)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_PRESP_CLT_ARCH 1 -1
  )
)
I 000057 55 1912          1525690659167 MUX_PROGRAM_ARCH
(_unit VHDL (mux_program 0 5 (mux_program_arch 0 11 ))
  (_version v33)
  (_time 1525690659166 2018.05.07 13:57:39)
  (_source (\./../src/MUX_PROGRAM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540569)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I4 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Y ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(0)(4)(3)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_ARCH 1 -1
  )
)
I 000057 55 1879          1525690659245 TIMP_AFISOR_ARCH
(_unit VHDL (timp_afisor 0 5 (timp_afisor_arch 0 11 ))
  (_version v33)
  (_time 1525690659244 2018.05.07 13:57:39)
  (_source (\./../src/TIMP_AFISOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672543128)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 7 (_entity (_in ))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal COUNT ~extSTD.STANDARD.NATURAL 0 13 (_architecture (_uni ))))
    (_signal (_internal COUNT_DEBLOCARE_USA ~extSTD.STANDARD.NATURAL 0 13 (_architecture (_uni ))))
    (_variable (_internal OK ~extSTD.STANDARD.BIT 0 18 (_process 0 ((i 0)))))
    (_variable (_internal NEXT_CLOCK ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(2)(3)(5)(6)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((TIMP)(COUNT)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . TIMP_AFISOR_ARCH 2 -1
  )
)
I 000055 55 1873          1525690659292 TIME_CALC_ARCH
(_unit VHDL (time_calc 0 6 (time_calc_arch 0 12 ))
  (_version v33)
  (_time 1525690659291 2018.05.07 13:57:39)
  (_source (\./../src/TIME_CALC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542020)
    (_use )
  )
  (_object
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_variable (_internal SUMA_TIMP ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8))(_sensitivity(6)(7)(0))(_read(3)(2)(4)(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . TIME_CALC_ARCH 1 -1
  )
)
I 000062 55 3555          1525690659339 NEXT_STATE_LOGIC_ARCH
(_unit VHDL (next_state_logic 0 4 (next_state_logic_arch 0 10 ))
  (_version v33)
  (_time 1525690659338 2018.05.07 13:57:39)
  (_source (\./../src/NEXT_STATE_LOGIC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542285)
    (_use )
  )
  (_object
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal state_type 0 13 (_enum inactiv blocare_usa alim_apa incalzire_apa presp evac spalare clt clatire_sup centrifugare deblocare_usa (_to (i 0)(i 10)))))
    (_signal (_internal STARE state_type 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal COUNT ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 6)))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 29 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CONDITII ~std_logic_vector{3~downto~0}~13 0 30 (_process 0 (_string \"0000"\))))
    (_process
      (next_state(_architecture 0 0 27 (_process (_simple)(_target(14)(15))(_sensitivity(4))(_read(5)(3)(2)(1)(0)(14)(15)))))
      (outputs(_architecture 1 0 125 (_process (_simple)(_target(8)(7)(9)(10)(11)(12)(13)(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . NEXT_STATE_LOGIC_ARCH 2 -1
  )
)
I 000062 55 1599          1525690659386 MUX_4TO1_INTEGER_ARCH
(_unit VHDL (mux_4to1_integer 0 5 (mux_4to1_integer_arch 0 11 ))
  (_version v33)
  (_time 1525690659385 2018.05.07 13:57:39)
  (_source (\./../src/MUX_4TO1_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(3)(2)(1)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX_4TO1_INTEGER_ARCH 1 -1
  )
)
I 000055 55 1495          1525690659432 DEBOUNCE4_ARCH
(_unit VHDL (debounce4_push_buttons 0 4 (debounce4_arch 0 10 ))
  (_version v33)
  (_time 1525690659431 2018.05.07 13:57:39)
  (_source (\./../src/DEBOUNCE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672538635)
    (_use )
  )
  (_object
    (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal DELAY1 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY2 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY3 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6))(_sensitivity(1)(0))(_read(2)(4)(5)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . DEBOUNCE4_ARCH 2 -1
  )
)
I 000051 55 3178          1525690659479 AFISOR_ARH
(_unit VHDL (afisor 0 6 (afisor_arh 0 13 ))
  (_version v33)
  (_time 1525690659478 2018.05.07 13:57:39)
  (_source (\./../src/AFISOR.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539742)
    (_use )
  )
  (_component
    (BCD_7_DECODER
      (_object
        (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 21 (_entity (_in ))))
        (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation BCD 0 61 (_component BCD_7_DECODER )
    (_port
      ((inputBCD)(DIGIT))
      ((outputBCD)(A_TO_G))
    )
    (_use (_entity . bcd_7_decoder)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_signal (_internal DIGIT ~extSTD.STANDARD.NATURAL 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AEN ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (ACTIVARE_ANOZI(_architecture 0 0 27 (_process (_simple)(_target(6(3))(6(2))(6(1))(6(0)))(_sensitivity(0))(_read(1)))))
      (CTR(_architecture 1 0 47 (_process (_simple)(_target(5))(_sensitivity(0))(_read(5)))))
      (line__57(_architecture 2 0 57 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (ANODE(_architecture 3 0 64 (_process (_simple)(_target(3))(_sensitivity(5))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (0 0 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AFISOR_ARH 4 -1
  )
)
I 000054 55 12807         1525690659526 GET_DATA_ARCH
(_unit VHDL (get_data 0 5 (get_data_arch 0 11 ))
  (_version v33)
  (_time 1525690659525 2018.05.07 13:57:39)
  (_source (\./../src/GET_DATA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540039)
    (_use )
  )
  (_component
    (COUNTER_GET
      (_object
        (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 4)))))
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 1)))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~134 0 39 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_out ))))
      )
    )
    (MUX_2TO1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 2)))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_entity (_out ))))
      )
    )
    (MUX_4TO1_INTEGER
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~132 0 33 (_entity (_in ))))
        (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 35 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM_PRESP_CLT
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~1318 0 45 (_entity (_in ))))
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (MUX_2TO1_BIT
      (_object
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR_SEL_AUTO 0 65 (_component COUNTER_GET )
    (_generic
      ((limita)((i 4)))
      ((N)((i 3)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_P))
      ((Q)(OUT_CTR_AUTO))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 4)))
        ((N)((i 3)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_TEMP 0 67 (_component COUNTER_GET )
    (_generic
      ((limita)((i 3)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_T))
      ((Q)(T_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 3)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_TEMP 0 68 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"00"\))
      ((I1)(_string \"10"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"11"\))
      ((Y)(T_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_TEMP 0 69 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(T_OUT_MANUAL))
      ((B)(T_OUT_AUTO))
      ((Y)(SEL_TEMPERATURA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_TEMP 0 70 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_TEMPERATURA))
      ((I0)((i 30)))
      ((I1)((i 40)))
      ((I2)((i 60)))
      ((I3)((i 90)))
      ((Y)(TEMPERATURA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_VIT 0 72 (_component COUNTER_GET )
    (_generic
      ((limita)((i 2)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_V))
      ((Q)(V_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 2)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_VIT 0 73 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"10"\))
      ((I1)(_string \"00"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"10"\))
      ((Y)(V_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_VITEZA 0 74 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(V_OUT_MANUAL))
      ((B)(V_OUT_AUTO))
      ((Y)(SEL_VITEZA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_VIT 0 75 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_VITEZA))
      ((I0)((i 800)))
      ((I1)((i 1000)))
      ((I2)((i 1200)))
      ((I3)((i 0)))
      ((Y)(VITEZA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_PRESP 0 77 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 2)))
      ((I3)((i 3)))
      ((I4)((i 2)))
      ((Y)(PRESPALARE_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_CLT_SUP 0 78 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 3)))
      ((I3)((i 3)))
      ((I4)((i 3)))
      ((Y)(CLATIRE_SUPL_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_PRESP 0 79 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(PRESPALARE_MANUAL))
      ((B)(PRESPALARE_AUTO))
      ((Y)(PRESPALARE))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_instantiation MUX_MANUAL_CLT_SUP 0 80 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(CLATIRE_MANUAL))
      ((B)(CLATIRE_SUPL_AUTO))
      ((Y)(CLATIRE_SUPL))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_object
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal OUT_CTR_AUTO ~std_logic_vector{2~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal SEL_TEMPERATURA ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal V_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal V_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal SEL_VITEZA ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SUPL_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . GET_DATA_ARCH 4 -1
  )
)
I 000053 55 13989         1525690659557 AUTOMAT_ARCH
(_unit VHDL (automat 0 5 (automat_arch 0 16 ))
  (_version v33)
  (_time 1525690659556 2018.05.07 13:57:39)
  (_source (\./../src/AUTOMAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539555)
    (_use )
  )
  (_component
    (CLOCK_DIVIDER
      (_object
        (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (DEBOUNCE4_PUSH_BUTTONS
      (_object
        (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
      )
    )
    (GET_DATA
      (_object
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
      )
    )
    (TIME_CALC
      (_object
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 56 (_entity (_out ))))
      )
    )
    (NEXT_STATE_LOGIC
      (_object
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 62 (_entity (_in ))))
        (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (TIMP_AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 69 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 70 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 76 (_entity (_in ))))
        (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~13 0 77 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZARE_CLK 0 85 (_component CLOCK_DIVIDER )
    (_port
      ((MCLK)(CLK))
      ((CLR)((i 2)))
      ((CLK_DIVIZAT)(CLK_DIV))
      ((CLK_DIVIZAT_AFIS)(CLK_DIV_AF))
    )
    (_use (_entity . clock_divider)
      (_port
        ((MCLK)(MCLK))
        ((CLR)(CLR))
        ((CLK_DIVIZAT)(CLK_DIVIZAT))
        ((CLK_DIVIZAT_AFIS)(CLK_DIVIZAT_AFIS))
      )
    )
  )
  (_instantiation DEBOUNCE_AUTO 0 86 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_AUTO))
      ((OUTP)(BUTON_AUTO_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_TEMPERATURA 0 87 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_TEMPERATURA))
      ((OUTP)(BUTON_TEMPERATURA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_VITEZA 0 88 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_VITEZA))
      ((OUTP)(BUTON_VITEZA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_START 0 89 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(START))
      ((OUTP)(START_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation GET_INPUT 0 90 (_component GET_DATA )
    (_port
      ((MODE)(SEL_MODE))
      ((BUTON_P)(BUTON_AUTO_D))
      ((BUTON_T)(BUTON_TEMPERATURA_D))
      ((BUTON_V)(BUTON_VITEZA_D))
      ((PRESPALARE_MANUAL)(PRESPALARE_MANUAL))
      ((CLATIRE_MANUAL)(CLATIRE_SUPL_MANUAL))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((VITEZA)(VITEZA))
      ((TEMPERATURA)(TEMPERATURA))
    )
    (_use (_entity . get_data)
    )
  )
  (_instantiation CALC_TIMP 0 91 (_component TIME_CALC )
    (_port
      ((TEMPERATURA)(TEMPERATURA))
      ((TIMP_SPALARE_PRINCIPALA)((i 120)))
      ((TIMP_CLATIRE)((i 60)))
      ((TIMP_CENTRIFUGARE)((i 60)))
      ((TIMP_PRESPALARE)((i 60)))
      ((TIMP_APA)((i 6)))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((TIMP)(TIMP_TOTAL))
    )
    (_use (_entity . time_calc)
      (_port
        ((TEMPERATURA)(TEMPERATURA))
        ((TIMP_SPALARE_PRINCIPALA)(TIMP_SPALARE_PRINCIPALA))
        ((TIMP_CLATIRE)(TIMP_CLATIRE))
        ((TIMP_CENTRIFUGARE)(TIMP_CENTRIFUGARE))
        ((TIMP_PRESPALARE)(TIMP_PRESPALARE))
        ((TIMP_APA)(TIMP_APA))
        ((PRESPALARE)(PRESPALARE))
        ((CLATIRE_SUPL)(CLATIRE_SUPL))
        ((TIMP)(TIMP))
      )
    )
  )
  (_instantiation STARE_NXT 0 92 (_component NEXT_STATE_LOGIC )
    (_port
      ((START)(START_D))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((USA)(USA))
      ((CLK)(CLK_DIV))
      ((TEMPERATURA)(TEMPERATURA))
      ((PRESPALARE_OUT)(PRESPALARE_OUT))
      ((CLATIRE_SUPL_OUT)(CLATIRE_SUPL_OUT))
      ((ACTIV)(ACTIV))
      ((ROTIRE)(ROTIRE))
      ((ALIMENTARE)(ALIMENTARE))
      ((INCALZIRE)(INCALZIRE))
      ((EVACUARE)(EVACUARE))
      ((USA_BLOCATA)(USA_BLOCATA))
    )
    (_use (_entity . next_state_logic)
    )
  )
  (_instantiation TIMER 0 93 (_component TIMP_AFISOR )
    (_port
      ((CLK)(CLK_DIV))
      ((START)(START_D))
      ((USA)(USA))
      ((TIMP_IN)(TIMP_TOTAL))
      ((TIMP)(TIMP_AFIS))
    )
    (_use (_entity . timp_afisor)
    )
  )
  (_instantiation AFISOR_7SEGM 0 94 (_component AFISOR )
    (_port
      ((CLK)(CLK_DIV_AF))
      ((TIMP)(TIMP_AFIS))
      ((A_TO_G)(A_TO_G))
      ((AN)(AN))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SEL_MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_AUTO ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_TEMPERATURA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_VITEZA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal TIMP_TOTAL ~extSTD.STANDARD.NATURAL 0 9 (_entity (_inout ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 19 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 6)))))
    (_signal (_internal CLK_DIV ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal CLK_DIV_AF ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal BUTON_AUTO_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_TEMPERATURA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_VITEZA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal START_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal TIMP_AFIS ~extSTD.STANDARD.NATURAL 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 1861          1525692208072 COUNTER_GET_ARCH
(_unit VHDL (counter_get 0 5 (counter_get_arch 0 12 ))
  (_version v33)
  (_time 1525692208071 2018.05.07 14:23:28)
  (_source (\./../src/COUNTER_GET.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541490)
    (_use )
  )
  (_object
    (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \1\ (_entity ((i 1)))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event)(_lastevent))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
  )
  (_model . COUNTER_GET_ARCH 4 -1
  )
)
I 000059 55 1555          1525692208119 BCD_7_DECODER_ARCH
(_unit VHDL (bcd_7_decoder 0 5 (bcd_7_decoder_arch 0 10 ))
  (_version v33)
  (_time 1525692208118 2018.05.07 14:23:28)
  (_source (\./../src/BCD_7SEGM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539274)
    (_use )
  )
  (_object
    (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . BCD_7_DECODER_ARCH 1 -1
  )
)
I 000059 55 1816          1525692208150 CLOCK_DIVIDER_ARCH
(_unit VHDL (clock_divider 0 5 (clock_divider_arch 0 10 ))
  (_version v33)
  (_time 1525692208149 2018.05.07 14:23:28)
  (_source (\./../src/DIVIDER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539009)
    (_use )
  )
  (_object
    (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{27~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((CLK_DIVIZAT)(Q(21))))(_target(2))(_sensitivity(4(21))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((CLK_DIVIZAT_AFIS)(Q(17))))(_target(3))(_sensitivity(4(17))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CLOCK_DIVIDER_ARCH 3 -1
  )
)
I 000058 55 1084          1525692208197 MUX_2TO1_BIT_ARCH
(_unit VHDL (mux_2to1_bit 0 5 (mux_2to1_bit_arch 0 11 ))
  (_version v33)
  (_time 1525692208196 2018.05.07 14:23:28)
  (_source (\./../src/MUX_2TO1_BIT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542862)
    (_use )
  )
  (_object
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . MUX_2TO1_BIT_ARCH 1 -1
  )
)
I 000054 55 1607          1525692208244 MUX_2TO1_ARCH
(_unit VHDL (mux_2to1 0 5 (mux_2to1_arch 0 12 ))
  (_version v33)
  (_time 1525692208243 2018.05.07 14:23:28)
  (_source (\./../src/MUX_2TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541770)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \2\ (_entity ((i 2)))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MUX_2TO1_ARCH 3 -1
  )
)
I 000067 55 1692          1525692208291 MUX_PROGRAM_PRESP_CLT_ARCH
(_unit VHDL (mux_program_presp_clt 0 5 (mux_program_presp_clt_arch 0 11 ))
  (_version v33)
  (_time 1525692208290 2018.05.07 14:23:28)
  (_source (\./../src/MUX_PROGRAM_PRESP_CLT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542566)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(3)(2)(1)(0)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_PRESP_CLT_ARCH 1 -1
  )
)
I 000057 55 1912          1525692208322 MUX_PROGRAM_ARCH
(_unit VHDL (mux_program 0 5 (mux_program_arch 0 11 ))
  (_version v33)
  (_time 1525692208321 2018.05.07 14:23:28)
  (_source (\./../src/MUX_PROGRAM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540569)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I4 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Y ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(0)(4)(3)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_ARCH 1 -1
  )
)
I 000057 55 1879          1525692208369 TIMP_AFISOR_ARCH
(_unit VHDL (timp_afisor 0 5 (timp_afisor_arch 0 11 ))
  (_version v33)
  (_time 1525692208368 2018.05.07 14:23:28)
  (_source (\./../src/TIMP_AFISOR.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672543128)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 7 (_entity (_in ))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal COUNT ~extSTD.STANDARD.NATURAL 0 13 (_architecture (_uni ))))
    (_signal (_internal COUNT_DEBLOCARE_USA ~extSTD.STANDARD.NATURAL 0 13 (_architecture (_uni ))))
    (_variable (_internal OK ~extSTD.STANDARD.BIT 0 18 (_process 0 ((i 0)))))
    (_variable (_internal NEXT_CLOCK ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(5)(6)(2)(3)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_alias((TIMP)(COUNT)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . TIMP_AFISOR_ARCH 2 -1
  )
)
I 000055 55 1873          1525692208431 TIME_CALC_ARCH
(_unit VHDL (time_calc 0 6 (time_calc_arch 0 12 ))
  (_version v33)
  (_time 1525692208430 2018.05.07 14:23:28)
  (_source (\./../src/TIME_CALC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542020)
    (_use )
  )
  (_object
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_variable (_internal SUMA_TIMP ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8))(_sensitivity(6)(7)(0))(_read(3)(2)(4)(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . TIME_CALC_ARCH 1 -1
  )
)
I 000062 55 3555          1525692208571 NEXT_STATE_LOGIC_ARCH
(_unit VHDL (next_state_logic 0 4 (next_state_logic_arch 0 10 ))
  (_version v33)
  (_time 1525692208570 2018.05.07 14:23:28)
  (_source (\./../src/NEXT_STATE_LOGIC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542285)
    (_use )
  )
  (_object
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal state_type 0 13 (_enum inactiv blocare_usa alim_apa incalzire_apa presp evac spalare clt clatire_sup centrifugare deblocare_usa (_to (i 0)(i 10)))))
    (_signal (_internal STARE state_type 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal COUNT ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 6)))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 29 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CONDITII ~std_logic_vector{3~downto~0}~13 0 30 (_process 0 (_string \"0000"\))))
    (_process
      (next_state(_architecture 0 0 27 (_process (_simple)(_target(14)(15))(_sensitivity(4))(_read(14)(15)(5)(3)(2)(1)(0)))))
      (outputs(_architecture 1 0 125 (_process (_simple)(_target(8)(7)(9)(10)(11)(12)(13)(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . NEXT_STATE_LOGIC_ARCH 2 -1
  )
)
I 000062 55 1599          1525692208649 MUX_4TO1_INTEGER_ARCH
(_unit VHDL (mux_4to1_integer 0 5 (mux_4to1_integer_arch 0 11 ))
  (_version v33)
  (_time 1525692208648 2018.05.07 14:23:28)
  (_source (\./../src/MUX_4TO1_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(3)(2)(1)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX_4TO1_INTEGER_ARCH 1 -1
  )
)
I 000055 55 1495          1525692208727 DEBOUNCE4_ARCH
(_unit VHDL (debounce4_push_buttons 0 4 (debounce4_arch 0 10 ))
  (_version v33)
  (_time 1525692208726 2018.05.07 14:23:28)
  (_source (\./../src/DEBOUNCE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672538635)
    (_use )
  )
  (_object
    (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal DELAY1 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY2 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY3 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6))(_sensitivity(1)(0))(_read(4)(5)(2)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . DEBOUNCE4_ARCH 2 -1
  )
)
I 000051 55 3178          1525692208821 AFISOR_ARH
(_unit VHDL (afisor 0 6 (afisor_arh 0 13 ))
  (_version v33)
  (_time 1525692208820 2018.05.07 14:23:28)
  (_source (\./../src/AFISOR.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539742)
    (_use )
  )
  (_component
    (BCD_7_DECODER
      (_object
        (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 21 (_entity (_in ))))
        (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation BCD 0 61 (_component BCD_7_DECODER )
    (_port
      ((inputBCD)(DIGIT))
      ((outputBCD)(A_TO_G))
    )
    (_use (_entity . bcd_7_decoder)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_signal (_internal DIGIT ~extSTD.STANDARD.NATURAL 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AEN ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (ACTIVARE_ANOZI(_architecture 0 0 27 (_process (_simple)(_target(6(3))(6(2))(6(1))(6(0)))(_sensitivity(0))(_read(1)))))
      (CTR(_architecture 1 0 47 (_process (_simple)(_target(5))(_sensitivity(0))(_read(5)))))
      (line__57(_architecture 2 0 57 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
      (ANODE(_architecture 3 0 64 (_process (_simple)(_target(3))(_sensitivity(5))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (3)
  )
  (_static
    (0 0 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AFISOR_ARH 4 -1
  )
)
I 000054 55 12807         1525692208868 GET_DATA_ARCH
(_unit VHDL (get_data 0 5 (get_data_arch 0 11 ))
  (_version v33)
  (_time 1525692208867 2018.05.07 14:23:28)
  (_source (\./../src/GET_DATA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540039)
    (_use )
  )
  (_component
    (COUNTER_GET
      (_object
        (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 4)))))
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 1)))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~134 0 39 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_out ))))
      )
    )
    (MUX_2TO1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 2)))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_entity (_out ))))
      )
    )
    (MUX_4TO1_INTEGER
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~132 0 33 (_entity (_in ))))
        (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 35 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM_PRESP_CLT
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~1318 0 45 (_entity (_in ))))
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (MUX_2TO1_BIT
      (_object
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR_SEL_AUTO 0 65 (_component COUNTER_GET )
    (_generic
      ((limita)((i 4)))
      ((N)((i 3)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_P))
      ((Q)(OUT_CTR_AUTO))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 4)))
        ((N)((i 3)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_TEMP 0 67 (_component COUNTER_GET )
    (_generic
      ((limita)((i 3)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_T))
      ((Q)(T_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 3)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_TEMP 0 68 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"00"\))
      ((I1)(_string \"10"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"11"\))
      ((Y)(T_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_TEMP 0 69 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(T_OUT_MANUAL))
      ((B)(T_OUT_AUTO))
      ((Y)(SEL_TEMPERATURA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_TEMP 0 70 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_TEMPERATURA))
      ((I0)((i 30)))
      ((I1)((i 40)))
      ((I2)((i 60)))
      ((I3)((i 90)))
      ((Y)(TEMPERATURA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_VIT 0 72 (_component COUNTER_GET )
    (_generic
      ((limita)((i 2)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_V))
      ((Q)(V_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 2)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_VIT 0 73 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"10"\))
      ((I1)(_string \"00"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"10"\))
      ((Y)(V_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_VITEZA 0 74 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(V_OUT_MANUAL))
      ((B)(V_OUT_AUTO))
      ((Y)(SEL_VITEZA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_VIT 0 75 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_VITEZA))
      ((I0)((i 800)))
      ((I1)((i 1000)))
      ((I2)((i 1200)))
      ((I3)((i 0)))
      ((Y)(VITEZA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_PRESP 0 77 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 2)))
      ((I3)((i 3)))
      ((I4)((i 2)))
      ((Y)(PRESPALARE_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_CLT_SUP 0 78 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 3)))
      ((I3)((i 2)))
      ((I4)((i 3)))
      ((Y)(CLATIRE_SUPL_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_PRESP 0 79 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(PRESPALARE_MANUAL))
      ((B)(PRESPALARE_AUTO))
      ((Y)(PRESPALARE))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_instantiation MUX_MANUAL_CLT_SUP 0 80 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(CLATIRE_MANUAL))
      ((B)(CLATIRE_SUPL_AUTO))
      ((Y)(CLATIRE_SUPL))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_object
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal OUT_CTR_AUTO ~std_logic_vector{2~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal SEL_TEMPERATURA ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal V_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal V_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal SEL_VITEZA ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SUPL_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . GET_DATA_ARCH 4 -1
  )
)
I 000053 55 13989         1525692208915 AUTOMAT_ARCH
(_unit VHDL (automat 0 5 (automat_arch 0 16 ))
  (_version v33)
  (_time 1525692208914 2018.05.07 14:23:28)
  (_source (\./../src/AUTOMAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539555)
    (_use )
  )
  (_component
    (CLOCK_DIVIDER
      (_object
        (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (DEBOUNCE4_PUSH_BUTTONS
      (_object
        (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
      )
    )
    (GET_DATA
      (_object
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
      )
    )
    (TIME_CALC
      (_object
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 56 (_entity (_out ))))
      )
    )
    (NEXT_STATE_LOGIC
      (_object
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 62 (_entity (_in ))))
        (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (TIMP_AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 69 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 70 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 76 (_entity (_in ))))
        (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~13 0 77 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZARE_CLK 0 85 (_component CLOCK_DIVIDER )
    (_port
      ((MCLK)(CLK))
      ((CLR)((i 2)))
      ((CLK_DIVIZAT)(CLK_DIV))
      ((CLK_DIVIZAT_AFIS)(CLK_DIV_AF))
    )
    (_use (_entity . clock_divider)
      (_port
        ((MCLK)(MCLK))
        ((CLR)(CLR))
        ((CLK_DIVIZAT)(CLK_DIVIZAT))
        ((CLK_DIVIZAT_AFIS)(CLK_DIVIZAT_AFIS))
      )
    )
  )
  (_instantiation DEBOUNCE_AUTO 0 86 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_AUTO))
      ((OUTP)(BUTON_AUTO_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_TEMPERATURA 0 87 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_TEMPERATURA))
      ((OUTP)(BUTON_TEMPERATURA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_VITEZA 0 88 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_VITEZA))
      ((OUTP)(BUTON_VITEZA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_START 0 89 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(START))
      ((OUTP)(START_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation GET_INPUT 0 90 (_component GET_DATA )
    (_port
      ((MODE)(SEL_MODE))
      ((BUTON_P)(BUTON_AUTO_D))
      ((BUTON_T)(BUTON_TEMPERATURA_D))
      ((BUTON_V)(BUTON_VITEZA_D))
      ((PRESPALARE_MANUAL)(PRESPALARE_MANUAL))
      ((CLATIRE_MANUAL)(CLATIRE_SUPL_MANUAL))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((VITEZA)(VITEZA))
      ((TEMPERATURA)(TEMPERATURA))
    )
    (_use (_entity . get_data)
    )
  )
  (_instantiation CALC_TIMP 0 91 (_component TIME_CALC )
    (_port
      ((TEMPERATURA)(TEMPERATURA))
      ((TIMP_SPALARE_PRINCIPALA)((i 120)))
      ((TIMP_CLATIRE)((i 60)))
      ((TIMP_CENTRIFUGARE)((i 60)))
      ((TIMP_PRESPALARE)((i 60)))
      ((TIMP_APA)((i 6)))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((TIMP)(TIMP_TOTAL))
    )
    (_use (_entity . time_calc)
      (_port
        ((TEMPERATURA)(TEMPERATURA))
        ((TIMP_SPALARE_PRINCIPALA)(TIMP_SPALARE_PRINCIPALA))
        ((TIMP_CLATIRE)(TIMP_CLATIRE))
        ((TIMP_CENTRIFUGARE)(TIMP_CENTRIFUGARE))
        ((TIMP_PRESPALARE)(TIMP_PRESPALARE))
        ((TIMP_APA)(TIMP_APA))
        ((PRESPALARE)(PRESPALARE))
        ((CLATIRE_SUPL)(CLATIRE_SUPL))
        ((TIMP)(TIMP))
      )
    )
  )
  (_instantiation STARE_NXT 0 92 (_component NEXT_STATE_LOGIC )
    (_port
      ((START)(START_D))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((USA)(USA))
      ((CLK)(CLK_DIV))
      ((TEMPERATURA)(TEMPERATURA))
      ((PRESPALARE_OUT)(PRESPALARE_OUT))
      ((CLATIRE_SUPL_OUT)(CLATIRE_SUPL_OUT))
      ((ACTIV)(ACTIV))
      ((ROTIRE)(ROTIRE))
      ((ALIMENTARE)(ALIMENTARE))
      ((INCALZIRE)(INCALZIRE))
      ((EVACUARE)(EVACUARE))
      ((USA_BLOCATA)(USA_BLOCATA))
    )
    (_use (_entity . next_state_logic)
    )
  )
  (_instantiation TIMER 0 93 (_component TIMP_AFISOR )
    (_port
      ((CLK)(CLK_DIV))
      ((START)(START_D))
      ((USA)(USA))
      ((TIMP_IN)(TIMP_TOTAL))
      ((TIMP)(TIMP_AFIS))
    )
    (_use (_entity . timp_afisor)
    )
  )
  (_instantiation AFISOR_7SEGM 0 94 (_component AFISOR )
    (_port
      ((CLK)(CLK_DIV_AF))
      ((TIMP)(TIMP_AFIS))
      ((A_TO_G)(A_TO_G))
      ((AN)(AN))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SEL_MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_AUTO ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_TEMPERATURA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_VITEZA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal TIMP_TOTAL ~extSTD.STANDARD.NATURAL 0 9 (_entity (_inout ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 19 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 6)))))
    (_signal (_internal CLK_DIV ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal CLK_DIV_AF ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal BUTON_AUTO_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_TEMPERATURA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_VITEZA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal START_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal TIMP_AFIS ~extSTD.STANDARD.NATURAL 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 2119          1525695905877 TIMP_AFISOR_ARCH
(_unit VHDL (timp_afisor 0 6 (timp_afisor_arch 0 12 ))
  (_version v33)
  (_time 1525695905876 2018.05.07 15:25:05)
  (_source (\./../src/TIMP_AFISOR.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525695905814)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{11~downto~0}~12 0 9 (_entity (_out ))))
    (_signal (_internal COUNT ~extSTD.STANDARD.NATURAL 0 14 (_architecture (_uni ))))
    (_signal (_internal COUNT_DEBLOCARE_USA ~extSTD.STANDARD.NATURAL 0 14 (_architecture (_uni ))))
    (_variable (_internal OK ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_variable (_internal NEXT_CLOCK ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(3)(2)(5)(6)))))
      (line__49(_architecture 1 0 49 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . TIMP_AFISOR_ARCH 2 -1
  )
)
I 000053 55 4551          1525697143311 A_BIN_TO_BCD
(_unit VHDL (bin_to_bcd 0 6 (a_bin_to_bcd 0 14 ))
  (_version v33)
  (_time 1525697143310 2018.05.07 15:45:43)
  (_source (\./../src/CONVERSIE.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525697132313)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal BINAR ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UNITATI ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ZECI ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SUTE ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal MII ~std_logic_vector{3~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal TEMP ~std_logic_vector{11~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal BCD ~UNSIGNED{15~downto~0}~13 0 18 (_process 0 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~137 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~139 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1311 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (TO_BCD(_architecture 0 0 16 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . A_BIN_TO_BCD 1 -1
  )
)
I 000051 55 3753          1525697275755 AFISOR_ARH
(_unit VHDL (afisor 0 6 (afisor_arh 0 14 ))
  (_version v33)
  (_time 1525697275754 2018.05.07 15:47:55)
  (_source (\./../src/AFISOR.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525697275662)
    (_use )
  )
  (_component
    (BCD_7_DECODER
      (_object
        (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 22 (_entity (_in ))))
        (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation BCD 0 62 (_component BCD_7_DECODER )
    (_port
      ((inputBCD)(DIGIT))
      ((outputBCD)(A_TO_G))
    )
    (_use (_entity . bcd_7_decoder)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UNITATI ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal ZECI ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal SUTE ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal MII ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_signal (_internal DIGIT ~extSTD.STANDARD.NATURAL 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{1~downto~0}~13 0 18 (_architecture (_uni (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AEN ~std_logic_vector{3~downto~0}~13 0 19 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (ACTIVARE_ANOZI(_architecture 0 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(0))(_read(1)))))
      (CTR(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(0))(_read(9)))))
      (line__58(_architecture 2 0 58 (_assignment (_simple)(_target(8))(_sensitivity(9)(5)(2)(3)(4)))))
      (ANODE(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(9))(_read(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (7)
  )
  (_static
    (0 0 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AFISOR_ARH 4 -1
  )
)
I 000057 55 2330          1525697344739 TIMP_AFISOR_ARCH
(_unit VHDL (timp_afisor 0 6 (timp_afisor_arch 0 13 ))
  (_version v33)
  (_time 1525697344738 2018.05.07 15:49:04)
  (_source (\./../src/TIMP_AFISOR.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525697344708)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 8 (_entity (_in ))))
    (_port (_internal TIMP_NATURAL ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{11~downto~0}~12 0 10 (_entity (_out ))))
    (_signal (_internal COUNT ~extSTD.STANDARD.NATURAL 0 15 (_architecture (_uni ))))
    (_signal (_internal COUNT_DEBLOCARE_USA ~extSTD.STANDARD.NATURAL 0 15 (_architecture (_uni ))))
    (_variable (_internal OK ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_variable (_internal NEXT_CLOCK ~extSTD.STANDARD.BIT 0 21 (_process 0 ((i 0)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1))(_read(3)(2)(6)(7)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((TIMP_NATURAL)(COUNT)))(_target(4))(_sensitivity(6)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . TIMP_AFISOR_ARCH 3 -1
  )
)
I 000057 55 1861          1525697547102 COUNTER_GET_ARCH
(_unit VHDL (counter_get 0 5 (counter_get_arch 0 12 ))
  (_version v33)
  (_time 1525697547101 2018.05.07 15:52:27)
  (_source (\./../src/COUNTER_GET.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541490)
    (_use )
  )
  (_object
    (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \1\ (_entity ((i 1)))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event)(_lastevent))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
  )
  (_model . COUNTER_GET_ARCH 4 -1
  )
)
I 000059 55 1555          1525697547149 BCD_7_DECODER_ARCH
(_unit VHDL (bcd_7_decoder 0 5 (bcd_7_decoder_arch 0 10 ))
  (_version v33)
  (_time 1525697547148 2018.05.07 15:52:27)
  (_source (\./../src/BCD_7SEGM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539274)
    (_use )
  )
  (_object
    (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . BCD_7_DECODER_ARCH 1 -1
  )
)
I 000059 55 1816          1525697547196 CLOCK_DIVIDER_ARCH
(_unit VHDL (clock_divider 0 5 (clock_divider_arch 0 10 ))
  (_version v33)
  (_time 1525697547195 2018.05.07 15:52:27)
  (_source (\./../src/DIVIDER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539009)
    (_use )
  )
  (_object
    (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{27~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((CLK_DIVIZAT)(Q(23))))(_target(2))(_sensitivity(4(23))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((CLK_DIVIZAT_AFIS)(Q(17))))(_target(3))(_sensitivity(4(17))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CLOCK_DIVIDER_ARCH 3 -1
  )
)
I 000058 55 1084          1525697547258 MUX_2TO1_BIT_ARCH
(_unit VHDL (mux_2to1_bit 0 5 (mux_2to1_bit_arch 0 11 ))
  (_version v33)
  (_time 1525697547257 2018.05.07 15:52:27)
  (_source (\./../src/MUX_2TO1_BIT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542862)
    (_use )
  )
  (_object
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . MUX_2TO1_BIT_ARCH 1 -1
  )
)
I 000054 55 1607          1525697547305 MUX_2TO1_ARCH
(_unit VHDL (mux_2to1 0 5 (mux_2to1_arch 0 12 ))
  (_version v33)
  (_time 1525697547304 2018.05.07 15:52:27)
  (_source (\./../src/MUX_2TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541770)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \2\ (_entity ((i 2)))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MUX_2TO1_ARCH 3 -1
  )
)
I 000067 55 1692          1525697547368 MUX_PROGRAM_PRESP_CLT_ARCH
(_unit VHDL (mux_program_presp_clt 0 5 (mux_program_presp_clt_arch 0 11 ))
  (_version v33)
  (_time 1525697547367 2018.05.07 15:52:27)
  (_source (\./../src/MUX_PROGRAM_PRESP_CLT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542566)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(3)(2)(1)(0)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_PRESP_CLT_ARCH 1 -1
  )
)
I 000057 55 1912          1525697547446 MUX_PROGRAM_ARCH
(_unit VHDL (mux_program 0 5 (mux_program_arch 0 11 ))
  (_version v33)
  (_time 1525697547445 2018.05.07 15:52:27)
  (_source (\./../src/MUX_PROGRAM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540569)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I4 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Y ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(0)(4)(3)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_ARCH 1 -1
  )
)
I 000057 55 2330          1525697547555 TIMP_AFISOR_ARCH
(_unit VHDL (timp_afisor 0 6 (timp_afisor_arch 0 13 ))
  (_version v33)
  (_time 1525697547554 2018.05.07 15:52:27)
  (_source (\./../src/TIMP_AFISOR.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525697344708)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 8 (_entity (_in ))))
    (_port (_internal TIMP_NATURAL ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{11~downto~0}~12 0 10 (_entity (_out ))))
    (_signal (_internal COUNT ~extSTD.STANDARD.NATURAL 0 15 (_architecture (_uni ))))
    (_signal (_internal COUNT_DEBLOCARE_USA ~extSTD.STANDARD.NATURAL 0 15 (_architecture (_uni ))))
    (_variable (_internal OK ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_variable (_internal NEXT_CLOCK ~extSTD.STANDARD.BIT 0 21 (_process 0 ((i 0)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0))(_read(2)(3)(6)(7)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((TIMP_NATURAL)(COUNT)))(_target(4))(_sensitivity(6)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . TIMP_AFISOR_ARCH 3 -1
  )
)
I 000055 55 1873          1525697547633 TIME_CALC_ARCH
(_unit VHDL (time_calc 0 6 (time_calc_arch 0 12 ))
  (_version v33)
  (_time 1525697547632 2018.05.07 15:52:27)
  (_source (\./../src/TIME_CALC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542020)
    (_use )
  )
  (_object
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_variable (_internal SUMA_TIMP ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8))(_sensitivity(7)(6)(0))(_read(5)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . TIME_CALC_ARCH 1 -1
  )
)
I 000062 55 3555          1525697547726 NEXT_STATE_LOGIC_ARCH
(_unit VHDL (next_state_logic 0 4 (next_state_logic_arch 0 10 ))
  (_version v33)
  (_time 1525697547725 2018.05.07 15:52:27)
  (_source (\./../src/NEXT_STATE_LOGIC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542285)
    (_use )
  )
  (_object
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal state_type 0 13 (_enum inactiv blocare_usa alim_apa incalzire_apa presp evac spalare clt clatire_sup centrifugare deblocare_usa (_to (i 0)(i 10)))))
    (_signal (_internal STARE state_type 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal COUNT ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 6)))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 29 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CONDITII ~std_logic_vector{3~downto~0}~13 0 30 (_process 0 (_string \"0000"\))))
    (_process
      (next_state(_architecture 0 0 27 (_process (_simple)(_target(14)(15))(_sensitivity(4))(_read(3)(5)(2)(1)(0)(14)(15)))))
      (outputs(_architecture 1 0 125 (_process (_simple)(_target(13)(12)(10)(11)(6)(7)(8)(9))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . NEXT_STATE_LOGIC_ARCH 2 -1
  )
)
I 000062 55 1599          1525697547804 MUX_4TO1_INTEGER_ARCH
(_unit VHDL (mux_4to1_integer 0 5 (mux_4to1_integer_arch 0 11 ))
  (_version v33)
  (_time 1525697547803 2018.05.07 15:52:27)
  (_source (\./../src/MUX_4TO1_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(2)(3)(1)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX_4TO1_INTEGER_ARCH 1 -1
  )
)
I 000055 55 1495          1525697547992 DEBOUNCE4_ARCH
(_unit VHDL (debounce4_push_buttons 0 4 (debounce4_arch 0 10 ))
  (_version v33)
  (_time 1525697547991 2018.05.07 15:52:27)
  (_source (\./../src/DEBOUNCE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672538635)
    (_use )
  )
  (_object
    (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal DELAY1 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY2 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY3 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6))(_sensitivity(0)(1))(_read(2)(4)(5)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . DEBOUNCE4_ARCH 2 -1
  )
)
I 000051 55 3753          1525697548070 AFISOR_ARH
(_unit VHDL (afisor 0 6 (afisor_arh 0 14 ))
  (_version v33)
  (_time 1525697548069 2018.05.07 15:52:28)
  (_source (\./../src/AFISOR.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525697275662)
    (_use )
  )
  (_component
    (BCD_7_DECODER
      (_object
        (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 22 (_entity (_in ))))
        (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation BCD 0 62 (_component BCD_7_DECODER )
    (_port
      ((inputBCD)(DIGIT))
      ((outputBCD)(A_TO_G))
    )
    (_use (_entity . bcd_7_decoder)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UNITATI ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal ZECI ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal SUTE ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal MII ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_signal (_internal DIGIT ~extSTD.STANDARD.NATURAL 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{1~downto~0}~13 0 18 (_architecture (_uni (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AEN ~std_logic_vector{3~downto~0}~13 0 19 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (ACTIVARE_ANOZI(_architecture 0 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(0))(_read(1)))))
      (CTR(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(0))(_read(9)))))
      (line__58(_architecture 2 0 58 (_assignment (_simple)(_target(8))(_sensitivity(5)(4)(3)(2)(9)))))
      (ANODE(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(9))(_read(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (7)
  )
  (_static
    (0 0 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AFISOR_ARH 4 -1
  )
)
I 000054 55 12807         1525697548132 GET_DATA_ARCH
(_unit VHDL (get_data 0 5 (get_data_arch 0 11 ))
  (_version v33)
  (_time 1525697548131 2018.05.07 15:52:28)
  (_source (\./../src/GET_DATA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540039)
    (_use )
  )
  (_component
    (COUNTER_GET
      (_object
        (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 4)))))
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 1)))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~134 0 39 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_out ))))
      )
    )
    (MUX_2TO1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 2)))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_entity (_out ))))
      )
    )
    (MUX_4TO1_INTEGER
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~132 0 33 (_entity (_in ))))
        (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 35 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM_PRESP_CLT
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~1318 0 45 (_entity (_in ))))
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (MUX_2TO1_BIT
      (_object
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR_SEL_AUTO 0 65 (_component COUNTER_GET )
    (_generic
      ((limita)((i 4)))
      ((N)((i 3)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_P))
      ((Q)(OUT_CTR_AUTO))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 4)))
        ((N)((i 3)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_TEMP 0 67 (_component COUNTER_GET )
    (_generic
      ((limita)((i 3)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_T))
      ((Q)(T_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 3)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_TEMP 0 68 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"00"\))
      ((I1)(_string \"10"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"11"\))
      ((Y)(T_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_TEMP 0 69 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(T_OUT_MANUAL))
      ((B)(T_OUT_AUTO))
      ((Y)(SEL_TEMPERATURA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_TEMP 0 70 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_TEMPERATURA))
      ((I0)((i 30)))
      ((I1)((i 40)))
      ((I2)((i 60)))
      ((I3)((i 90)))
      ((Y)(TEMPERATURA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_VIT 0 72 (_component COUNTER_GET )
    (_generic
      ((limita)((i 2)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_V))
      ((Q)(V_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 2)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_VIT 0 73 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"10"\))
      ((I1)(_string \"00"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"10"\))
      ((Y)(V_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_VITEZA 0 74 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(V_OUT_MANUAL))
      ((B)(V_OUT_AUTO))
      ((Y)(SEL_VITEZA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_VIT 0 75 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_VITEZA))
      ((I0)((i 800)))
      ((I1)((i 1000)))
      ((I2)((i 1200)))
      ((I3)((i 0)))
      ((Y)(VITEZA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_PRESP 0 77 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 2)))
      ((I3)((i 3)))
      ((I4)((i 2)))
      ((Y)(PRESPALARE_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_CLT_SUP 0 78 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 3)))
      ((I3)((i 2)))
      ((I4)((i 3)))
      ((Y)(CLATIRE_SUPL_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_PRESP 0 79 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(PRESPALARE_MANUAL))
      ((B)(PRESPALARE_AUTO))
      ((Y)(PRESPALARE))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_instantiation MUX_MANUAL_CLT_SUP 0 80 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(CLATIRE_MANUAL))
      ((B)(CLATIRE_SUPL_AUTO))
      ((Y)(CLATIRE_SUPL))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_object
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal OUT_CTR_AUTO ~std_logic_vector{2~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal SEL_TEMPERATURA ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal V_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal V_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal SEL_VITEZA ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SUPL_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . GET_DATA_ARCH 4 -1
  )
)
I 000053 55 4551          1525697548428 A_BIN_TO_BCD
(_unit VHDL (bin_to_bcd 0 6 (a_bin_to_bcd 0 14 ))
  (_version v33)
  (_time 1525697548427 2018.05.07 15:52:28)
  (_source (\./../src/CONVERSIE.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525697132313)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal BINAR ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UNITATI ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ZECI ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SUTE ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal MII ~std_logic_vector{3~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal TEMP ~std_logic_vector{11~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal BCD ~UNSIGNED{15~downto~0}~13 0 18 (_process 0 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~137 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~139 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1311 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (TO_BCD(_architecture 0 0 16 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . A_BIN_TO_BCD 1 -1
  )
)
I 000057 55 1861          1525697556400 COUNTER_GET_ARCH
(_unit VHDL (counter_get 0 5 (counter_get_arch 0 12 ))
  (_version v33)
  (_time 1525697556399 2018.05.07 15:52:36)
  (_source (\./../src/COUNTER_GET.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541490)
    (_use )
  )
  (_object
    (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 7 \1\ (_entity ((i 1)))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event)(_lastevent))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{{N-1}~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
  )
  (_model . COUNTER_GET_ARCH 4 -1
  )
)
I 000059 55 1555          1525697556525 BCD_7_DECODER_ARCH
(_unit VHDL (bcd_7_decoder 0 5 (bcd_7_decoder_arch 0 10 ))
  (_version v33)
  (_time 1525697556524 2018.05.07 15:52:36)
  (_source (\./../src/BCD_7SEGM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539274)
    (_use )
  )
  (_object
    (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . BCD_7_DECODER_ARCH 1 -1
  )
)
I 000059 55 1816          1525697556603 CLOCK_DIVIDER_ARCH
(_unit VHDL (clock_divider 0 5 (clock_divider_arch 0 10 ))
  (_version v33)
  (_time 1525697556602 2018.05.07 15:52:36)
  (_source (\./../src/DIVIDER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539009)
    (_use )
  )
  (_object
    (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{27~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((CLK_DIVIZAT)(Q(23))))(_target(2))(_sensitivity(4(23))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((CLK_DIVIZAT_AFIS)(Q(17))))(_target(3))(_sensitivity(4(17))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CLOCK_DIVIDER_ARCH 3 -1
  )
)
I 000058 55 1084          1525697556650 MUX_2TO1_BIT_ARCH
(_unit VHDL (mux_2to1_bit 0 5 (mux_2to1_bit_arch 0 11 ))
  (_version v33)
  (_time 1525697556649 2018.05.07 15:52:36)
  (_source (\./../src/MUX_2TO1_BIT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542862)
    (_use )
  )
  (_object
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . MUX_2TO1_BIT_ARCH 1 -1
  )
)
I 000054 55 1607          1525697556683 MUX_2TO1_ARCH
(_unit VHDL (mux_2to1 0 5 (mux_2to1_arch 0 12 ))
  (_version v33)
  (_time 1525697556680 2018.05.07 15:52:36)
  (_source (\./../src/MUX_2TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672541770)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 6 \2\ (_entity ((i 2)))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . MUX_2TO1_ARCH 3 -1
  )
)
I 000067 55 1692          1525697556728 MUX_PROGRAM_PRESP_CLT_ARCH
(_unit VHDL (mux_program_presp_clt 0 5 (mux_program_presp_clt_arch 0 11 ))
  (_version v33)
  (_time 1525697556727 2018.05.07 15:52:36)
  (_source (\./../src/MUX_PROGRAM_PRESP_CLT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542566)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(3)(2)(1)(0)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_PRESP_CLT_ARCH 1 -1
  )
)
I 000057 55 1912          1525697556759 MUX_PROGRAM_ARCH
(_unit VHDL (mux_program 0 5 (mux_program_arch 0 11 ))
  (_version v33)
  (_time 1525697556758 2018.05.07 15:52:36)
  (_source (\./../src/MUX_PROGRAM.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540569)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I1 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I2 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I3 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_port (_internal I4 ~std_logic_vector{1~downto~0}~128 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Y ~std_logic_vector{1~downto~0}~1210 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6))(_sensitivity(0)(4)(3)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
  )
  (_model . MUX_PROGRAM_ARCH 1 -1
  )
)
I 000057 55 2330          1525697556806 TIMP_AFISOR_ARCH
(_unit VHDL (timp_afisor 0 6 (timp_afisor_arch 0 13 ))
  (_version v33)
  (_time 1525697556805 2018.05.07 15:52:36)
  (_source (\./../src/TIMP_AFISOR.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525697344708)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 8 (_entity (_in ))))
    (_port (_internal TIMP_NATURAL ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal TIMP ~std_logic_vector{11~downto~0}~12 0 10 (_entity (_out ))))
    (_signal (_internal COUNT ~extSTD.STANDARD.NATURAL 0 15 (_architecture (_uni ))))
    (_signal (_internal COUNT_DEBLOCARE_USA ~extSTD.STANDARD.NATURAL 0 15 (_architecture (_uni ))))
    (_variable (_internal OK ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_variable (_internal NEXT_CLOCK ~extSTD.STANDARD.BIT 0 21 (_process 0 ((i 0)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0))(_read(2)(3)(6)(7)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((TIMP_NATURAL)(COUNT)))(_target(4))(_sensitivity(6)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . TIMP_AFISOR_ARCH 3 -1
  )
)
I 000055 55 1873          1525697556852 TIME_CALC_ARCH
(_unit VHDL (time_calc 0 6 (time_calc_arch 0 12 ))
  (_version v33)
  (_time 1525697556851 2018.05.07 15:52:36)
  (_source (\./../src/TIME_CALC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542020)
    (_use )
  )
  (_object
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 9 (_entity (_out ))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_variable (_internal SUMA_TIMP ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(8))(_sensitivity(7)(6)(0))(_read(5)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . TIME_CALC_ARCH 1 -1
  )
)
I 000062 55 3555          1525697556899 NEXT_STATE_LOGIC_ARCH
(_unit VHDL (next_state_logic 0 4 (next_state_logic_arch 0 10 ))
  (_version v33)
  (_time 1525697556898 2018.05.07 15:52:36)
  (_source (\./../src/NEXT_STATE_LOGIC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672542285)
    (_use )
  )
  (_object
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal state_type 0 13 (_enum inactiv blocare_usa alim_apa incalzire_apa presp evac spalare clt clatire_sup centrifugare deblocare_usa (_to (i 0)(i 10)))))
    (_signal (_internal STARE state_type 0 14 (_architecture (_uni ((i 0))))))
    (_signal (_internal COUNT ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 6)))))
    (_variable (_internal TIMP_INCALZIRE ~extSTD.STANDARD.INTEGER 0 29 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal CONDITII ~std_logic_vector{3~downto~0}~13 0 30 (_process 0 (_string \"0000"\))))
    (_process
      (next_state(_architecture 0 0 27 (_process (_simple)(_target(14)(15))(_sensitivity(4))(_read(3)(5)(2)(1)(0)(14)(15)))))
      (outputs(_architecture 1 0 125 (_process (_simple)(_target(13)(12)(10)(11)(6)(7)(8)(9))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . NEXT_STATE_LOGIC_ARCH 2 -1
  )
)
I 000062 55 1599          1525697556930 MUX_4TO1_INTEGER_ARCH
(_unit VHDL (mux_4to1_integer 0 5 (mux_4to1_integer_arch 0 11 ))
  (_version v33)
  (_time 1525697556929 2018.05.07 15:52:36)
  (_source (\./../src/MUX_4TO1_INTEGER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540320)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(2)(3)(1)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX_4TO1_INTEGER_ARCH 1 -1
  )
)
I 000055 55 1495          1525697556977 DEBOUNCE4_ARCH
(_unit VHDL (debounce4_push_buttons 0 4 (debounce4_arch 0 10 ))
  (_version v33)
  (_time 1525697556976 2018.05.07 15:52:36)
  (_source (\./../src/DEBOUNCE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672538635)
    (_use )
  )
  (_object
    (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal DELAY1 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY2 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal DELAY3 ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(6))(_sensitivity(0)(1))(_read(4)(5)(2)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . DEBOUNCE4_ARCH 2 -1
  )
)
I 000051 55 3753          1525697557040 AFISOR_ARH
(_unit VHDL (afisor 0 6 (afisor_arh 0 14 ))
  (_version v33)
  (_time 1525697557039 2018.05.07 15:52:37)
  (_source (\./../src/AFISOR.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525697275662)
    (_use )
  )
  (_component
    (BCD_7_DECODER
      (_object
        (_port (_internal inputBCD ~extSTD.STANDARD.NATURAL 0 22 (_entity (_in ))))
        (_port (_internal outputBCD ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_out ))))
      )
    )
  )
  (_instantiation BCD 0 62 (_component BCD_7_DECODER )
    (_port
      ((inputBCD)(DIGIT))
      ((outputBCD)(A_TO_G))
    )
    (_use (_entity . bcd_7_decoder)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UNITATI ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal ZECI ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal SUTE ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_port (_internal MII ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_signal (_internal DIGIT ~extSTD.STANDARD.NATURAL 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal COUNT ~std_logic_vector{1~downto~0}~13 0 18 (_architecture (_uni (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal AEN ~std_logic_vector{3~downto~0}~13 0 19 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (ACTIVARE_ANOZI(_architecture 0 0 28 (_process (_simple)(_target(10(3))(10(2))(10(1))(10(0)))(_sensitivity(0))(_read(1)))))
      (CTR(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(0))(_read(9)))))
      (line__58(_architecture 2 0 58 (_assignment (_simple)(_target(8))(_sensitivity(9)(5)(4)(3)(2)))))
      (ANODE(_architecture 3 0 65 (_process (_simple)(_target(7))(_sensitivity(9))(_read(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (7)
  )
  (_static
    (0 0 )
    (2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AFISOR_ARH 4 -1
  )
)
I 000054 55 12807         1525697557071 GET_DATA_ARCH
(_unit VHDL (get_data 0 5 (get_data_arch 0 11 ))
  (_version v33)
  (_time 1525697557070 2018.05.07 15:52:37)
  (_source (\./../src/GET_DATA.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672540039)
    (_use )
  )
  (_component
    (COUNTER_GET
      (_object
        (_generic (_internal limita ~extSTD.STANDARD.INTEGER 0 26 (_entity -1 ((i 4)))))
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 27 (_entity -1 ((i 1)))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal Q ~std_logic_vector{{N-1}~downto~0}~13 0 29 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~134 0 39 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{1~downto~0}~1314 0 40 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{1~downto~0}~1316 0 41 (_entity (_out ))))
      )
    )
    (MUX_2TO1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 2)))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1322 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1322~__1 0 53 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1324 0 54 (_entity (_out ))))
      )
    )
    (MUX_4TO1_INTEGER
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~132 0 33 (_entity (_in ))))
        (_port (_internal I0 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I1 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I2 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal I3 ~extSTD.STANDARD.INTEGER 0 34 (_entity (_in ))))
        (_port (_internal Y ~extSTD.STANDARD.INTEGER 0 35 (_entity (_out ))))
      )
    )
    (MUX_PROGRAM_PRESP_CLT
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~1318 0 45 (_entity (_in ))))
        (_port (_internal I0 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I4 ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (MUX_2TO1_BIT
      (_object
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation NR_SEL_AUTO 0 65 (_component COUNTER_GET )
    (_generic
      ((limita)((i 4)))
      ((N)((i 3)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_P))
      ((Q)(OUT_CTR_AUTO))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 4)))
        ((N)((i 3)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_TEMP 0 67 (_component COUNTER_GET )
    (_generic
      ((limita)((i 3)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_T))
      ((Q)(T_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 3)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_TEMP 0 68 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"00"\))
      ((I1)(_string \"10"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"11"\))
      ((Y)(T_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_TEMP 0 69 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(T_OUT_MANUAL))
      ((B)(T_OUT_AUTO))
      ((Y)(SEL_TEMPERATURA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_TEMP 0 70 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_TEMPERATURA))
      ((I0)((i 30)))
      ((I1)((i 40)))
      ((I2)((i 60)))
      ((I3)((i 90)))
      ((Y)(TEMPERATURA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation NR_SEL_MANUAL_VIT 0 72 (_component COUNTER_GET )
    (_generic
      ((limita)((i 2)))
      ((N)((i 2)))
    )
    (_port
      ((CLR)((i 2)))
      ((CLK)(BUTON_V))
      ((Q)(V_OUT_MANUAL))
    )
    (_use (_entity . counter_get)
      (_generic
        ((limita)((i 2)))
        ((N)((i 2)))
      )
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation MUX_AUTO_VIT 0 73 (_component MUX_PROGRAM )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)(_string \"10"\))
      ((I1)(_string \"00"\))
      ((I2)(_string \"01"\))
      ((I3)(_string \"01"\))
      ((I4)(_string \"10"\))
      ((Y)(V_OUT_AUTO))
    )
    (_use (_entity . mux_program)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_VITEZA 0 74 (_component MUX_2TO1 )
    (_generic
      ((N)((i 2)))
    )
    (_port
      ((SEL)(MODE))
      ((A)(V_OUT_MANUAL))
      ((B)(V_OUT_AUTO))
      ((Y)(SEL_VITEZA))
    )
    (_use (_entity . mux_2to1)
      (_generic
        ((N)((i 2)))
      )
      (_port
        ((SEL)(SEL))
        ((A)(A))
        ((B)(B))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_VIT 0 75 (_component MUX_4TO1_INTEGER )
    (_port
      ((SEL)(SEL_VITEZA))
      ((I0)((i 800)))
      ((I1)((i 1000)))
      ((I2)((i 1200)))
      ((I3)((i 0)))
      ((Y)(VITEZA))
    )
    (_use (_entity . mux_4to1_integer)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_PRESP 0 77 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 2)))
      ((I3)((i 3)))
      ((I4)((i 2)))
      ((Y)(PRESPALARE_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_AUTO_CLT_SUP 0 78 (_component MUX_PROGRAM_PRESP_CLT )
    (_port
      ((SEL)(OUT_CTR_AUTO))
      ((I0)((i 2)))
      ((I1)((i 2)))
      ((I2)((i 3)))
      ((I3)((i 2)))
      ((I4)((i 3)))
      ((Y)(CLATIRE_SUPL_AUTO))
    )
    (_use (_entity . mux_program_presp_clt)
      (_port
        ((SEL)(SEL))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((Y)(Y))
      )
    )
  )
  (_instantiation MUX_MANUAL_PRESP 0 79 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(PRESPALARE_MANUAL))
      ((B)(PRESPALARE_AUTO))
      ((Y)(PRESPALARE))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_instantiation MUX_MANUAL_CLT_SUP 0 80 (_component MUX_2TO1_BIT )
    (_port
      ((SEL)(MODE))
      ((A)(CLATIRE_MANUAL))
      ((B)(CLATIRE_SUPL_AUTO))
      ((Y)(CLATIRE_SUPL))
    )
    (_use (_entity . mux_2to1_bit)
    )
  )
  (_object
    (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal OUT_CTR_AUTO ~std_logic_vector{2~downto~0}~13 0 14 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal SEL_TEMPERATURA ~std_logic_vector{1~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal V_OUT_MANUAL ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal V_OUT_AUTO ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal SEL_VITEZA ~std_logic_vector{1~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SUPL_AUTO ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . GET_DATA_ARCH 4 -1
  )
)
I 000053 55 17018         1525697557118 AUTOMAT_ARCH
(_unit VHDL (automat 0 5 (automat_arch 0 16 ))
  (_version v33)
  (_time 1525697557117 2018.05.07 15:52:37)
  (_source (\./../src/AUTOMAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539555)
    (_use )
  )
  (_component
    (CLOCK_DIVIDER
      (_object
        (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (DEBOUNCE4_PUSH_BUTTONS
      (_object
        (_port (_internal CCLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal INP ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal OUTP ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
      )
    )
    (GET_DATA
      (_object
        (_port (_internal MODE ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_P ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_T ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal BUTON_V ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal CLATIRE_MANUAL ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 49 (_entity (_out ))))
      )
    )
    (TIME_CALC
      (_object
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 54 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 56 (_entity (_out ))))
      )
    )
    (NEXT_STATE_LOGIC
      (_object
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 62 (_entity (_in ))))
        (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (TIMP_AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal TIMP_IN ~extSTD.STANDARD.NATURAL 0 69 (_entity (_in ))))
        (_port (_internal TIMP_NATURAL ~extSTD.STANDARD.NATURAL 0 70 (_entity (_out ))))
        (_port (_internal TIMP ~std_logic_vector{11~downto~0}~13 0 71 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal TIMP ~extSTD.STANDARD.NATURAL 0 77 (_entity (_in ))))
        (_port (_internal UNITATI ~std_logic_vector{3~downto~0}~136 0 78 (_entity (_in ))))
        (_port (_internal ZECI ~std_logic_vector{3~downto~0}~136 0 78 (_entity (_in ))))
        (_port (_internal SUTE ~std_logic_vector{3~downto~0}~136 0 78 (_entity (_in ))))
        (_port (_internal MII ~std_logic_vector{3~downto~0}~136 0 78 (_entity (_in ))))
        (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~13 0 79 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~138 0 80 (_entity (_out ))))
      )
    )
    (BIN_TO_BCD
      (_object
        (_port (_internal BINAR ~std_logic_vector{11~downto~0}~1310 0 85 (_entity (_in ))))
        (_port (_internal UNITATI ~std_logic_vector{3~downto~0}~1312 0 86 (_entity (_out ))))
        (_port (_internal ZECI ~std_logic_vector{3~downto~0}~1314 0 87 (_entity (_out ))))
        (_port (_internal SUTE ~std_logic_vector{3~downto~0}~1316 0 88 (_entity (_out ))))
        (_port (_internal MII ~std_logic_vector{3~downto~0}~1318 0 89 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIVIZARE_CLK 0 98 (_component CLOCK_DIVIDER )
    (_port
      ((MCLK)(CLK))
      ((CLR)((i 2)))
      ((CLK_DIVIZAT)(CLK_DIV))
      ((CLK_DIVIZAT_AFIS)(CLK_DIV_AF))
    )
    (_use (_entity . clock_divider)
      (_port
        ((MCLK)(MCLK))
        ((CLR)(CLR))
        ((CLK_DIVIZAT)(CLK_DIVIZAT))
        ((CLK_DIVIZAT_AFIS)(CLK_DIVIZAT_AFIS))
      )
    )
  )
  (_instantiation DEBOUNCE_AUTO 0 99 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_AUTO))
      ((OUTP)(BUTON_AUTO_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_TEMPERATURA 0 100 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_TEMPERATURA))
      ((OUTP)(BUTON_TEMPERATURA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_VITEZA 0 101 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(BUTON_VITEZA))
      ((OUTP)(BUTON_VITEZA_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation DEBOUNCE_START 0 102 (_component DEBOUNCE4_PUSH_BUTTONS )
    (_port
      ((CCLK)(CLK_DIV))
      ((CLR)((i 2)))
      ((INP)(START))
      ((OUTP)(START_D))
    )
    (_use (_entity . debounce4_push_buttons)
      (_port
        ((CCLK)(CCLK))
        ((CLR)(CLR))
        ((INP)(INP))
        ((OUTP)(OUTP))
      )
    )
  )
  (_instantiation GET_INPUT 0 103 (_component GET_DATA )
    (_port
      ((MODE)(SEL_MODE))
      ((BUTON_P)(BUTON_AUTO_D))
      ((BUTON_T)(BUTON_TEMPERATURA_D))
      ((BUTON_V)(BUTON_VITEZA_D))
      ((PRESPALARE_MANUAL)(PRESPALARE_MANUAL))
      ((CLATIRE_MANUAL)(CLATIRE_SUPL_MANUAL))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((VITEZA)(VITEZA))
      ((TEMPERATURA)(TEMPERATURA))
    )
    (_use (_entity . get_data)
    )
  )
  (_instantiation CALC_TIMP 0 104 (_component TIME_CALC )
    (_port
      ((TEMPERATURA)(TEMPERATURA))
      ((TIMP_SPALARE_PRINCIPALA)((i 120)))
      ((TIMP_CLATIRE)((i 60)))
      ((TIMP_CENTRIFUGARE)((i 60)))
      ((TIMP_PRESPALARE)((i 60)))
      ((TIMP_APA)((i 6)))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((TIMP)(TIMP_TOTAL))
    )
    (_use (_entity . time_calc)
      (_port
        ((TEMPERATURA)(TEMPERATURA))
        ((TIMP_SPALARE_PRINCIPALA)(TIMP_SPALARE_PRINCIPALA))
        ((TIMP_CLATIRE)(TIMP_CLATIRE))
        ((TIMP_CENTRIFUGARE)(TIMP_CENTRIFUGARE))
        ((TIMP_PRESPALARE)(TIMP_PRESPALARE))
        ((TIMP_APA)(TIMP_APA))
        ((PRESPALARE)(PRESPALARE))
        ((CLATIRE_SUPL)(CLATIRE_SUPL))
        ((TIMP)(TIMP))
      )
    )
  )
  (_instantiation STARE_NXT 0 105 (_component NEXT_STATE_LOGIC )
    (_port
      ((START)(START_D))
      ((PRESPALARE)(PRESPALARE))
      ((CLATIRE_SUPL)(CLATIRE_SUPL))
      ((USA)(USA))
      ((CLK)(CLK_DIV))
      ((TEMPERATURA)(TEMPERATURA))
      ((PRESPALARE_OUT)(PRESPALARE_OUT))
      ((CLATIRE_SUPL_OUT)(CLATIRE_SUPL_OUT))
      ((ACTIV)(ACTIV))
      ((ROTIRE)(ROTIRE))
      ((ALIMENTARE)(ALIMENTARE))
      ((INCALZIRE)(INCALZIRE))
      ((EVACUARE)(EVACUARE))
      ((USA_BLOCATA)(USA_BLOCATA))
    )
    (_use (_entity . next_state_logic)
    )
  )
  (_instantiation TIMER 0 106 (_component TIMP_AFISOR )
    (_port
      ((CLK)(CLK_DIV))
      ((START)(START_D))
      ((USA)(USA))
      ((TIMP_IN)(TIMP_TOTAL))
      ((TIMP_NATURAL)(TIMP_NATURAL))
      ((TIMP)(TIMP_AFIS))
    )
    (_use (_entity . timp_afisor)
    )
  )
  (_instantiation AFISOR_7SEGM 0 107 (_component AFISOR )
    (_port
      ((CLK)(CLK_DIV_AF))
      ((TIMP)(TIMP_NATURAL))
      ((UNITATI)(UNITATI))
      ((ZECI)(ZECI))
      ((SUTE)(SUTE))
      ((MII)(MII))
      ((A_TO_G)(A_TO_G))
      ((AN)(AN))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation COMP 0 108 (_component BIN_TO_BCD )
    (_port
      ((BINAR)(TIMP_AFIS))
      ((UNITATI)(UNITATI))
      ((ZECI)(ZECI))
      ((SUTE)(SUTE))
      ((MII)(MII))
    )
    (_use (_entity . bin_to_bcd)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal SEL_MODE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_AUTO ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_TEMPERATURA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal BUTON_VITEZA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal PRESPALARE_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLATIRE_SUPL_MANUAL ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_inout ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal CLATIRE_SUPL ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal USA_BLOCATA ~extieee.std_logic_1164.std_logic 0 8 (_entity (_inout ))))
    (_port (_internal TIMP_TOTAL ~extSTD.STANDARD.NATURAL 0 9 (_entity (_inout ))))
    (_port (_internal ACTIV ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal ROTIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ALIMENTARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal INCALZIRE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal EVACUARE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal PRESPALARE_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal CLATIRE_SUPL_OUT ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal A_TO_G ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_constant (_internal TIMP_SPALARE_PRINCIPALA ~extSTD.STANDARD.INTEGER 0 19 (_architecture ((i 120)))))
    (_constant (_internal TIMP_CLATIRE ~extSTD.STANDARD.INTEGER 0 20 (_architecture ((i 60)))))
    (_constant (_internal TIMP_CENTRIFUGARE ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 60)))))
    (_constant (_internal TIMP_PRESPALARE ~extSTD.STANDARD.INTEGER 0 22 (_architecture ((i 60)))))
    (_constant (_internal TIMP_APA ~extSTD.STANDARD.INTEGER 0 23 (_architecture ((i 6)))))
    (_signal (_internal CLK_DIV ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal CLK_DIV_AF ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal BUTON_AUTO_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_TEMPERATURA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal BUTON_VITEZA_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_signal (_internal START_D ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1310 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1320 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal TIMP_AFIS ~std_logic_vector{11~downto~0}~1320 0 92 (_architecture (_uni ))))
    (_signal (_internal TIMP_NATURAL ~extSTD.STANDARD.NATURAL 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal UNITATI ~std_logic_vector{3~downto~0}~1322 0 94 (_architecture (_uni ))))
    (_signal (_internal ZECI ~std_logic_vector{3~downto~0}~1322 0 94 (_architecture (_uni ))))
    (_signal (_internal SUTE ~std_logic_vector{3~downto~0}~1322 0 94 (_architecture (_uni ))))
    (_signal (_internal MII ~std_logic_vector{3~downto~0}~1322 0 94 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000053 55 4551          1525697557149 A_BIN_TO_BCD
(_unit VHDL (bin_to_bcd 0 6 (a_bin_to_bcd 0 14 ))
  (_version v33)
  (_time 1525697557148 2018.05.07 15:52:37)
  (_source (\./../src/CONVERSIE.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525697132313)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal BINAR ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal UNITATI ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ZECI ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal SUTE ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal MII ~std_logic_vector{3~downto~0}~126 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_variable (_internal TEMP ~std_logic_vector{11~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal BCD ~UNSIGNED{15~downto~0}~13 0 18 (_process 0 ((_others(i 2))))))
    (_type (_internal ~std_logic_vector{11{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~137 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~138 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~139 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1310 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1311 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{14~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 0))))))
    (_type (_internal ~std_logic_vector{11{10~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~UNSIGNED{15{3~downto~0}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{15{7~downto~4}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~UNSIGNED{15{11~downto~8}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 8))))))
    (_type (_internal ~UNSIGNED{15{15~downto~12}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 12))))))
    (_process
      (TO_BCD(_architecture 0 0 16 (_process (_simple)(_target(1)(3)(2)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . A_BIN_TO_BCD 1 -1
  )
)
I 000059 55 1812          1525697727413 CLOCK_DIVIDER_ARCH
(_unit VHDL (clock_divider 0 5 (clock_divider_arch 0 10 ))
  (_version v33)
  (_time 1525697727412 2018.05.07 15:55:27)
  (_source (\./../src/DIVIDER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539009)
    (_use )
  )
  (_object
    (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{27~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((CLK_DIVIZAT)(Q(4))))(_target(2))(_sensitivity(4(4))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((CLK_DIVIZAT_AFIS)(Q(1))))(_target(3))(_sensitivity(4(1))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CLOCK_DIVIDER_ARCH 3 -1
  )
)
I 000059 55 1816          1525699132488 CLOCK_DIVIDER_ARCH
(_unit VHDL (clock_divider 0 5 (clock_divider_arch 0 10 ))
  (_version v33)
  (_time 1525699132487 2018.05.07 16:18:52)
  (_source (\./../src/DIVIDER.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1525672539009)
    (_use )
  )
  (_object
    (_port (_internal MCLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event)(_lastevent))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK_DIVIZAT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal CLK_DIVIZAT_AFIS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal Q ~std_logic_vector{27~downto~0}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(1)(0))(_read(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((CLK_DIVIZAT)(Q(23))))(_target(2))(_sensitivity(4(23))))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((CLK_DIVIZAT_AFIS)(Q(17))))(_target(3))(_sensitivity(4(17))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (0 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CLOCK_DIVIDER_ARCH 3 -1
  )
)
I 000057 55 1158          1494407443342 COUNTER_GET_ARCH
(_unit VHDL (counter_get 0 5(counter_get_arch 0 12))
	(_version vd0)
	(_time 1494407443343 2017.05.10 12:10:43)
	(_source (\./../src/COUNTER_GET.vhd\))
	(_parameters tan)
	(_code 35303f30666364236167216f613237306333323330)
	(_ent
		(_time 1494407443339)
	)
	(_object
		(_gen (_int limita -1 0 6 \4\ (_ent((i 4)))))
		(_gen (_int N -1 0 7 \1\ (_ent gms((i 1)))))
		(_port (_int CLR -2 0 8(_ent(_in)(_event))))
		(_port (_int CLK -2 0 8(_ent(_in)(_event)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~12 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int Q 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~13 0 14(_array -2 ((_dto c 3 i 0)))))
		(_sig (_int COUNT 1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(0)
	)
	(_model . COUNTER_GET_ARCH 4 -1)
)
I 000059 55 1018          1494407443519 BCD_7_DECODER_ARCH
(_unit VHDL (bcd_7_decoder 0 5(bcd_7_decoder_arch 0 10))
	(_version vd0)
	(_time 1494407443520 2017.05.10 12:10:43)
	(_source (\./../src/BCD_7SEGM.vhd\))
	(_parameters tan)
	(_code e1e4eab2e3b6b1f4b6b6f6b8e6e7e5e7e4e7e2e7b7)
	(_ent
		(_time 1494407443516)
	)
	(_object
		(_port (_int inputBCD -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -2 ((_dto i 6 i 0)))))
		(_port (_int outputBCD 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs (_simple)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
	)
	(_model . BCD_7_DECODER_ARCH 1 -1)
)
I 000059 55 1210          1494407443561 CLOCK_DIVIDER_ARCH
(_unit VHDL (clock_divider 0 5(clock_divider_arch 0 10))
	(_version vd0)
	(_time 1494407443562 2017.05.10 12:10:43)
	(_source (\./../src/DIVIDER.vhd\))
	(_parameters tan)
	(_code 101542174347120612475249171614161917161619)
	(_ent
		(_time 1494407443558)
	)
	(_object
		(_port (_int MCLK -1 0 6(_ent(_in)(_event)(_lastevent))))
		(_port (_int CLR -1 0 6(_ent(_in))))
		(_port (_int CLK_DIVIZAT -1 0 7(_ent(_out))))
		(_port (_int CLK_DIVIZAT_AFIS -1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 12(_array -1 ((_dto i 27 i 0)))))
		(_sig (_int Q 0 0 12(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(4))(_sens(0)(1))(_read(4)))))
			(line__25(_arch 1 0 25(_assignment (_alias((CLK_DIVIZAT)(Q(23))))(_simpleassign BUF)(_trgt(2))(_sens(4(23))))))
			(line__26(_arch 2 0 26(_assignment (_alias((CLK_DIVIZAT_AFIS)(Q(17))))(_simpleassign BUF)(_trgt(3))(_sens(4(17))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CLOCK_DIVIDER_ARCH 3 -1)
)
I 000058 55 704           1494407443637 MUX_2TO1_BIT_ARCH
(_unit VHDL (mux_2to1_bit 0 5(mux_2to1_bit_arch 0 11))
	(_version vd0)
	(_time 1494407443638 2017.05.10 12:10:43)
	(_source (\./../src/MUX_2TO1_BIT.vhd\))
	(_parameters tan)
	(_code 5e5b5b5c0e08024b09584c050b58085d5f5b08585c)
	(_ent
		(_time 1494407443601)
	)
	(_object
		(_port (_int SEL -1 0 6(_ent(_in))))
		(_port (_int A -1 0 7(_ent(_in))))
		(_port (_int B -1 0 7(_ent(_in))))
		(_port (_int Y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MUX_2TO1_BIT_ARCH 1 -1)
)
I 000054 55 963           1494407443683 MUX_2TO1_ARCH
(_unit VHDL (mux_2to1 0 5(mux_2to1_arch 0 12))
	(_version vd0)
	(_time 1494407443684 2017.05.10 12:10:43)
	(_source (\./../src/MUX_2TO1.vhd\))
	(_parameters tan)
	(_code 8d888882dcdbd198da899fd6d88bdb8e8c8bd98a88)
	(_ent
		(_time 1494407443678)
	)
	(_object
		(_gen (_int N -1 0 6 \2\ (_ent gms((i 2)))))
		(_port (_int SEL -2 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~12 0 8(_array -2 ((_dto c 1 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~122 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int Y 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MUX_2TO1_ARCH 3 -1)
)
I 000067 55 1020          1494407443766 MUX_PROGRAM_PRESP_CLT_ARCH
(_unit VHDL (mux_program_presp_clt 0 5(mux_program_presp_clt_arch 0 11))
	(_version vd0)
	(_time 1494407443767 2017.05.10 12:10:43)
	(_source (\./../src/MUX_PROGRAM_PRESP_CLT.vhd\))
	(_parameters tan)
	(_code dbdede888c8d87ce8cd4cb8088dd8ddddcdcd9ddda)
	(_ent
		(_time 1494407443761)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1 ((_dto i 2 i 0)))))
		(_port (_int SEL 0 0 6(_ent(_in))))
		(_port (_int I0 -1 0 7(_ent(_in))))
		(_port (_int I1 -1 0 7(_ent(_in))))
		(_port (_int I2 -1 0 7(_ent(_in))))
		(_port (_int I3 -1 0 7(_ent(_in))))
		(_port (_int I4 -1 0 7(_ent(_in))))
		(_port (_int Y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . MUX_PROGRAM_PRESP_CLT_ARCH 1 -1)
)
I 000057 55 1057          1494407443824 MUX_PROGRAM_ARCH
(_unit VHDL (mux_program 0 5(mux_program_arch 0 11))
	(_version vd0)
	(_time 1494407443825 2017.05.10 12:10:43)
	(_source (\./../src/MUX_PROGRAM.vhd\))
	(_parameters tan)
	(_code 191c1f1f154f450c4e1609424a1f4f1f1e1e1b1f18)
	(_ent
		(_time 1494407443819)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1 ((_dto i 2 i 0)))))
		(_port (_int SEL 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1 ((_dto i 1 i 0)))))
		(_port (_int I0 1 0 7(_ent(_in))))
		(_port (_int I1 1 0 7(_ent(_in))))
		(_port (_int I2 1 0 7(_ent(_in))))
		(_port (_int I3 1 0 7(_ent(_in))))
		(_port (_int I4 1 0 7(_ent(_in))))
		(_port (_int Y 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . MUX_PROGRAM_ARCH 1 -1)
)
I 000057 55 1545          1494407443881 TIMP_AFISOR_ARCH
(_unit VHDL (timp_afisor 0 6(timp_afisor_arch 0 13))
	(_version vd0)
	(_time 1494407443882 2017.05.10 12:10:43)
	(_source (\./../src/TIMP_AFISOR.vhd\))
	(_parameters tan)
	(_code 484c1e4a491f485f4b490e12184e4e4e414f4b4e1e)
	(_ent
		(_time 1494407443875)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event)(_lastevent))))
		(_port (_int START -1 0 7(_ent(_in))))
		(_port (_int USA -1 0 7(_ent(_in))))
		(_port (_int TIMP_IN -2 0 8(_ent(_in))))
		(_port (_int TIMP_NATURAL -2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 10(_array -1 ((_dto i 11 i 0)))))
		(_port (_int TIMP 0 0 10(_ent(_out))))
		(_sig (_int COUNT -2 0 15(_arch(_uni))))
		(_sig (_int COUNT_DEBLOCARE_USA -2 0 15(_arch(_uni))))
		(_var (_int OK -3 0 20(_prcs 0((i 0)))))
		(_var (_int NEXT_CLOCK -3 0 21(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(6)(7))(_sens(0)(1))(_read(2)(3)(6)(7)))))
			(line__50(_arch 1 0 50(_assignment (_alias((TIMP_NATURAL)(COUNT)))(_trgt(4))(_sens(6)))))
			(line__51(_arch 2 0 51(_assignment (_trgt(5))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . TIMP_AFISOR_ARCH 3 -1)
)
I 000055 55 1222          1494407443984 TIME_CALC_ARCH
(_unit VHDL (time_calc 0 6(time_calc_arch 0 12))
	(_version vd0)
	(_time 1494407443985 2017.05.10 12:10:43)
	(_source (\./../src/TIME_CALC.vhd\))
	(_parameters tan)
	(_code b6b2e0e2b9e1b6a0b1b6f0ece4b0b7b0e5b0b5b1b2)
	(_ent
		(_time 1494407443979)
	)
	(_object
		(_port (_int TEMPERATURA -1 0 7(_ent(_in))))
		(_port (_int TIMP_SPALARE_PRINCIPALA -1 0 7(_ent(_in))))
		(_port (_int TIMP_CLATIRE -1 0 7(_ent(_in))))
		(_port (_int TIMP_CENTRIFUGARE -1 0 7(_ent(_in))))
		(_port (_int TIMP_PRESPALARE -1 0 7(_ent(_in))))
		(_port (_int TIMP_APA -1 0 7(_ent(_in))))
		(_port (_int PRESPALARE -2 0 8(_ent(_in))))
		(_port (_int CLATIRE_SUPL -2 0 8(_ent(_in))))
		(_port (_int TIMP -3 0 9(_ent(_out))))
		(_var (_int TIMP_INCALZIRE -1 0 17(_prcs 0((i 0)))))
		(_var (_int SUMA_TIMP -1 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(8))(_sens(0)(6)(7))(_read(1)(2)(3)(4)(5)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TIME_CALC_ARCH 1 -1)
)
I 000062 55 2163          1494407444053 NEXT_STATE_LOGIC_ARCH
(_unit VHDL (next_state_logic 0 4(next_state_logic_arch 0 10))
	(_version vd0)
	(_time 1494407444054 2017.05.10 12:10:44)
	(_source (\./../src/NEXT_STATE_LOGIC.vhd\))
	(_parameters tan)
	(_code f4f1f3a4f5a2a8e3a5a4b2afa6f3f0f2f5f3f0f2f1)
	(_ent
		(_time 1494407444049)
	)
	(_object
		(_port (_int START -1 0 5(_ent(_in))))
		(_port (_int PRESPALARE -1 0 5(_ent(_in))))
		(_port (_int CLATIRE_SUPL -1 0 5(_ent(_in))))
		(_port (_int USA -1 0 5(_ent(_in))))
		(_port (_int CLK -1 0 5(_ent(_in)(_event)(_lastevent))))
		(_port (_int TEMPERATURA -2 0 6(_ent(_in))))
		(_port (_int PRESPALARE_OUT -1 0 7(_ent(_out))))
		(_port (_int CLATIRE_SUPL_OUT -1 0 7(_ent(_out))))
		(_port (_int ACTIV -1 0 7(_ent(_out))))
		(_port (_int ROTIRE -1 0 7(_ent(_out))))
		(_port (_int ALIMENTARE -1 0 7(_ent(_out))))
		(_port (_int INCALZIRE -1 0 7(_ent(_out))))
		(_port (_int EVACUARE -1 0 7(_ent(_out))))
		(_port (_int USA_BLOCATA -1 0 7(_ent(_out))))
		(_type (_int state_type 0 13(_enum1 inactiv blocare_usa alim_apa incalzire_apa presp evac spalare clt clatire_sup centrifugare deblocare_usa (_to i 0 i 10))))
		(_sig (_int STARE 0 0 14(_arch(_uni((i 0))))))
		(_sig (_int COUNT -2 0 17(_arch(_uni((i 0))))))
		(_cnst (_int TIMP_SPALARE_PRINCIPALA -2 0 20(_arch((i 120)))))
		(_cnst (_int TIMP_CLATIRE -2 0 21(_arch((i 60)))))
		(_cnst (_int TIMP_CENTRIFUGARE -2 0 22(_arch((i 60)))))
		(_cnst (_int TIMP_PRESPALARE -2 0 23(_arch((i 60)))))
		(_cnst (_int TIMP_APA -2 0 24(_arch((i 6)))))
		(_var (_int TIMP_INCALZIRE -2 0 29(_prcs 0((i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_var (_int CONDITII 1 0 30(_prcs 0(_string \"0000"\))))
		(_prcs
			(next_state(_arch 0 0 27(_prcs (_simple)(_trgt(14)(15))(_sens(4))(_read(14)(15)(0)(1)(2)(3)(5)))))
			(outputs(_arch 1 0 125(_prcs (_simple)(_trgt(6)(7)(8)(9)(10)(11)(12)(13))(_sens(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . NEXT_STATE_LOGIC_ARCH 2 -1)
)
I 000062 55 994           1494407444141 MUX_4TO1_INTEGER_ARCH
(_unit VHDL (mux_4to1_integer 0 5(mux_4to1_integer_arch 0 11))
	(_version vd0)
	(_time 1494407444142 2017.05.10 12:10:44)
	(_source (\./../src/MUX_4TO1_INTEGER.vhd\))
	(_parameters tan)
	(_code 5257555055040e470559460907540451535704545b)
	(_ent
		(_time 1494407444136)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1 ((_dto i 1 i 0)))))
		(_port (_int SEL 0 0 6(_ent(_in))))
		(_port (_int I0 -2 0 7(_ent(_in))))
		(_port (_int I1 -2 0 7(_ent(_in))))
		(_port (_int I2 -2 0 7(_ent(_in))))
		(_port (_int I3 -2 0 7(_ent(_in))))
		(_port (_int Y -2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX_4TO1_INTEGER_ARCH 1 -1)
)
I 000055 55 942           1494407444190 DEBOUNCE4_ARCH
(_unit VHDL (debounce4_push_buttons 0 4(debounce4_arch 0 10))
	(_version vd0)
	(_time 1494407444191 2017.05.10 12:10:44)
	(_source (\./../src/DEBOUNCE.vhd\))
	(_parameters tan)
	(_code 8184d68f85d6d797d6d394db8587828784828584d7)
	(_ent
		(_time 1494407444186)
	)
	(_object
		(_port (_int CCLK -1 0 5(_ent(_in)(_event)(_lastevent))))
		(_port (_int CLR -1 0 5(_ent(_in)(_event))))
		(_port (_int INP -1 0 6(_ent(_in))))
		(_port (_int OUTP -1 0 7(_ent(_out))))
		(_sig (_int DELAY1 -1 0 12(_arch(_uni))))
		(_sig (_int DELAY2 -1 0 12(_arch(_uni))))
		(_sig (_int DELAY3 -1 0 12(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_trgt(4)(5)(6))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_assignment (_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . DEBOUNCE4_ARCH 2 -1)
)
I 000051 55 2327          1494407444240 AFISOR_ARH
(_unit VHDL (afisor 0 6(afisor_arh 0 14))
	(_version vd0)
	(_time 1494407444241 2017.05.10 12:10:44)
	(_source (\./../src/AFISOR.vhd\))
	(_parameters tan)
	(_code bfbaedebefe8e2a8b9b9f9e4ecb9beb9b9b9b6b8bc)
	(_ent
		(_time 1494407444236)
	)
	(_comp
		(BCD_7_DECODER
			(_object
				(_port (_int inputBCD -2 0 22(_ent (_in))))
				(_port (_int outputBCD 4 0 23(_ent (_out))))
			)
		)
	)
	(_inst BCD 0 68(_comp BCD_7_DECODER)
		(_port
			((inputBCD)(DIGIT))
			((outputBCD)(A_TO_G))
		)
		(_use (_ent . BCD_7_DECODER)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event)(_lastevent))))
		(_port (_int TIMP -2 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int UNITATI 0 0 9(_ent(_in))))
		(_port (_int ZECI 0 0 9(_ent(_in))))
		(_port (_int SUTE 0 0 9(_ent(_in))))
		(_port (_int MII 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1 ((_dto i 6 i 0)))))
		(_port (_int A_TO_G 1 0 10(_ent(_out))))
		(_port (_int AN 0 0 11(_ent(_out))))
		(_sig (_int DIGIT -2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int COUNT 2 0 18(_arch(_uni(_string \"00"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int AEN 3 0 19(_arch(_uni(_string \"0001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_prcs
			(ACTIVARE_ANOZI(_arch 0 0 28(_prcs (_simple)(_trgt(10(3))(10(2))(10(1))(10(0)))(_sens(0))(_read(1)))))
			(CTR(_arch 1 0 54(_prcs (_simple)(_trgt(9))(_sens(0))(_read(9)))))
			(line__64(_arch 2 0 64(_assignment (_trgt(8))(_sens(2)(3)(4)(5)(9))(_mon))))
			(ANODE(_arch 3 0 71(_prcs (_simple)(_trgt(7))(_sens(9))(_mon)(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(0)
		(514)
		(770)
		(515)
		(50529027)
		(50529027)
	)
	(_model . AFISOR_ARH 4 -1)
)
I 000054 55 8330          1494407444301 GET_DATA_ARCH
(_unit VHDL (get_data 0 5(get_data_arch 0 11))
	(_version vd0)
	(_time 1494407444302 2017.05.10 12:10:44)
	(_source (\./../src/GET_DATA.vhd\))
	(_parameters tan)
	(_code eeebbabdbeb8befbbde9fab4bee9eae8efe8e9e8eb)
	(_ent
		(_time 1494407444297)
	)
	(_comp
		(COUNTER_GET
			(_object
				(_gen (_int limita -2 0 26(_ent((i 4)))))
				(_gen (_int N -2 0 27(_ent((i 1)))))
				(_port (_int CLR -1 0 28(_ent (_in))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~13 0 29(_array -1 ((_dto c 0 i 0)))))
				(_port (_int Q 6 0 29(_ent (_out))))
			)
		)
		(MUX_PROGRAM
			(_object
				(_port (_int SEL 3 0 39(_ent (_in))))
				(_port (_int I0 4 0 40(_ent (_in))))
				(_port (_int I1 4 0 40(_ent (_in))))
				(_port (_int I2 4 0 40(_ent (_in))))
				(_port (_int I3 4 0 40(_ent (_in))))
				(_port (_int I4 4 0 40(_ent (_in))))
				(_port (_int Y 4 0 41(_ent (_out))))
			)
		)
		(MUX_2TO1
			(_object
				(_gen (_int N -2 0 51(_ent((i 2)))))
				(_port (_int SEL -1 0 52(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~1310 0 53(_array -1 ((_dto c 1 i 0)))))
				(_port (_int A 6 0 53(_ent (_in))))
				(_port (_int B 6 0 53(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~1312 0 54(_array -1 ((_dto c 2 i 0)))))
				(_port (_int Y 7 0 54(_ent (_out))))
			)
		)
		(MUX_4TO1_INTEGER
			(_object
				(_port (_int SEL 2 0 33(_ent (_in))))
				(_port (_int I0 -2 0 34(_ent (_in))))
				(_port (_int I1 -2 0 34(_ent (_in))))
				(_port (_int I2 -2 0 34(_ent (_in))))
				(_port (_int I3 -2 0 34(_ent (_in))))
				(_port (_int Y -2 0 35(_ent (_out))))
			)
		)
		(MUX_PROGRAM_PRESP_CLT
			(_object
				(_port (_int SEL 5 0 45(_ent (_in))))
				(_port (_int I0 -1 0 46(_ent (_in))))
				(_port (_int I1 -1 0 46(_ent (_in))))
				(_port (_int I2 -1 0 46(_ent (_in))))
				(_port (_int I3 -1 0 46(_ent (_in))))
				(_port (_int I4 -1 0 46(_ent (_in))))
				(_port (_int Y -1 0 47(_ent (_out))))
			)
		)
		(MUX_2TO1_BIT
			(_object
				(_port (_int SEL -1 0 58(_ent (_in))))
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 59(_ent (_in))))
				(_port (_int Y -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst NR_SEL_AUTO 0 65(_comp COUNTER_GET)
		(_gen
			((limita)((i 4)))
			((N)((i 3)))
		)
		(_port
			((CLR)((i 2)))
			((CLK)(BUTON_P))
			((Q)(OUT_CTR_AUTO))
		)
		(_use (_ent . COUNTER_GET)
			(_gen
				((limita)((i 4)))
				((N)((i 3)))
			)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_inst NR_SEL_MANUAL_TEMP 0 67(_comp COUNTER_GET)
		(_gen
			((limita)((i 3)))
			((N)((i 2)))
		)
		(_port
			((CLR)((i 2)))
			((CLK)(BUTON_T))
			((Q)(T_OUT_MANUAL))
		)
		(_use (_ent . COUNTER_GET)
			(_gen
				((limita)((i 3)))
				((N)((i 2)))
			)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_inst MUX_AUTO_TEMP 0 68(_comp MUX_PROGRAM)
		(_port
			((SEL)(OUT_CTR_AUTO))
			((I0)(_string \"00"\))
			((I1)(_string \"10"\))
			((I2)(_string \"01"\))
			((I3)(_string \"01"\))
			((I4)(_string \"11"\))
			((Y)(T_OUT_AUTO))
		)
		(_use (_ent . MUX_PROGRAM)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_TEMP 0 69(_comp MUX_2TO1)
		(_gen
			((N)((i 2)))
		)
		(_port
			((SEL)(MODE))
			((A)(T_OUT_MANUAL))
			((B)(T_OUT_AUTO))
			((Y)(SEL_TEMPERATURA))
		)
		(_use (_ent . MUX_2TO1)
			(_gen
				((N)((i 2)))
			)
			(_port
				((SEL)(SEL))
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_MANUAL_TEMP 0 70(_comp MUX_4TO1_INTEGER)
		(_port
			((SEL)(SEL_TEMPERATURA))
			((I0)((i 30)))
			((I1)((i 40)))
			((I2)((i 60)))
			((I3)((i 90)))
			((Y)(TEMPERATURA))
		)
		(_use (_ent . MUX_4TO1_INTEGER)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Y)(Y))
			)
		)
	)
	(_inst NR_SEL_MANUAL_VIT 0 72(_comp COUNTER_GET)
		(_gen
			((limita)((i 2)))
			((N)((i 2)))
		)
		(_port
			((CLR)((i 2)))
			((CLK)(BUTON_V))
			((Q)(V_OUT_MANUAL))
		)
		(_use (_ent . COUNTER_GET)
			(_gen
				((limita)((i 2)))
				((N)((i 2)))
			)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_inst MUX_AUTO_VIT 0 73(_comp MUX_PROGRAM)
		(_port
			((SEL)(OUT_CTR_AUTO))
			((I0)(_string \"10"\))
			((I1)(_string \"00"\))
			((I2)(_string \"01"\))
			((I3)(_string \"01"\))
			((I4)(_string \"10"\))
			((Y)(V_OUT_AUTO))
		)
		(_use (_ent . MUX_PROGRAM)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_VITEZA 0 74(_comp MUX_2TO1)
		(_gen
			((N)((i 2)))
		)
		(_port
			((SEL)(MODE))
			((A)(V_OUT_MANUAL))
			((B)(V_OUT_AUTO))
			((Y)(SEL_VITEZA))
		)
		(_use (_ent . MUX_2TO1)
			(_gen
				((N)((i 2)))
			)
			(_port
				((SEL)(SEL))
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_MANUAL_VIT 0 75(_comp MUX_4TO1_INTEGER)
		(_port
			((SEL)(SEL_VITEZA))
			((I0)((i 800)))
			((I1)((i 1000)))
			((I2)((i 1200)))
			((I3)((i 0)))
			((Y)(VITEZA))
		)
		(_use (_ent . MUX_4TO1_INTEGER)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_AUTO_PRESP 0 77(_comp MUX_PROGRAM_PRESP_CLT)
		(_port
			((SEL)(OUT_CTR_AUTO))
			((I0)((i 2)))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((Y)(PRESPALARE_AUTO))
		)
		(_use (_ent . MUX_PROGRAM_PRESP_CLT)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_AUTO_CLT_SUP 0 78(_comp MUX_PROGRAM_PRESP_CLT)
		(_port
			((SEL)(OUT_CTR_AUTO))
			((I0)((i 2)))
			((I1)((i 2)))
			((I2)((i 3)))
			((I3)((i 2)))
			((I4)((i 3)))
			((Y)(CLATIRE_SUPL_AUTO))
		)
		(_use (_ent . MUX_PROGRAM_PRESP_CLT)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_MANUAL_PRESP 0 79(_comp MUX_2TO1_BIT)
		(_port
			((SEL)(MODE))
			((A)(PRESPALARE_MANUAL))
			((B)(PRESPALARE_AUTO))
			((Y)(PRESPALARE))
		)
		(_use (_ent . MUX_2TO1_BIT)
		)
	)
	(_inst MUX_MANUAL_CLT_SUP 0 80(_comp MUX_2TO1_BIT)
		(_port
			((SEL)(MODE))
			((A)(CLATIRE_MANUAL))
			((B)(CLATIRE_SUPL_AUTO))
			((Y)(CLATIRE_SUPL))
		)
		(_use (_ent . MUX_2TO1_BIT)
		)
	)
	(_object
		(_port (_int MODE -1 0 6(_ent(_in))))
		(_port (_int BUTON_P -1 0 6(_ent(_in))))
		(_port (_int BUTON_T -1 0 6(_ent(_in))))
		(_port (_int BUTON_V -1 0 6(_ent(_in))))
		(_port (_int PRESPALARE_MANUAL -1 0 6(_ent(_in))))
		(_port (_int CLATIRE_MANUAL -1 0 6(_ent(_in))))
		(_port (_int PRESPALARE -1 0 7(_ent(_out))))
		(_port (_int CLATIRE_SUPL -1 0 7(_ent(_out))))
		(_port (_int VITEZA -2 0 8(_ent(_out))))
		(_port (_int TEMPERATURA -2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int OUT_CTR_AUTO 0 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int T_OUT_MANUAL 1 0 17(_arch(_uni))))
		(_sig (_int T_OUT_AUTO 1 0 17(_arch(_uni))))
		(_sig (_int SEL_TEMPERATURA 1 0 17(_arch(_uni))))
		(_sig (_int V_OUT_MANUAL 1 0 20(_arch(_uni))))
		(_sig (_int V_OUT_AUTO 1 0 20(_arch(_uni))))
		(_sig (_int SEL_VITEZA 1 0 20(_arch(_uni))))
		(_sig (_int PRESPALARE_AUTO -1 0 23(_arch(_uni))))
		(_sig (_int CLATIRE_SUPL_AUTO -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 40(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 45(_array -1 ((_dto i 2 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . GET_DATA_ARCH 3 -1)
)
I 000053 55 10647         1494407444344 AUTOMAT_ARCH
(_unit VHDL (automat 0 5(automat_arch 0 16))
	(_version vd0)
	(_time 1494407444345 2017.05.10 12:10:44)
	(_source (\./../src/AUTOMAT.vhd\))
	(_parameters tan)
	(_code 1d18481b4c4b4d0b4d4f59474d1a191b1c1a181a19)
	(_ent
		(_time 1494407444339)
	)
	(_comp
		(CLOCK_DIVIDER
			(_object
				(_port (_int MCLK -1 0 27(_ent (_in))))
				(_port (_int CLR -1 0 27(_ent (_in))))
				(_port (_int CLK_DIVIZAT -1 0 28(_ent (_out))))
				(_port (_int CLK_DIVIZAT_AFIS -1 0 28(_ent (_out))))
			)
		)
		(DEBOUNCE4_PUSH_BUTTONS
			(_object
				(_port (_int CCLK -1 0 37(_ent (_in))))
				(_port (_int CLR -1 0 37(_ent (_in))))
				(_port (_int INP -1 0 38(_ent (_in))))
				(_port (_int OUTP -1 0 39(_ent (_out))))
			)
		)
		(GET_DATA
			(_object
				(_port (_int MODE -1 0 47(_ent (_in))))
				(_port (_int BUTON_P -1 0 47(_ent (_in))))
				(_port (_int BUTON_T -1 0 47(_ent (_in))))
				(_port (_int BUTON_V -1 0 47(_ent (_in))))
				(_port (_int PRESPALARE_MANUAL -1 0 47(_ent (_in))))
				(_port (_int CLATIRE_MANUAL -1 0 47(_ent (_in))))
				(_port (_int PRESPALARE -1 0 48(_ent (_out))))
				(_port (_int CLATIRE_SUPL -1 0 48(_ent (_out))))
				(_port (_int VITEZA -2 0 49(_ent (_out))))
				(_port (_int TEMPERATURA -2 0 49(_ent (_out))))
			)
		)
		(TIME_CALC
			(_object
				(_port (_int TEMPERATURA -2 0 54(_ent (_in))))
				(_port (_int TIMP_SPALARE_PRINCIPALA -2 0 54(_ent (_in))))
				(_port (_int TIMP_CLATIRE -2 0 54(_ent (_in))))
				(_port (_int TIMP_CENTRIFUGARE -2 0 54(_ent (_in))))
				(_port (_int TIMP_PRESPALARE -2 0 54(_ent (_in))))
				(_port (_int TIMP_APA -2 0 54(_ent (_in))))
				(_port (_int PRESPALARE -1 0 55(_ent (_in))))
				(_port (_int CLATIRE_SUPL -1 0 55(_ent (_in))))
				(_port (_int TIMP -3 0 56(_ent (_out))))
			)
		)
		(NEXT_STATE_LOGIC
			(_object
				(_port (_int START -1 0 61(_ent (_in))))
				(_port (_int PRESPALARE -1 0 61(_ent (_in))))
				(_port (_int CLATIRE_SUPL -1 0 61(_ent (_in))))
				(_port (_int USA -1 0 61(_ent (_in))))
				(_port (_int CLK -1 0 61(_ent (_in))))
				(_port (_int TEMPERATURA -2 0 62(_ent (_in))))
				(_port (_int PRESPALARE_OUT -1 0 63(_ent (_out))))
				(_port (_int CLATIRE_SUPL_OUT -1 0 63(_ent (_out))))
				(_port (_int ACTIV -1 0 63(_ent (_out))))
				(_port (_int ROTIRE -1 0 63(_ent (_out))))
				(_port (_int ALIMENTARE -1 0 63(_ent (_out))))
				(_port (_int INCALZIRE -1 0 63(_ent (_out))))
				(_port (_int EVACUARE -1 0 63(_ent (_out))))
				(_port (_int USA_BLOCATA -1 0 63(_ent (_out))))
			)
		)
		(TIMP_AFISOR
			(_object
				(_port (_int CLK -1 0 68(_ent (_in))))
				(_port (_int START -1 0 68(_ent (_in))))
				(_port (_int USA -1 0 68(_ent (_in))))
				(_port (_int TIMP_IN -3 0 69(_ent (_in))))
				(_port (_int TIMP_NATURAL -3 0 70(_ent (_out))))
				(_port (_int TIMP 2 0 71(_ent (_out))))
			)
		)
		(AFISOR
			(_object
				(_port (_int CLK -1 0 76(_ent (_in))))
				(_port (_int TIMP -3 0 77(_ent (_in))))
				(_port (_int UNITATI 3 0 78(_ent (_in))))
				(_port (_int ZECI 3 0 78(_ent (_in))))
				(_port (_int SUTE 3 0 78(_ent (_in))))
				(_port (_int MII 3 0 78(_ent (_in))))
				(_port (_int A_TO_G 4 0 79(_ent (_out))))
				(_port (_int AN 3 0 80(_ent (_out))))
			)
		)
		(BIN_TO_BCD
			(_object
				(_port (_int BINAR 5 0 85(_ent (_in))))
				(_port (_int UNITATI 6 0 86(_ent (_out))))
				(_port (_int ZECI 6 0 87(_ent (_out))))
				(_port (_int SUTE 6 0 88(_ent (_out))))
				(_port (_int MII 6 0 89(_ent (_out))))
			)
		)
	)
	(_inst DIVIZARE_CLK 0 98(_comp CLOCK_DIVIDER)
		(_port
			((MCLK)(CLK))
			((CLR)((i 2)))
			((CLK_DIVIZAT)(CLK_DIV))
			((CLK_DIVIZAT_AFIS)(CLK_DIV_AF))
		)
		(_use (_ent . CLOCK_DIVIDER)
			(_port
				((MCLK)(MCLK))
				((CLR)(CLR))
				((CLK_DIVIZAT)(CLK_DIVIZAT))
				((CLK_DIVIZAT_AFIS)(CLK_DIVIZAT_AFIS))
			)
		)
	)
	(_inst DEBOUNCE_AUTO 0 99(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_AUTO))
			((OUTP)(BUTON_AUTO_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_TEMPERATURA 0 100(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_TEMPERATURA))
			((OUTP)(BUTON_TEMPERATURA_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_VITEZA 0 101(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_VITEZA))
			((OUTP)(BUTON_VITEZA_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_START 0 102(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(START))
			((OUTP)(START_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst GET_INPUT 0 103(_comp GET_DATA)
		(_port
			((MODE)(SEL_MODE))
			((BUTON_P)(BUTON_AUTO_D))
			((BUTON_T)(BUTON_TEMPERATURA_D))
			((BUTON_V)(BUTON_VITEZA_D))
			((PRESPALARE_MANUAL)(PRESPALARE_MANUAL))
			((CLATIRE_MANUAL)(CLATIRE_SUPL_MANUAL))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((VITEZA)(VITEZA))
			((TEMPERATURA)(TEMPERATURA))
		)
		(_use (_ent . GET_DATA)
		)
	)
	(_inst CALC_TIMP 0 104(_comp TIME_CALC)
		(_port
			((TEMPERATURA)(TEMPERATURA))
			((TIMP_SPALARE_PRINCIPALA)((i 120)))
			((TIMP_CLATIRE)((i 60)))
			((TIMP_CENTRIFUGARE)((i 60)))
			((TIMP_PRESPALARE)((i 60)))
			((TIMP_APA)((i 6)))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((TIMP)(TIMP_TOTAL))
		)
		(_use (_ent . TIME_CALC)
			(_port
				((TEMPERATURA)(TEMPERATURA))
				((TIMP_SPALARE_PRINCIPALA)(TIMP_SPALARE_PRINCIPALA))
				((TIMP_CLATIRE)(TIMP_CLATIRE))
				((TIMP_CENTRIFUGARE)(TIMP_CENTRIFUGARE))
				((TIMP_PRESPALARE)(TIMP_PRESPALARE))
				((TIMP_APA)(TIMP_APA))
				((PRESPALARE)(PRESPALARE))
				((CLATIRE_SUPL)(CLATIRE_SUPL))
				((TIMP)(TIMP))
			)
		)
	)
	(_inst STARE_NXT 0 105(_comp NEXT_STATE_LOGIC)
		(_port
			((START)(START_D))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((USA)(USA))
			((CLK)(CLK_DIV))
			((TEMPERATURA)(TEMPERATURA))
			((PRESPALARE_OUT)(PRESPALARE_OUT))
			((CLATIRE_SUPL_OUT)(CLATIRE_SUPL_OUT))
			((ACTIV)(ACTIV))
			((ROTIRE)(ROTIRE))
			((ALIMENTARE)(ALIMENTARE))
			((INCALZIRE)(INCALZIRE))
			((EVACUARE)(EVACUARE))
			((USA_BLOCATA)(USA_BLOCATA))
		)
		(_use (_ent . NEXT_STATE_LOGIC)
		)
	)
	(_inst TIMER 0 106(_comp TIMP_AFISOR)
		(_port
			((CLK)(CLK_DIV))
			((START)(START_D))
			((USA)(USA))
			((TIMP_IN)(TIMP_TOTAL))
			((TIMP_NATURAL)(TIMP_NATURAL))
			((TIMP)(TIMP_AFIS))
		)
		(_use (_ent . TIMP_AFISOR)
		)
	)
	(_inst AFISOR_7SEGM 0 107(_comp AFISOR)
		(_port
			((CLK)(CLK_DIV_AF))
			((TIMP)(TIMP_NATURAL))
			((UNITATI)(UNITATI))
			((ZECI)(ZECI))
			((SUTE)(SUTE))
			((MII)(MII))
			((A_TO_G)(A_TO_G))
			((AN)(AN))
		)
		(_use (_ent . AFISOR)
		)
	)
	(_inst COMP 0 108(_comp BIN_TO_BCD)
		(_port
			((BINAR)(TIMP_AFIS))
			((UNITATI)(UNITATI))
			((ZECI)(ZECI))
			((SUTE)(SUTE))
			((MII)(MII))
		)
		(_use (_implicit)
			(_port
				((BINAR)(BINAR))
				((UNITATI)(UNITATI))
				((ZECI)(ZECI))
				((SUTE)(SUTE))
				((MII)(MII))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int START -1 0 6(_ent(_in))))
		(_port (_int SEL_MODE -1 0 6(_ent(_in))))
		(_port (_int USA -1 0 6(_ent(_in))))
		(_port (_int BUTON_AUTO -1 0 6(_ent(_in))))
		(_port (_int BUTON_TEMPERATURA -1 0 6(_ent(_in))))
		(_port (_int BUTON_VITEZA -1 0 6(_ent(_in))))
		(_port (_int PRESPALARE_MANUAL -1 0 6(_ent(_in))))
		(_port (_int CLATIRE_SUPL_MANUAL -1 0 6(_ent(_in))))
		(_port (_int TEMPERATURA -2 0 7(_ent(_inout))))
		(_port (_int VITEZA -2 0 7(_ent(_inout))))
		(_port (_int PRESPALARE -1 0 8(_ent(_inout))))
		(_port (_int CLATIRE_SUPL -1 0 8(_ent(_inout))))
		(_port (_int USA_BLOCATA -1 0 8(_ent(_inout))))
		(_port (_int TIMP_TOTAL -3 0 9(_ent(_inout))))
		(_port (_int ACTIV -1 0 10(_ent(_out))))
		(_port (_int ROTIRE -1 0 11(_ent(_out))))
		(_port (_int ALIMENTARE -1 0 11(_ent(_out))))
		(_port (_int INCALZIRE -1 0 11(_ent(_out))))
		(_port (_int EVACUARE -1 0 11(_ent(_out))))
		(_port (_int PRESPALARE_OUT -1 0 11(_ent(_out))))
		(_port (_int CLATIRE_SUPL_OUT -1 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1 ((_dto i 6 i 0)))))
		(_port (_int A_TO_G 0 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int AN 1 0 13(_ent(_out))))
		(_cnst (_int TIMP_SPALARE_PRINCIPALA -2 0 19(_arch((i 120)))))
		(_cnst (_int TIMP_CLATIRE -2 0 20(_arch((i 60)))))
		(_cnst (_int TIMP_CENTRIFUGARE -2 0 21(_arch((i 60)))))
		(_cnst (_int TIMP_PRESPALARE -2 0 22(_arch((i 60)))))
		(_cnst (_int TIMP_APA -2 0 23(_arch((i 6)))))
		(_sig (_int CLK_DIV -1 0 32(_arch(_uni))))
		(_sig (_int CLK_DIV_AF -1 0 33(_arch(_uni))))
		(_sig (_int BUTON_AUTO_D -1 0 43(_arch(_uni))))
		(_sig (_int BUTON_TEMPERATURA_D -1 0 43(_arch(_uni))))
		(_sig (_int BUTON_VITEZA_D -1 0 43(_arch(_uni))))
		(_sig (_int START_D -1 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 85(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 92(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int TIMP_AFIS 7 0 92(_arch(_uni))))
		(_sig (_int TIMP_NATURAL -3 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 94(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int UNITATI 8 0 94(_arch(_uni))))
		(_sig (_int ZECI 8 0 94(_arch(_uni))))
		(_sig (_int SUTE 8 0 94(_arch(_uni))))
		(_sig (_int MII 8 0 94(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1328          1494407444360 A_BIN_TO_BCD
(_unit VHDL (bin_to_bcd 0 6(a_bin_to_bcd 0 14))
	(_version vd0)
	(_time 1494407444361 2017.05.10 12:10:44)
	(_source (\./../src/CONVERSIE.vhd\))
	(_parameters tan)
	(_code 2d287b29707a2c38797839772a287b2b2f2b2e2b29)
	(_ent
		(_time 1494407444355)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int BINAR 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int UNITATI 1 0 8(_ent(_out))))
		(_port (_int ZECI 1 0 9(_ent(_out))))
		(_port (_int SUTE 1 0 10(_ent(_out))))
		(_port (_int MII 1 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1 ((_dto i 11 i 0)))))
		(_var (_int TEMP 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_var (_int BCD 3 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(TO_BCD(_arch 0 0 16(_prcs (_simple)(_trgt(1)(2)(3)(4))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . A_BIN_TO_BCD 1 -1)
)
I 000053 55 10532         1494407444489 AUTOMAT_ARCH
(_unit VHDL (automat 0 5(automat_arch 0 16))
	(_version vd0)
	(_time 1494407444490 2017.05.10 12:10:44)
	(_source (\./../src/AUTOMAT.vhd\))
	(_parameters tan)
	(_code aaaffffcfefcfabcfaf8eef0faadaeacabadafadae)
	(_ent
		(_time 1494407444338)
	)
	(_comp
		(CLOCK_DIVIDER
			(_object
				(_port (_int MCLK -1 0 27(_ent (_in))))
				(_port (_int CLR -1 0 27(_ent (_in))))
				(_port (_int CLK_DIVIZAT -1 0 28(_ent (_out))))
				(_port (_int CLK_DIVIZAT_AFIS -1 0 28(_ent (_out))))
			)
		)
		(DEBOUNCE4_PUSH_BUTTONS
			(_object
				(_port (_int CCLK -1 0 37(_ent (_in))))
				(_port (_int CLR -1 0 37(_ent (_in))))
				(_port (_int INP -1 0 38(_ent (_in))))
				(_port (_int OUTP -1 0 39(_ent (_out))))
			)
		)
		(GET_DATA
			(_object
				(_port (_int MODE -1 0 47(_ent (_in))))
				(_port (_int BUTON_P -1 0 47(_ent (_in))))
				(_port (_int BUTON_T -1 0 47(_ent (_in))))
				(_port (_int BUTON_V -1 0 47(_ent (_in))))
				(_port (_int PRESPALARE_MANUAL -1 0 47(_ent (_in))))
				(_port (_int CLATIRE_MANUAL -1 0 47(_ent (_in))))
				(_port (_int PRESPALARE -1 0 48(_ent (_out))))
				(_port (_int CLATIRE_SUPL -1 0 48(_ent (_out))))
				(_port (_int VITEZA -2 0 49(_ent (_out))))
				(_port (_int TEMPERATURA -2 0 49(_ent (_out))))
			)
		)
		(TIME_CALC
			(_object
				(_port (_int TEMPERATURA -2 0 54(_ent (_in))))
				(_port (_int TIMP_SPALARE_PRINCIPALA -2 0 54(_ent (_in))))
				(_port (_int TIMP_CLATIRE -2 0 54(_ent (_in))))
				(_port (_int TIMP_CENTRIFUGARE -2 0 54(_ent (_in))))
				(_port (_int TIMP_PRESPALARE -2 0 54(_ent (_in))))
				(_port (_int TIMP_APA -2 0 54(_ent (_in))))
				(_port (_int PRESPALARE -1 0 55(_ent (_in))))
				(_port (_int CLATIRE_SUPL -1 0 55(_ent (_in))))
				(_port (_int TIMP -3 0 56(_ent (_out))))
			)
		)
		(NEXT_STATE_LOGIC
			(_object
				(_port (_int START -1 0 61(_ent (_in))))
				(_port (_int PRESPALARE -1 0 61(_ent (_in))))
				(_port (_int CLATIRE_SUPL -1 0 61(_ent (_in))))
				(_port (_int USA -1 0 61(_ent (_in))))
				(_port (_int CLK -1 0 61(_ent (_in))))
				(_port (_int TEMPERATURA -2 0 62(_ent (_in))))
				(_port (_int PRESPALARE_OUT -1 0 63(_ent (_out))))
				(_port (_int CLATIRE_SUPL_OUT -1 0 63(_ent (_out))))
				(_port (_int ACTIV -1 0 63(_ent (_out))))
				(_port (_int ROTIRE -1 0 63(_ent (_out))))
				(_port (_int ALIMENTARE -1 0 63(_ent (_out))))
				(_port (_int INCALZIRE -1 0 63(_ent (_out))))
				(_port (_int EVACUARE -1 0 63(_ent (_out))))
				(_port (_int USA_BLOCATA -1 0 63(_ent (_out))))
			)
		)
		(TIMP_AFISOR
			(_object
				(_port (_int CLK -1 0 68(_ent (_in))))
				(_port (_int START -1 0 68(_ent (_in))))
				(_port (_int USA -1 0 68(_ent (_in))))
				(_port (_int TIMP_IN -3 0 69(_ent (_in))))
				(_port (_int TIMP_NATURAL -3 0 70(_ent (_out))))
				(_port (_int TIMP 2 0 71(_ent (_out))))
			)
		)
		(AFISOR
			(_object
				(_port (_int CLK -1 0 76(_ent (_in))))
				(_port (_int TIMP -3 0 77(_ent (_in))))
				(_port (_int UNITATI 3 0 78(_ent (_in))))
				(_port (_int ZECI 3 0 78(_ent (_in))))
				(_port (_int SUTE 3 0 78(_ent (_in))))
				(_port (_int MII 3 0 78(_ent (_in))))
				(_port (_int A_TO_G 4 0 79(_ent (_out))))
				(_port (_int AN 3 0 80(_ent (_out))))
			)
		)
		(BIN_TO_BCD
			(_object
				(_port (_int BINAR 5 0 85(_ent (_in))))
				(_port (_int UNITATI 6 0 86(_ent (_out))))
				(_port (_int ZECI 6 0 87(_ent (_out))))
				(_port (_int SUTE 6 0 88(_ent (_out))))
				(_port (_int MII 6 0 89(_ent (_out))))
			)
		)
	)
	(_inst DIVIZARE_CLK 0 98(_comp CLOCK_DIVIDER)
		(_port
			((MCLK)(CLK))
			((CLR)((i 2)))
			((CLK_DIVIZAT)(CLK_DIV))
			((CLK_DIVIZAT_AFIS)(CLK_DIV_AF))
		)
		(_use (_ent . CLOCK_DIVIDER)
			(_port
				((MCLK)(MCLK))
				((CLR)(CLR))
				((CLK_DIVIZAT)(CLK_DIVIZAT))
				((CLK_DIVIZAT_AFIS)(CLK_DIVIZAT_AFIS))
			)
		)
	)
	(_inst DEBOUNCE_AUTO 0 99(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_AUTO))
			((OUTP)(BUTON_AUTO_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_TEMPERATURA 0 100(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_TEMPERATURA))
			((OUTP)(BUTON_TEMPERATURA_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_VITEZA 0 101(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_VITEZA))
			((OUTP)(BUTON_VITEZA_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_START 0 102(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(START))
			((OUTP)(START_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst GET_INPUT 0 103(_comp GET_DATA)
		(_port
			((MODE)(SEL_MODE))
			((BUTON_P)(BUTON_AUTO_D))
			((BUTON_T)(BUTON_TEMPERATURA_D))
			((BUTON_V)(BUTON_VITEZA_D))
			((PRESPALARE_MANUAL)(PRESPALARE_MANUAL))
			((CLATIRE_MANUAL)(CLATIRE_SUPL_MANUAL))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((VITEZA)(VITEZA))
			((TEMPERATURA)(TEMPERATURA))
		)
		(_use (_ent . GET_DATA)
		)
	)
	(_inst CALC_TIMP 0 104(_comp TIME_CALC)
		(_port
			((TEMPERATURA)(TEMPERATURA))
			((TIMP_SPALARE_PRINCIPALA)((i 120)))
			((TIMP_CLATIRE)((i 60)))
			((TIMP_CENTRIFUGARE)((i 60)))
			((TIMP_PRESPALARE)((i 60)))
			((TIMP_APA)((i 6)))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((TIMP)(TIMP_TOTAL))
		)
		(_use (_ent . TIME_CALC)
			(_port
				((TEMPERATURA)(TEMPERATURA))
				((TIMP_SPALARE_PRINCIPALA)(TIMP_SPALARE_PRINCIPALA))
				((TIMP_CLATIRE)(TIMP_CLATIRE))
				((TIMP_CENTRIFUGARE)(TIMP_CENTRIFUGARE))
				((TIMP_PRESPALARE)(TIMP_PRESPALARE))
				((TIMP_APA)(TIMP_APA))
				((PRESPALARE)(PRESPALARE))
				((CLATIRE_SUPL)(CLATIRE_SUPL))
				((TIMP)(TIMP))
			)
		)
	)
	(_inst STARE_NXT 0 105(_comp NEXT_STATE_LOGIC)
		(_port
			((START)(START_D))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((USA)(USA))
			((CLK)(CLK_DIV))
			((TEMPERATURA)(TEMPERATURA))
			((PRESPALARE_OUT)(PRESPALARE_OUT))
			((CLATIRE_SUPL_OUT)(CLATIRE_SUPL_OUT))
			((ACTIV)(ACTIV))
			((ROTIRE)(ROTIRE))
			((ALIMENTARE)(ALIMENTARE))
			((INCALZIRE)(INCALZIRE))
			((EVACUARE)(EVACUARE))
			((USA_BLOCATA)(USA_BLOCATA))
		)
		(_use (_ent . NEXT_STATE_LOGIC)
		)
	)
	(_inst TIMER 0 106(_comp TIMP_AFISOR)
		(_port
			((CLK)(CLK_DIV))
			((START)(START_D))
			((USA)(USA))
			((TIMP_IN)(TIMP_TOTAL))
			((TIMP_NATURAL)(TIMP_NATURAL))
			((TIMP)(TIMP_AFIS))
		)
		(_use (_ent . TIMP_AFISOR)
		)
	)
	(_inst AFISOR_7SEGM 0 107(_comp AFISOR)
		(_port
			((CLK)(CLK_DIV_AF))
			((TIMP)(TIMP_NATURAL))
			((UNITATI)(UNITATI))
			((ZECI)(ZECI))
			((SUTE)(SUTE))
			((MII)(MII))
			((A_TO_G)(A_TO_G))
			((AN)(AN))
		)
		(_use (_ent . AFISOR)
		)
	)
	(_inst COMP 0 108(_comp BIN_TO_BCD)
		(_port
			((BINAR)(TIMP_AFIS))
			((UNITATI)(UNITATI))
			((ZECI)(ZECI))
			((SUTE)(SUTE))
			((MII)(MII))
		)
		(_use (_ent . BIN_TO_BCD)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int START -1 0 6(_ent(_in))))
		(_port (_int SEL_MODE -1 0 6(_ent(_in))))
		(_port (_int USA -1 0 6(_ent(_in))))
		(_port (_int BUTON_AUTO -1 0 6(_ent(_in))))
		(_port (_int BUTON_TEMPERATURA -1 0 6(_ent(_in))))
		(_port (_int BUTON_VITEZA -1 0 6(_ent(_in))))
		(_port (_int PRESPALARE_MANUAL -1 0 6(_ent(_in))))
		(_port (_int CLATIRE_SUPL_MANUAL -1 0 6(_ent(_in))))
		(_port (_int TEMPERATURA -2 0 7(_ent(_inout))))
		(_port (_int VITEZA -2 0 7(_ent(_inout))))
		(_port (_int PRESPALARE -1 0 8(_ent(_inout))))
		(_port (_int CLATIRE_SUPL -1 0 8(_ent(_inout))))
		(_port (_int USA_BLOCATA -1 0 8(_ent(_inout))))
		(_port (_int TIMP_TOTAL -3 0 9(_ent(_inout))))
		(_port (_int ACTIV -1 0 10(_ent(_out))))
		(_port (_int ROTIRE -1 0 11(_ent(_out))))
		(_port (_int ALIMENTARE -1 0 11(_ent(_out))))
		(_port (_int INCALZIRE -1 0 11(_ent(_out))))
		(_port (_int EVACUARE -1 0 11(_ent(_out))))
		(_port (_int PRESPALARE_OUT -1 0 11(_ent(_out))))
		(_port (_int CLATIRE_SUPL_OUT -1 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1 ((_dto i 6 i 0)))))
		(_port (_int A_TO_G 0 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int AN 1 0 13(_ent(_out))))
		(_cnst (_int TIMP_SPALARE_PRINCIPALA -2 0 19(_arch((i 120)))))
		(_cnst (_int TIMP_CLATIRE -2 0 20(_arch((i 60)))))
		(_cnst (_int TIMP_CENTRIFUGARE -2 0 21(_arch((i 60)))))
		(_cnst (_int TIMP_PRESPALARE -2 0 22(_arch((i 60)))))
		(_cnst (_int TIMP_APA -2 0 23(_arch((i 6)))))
		(_sig (_int CLK_DIV -1 0 32(_arch(_uni))))
		(_sig (_int CLK_DIV_AF -1 0 33(_arch(_uni))))
		(_sig (_int BUTON_AUTO_D -1 0 43(_arch(_uni))))
		(_sig (_int BUTON_TEMPERATURA_D -1 0 43(_arch(_uni))))
		(_sig (_int BUTON_VITEZA_D -1 0 43(_arch(_uni))))
		(_sig (_int START_D -1 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 85(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 92(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int TIMP_AFIS 7 0 92(_arch(_uni))))
		(_sig (_int TIMP_NATURAL -3 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 94(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int UNITATI 8 0 94(_arch(_uni))))
		(_sig (_int ZECI 8 0 94(_arch(_uni))))
		(_sig (_int SUTE 8 0 94(_arch(_uni))))
		(_sig (_int MII 8 0 94(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 10532         1494407451844 AUTOMAT_ARCH
(_unit VHDL (automat 0 5(automat_arch 0 16))
	(_version vd0)
	(_time 1494407451845 2017.05.10 12:10:51)
	(_source (\./../src/AUTOMAT.vhd\))
	(_parameters tan)
	(_code 696a3968653f397f393b2d33396e6d6f686e6c6e6d)
	(_ent
		(_time 1494407444338)
	)
	(_comp
		(CLOCK_DIVIDER
			(_object
				(_port (_int MCLK -1 0 27(_ent (_in))))
				(_port (_int CLR -1 0 27(_ent (_in))))
				(_port (_int CLK_DIVIZAT -1 0 28(_ent (_out))))
				(_port (_int CLK_DIVIZAT_AFIS -1 0 28(_ent (_out))))
			)
		)
		(DEBOUNCE4_PUSH_BUTTONS
			(_object
				(_port (_int CCLK -1 0 37(_ent (_in))))
				(_port (_int CLR -1 0 37(_ent (_in))))
				(_port (_int INP -1 0 38(_ent (_in))))
				(_port (_int OUTP -1 0 39(_ent (_out))))
			)
		)
		(GET_DATA
			(_object
				(_port (_int MODE -1 0 47(_ent (_in))))
				(_port (_int BUTON_P -1 0 47(_ent (_in))))
				(_port (_int BUTON_T -1 0 47(_ent (_in))))
				(_port (_int BUTON_V -1 0 47(_ent (_in))))
				(_port (_int PRESPALARE_MANUAL -1 0 47(_ent (_in))))
				(_port (_int CLATIRE_MANUAL -1 0 47(_ent (_in))))
				(_port (_int PRESPALARE -1 0 48(_ent (_out))))
				(_port (_int CLATIRE_SUPL -1 0 48(_ent (_out))))
				(_port (_int VITEZA -2 0 49(_ent (_out))))
				(_port (_int TEMPERATURA -2 0 49(_ent (_out))))
			)
		)
		(TIME_CALC
			(_object
				(_port (_int TEMPERATURA -2 0 54(_ent (_in))))
				(_port (_int TIMP_SPALARE_PRINCIPALA -2 0 54(_ent (_in))))
				(_port (_int TIMP_CLATIRE -2 0 54(_ent (_in))))
				(_port (_int TIMP_CENTRIFUGARE -2 0 54(_ent (_in))))
				(_port (_int TIMP_PRESPALARE -2 0 54(_ent (_in))))
				(_port (_int TIMP_APA -2 0 54(_ent (_in))))
				(_port (_int PRESPALARE -1 0 55(_ent (_in))))
				(_port (_int CLATIRE_SUPL -1 0 55(_ent (_in))))
				(_port (_int TIMP -3 0 56(_ent (_out))))
			)
		)
		(NEXT_STATE_LOGIC
			(_object
				(_port (_int START -1 0 61(_ent (_in))))
				(_port (_int PRESPALARE -1 0 61(_ent (_in))))
				(_port (_int CLATIRE_SUPL -1 0 61(_ent (_in))))
				(_port (_int USA -1 0 61(_ent (_in))))
				(_port (_int CLK -1 0 61(_ent (_in))))
				(_port (_int TEMPERATURA -2 0 62(_ent (_in))))
				(_port (_int PRESPALARE_OUT -1 0 63(_ent (_out))))
				(_port (_int CLATIRE_SUPL_OUT -1 0 63(_ent (_out))))
				(_port (_int ACTIV -1 0 63(_ent (_out))))
				(_port (_int ROTIRE -1 0 63(_ent (_out))))
				(_port (_int ALIMENTARE -1 0 63(_ent (_out))))
				(_port (_int INCALZIRE -1 0 63(_ent (_out))))
				(_port (_int EVACUARE -1 0 63(_ent (_out))))
				(_port (_int USA_BLOCATA -1 0 63(_ent (_out))))
			)
		)
		(TIMP_AFISOR
			(_object
				(_port (_int CLK -1 0 68(_ent (_in))))
				(_port (_int START -1 0 68(_ent (_in))))
				(_port (_int USA -1 0 68(_ent (_in))))
				(_port (_int TIMP_IN -3 0 69(_ent (_in))))
				(_port (_int TIMP_NATURAL -3 0 70(_ent (_out))))
				(_port (_int TIMP 2 0 71(_ent (_out))))
			)
		)
		(AFISOR
			(_object
				(_port (_int CLK -1 0 76(_ent (_in))))
				(_port (_int TIMP -3 0 77(_ent (_in))))
				(_port (_int UNITATI 3 0 78(_ent (_in))))
				(_port (_int ZECI 3 0 78(_ent (_in))))
				(_port (_int SUTE 3 0 78(_ent (_in))))
				(_port (_int MII 3 0 78(_ent (_in))))
				(_port (_int A_TO_G 4 0 79(_ent (_out))))
				(_port (_int AN 3 0 80(_ent (_out))))
			)
		)
		(BIN_TO_BCD
			(_object
				(_port (_int BINAR 5 0 85(_ent (_in))))
				(_port (_int UNITATI 6 0 86(_ent (_out))))
				(_port (_int ZECI 6 0 87(_ent (_out))))
				(_port (_int SUTE 6 0 88(_ent (_out))))
				(_port (_int MII 6 0 89(_ent (_out))))
			)
		)
	)
	(_inst DIVIZARE_CLK 0 98(_comp CLOCK_DIVIDER)
		(_port
			((MCLK)(CLK))
			((CLR)((i 2)))
			((CLK_DIVIZAT)(CLK_DIV))
			((CLK_DIVIZAT_AFIS)(CLK_DIV_AF))
		)
		(_use (_ent . CLOCK_DIVIDER)
			(_port
				((MCLK)(MCLK))
				((CLR)(CLR))
				((CLK_DIVIZAT)(CLK_DIVIZAT))
				((CLK_DIVIZAT_AFIS)(CLK_DIVIZAT_AFIS))
			)
		)
	)
	(_inst DEBOUNCE_AUTO 0 99(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_AUTO))
			((OUTP)(BUTON_AUTO_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_TEMPERATURA 0 100(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_TEMPERATURA))
			((OUTP)(BUTON_TEMPERATURA_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_VITEZA 0 101(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_VITEZA))
			((OUTP)(BUTON_VITEZA_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_START 0 102(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(START))
			((OUTP)(START_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst GET_INPUT 0 103(_comp GET_DATA)
		(_port
			((MODE)(SEL_MODE))
			((BUTON_P)(BUTON_AUTO_D))
			((BUTON_T)(BUTON_TEMPERATURA_D))
			((BUTON_V)(BUTON_VITEZA_D))
			((PRESPALARE_MANUAL)(PRESPALARE_MANUAL))
			((CLATIRE_MANUAL)(CLATIRE_SUPL_MANUAL))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((VITEZA)(VITEZA))
			((TEMPERATURA)(TEMPERATURA))
		)
		(_use (_ent . GET_DATA)
		)
	)
	(_inst CALC_TIMP 0 104(_comp TIME_CALC)
		(_port
			((TEMPERATURA)(TEMPERATURA))
			((TIMP_SPALARE_PRINCIPALA)((i 120)))
			((TIMP_CLATIRE)((i 60)))
			((TIMP_CENTRIFUGARE)((i 60)))
			((TIMP_PRESPALARE)((i 60)))
			((TIMP_APA)((i 6)))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((TIMP)(TIMP_TOTAL))
		)
		(_use (_ent . TIME_CALC)
			(_port
				((TEMPERATURA)(TEMPERATURA))
				((TIMP_SPALARE_PRINCIPALA)(TIMP_SPALARE_PRINCIPALA))
				((TIMP_CLATIRE)(TIMP_CLATIRE))
				((TIMP_CENTRIFUGARE)(TIMP_CENTRIFUGARE))
				((TIMP_PRESPALARE)(TIMP_PRESPALARE))
				((TIMP_APA)(TIMP_APA))
				((PRESPALARE)(PRESPALARE))
				((CLATIRE_SUPL)(CLATIRE_SUPL))
				((TIMP)(TIMP))
			)
		)
	)
	(_inst STARE_NXT 0 105(_comp NEXT_STATE_LOGIC)
		(_port
			((START)(START_D))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((USA)(USA))
			((CLK)(CLK_DIV))
			((TEMPERATURA)(TEMPERATURA))
			((PRESPALARE_OUT)(PRESPALARE_OUT))
			((CLATIRE_SUPL_OUT)(CLATIRE_SUPL_OUT))
			((ACTIV)(ACTIV))
			((ROTIRE)(ROTIRE))
			((ALIMENTARE)(ALIMENTARE))
			((INCALZIRE)(INCALZIRE))
			((EVACUARE)(EVACUARE))
			((USA_BLOCATA)(USA_BLOCATA))
		)
		(_use (_ent . NEXT_STATE_LOGIC)
		)
	)
	(_inst TIMER 0 106(_comp TIMP_AFISOR)
		(_port
			((CLK)(CLK_DIV))
			((START)(START_D))
			((USA)(USA))
			((TIMP_IN)(TIMP_TOTAL))
			((TIMP_NATURAL)(TIMP_NATURAL))
			((TIMP)(TIMP_AFIS))
		)
		(_use (_ent . TIMP_AFISOR)
		)
	)
	(_inst AFISOR_7SEGM 0 107(_comp AFISOR)
		(_port
			((CLK)(CLK_DIV_AF))
			((TIMP)(TIMP_NATURAL))
			((UNITATI)(UNITATI))
			((ZECI)(ZECI))
			((SUTE)(SUTE))
			((MII)(MII))
			((A_TO_G)(A_TO_G))
			((AN)(AN))
		)
		(_use (_ent . AFISOR)
		)
	)
	(_inst COMP 0 108(_comp BIN_TO_BCD)
		(_port
			((BINAR)(TIMP_AFIS))
			((UNITATI)(UNITATI))
			((ZECI)(ZECI))
			((SUTE)(SUTE))
			((MII)(MII))
		)
		(_use (_ent . BIN_TO_BCD)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int START -1 0 6(_ent(_in))))
		(_port (_int SEL_MODE -1 0 6(_ent(_in))))
		(_port (_int USA -1 0 6(_ent(_in))))
		(_port (_int BUTON_AUTO -1 0 6(_ent(_in))))
		(_port (_int BUTON_TEMPERATURA -1 0 6(_ent(_in))))
		(_port (_int BUTON_VITEZA -1 0 6(_ent(_in))))
		(_port (_int PRESPALARE_MANUAL -1 0 6(_ent(_in))))
		(_port (_int CLATIRE_SUPL_MANUAL -1 0 6(_ent(_in))))
		(_port (_int TEMPERATURA -2 0 7(_ent(_inout))))
		(_port (_int VITEZA -2 0 7(_ent(_inout))))
		(_port (_int PRESPALARE -1 0 8(_ent(_inout))))
		(_port (_int CLATIRE_SUPL -1 0 8(_ent(_inout))))
		(_port (_int USA_BLOCATA -1 0 8(_ent(_inout))))
		(_port (_int TIMP_TOTAL -3 0 9(_ent(_inout))))
		(_port (_int ACTIV -1 0 10(_ent(_out))))
		(_port (_int ROTIRE -1 0 11(_ent(_out))))
		(_port (_int ALIMENTARE -1 0 11(_ent(_out))))
		(_port (_int INCALZIRE -1 0 11(_ent(_out))))
		(_port (_int EVACUARE -1 0 11(_ent(_out))))
		(_port (_int PRESPALARE_OUT -1 0 11(_ent(_out))))
		(_port (_int CLATIRE_SUPL_OUT -1 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1 ((_dto i 6 i 0)))))
		(_port (_int A_TO_G 0 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int AN 1 0 13(_ent(_out))))
		(_cnst (_int TIMP_SPALARE_PRINCIPALA -2 0 19(_arch((i 120)))))
		(_cnst (_int TIMP_CLATIRE -2 0 20(_arch((i 60)))))
		(_cnst (_int TIMP_CENTRIFUGARE -2 0 21(_arch((i 60)))))
		(_cnst (_int TIMP_PRESPALARE -2 0 22(_arch((i 60)))))
		(_cnst (_int TIMP_APA -2 0 23(_arch((i 6)))))
		(_sig (_int CLK_DIV -1 0 32(_arch(_uni))))
		(_sig (_int CLK_DIV_AF -1 0 33(_arch(_uni))))
		(_sig (_int BUTON_AUTO_D -1 0 43(_arch(_uni))))
		(_sig (_int BUTON_TEMPERATURA_D -1 0 43(_arch(_uni))))
		(_sig (_int BUTON_VITEZA_D -1 0 43(_arch(_uni))))
		(_sig (_int START_D -1 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 85(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 92(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int TIMP_AFIS 7 0 92(_arch(_uni))))
		(_sig (_int TIMP_NATURAL -3 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 94(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int UNITATI 8 0 94(_arch(_uni))))
		(_sig (_int ZECI 8 0 94(_arch(_uni))))
		(_sig (_int SUTE 8 0 94(_arch(_uni))))
		(_sig (_int MII 8 0 94(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000059 55 1206          1494407746925 CLOCK_DIVIDER_ARCH
(_unit VHDL (clock_divider 0 5(clock_divider_arch 0 10))
	(_version vd0)
	(_time 1494407746926 2017.05.10 12:15:46)
	(_source (\./../src/DIVIDER.vhd\))
	(_parameters tan)
	(_code 0f5d5e090a580d190d584d5608090b090608090906)
	(_ent
		(_time 1494407443557)
	)
	(_object
		(_port (_int MCLK -1 0 6(_ent(_in)(_event)(_lastevent))))
		(_port (_int CLR -1 0 6(_ent(_in))))
		(_port (_int CLK_DIVIZAT -1 0 7(_ent(_out))))
		(_port (_int CLK_DIVIZAT_AFIS -1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 12(_array -1 ((_dto i 27 i 0)))))
		(_sig (_int Q 0 0 12(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(4))(_sens(0)(1))(_read(4)))))
			(line__25(_arch 1 0 25(_assignment (_alias((CLK_DIVIZAT)(Q(4))))(_simpleassign BUF)(_trgt(2))(_sens(4(4))))))
			(line__26(_arch 2 0 26(_assignment (_alias((CLK_DIVIZAT_AFIS)(Q(1))))(_simpleassign BUF)(_trgt(3))(_sens(4(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CLOCK_DIVIDER_ARCH 3 -1)
)
V 000057 55 1158          1494429768772 COUNTER_GET_ARCH
(_unit VHDL (counter_get 0 5(counter_get_arch 0 12))
	(_version vd0)
	(_time 1494429768773 2017.05.10 18:22:48)
	(_source (\./../src/COUNTER_GET.vhd\))
	(_parameters tan)
	(_code 085b0a0e565e591e5c5a1c525c0f0a0d5e0e0f0e0d)
	(_ent
		(_time 1494407443338)
	)
	(_object
		(_gen (_int limita -1 0 6 \4\ (_ent((i 4)))))
		(_gen (_int N -1 0 7 \1\ (_ent gms((i 1)))))
		(_port (_int CLR -2 0 8(_ent(_in)(_event))))
		(_port (_int CLK -2 0 8(_ent(_in)(_event)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~12 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int Q 0 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~13 0 14(_array -2 ((_dto c 3 i 0)))))
		(_sig (_int COUNT 1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(0)
	)
	(_model . COUNTER_GET_ARCH 4 -1)
)
V 000059 55 1018          1494429768825 BCD_7_DECODER_ARCH
(_unit VHDL (bcd_7_decoder 0 5(bcd_7_decoder_arch 0 10))
	(_version vd0)
	(_time 1494429768826 2017.05.10 18:22:48)
	(_source (\./../src/BCD_7SEGM.vhd\))
	(_parameters tan)
	(_code 37643432336067226060206e303133313231343161)
	(_ent
		(_time 1494407443515)
	)
	(_object
		(_port (_int inputBCD -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -2 ((_dto i 6 i 0)))))
		(_port (_int outputBCD 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs (_simple)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(50463235 197379)
		(33751554 131842)
		(33686018 131843)
		(50463235 131587)
		(33686274 131587)
		(33686274 131586)
		(50463234 197379)
		(33686018 131586)
		(33686018 131587)
		(50529027 197379)
	)
	(_model . BCD_7_DECODER_ARCH 1 -1)
)
V 000059 55 1206          1494429768865 CLOCK_DIVIDER_ARCH
(_unit VHDL (clock_divider 0 5(clock_divider_arch 0 10))
	(_version vd0)
	(_time 1494429768866 2017.05.10 18:22:48)
	(_source (\./../src/DIVIDER.vhd\))
	(_parameters tan)
	(_code 66356466333164706431243f616062606f6160606f)
	(_ent
		(_time 1494407443557)
	)
	(_object
		(_port (_int MCLK -1 0 6(_ent(_in)(_event)(_lastevent))))
		(_port (_int CLR -1 0 6(_ent(_in))))
		(_port (_int CLK_DIVIZAT -1 0 7(_ent(_out))))
		(_port (_int CLK_DIVIZAT_AFIS -1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 12(_array -1 ((_dto i 27 i 0)))))
		(_sig (_int Q 0 0 12(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(4))(_sens(0)(1))(_read(4)))))
			(line__25(_arch 1 0 25(_assignment (_alias((CLK_DIVIZAT)(Q(4))))(_simpleassign BUF)(_trgt(2))(_sens(4(4))))))
			(line__26(_arch 2 0 26(_assignment (_alias((CLK_DIVIZAT_AFIS)(Q(1))))(_simpleassign BUF)(_trgt(3))(_sens(4(1))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . CLOCK_DIVIDER_ARCH 3 -1)
)
V 000058 55 704           1494429768913 MUX_2TO1_BIT_ARCH
(_unit VHDL (mux_2to1_bit 0 5(mux_2to1_bit_arch 0 11))
	(_version vd0)
	(_time 1494429768914 2017.05.10 18:22:48)
	(_source (\./../src/MUX_2TO1_BIT.vhd\))
	(_parameters tan)
	(_code 95c6c09b95c3c980c29387cec093c3969490c39397)
	(_ent
		(_time 1494407443600)
	)
	(_object
		(_port (_int SEL -1 0 6(_ent(_in))))
		(_port (_int A -1 0 7(_ent(_in))))
		(_port (_int B -1 0 7(_ent(_in))))
		(_port (_int Y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MUX_2TO1_BIT_ARCH 1 -1)
)
V 000054 55 963           1494429768955 MUX_2TO1_ARCH
(_unit VHDL (mux_2to1 0 5(mux_2to1_arch 0 12))
	(_version vd0)
	(_time 1494429768956 2017.05.10 18:22:48)
	(_source (\./../src/MUX_2TO1.vhd\))
	(_parameters tan)
	(_code b4e7e1e1b5e2e8a1e3b0a6efe1b2e2b7b5b2e0b3b1)
	(_ent
		(_time 1494407443677)
	)
	(_object
		(_gen (_int N -1 0 6 \2\ (_ent gms((i 2)))))
		(_port (_int SEL -2 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~12 0 8(_array -2 ((_dto c 1 i 0)))))
		(_port (_int A 0 0 8(_ent(_in))))
		(_port (_int B 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~122 0 9(_array -2 ((_dto c 2 i 0)))))
		(_port (_int Y 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . MUX_2TO1_ARCH 3 -1)
)
V 000067 55 1020          1494429768996 MUX_PROGRAM_PRESP_CLT_ARCH
(_unit VHDL (mux_program_presp_clt 0 5(mux_program_presp_clt_arch 0 11))
	(_version vd0)
	(_time 1494429768997 2017.05.10 18:22:48)
	(_source (\./../src/MUX_PROGRAM_PRESP_CLT.vhd\))
	(_parameters tan)
	(_code e3b0b6b1e5b5bff6b4ecf3b8b0e5b5e5e4e4e1e5e2)
	(_ent
		(_time 1494407443760)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1 ((_dto i 2 i 0)))))
		(_port (_int SEL 0 0 6(_ent(_in))))
		(_port (_int I0 -1 0 7(_ent(_in))))
		(_port (_int I1 -1 0 7(_ent(_in))))
		(_port (_int I2 -1 0 7(_ent(_in))))
		(_port (_int I3 -1 0 7(_ent(_in))))
		(_port (_int I4 -1 0 7(_ent(_in))))
		(_port (_int Y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . MUX_PROGRAM_PRESP_CLT_ARCH 1 -1)
)
V 000057 55 1057          1494429769038 MUX_PROGRAM_ARCH
(_unit VHDL (mux_program 0 5(mux_program_arch 0 11))
	(_version vd0)
	(_time 1494429769039 2017.05.10 18:22:49)
	(_source (\./../src/MUX_PROGRAM.vhd\))
	(_parameters tan)
	(_code 1241441415444e07451d0249411444141515101413)
	(_ent
		(_time 1494407443818)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1 ((_dto i 2 i 0)))))
		(_port (_int SEL 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1 ((_dto i 1 i 0)))))
		(_port (_int I0 1 0 7(_ent(_in))))
		(_port (_int I1 1 0 7(_ent(_in))))
		(_port (_int I2 1 0 7(_ent(_in))))
		(_port (_int I3 1 0 7(_ent(_in))))
		(_port (_int I4 1 0 7(_ent(_in))))
		(_port (_int Y 1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4))(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
	)
	(_model . MUX_PROGRAM_ARCH 1 -1)
)
V 000057 55 1545          1494429769078 TIMP_AFISOR_ARCH
(_unit VHDL (timp_afisor 0 6(timp_afisor_arch 0 13))
	(_version vd0)
	(_time 1494429769079 2017.05.10 18:22:49)
	(_source (\./../src/TIMP_AFISOR.vhd\))
	(_parameters tan)
	(_code 31633734396631263230776b613737373836323767)
	(_ent
		(_time 1494407443874)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event)(_lastevent))))
		(_port (_int START -1 0 7(_ent(_in))))
		(_port (_int USA -1 0 7(_ent(_in))))
		(_port (_int TIMP_IN -2 0 8(_ent(_in))))
		(_port (_int TIMP_NATURAL -2 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 10(_array -1 ((_dto i 11 i 0)))))
		(_port (_int TIMP 0 0 10(_ent(_out))))
		(_sig (_int COUNT -2 0 15(_arch(_uni))))
		(_sig (_int COUNT_DEBLOCARE_USA -2 0 15(_arch(_uni))))
		(_var (_int OK -3 0 20(_prcs 0((i 0)))))
		(_var (_int NEXT_CLOCK -3 0 21(_prcs 0((i 0)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(6)(7))(_sens(0)(1))(_read(6)(7)(2)(3)))))
			(line__50(_arch 1 0 50(_assignment (_alias((TIMP_NATURAL)(COUNT)))(_trgt(4))(_sens(6)))))
			(line__51(_arch 2 0 51(_assignment (_trgt(5))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . TIMP_AFISOR_ARCH 3 -1)
)
V 000055 55 1222          1494429769125 TIME_CALC_ARCH
(_unit VHDL (time_calc 0 6(time_calc_arch 0 12))
	(_version vd0)
	(_time 1494429769126 2017.05.10 18:22:49)
	(_source (\./../src/TIME_CALC.vhd\))
	(_parameters tan)
	(_code 60326660693760766760263a326661663366636764)
	(_ent
		(_time 1494407443978)
	)
	(_object
		(_port (_int TEMPERATURA -1 0 7(_ent(_in))))
		(_port (_int TIMP_SPALARE_PRINCIPALA -1 0 7(_ent(_in))))
		(_port (_int TIMP_CLATIRE -1 0 7(_ent(_in))))
		(_port (_int TIMP_CENTRIFUGARE -1 0 7(_ent(_in))))
		(_port (_int TIMP_PRESPALARE -1 0 7(_ent(_in))))
		(_port (_int TIMP_APA -1 0 7(_ent(_in))))
		(_port (_int PRESPALARE -2 0 8(_ent(_in))))
		(_port (_int CLATIRE_SUPL -2 0 8(_ent(_in))))
		(_port (_int TIMP -3 0 9(_ent(_out))))
		(_var (_int TIMP_INCALZIRE -1 0 17(_prcs 0((i 0)))))
		(_var (_int SUMA_TIMP -1 0 18(_prcs 0((i 0)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(8))(_sens(0)(6)(7))(_read(1)(2)(3)(4)(5)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TIME_CALC_ARCH 1 -1)
)
V 000062 55 2163          1494429769164 NEXT_STATE_LOGIC_ARCH
(_unit VHDL (next_state_logic 0 4(next_state_logic_arch 0 10))
	(_version vd0)
	(_time 1494429769165 2017.05.10 18:22:49)
	(_source (\./../src/NEXT_STATE_LOGIC.vhd\))
	(_parameters tan)
	(_code 8fdcd881dcd9d398dedfc9d4dd888b898e888b898a)
	(_ent
		(_time 1494407444048)
	)
	(_object
		(_port (_int START -1 0 5(_ent(_in))))
		(_port (_int PRESPALARE -1 0 5(_ent(_in))))
		(_port (_int CLATIRE_SUPL -1 0 5(_ent(_in))))
		(_port (_int USA -1 0 5(_ent(_in))))
		(_port (_int CLK -1 0 5(_ent(_in)(_event)(_lastevent))))
		(_port (_int TEMPERATURA -2 0 6(_ent(_in))))
		(_port (_int PRESPALARE_OUT -1 0 7(_ent(_out))))
		(_port (_int CLATIRE_SUPL_OUT -1 0 7(_ent(_out))))
		(_port (_int ACTIV -1 0 7(_ent(_out))))
		(_port (_int ROTIRE -1 0 7(_ent(_out))))
		(_port (_int ALIMENTARE -1 0 7(_ent(_out))))
		(_port (_int INCALZIRE -1 0 7(_ent(_out))))
		(_port (_int EVACUARE -1 0 7(_ent(_out))))
		(_port (_int USA_BLOCATA -1 0 7(_ent(_out))))
		(_type (_int state_type 0 13(_enum1 inactiv blocare_usa alim_apa incalzire_apa presp evac spalare clt clatire_sup centrifugare deblocare_usa (_to i 0 i 10))))
		(_sig (_int STARE 0 0 14(_arch(_uni((i 0))))))
		(_sig (_int COUNT -2 0 17(_arch(_uni((i 0))))))
		(_cnst (_int TIMP_SPALARE_PRINCIPALA -2 0 20(_arch((i 120)))))
		(_cnst (_int TIMP_CLATIRE -2 0 21(_arch((i 60)))))
		(_cnst (_int TIMP_CENTRIFUGARE -2 0 22(_arch((i 60)))))
		(_cnst (_int TIMP_PRESPALARE -2 0 23(_arch((i 60)))))
		(_cnst (_int TIMP_APA -2 0 24(_arch((i 6)))))
		(_var (_int TIMP_INCALZIRE -2 0 29(_prcs 0((i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_var (_int CONDITII 1 0 30(_prcs 0(_string \"0000"\))))
		(_prcs
			(next_state(_arch 0 0 27(_prcs (_simple)(_trgt(14)(15))(_sens(4))(_read(14)(15)(0)(1)(2)(3)(5)))))
			(outputs(_arch 1 0 125(_prcs (_simple)(_trgt(6)(7)(8)(9)(10)(11)(12)(13))(_sens(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . NEXT_STATE_LOGIC_ARCH 2 -1)
)
V 000062 55 994           1494429769214 MUX_4TO1_INTEGER_ARCH
(_unit VHDL (mux_4to1_integer 0 5(mux_4to1_integer_arch 0 11))
	(_version vd0)
	(_time 1494429769215 2017.05.10 18:22:49)
	(_source (\./../src/MUX_4TO1_INTEGER.vhd\))
	(_parameters tan)
	(_code beede8ebeee8e2abe9b5aae5ebb8e8bdbfbbe8b8b7)
	(_ent
		(_time 1494407444135)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1 ((_dto i 1 i 0)))))
		(_port (_int SEL 0 0 6(_ent(_in))))
		(_port (_int I0 -2 0 7(_ent(_in))))
		(_port (_int I1 -2 0 7(_ent(_in))))
		(_port (_int I2 -2 0 7(_ent(_in))))
		(_port (_int I3 -2 0 7(_ent(_in))))
		(_port (_int Y -2 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX_4TO1_INTEGER_ARCH 1 -1)
)
V 000055 55 942           1494429769261 DEBOUNCE4_ARCH
(_unit VHDL (debounce4_push_buttons 0 4(debounce4_arch 0 10))
	(_version vd0)
	(_time 1494429769262 2017.05.10 18:22:49)
	(_source (\./../src/DEBOUNCE.vhd\))
	(_parameters tan)
	(_code edbeebbebcbabbfbbabff8b7e9ebeeebe8eee9e8bb)
	(_ent
		(_time 1494407444185)
	)
	(_object
		(_port (_int CCLK -1 0 5(_ent(_in)(_event)(_lastevent))))
		(_port (_int CLR -1 0 5(_ent(_in)(_event))))
		(_port (_int INP -1 0 6(_ent(_in))))
		(_port (_int OUTP -1 0 7(_ent(_out))))
		(_sig (_int DELAY1 -1 0 12(_arch(_uni))))
		(_sig (_int DELAY2 -1 0 12(_arch(_uni))))
		(_sig (_int DELAY3 -1 0 12(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_trgt(4)(5)(6))(_sens(0)(1)(2)(4)(5))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_assignment (_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . DEBOUNCE4_ARCH 2 -1)
)
V 000051 55 2327          1494429769298 AFISOR_ARH
(_unit VHDL (afisor 0 6(afisor_arh 0 14))
	(_version vd0)
	(_time 1494429769299 2017.05.10 18:22:49)
	(_source (\./../src/AFISOR.vhd\))
	(_parameters tan)
	(_code 0c5f0e0a595b511b0a0a4a575f0a0d0a0a0a050b0f)
	(_ent
		(_time 1494407444235)
	)
	(_comp
		(BCD_7_DECODER
			(_object
				(_port (_int inputBCD -2 0 22(_ent (_in))))
				(_port (_int outputBCD 4 0 23(_ent (_out))))
			)
		)
	)
	(_inst BCD 0 68(_comp BCD_7_DECODER)
		(_port
			((inputBCD)(DIGIT))
			((outputBCD)(A_TO_G))
		)
		(_use (_ent . BCD_7_DECODER)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event)(_lastevent))))
		(_port (_int TIMP -2 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int UNITATI 0 0 9(_ent(_in))))
		(_port (_int ZECI 0 0 9(_ent(_in))))
		(_port (_int SUTE 0 0 9(_ent(_in))))
		(_port (_int MII 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1 ((_dto i 6 i 0)))))
		(_port (_int A_TO_G 1 0 10(_ent(_out))))
		(_port (_int AN 0 0 11(_ent(_out))))
		(_sig (_int DIGIT -2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int COUNT 2 0 18(_arch(_uni(_string \"00"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int AEN 3 0 19(_arch(_uni(_string \"0001"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_prcs
			(ACTIVARE_ANOZI(_arch 0 0 28(_prcs (_simple)(_trgt(10(3))(10(2))(10(1))(10(0)))(_sens(0))(_read(1)))))
			(CTR(_arch 1 0 54(_prcs (_simple)(_trgt(9))(_sens(0))(_read(9)))))
			(line__64(_arch 2 0 64(_assignment (_trgt(8))(_sens(2)(3)(4)(5)(9))(_mon))))
			(ANODE(_arch 3 0 71(_prcs (_simple)(_trgt(7))(_sens(9))(_mon)(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(0)
		(514)
		(770)
		(515)
		(50529027)
		(50529027)
	)
	(_model . AFISOR_ARH 4 -1)
)
V 000054 55 8330          1494429769335 GET_DATA_ARCH
(_unit VHDL (get_data 0 5(get_data_arch 0 11))
	(_version vd0)
	(_time 1494429769336 2017.05.10 18:22:49)
	(_source (\./../src/GET_DATA.vhd\))
	(_parameters tan)
	(_code 3b683f3e6c6d6b2e683c2f616b3c3f3d3a3d3c3d3e)
	(_ent
		(_time 1494407444296)
	)
	(_comp
		(COUNTER_GET
			(_object
				(_gen (_int limita -2 0 26(_ent((i 4)))))
				(_gen (_int N -2 0 27(_ent((i 1)))))
				(_port (_int CLR -1 0 28(_ent (_in))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~13 0 29(_array -1 ((_dto c 0 i 0)))))
				(_port (_int Q 6 0 29(_ent (_out))))
			)
		)
		(MUX_PROGRAM
			(_object
				(_port (_int SEL 3 0 39(_ent (_in))))
				(_port (_int I0 4 0 40(_ent (_in))))
				(_port (_int I1 4 0 40(_ent (_in))))
				(_port (_int I2 4 0 40(_ent (_in))))
				(_port (_int I3 4 0 40(_ent (_in))))
				(_port (_int I4 4 0 40(_ent (_in))))
				(_port (_int Y 4 0 41(_ent (_out))))
			)
		)
		(MUX_2TO1
			(_object
				(_gen (_int N -2 0 51(_ent((i 2)))))
				(_port (_int SEL -1 0 52(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~1310 0 53(_array -1 ((_dto c 1 i 0)))))
				(_port (_int A 6 0 53(_ent (_in))))
				(_port (_int B 6 0 53(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{{N-1}~downto~0}~1312 0 54(_array -1 ((_dto c 2 i 0)))))
				(_port (_int Y 7 0 54(_ent (_out))))
			)
		)
		(MUX_4TO1_INTEGER
			(_object
				(_port (_int SEL 2 0 33(_ent (_in))))
				(_port (_int I0 -2 0 34(_ent (_in))))
				(_port (_int I1 -2 0 34(_ent (_in))))
				(_port (_int I2 -2 0 34(_ent (_in))))
				(_port (_int I3 -2 0 34(_ent (_in))))
				(_port (_int Y -2 0 35(_ent (_out))))
			)
		)
		(MUX_PROGRAM_PRESP_CLT
			(_object
				(_port (_int SEL 5 0 45(_ent (_in))))
				(_port (_int I0 -1 0 46(_ent (_in))))
				(_port (_int I1 -1 0 46(_ent (_in))))
				(_port (_int I2 -1 0 46(_ent (_in))))
				(_port (_int I3 -1 0 46(_ent (_in))))
				(_port (_int I4 -1 0 46(_ent (_in))))
				(_port (_int Y -1 0 47(_ent (_out))))
			)
		)
		(MUX_2TO1_BIT
			(_object
				(_port (_int SEL -1 0 58(_ent (_in))))
				(_port (_int A -1 0 59(_ent (_in))))
				(_port (_int B -1 0 59(_ent (_in))))
				(_port (_int Y -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst NR_SEL_AUTO 0 65(_comp COUNTER_GET)
		(_gen
			((limita)((i 4)))
			((N)((i 3)))
		)
		(_port
			((CLR)((i 2)))
			((CLK)(BUTON_P))
			((Q)(OUT_CTR_AUTO))
		)
		(_use (_ent . COUNTER_GET)
			(_gen
				((limita)((i 4)))
				((N)((i 3)))
			)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_inst NR_SEL_MANUAL_TEMP 0 67(_comp COUNTER_GET)
		(_gen
			((limita)((i 3)))
			((N)((i 2)))
		)
		(_port
			((CLR)((i 2)))
			((CLK)(BUTON_T))
			((Q)(T_OUT_MANUAL))
		)
		(_use (_ent . COUNTER_GET)
			(_gen
				((limita)((i 3)))
				((N)((i 2)))
			)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_inst MUX_AUTO_TEMP 0 68(_comp MUX_PROGRAM)
		(_port
			((SEL)(OUT_CTR_AUTO))
			((I0)(_string \"00"\))
			((I1)(_string \"10"\))
			((I2)(_string \"01"\))
			((I3)(_string \"01"\))
			((I4)(_string \"11"\))
			((Y)(T_OUT_AUTO))
		)
		(_use (_ent . MUX_PROGRAM)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_TEMP 0 69(_comp MUX_2TO1)
		(_gen
			((N)((i 2)))
		)
		(_port
			((SEL)(MODE))
			((A)(T_OUT_MANUAL))
			((B)(T_OUT_AUTO))
			((Y)(SEL_TEMPERATURA))
		)
		(_use (_ent . MUX_2TO1)
			(_gen
				((N)((i 2)))
			)
			(_port
				((SEL)(SEL))
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_MANUAL_TEMP 0 70(_comp MUX_4TO1_INTEGER)
		(_port
			((SEL)(SEL_TEMPERATURA))
			((I0)((i 30)))
			((I1)((i 40)))
			((I2)((i 60)))
			((I3)((i 90)))
			((Y)(TEMPERATURA))
		)
		(_use (_ent . MUX_4TO1_INTEGER)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Y)(Y))
			)
		)
	)
	(_inst NR_SEL_MANUAL_VIT 0 72(_comp COUNTER_GET)
		(_gen
			((limita)((i 2)))
			((N)((i 2)))
		)
		(_port
			((CLR)((i 2)))
			((CLK)(BUTON_V))
			((Q)(V_OUT_MANUAL))
		)
		(_use (_ent . COUNTER_GET)
			(_gen
				((limita)((i 2)))
				((N)((i 2)))
			)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((Q)(Q))
			)
		)
	)
	(_inst MUX_AUTO_VIT 0 73(_comp MUX_PROGRAM)
		(_port
			((SEL)(OUT_CTR_AUTO))
			((I0)(_string \"10"\))
			((I1)(_string \"00"\))
			((I2)(_string \"01"\))
			((I3)(_string \"01"\))
			((I4)(_string \"10"\))
			((Y)(V_OUT_AUTO))
		)
		(_use (_ent . MUX_PROGRAM)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_VITEZA 0 74(_comp MUX_2TO1)
		(_gen
			((N)((i 2)))
		)
		(_port
			((SEL)(MODE))
			((A)(V_OUT_MANUAL))
			((B)(V_OUT_AUTO))
			((Y)(SEL_VITEZA))
		)
		(_use (_ent . MUX_2TO1)
			(_gen
				((N)((i 2)))
			)
			(_port
				((SEL)(SEL))
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_MANUAL_VIT 0 75(_comp MUX_4TO1_INTEGER)
		(_port
			((SEL)(SEL_VITEZA))
			((I0)((i 800)))
			((I1)((i 1000)))
			((I2)((i 1200)))
			((I3)((i 0)))
			((Y)(VITEZA))
		)
		(_use (_ent . MUX_4TO1_INTEGER)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_AUTO_PRESP 0 77(_comp MUX_PROGRAM_PRESP_CLT)
		(_port
			((SEL)(OUT_CTR_AUTO))
			((I0)((i 2)))
			((I1)((i 2)))
			((I2)((i 2)))
			((I3)((i 3)))
			((I4)((i 2)))
			((Y)(PRESPALARE_AUTO))
		)
		(_use (_ent . MUX_PROGRAM_PRESP_CLT)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_AUTO_CLT_SUP 0 78(_comp MUX_PROGRAM_PRESP_CLT)
		(_port
			((SEL)(OUT_CTR_AUTO))
			((I0)((i 2)))
			((I1)((i 2)))
			((I2)((i 3)))
			((I3)((i 2)))
			((I4)((i 3)))
			((Y)(CLATIRE_SUPL_AUTO))
		)
		(_use (_ent . MUX_PROGRAM_PRESP_CLT)
			(_port
				((SEL)(SEL))
				((I0)(I0))
				((I1)(I1))
				((I2)(I2))
				((I3)(I3))
				((I4)(I4))
				((Y)(Y))
			)
		)
	)
	(_inst MUX_MANUAL_PRESP 0 79(_comp MUX_2TO1_BIT)
		(_port
			((SEL)(MODE))
			((A)(PRESPALARE_MANUAL))
			((B)(PRESPALARE_AUTO))
			((Y)(PRESPALARE))
		)
		(_use (_ent . MUX_2TO1_BIT)
		)
	)
	(_inst MUX_MANUAL_CLT_SUP 0 80(_comp MUX_2TO1_BIT)
		(_port
			((SEL)(MODE))
			((A)(CLATIRE_MANUAL))
			((B)(CLATIRE_SUPL_AUTO))
			((Y)(CLATIRE_SUPL))
		)
		(_use (_ent . MUX_2TO1_BIT)
		)
	)
	(_object
		(_port (_int MODE -1 0 6(_ent(_in))))
		(_port (_int BUTON_P -1 0 6(_ent(_in))))
		(_port (_int BUTON_T -1 0 6(_ent(_in))))
		(_port (_int BUTON_V -1 0 6(_ent(_in))))
		(_port (_int PRESPALARE_MANUAL -1 0 6(_ent(_in))))
		(_port (_int CLATIRE_MANUAL -1 0 6(_ent(_in))))
		(_port (_int PRESPALARE -1 0 7(_ent(_out))))
		(_port (_int CLATIRE_SUPL -1 0 7(_ent(_out))))
		(_port (_int VITEZA -2 0 8(_ent(_out))))
		(_port (_int TEMPERATURA -2 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int OUT_CTR_AUTO 0 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int T_OUT_MANUAL 1 0 17(_arch(_uni))))
		(_sig (_int T_OUT_AUTO 1 0 17(_arch(_uni))))
		(_sig (_int SEL_TEMPERATURA 1 0 17(_arch(_uni))))
		(_sig (_int V_OUT_MANUAL 1 0 20(_arch(_uni))))
		(_sig (_int V_OUT_AUTO 1 0 20(_arch(_uni))))
		(_sig (_int SEL_VITEZA 1 0 20(_arch(_uni))))
		(_sig (_int PRESPALARE_AUTO -1 0 23(_arch(_uni))))
		(_sig (_int CLATIRE_SUPL_AUTO -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 33(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 40(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 45(_array -1 ((_dto i 2 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . GET_DATA_ARCH 3 -1)
)
I 000053 55 10532         1494429769381 AUTOMAT_ARCH
(_unit VHDL (automat 0 5(automat_arch 0 16))
	(_version vd0)
	(_time 1494429769382 2017.05.10 18:22:49)
	(_source (\./../src/AUTOMAT.vhd\))
	(_parameters tan)
	(_code 6a39686b3e3c3a7c3a382e303a6d6e6c6b6d6f6d6e)
	(_ent
		(_time 1494407444338)
	)
	(_comp
		(CLOCK_DIVIDER
			(_object
				(_port (_int MCLK -1 0 27(_ent (_in))))
				(_port (_int CLR -1 0 27(_ent (_in))))
				(_port (_int CLK_DIVIZAT -1 0 28(_ent (_out))))
				(_port (_int CLK_DIVIZAT_AFIS -1 0 28(_ent (_out))))
			)
		)
		(DEBOUNCE4_PUSH_BUTTONS
			(_object
				(_port (_int CCLK -1 0 37(_ent (_in))))
				(_port (_int CLR -1 0 37(_ent (_in))))
				(_port (_int INP -1 0 38(_ent (_in))))
				(_port (_int OUTP -1 0 39(_ent (_out))))
			)
		)
		(GET_DATA
			(_object
				(_port (_int MODE -1 0 47(_ent (_in))))
				(_port (_int BUTON_P -1 0 47(_ent (_in))))
				(_port (_int BUTON_T -1 0 47(_ent (_in))))
				(_port (_int BUTON_V -1 0 47(_ent (_in))))
				(_port (_int PRESPALARE_MANUAL -1 0 47(_ent (_in))))
				(_port (_int CLATIRE_MANUAL -1 0 47(_ent (_in))))
				(_port (_int PRESPALARE -1 0 48(_ent (_out))))
				(_port (_int CLATIRE_SUPL -1 0 48(_ent (_out))))
				(_port (_int VITEZA -2 0 49(_ent (_out))))
				(_port (_int TEMPERATURA -2 0 49(_ent (_out))))
			)
		)
		(TIME_CALC
			(_object
				(_port (_int TEMPERATURA -2 0 54(_ent (_in))))
				(_port (_int TIMP_SPALARE_PRINCIPALA -2 0 54(_ent (_in))))
				(_port (_int TIMP_CLATIRE -2 0 54(_ent (_in))))
				(_port (_int TIMP_CENTRIFUGARE -2 0 54(_ent (_in))))
				(_port (_int TIMP_PRESPALARE -2 0 54(_ent (_in))))
				(_port (_int TIMP_APA -2 0 54(_ent (_in))))
				(_port (_int PRESPALARE -1 0 55(_ent (_in))))
				(_port (_int CLATIRE_SUPL -1 0 55(_ent (_in))))
				(_port (_int TIMP -3 0 56(_ent (_out))))
			)
		)
		(NEXT_STATE_LOGIC
			(_object
				(_port (_int START -1 0 61(_ent (_in))))
				(_port (_int PRESPALARE -1 0 61(_ent (_in))))
				(_port (_int CLATIRE_SUPL -1 0 61(_ent (_in))))
				(_port (_int USA -1 0 61(_ent (_in))))
				(_port (_int CLK -1 0 61(_ent (_in))))
				(_port (_int TEMPERATURA -2 0 62(_ent (_in))))
				(_port (_int PRESPALARE_OUT -1 0 63(_ent (_out))))
				(_port (_int CLATIRE_SUPL_OUT -1 0 63(_ent (_out))))
				(_port (_int ACTIV -1 0 63(_ent (_out))))
				(_port (_int ROTIRE -1 0 63(_ent (_out))))
				(_port (_int ALIMENTARE -1 0 63(_ent (_out))))
				(_port (_int INCALZIRE -1 0 63(_ent (_out))))
				(_port (_int EVACUARE -1 0 63(_ent (_out))))
				(_port (_int USA_BLOCATA -1 0 63(_ent (_out))))
			)
		)
		(TIMP_AFISOR
			(_object
				(_port (_int CLK -1 0 68(_ent (_in))))
				(_port (_int START -1 0 68(_ent (_in))))
				(_port (_int USA -1 0 68(_ent (_in))))
				(_port (_int TIMP_IN -3 0 69(_ent (_in))))
				(_port (_int TIMP_NATURAL -3 0 70(_ent (_out))))
				(_port (_int TIMP 2 0 71(_ent (_out))))
			)
		)
		(AFISOR
			(_object
				(_port (_int CLK -1 0 76(_ent (_in))))
				(_port (_int TIMP -3 0 77(_ent (_in))))
				(_port (_int UNITATI 3 0 78(_ent (_in))))
				(_port (_int ZECI 3 0 78(_ent (_in))))
				(_port (_int SUTE 3 0 78(_ent (_in))))
				(_port (_int MII 3 0 78(_ent (_in))))
				(_port (_int A_TO_G 4 0 79(_ent (_out))))
				(_port (_int AN 3 0 80(_ent (_out))))
			)
		)
		(BIN_TO_BCD
			(_object
				(_port (_int BINAR 5 0 85(_ent (_in))))
				(_port (_int UNITATI 6 0 86(_ent (_out))))
				(_port (_int ZECI 6 0 87(_ent (_out))))
				(_port (_int SUTE 6 0 88(_ent (_out))))
				(_port (_int MII 6 0 89(_ent (_out))))
			)
		)
	)
	(_inst DIVIZARE_CLK 0 98(_comp CLOCK_DIVIDER)
		(_port
			((MCLK)(CLK))
			((CLR)((i 2)))
			((CLK_DIVIZAT)(CLK_DIV))
			((CLK_DIVIZAT_AFIS)(CLK_DIV_AF))
		)
		(_use (_ent . CLOCK_DIVIDER)
			(_port
				((MCLK)(MCLK))
				((CLR)(CLR))
				((CLK_DIVIZAT)(CLK_DIVIZAT))
				((CLK_DIVIZAT_AFIS)(CLK_DIVIZAT_AFIS))
			)
		)
	)
	(_inst DEBOUNCE_AUTO 0 99(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_AUTO))
			((OUTP)(BUTON_AUTO_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_TEMPERATURA 0 100(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_TEMPERATURA))
			((OUTP)(BUTON_TEMPERATURA_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_VITEZA 0 101(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_VITEZA))
			((OUTP)(BUTON_VITEZA_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_START 0 102(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(START))
			((OUTP)(START_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst GET_INPUT 0 103(_comp GET_DATA)
		(_port
			((MODE)(SEL_MODE))
			((BUTON_P)(BUTON_AUTO_D))
			((BUTON_T)(BUTON_TEMPERATURA_D))
			((BUTON_V)(BUTON_VITEZA_D))
			((PRESPALARE_MANUAL)(PRESPALARE_MANUAL))
			((CLATIRE_MANUAL)(CLATIRE_SUPL_MANUAL))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((VITEZA)(VITEZA))
			((TEMPERATURA)(TEMPERATURA))
		)
		(_use (_ent . GET_DATA)
		)
	)
	(_inst CALC_TIMP 0 104(_comp TIME_CALC)
		(_port
			((TEMPERATURA)(TEMPERATURA))
			((TIMP_SPALARE_PRINCIPALA)((i 120)))
			((TIMP_CLATIRE)((i 60)))
			((TIMP_CENTRIFUGARE)((i 60)))
			((TIMP_PRESPALARE)((i 60)))
			((TIMP_APA)((i 6)))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((TIMP)(TIMP_TOTAL))
		)
		(_use (_ent . TIME_CALC)
			(_port
				((TEMPERATURA)(TEMPERATURA))
				((TIMP_SPALARE_PRINCIPALA)(TIMP_SPALARE_PRINCIPALA))
				((TIMP_CLATIRE)(TIMP_CLATIRE))
				((TIMP_CENTRIFUGARE)(TIMP_CENTRIFUGARE))
				((TIMP_PRESPALARE)(TIMP_PRESPALARE))
				((TIMP_APA)(TIMP_APA))
				((PRESPALARE)(PRESPALARE))
				((CLATIRE_SUPL)(CLATIRE_SUPL))
				((TIMP)(TIMP))
			)
		)
	)
	(_inst STARE_NXT 0 105(_comp NEXT_STATE_LOGIC)
		(_port
			((START)(START_D))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((USA)(USA))
			((CLK)(CLK_DIV))
			((TEMPERATURA)(TEMPERATURA))
			((PRESPALARE_OUT)(PRESPALARE_OUT))
			((CLATIRE_SUPL_OUT)(CLATIRE_SUPL_OUT))
			((ACTIV)(ACTIV))
			((ROTIRE)(ROTIRE))
			((ALIMENTARE)(ALIMENTARE))
			((INCALZIRE)(INCALZIRE))
			((EVACUARE)(EVACUARE))
			((USA_BLOCATA)(USA_BLOCATA))
		)
		(_use (_ent . NEXT_STATE_LOGIC)
		)
	)
	(_inst TIMER 0 106(_comp TIMP_AFISOR)
		(_port
			((CLK)(CLK_DIV))
			((START)(START_D))
			((USA)(USA))
			((TIMP_IN)(TIMP_TOTAL))
			((TIMP_NATURAL)(TIMP_NATURAL))
			((TIMP)(TIMP_AFIS))
		)
		(_use (_ent . TIMP_AFISOR)
		)
	)
	(_inst AFISOR_7SEGM 0 107(_comp AFISOR)
		(_port
			((CLK)(CLK_DIV_AF))
			((TIMP)(TIMP_NATURAL))
			((UNITATI)(UNITATI))
			((ZECI)(ZECI))
			((SUTE)(SUTE))
			((MII)(MII))
			((A_TO_G)(A_TO_G))
			((AN)(AN))
		)
		(_use (_ent . AFISOR)
		)
	)
	(_inst COMP 0 108(_comp BIN_TO_BCD)
		(_port
			((BINAR)(TIMP_AFIS))
			((UNITATI)(UNITATI))
			((ZECI)(ZECI))
			((SUTE)(SUTE))
			((MII)(MII))
		)
		(_use (_ent . BIN_TO_BCD)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int START -1 0 6(_ent(_in))))
		(_port (_int SEL_MODE -1 0 6(_ent(_in))))
		(_port (_int USA -1 0 6(_ent(_in))))
		(_port (_int BUTON_AUTO -1 0 6(_ent(_in))))
		(_port (_int BUTON_TEMPERATURA -1 0 6(_ent(_in))))
		(_port (_int BUTON_VITEZA -1 0 6(_ent(_in))))
		(_port (_int PRESPALARE_MANUAL -1 0 6(_ent(_in))))
		(_port (_int CLATIRE_SUPL_MANUAL -1 0 6(_ent(_in))))
		(_port (_int TEMPERATURA -2 0 7(_ent(_inout))))
		(_port (_int VITEZA -2 0 7(_ent(_inout))))
		(_port (_int PRESPALARE -1 0 8(_ent(_inout))))
		(_port (_int CLATIRE_SUPL -1 0 8(_ent(_inout))))
		(_port (_int USA_BLOCATA -1 0 8(_ent(_inout))))
		(_port (_int TIMP_TOTAL -3 0 9(_ent(_inout))))
		(_port (_int ACTIV -1 0 10(_ent(_out))))
		(_port (_int ROTIRE -1 0 11(_ent(_out))))
		(_port (_int ALIMENTARE -1 0 11(_ent(_out))))
		(_port (_int INCALZIRE -1 0 11(_ent(_out))))
		(_port (_int EVACUARE -1 0 11(_ent(_out))))
		(_port (_int PRESPALARE_OUT -1 0 11(_ent(_out))))
		(_port (_int CLATIRE_SUPL_OUT -1 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1 ((_dto i 6 i 0)))))
		(_port (_int A_TO_G 0 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int AN 1 0 13(_ent(_out))))
		(_cnst (_int TIMP_SPALARE_PRINCIPALA -2 0 19(_arch((i 120)))))
		(_cnst (_int TIMP_CLATIRE -2 0 20(_arch((i 60)))))
		(_cnst (_int TIMP_CENTRIFUGARE -2 0 21(_arch((i 60)))))
		(_cnst (_int TIMP_PRESPALARE -2 0 22(_arch((i 60)))))
		(_cnst (_int TIMP_APA -2 0 23(_arch((i 6)))))
		(_sig (_int CLK_DIV -1 0 32(_arch(_uni))))
		(_sig (_int CLK_DIV_AF -1 0 33(_arch(_uni))))
		(_sig (_int BUTON_AUTO_D -1 0 43(_arch(_uni))))
		(_sig (_int BUTON_TEMPERATURA_D -1 0 43(_arch(_uni))))
		(_sig (_int BUTON_VITEZA_D -1 0 43(_arch(_uni))))
		(_sig (_int START_D -1 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 85(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 92(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int TIMP_AFIS 7 0 92(_arch(_uni))))
		(_sig (_int TIMP_NATURAL -3 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 94(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int UNITATI 8 0 94(_arch(_uni))))
		(_sig (_int ZECI 8 0 94(_arch(_uni))))
		(_sig (_int SUTE 8 0 94(_arch(_uni))))
		(_sig (_int MII 8 0 94(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 1328          1494429769395 A_BIN_TO_BCD
(_unit VHDL (bin_to_bcd 0 6(a_bin_to_bcd 0 14))
	(_version vd0)
	(_time 1494429769396 2017.05.10 18:22:49)
	(_source (\./../src/CONVERSIE.vhd\))
	(_parameters tan)
	(_code 792a7878792e786c2d2c6d237e7c2f7f7b7f7a7f7d)
	(_ent
		(_time 1494407444354)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int BINAR 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int UNITATI 1 0 8(_ent(_out))))
		(_port (_int ZECI 1 0 9(_ent(_out))))
		(_port (_int SUTE 1 0 10(_ent(_out))))
		(_port (_int MII 1 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1 ((_dto i 11 i 0)))))
		(_var (_int TEMP 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_var (_int BCD 3 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(TO_BCD(_arch 0 0 16(_prcs (_simple)(_trgt(1)(2)(3)(4))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . A_BIN_TO_BCD 1 -1)
)
V 000053 55 1328          1494502827284 A_BIN_TO_BCD
(_unit VHDL (bin_to_bcd 0 6(a_bin_to_bcd 0 14))
	(_version vd0)
	(_time 1494502827285 2017.05.11 14:40:27)
	(_source (\./../src/CONVERSIE.vhd\))
	(_parameters tan)
	(_code 88dfdb8689df899ddcdd9cd28f8dde8e8a8e8b8e8c)
	(_ent
		(_time 1494407444354)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int BINAR 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int UNITATI 1 0 8(_ent(_out))))
		(_port (_int ZECI 1 0 9(_ent(_out))))
		(_port (_int SUTE 1 0 10(_ent(_out))))
		(_port (_int MII 1 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 17(_array -1 ((_dto i 11 i 0)))))
		(_var (_int TEMP 2 0 17(_prcs 0)))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_var (_int BCD 3 0 18(_prcs 0((_others(i 2))))))
		(_prcs
			(TO_BCD(_arch 0 0 16(_prcs (_simple)(_trgt(1)(2)(3)(4))(_sens(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . A_BIN_TO_BCD 1 -1)
)
V 000053 55 10532         1494503276163 AUTOMAT_ARCH
(_unit VHDL (automat 0 5(automat_arch 0 16))
	(_version vd0)
	(_time 1494503276164 2017.05.11 14:47:56)
	(_source (\./../src/AUTOMAT.vhd\))
	(_parameters tan)
	(_code 4a1f4a491e1c1a5c1a180e101a4d4e4c4b4d4f4d4e)
	(_ent
		(_time 1494407444338)
	)
	(_comp
		(CLOCK_DIVIDER
			(_object
				(_port (_int MCLK -1 0 27(_ent (_in))))
				(_port (_int CLR -1 0 27(_ent (_in))))
				(_port (_int CLK_DIVIZAT -1 0 28(_ent (_out))))
				(_port (_int CLK_DIVIZAT_AFIS -1 0 28(_ent (_out))))
			)
		)
		(DEBOUNCE4_PUSH_BUTTONS
			(_object
				(_port (_int CCLK -1 0 37(_ent (_in))))
				(_port (_int CLR -1 0 37(_ent (_in))))
				(_port (_int INP -1 0 38(_ent (_in))))
				(_port (_int OUTP -1 0 39(_ent (_out))))
			)
		)
		(GET_DATA
			(_object
				(_port (_int MODE -1 0 47(_ent (_in))))
				(_port (_int BUTON_P -1 0 47(_ent (_in))))
				(_port (_int BUTON_T -1 0 47(_ent (_in))))
				(_port (_int BUTON_V -1 0 47(_ent (_in))))
				(_port (_int PRESPALARE_MANUAL -1 0 47(_ent (_in))))
				(_port (_int CLATIRE_MANUAL -1 0 47(_ent (_in))))
				(_port (_int PRESPALARE -1 0 48(_ent (_out))))
				(_port (_int CLATIRE_SUPL -1 0 48(_ent (_out))))
				(_port (_int VITEZA -2 0 49(_ent (_out))))
				(_port (_int TEMPERATURA -2 0 49(_ent (_out))))
			)
		)
		(TIME_CALC
			(_object
				(_port (_int TEMPERATURA -2 0 54(_ent (_in))))
				(_port (_int TIMP_SPALARE_PRINCIPALA -2 0 54(_ent (_in))))
				(_port (_int TIMP_CLATIRE -2 0 54(_ent (_in))))
				(_port (_int TIMP_CENTRIFUGARE -2 0 54(_ent (_in))))
				(_port (_int TIMP_PRESPALARE -2 0 54(_ent (_in))))
				(_port (_int TIMP_APA -2 0 54(_ent (_in))))
				(_port (_int PRESPALARE -1 0 55(_ent (_in))))
				(_port (_int CLATIRE_SUPL -1 0 55(_ent (_in))))
				(_port (_int TIMP -3 0 56(_ent (_out))))
			)
		)
		(NEXT_STATE_LOGIC
			(_object
				(_port (_int START -1 0 61(_ent (_in))))
				(_port (_int PRESPALARE -1 0 61(_ent (_in))))
				(_port (_int CLATIRE_SUPL -1 0 61(_ent (_in))))
				(_port (_int USA -1 0 61(_ent (_in))))
				(_port (_int CLK -1 0 61(_ent (_in))))
				(_port (_int TEMPERATURA -2 0 62(_ent (_in))))
				(_port (_int PRESPALARE_OUT -1 0 63(_ent (_out))))
				(_port (_int CLATIRE_SUPL_OUT -1 0 63(_ent (_out))))
				(_port (_int ACTIV -1 0 63(_ent (_out))))
				(_port (_int ROTIRE -1 0 63(_ent (_out))))
				(_port (_int ALIMENTARE -1 0 63(_ent (_out))))
				(_port (_int INCALZIRE -1 0 63(_ent (_out))))
				(_port (_int EVACUARE -1 0 63(_ent (_out))))
				(_port (_int USA_BLOCATA -1 0 63(_ent (_out))))
			)
		)
		(TIMP_AFISOR
			(_object
				(_port (_int CLK -1 0 68(_ent (_in))))
				(_port (_int START -1 0 68(_ent (_in))))
				(_port (_int USA -1 0 68(_ent (_in))))
				(_port (_int TIMP_IN -3 0 69(_ent (_in))))
				(_port (_int TIMP_NATURAL -3 0 70(_ent (_out))))
				(_port (_int TIMP 2 0 71(_ent (_out))))
			)
		)
		(AFISOR
			(_object
				(_port (_int CLK -1 0 76(_ent (_in))))
				(_port (_int TIMP -3 0 77(_ent (_in))))
				(_port (_int UNITATI 3 0 78(_ent (_in))))
				(_port (_int ZECI 3 0 78(_ent (_in))))
				(_port (_int SUTE 3 0 78(_ent (_in))))
				(_port (_int MII 3 0 78(_ent (_in))))
				(_port (_int A_TO_G 4 0 79(_ent (_out))))
				(_port (_int AN 3 0 80(_ent (_out))))
			)
		)
		(BIN_TO_BCD
			(_object
				(_port (_int BINAR 5 0 85(_ent (_in))))
				(_port (_int UNITATI 6 0 86(_ent (_out))))
				(_port (_int ZECI 6 0 87(_ent (_out))))
				(_port (_int SUTE 6 0 88(_ent (_out))))
				(_port (_int MII 6 0 89(_ent (_out))))
			)
		)
	)
	(_inst DIVIZARE_CLK 0 98(_comp CLOCK_DIVIDER)
		(_port
			((MCLK)(CLK))
			((CLR)((i 2)))
			((CLK_DIVIZAT)(CLK_DIV))
			((CLK_DIVIZAT_AFIS)(CLK_DIV_AF))
		)
		(_use (_ent . CLOCK_DIVIDER)
			(_port
				((MCLK)(MCLK))
				((CLR)(CLR))
				((CLK_DIVIZAT)(CLK_DIVIZAT))
				((CLK_DIVIZAT_AFIS)(CLK_DIVIZAT_AFIS))
			)
		)
	)
	(_inst DEBOUNCE_AUTO 0 99(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_AUTO))
			((OUTP)(BUTON_AUTO_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_TEMPERATURA 0 100(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_TEMPERATURA))
			((OUTP)(BUTON_TEMPERATURA_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_VITEZA 0 101(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(BUTON_VITEZA))
			((OUTP)(BUTON_VITEZA_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst DEBOUNCE_START 0 102(_comp DEBOUNCE4_PUSH_BUTTONS)
		(_port
			((CCLK)(CLK_DIV))
			((CLR)((i 2)))
			((INP)(START))
			((OUTP)(START_D))
		)
		(_use (_ent . DEBOUNCE4_PUSH_BUTTONS)
			(_port
				((CCLK)(CCLK))
				((CLR)(CLR))
				((INP)(INP))
				((OUTP)(OUTP))
			)
		)
	)
	(_inst GET_INPUT 0 103(_comp GET_DATA)
		(_port
			((MODE)(SEL_MODE))
			((BUTON_P)(BUTON_AUTO_D))
			((BUTON_T)(BUTON_TEMPERATURA_D))
			((BUTON_V)(BUTON_VITEZA_D))
			((PRESPALARE_MANUAL)(PRESPALARE_MANUAL))
			((CLATIRE_MANUAL)(CLATIRE_SUPL_MANUAL))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((VITEZA)(VITEZA))
			((TEMPERATURA)(TEMPERATURA))
		)
		(_use (_ent . GET_DATA)
		)
	)
	(_inst CALC_TIMP 0 104(_comp TIME_CALC)
		(_port
			((TEMPERATURA)(TEMPERATURA))
			((TIMP_SPALARE_PRINCIPALA)((i 120)))
			((TIMP_CLATIRE)((i 60)))
			((TIMP_CENTRIFUGARE)((i 60)))
			((TIMP_PRESPALARE)((i 60)))
			((TIMP_APA)((i 6)))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((TIMP)(TIMP_TOTAL))
		)
		(_use (_ent . TIME_CALC)
			(_port
				((TEMPERATURA)(TEMPERATURA))
				((TIMP_SPALARE_PRINCIPALA)(TIMP_SPALARE_PRINCIPALA))
				((TIMP_CLATIRE)(TIMP_CLATIRE))
				((TIMP_CENTRIFUGARE)(TIMP_CENTRIFUGARE))
				((TIMP_PRESPALARE)(TIMP_PRESPALARE))
				((TIMP_APA)(TIMP_APA))
				((PRESPALARE)(PRESPALARE))
				((CLATIRE_SUPL)(CLATIRE_SUPL))
				((TIMP)(TIMP))
			)
		)
	)
	(_inst STARE_NXT 0 105(_comp NEXT_STATE_LOGIC)
		(_port
			((START)(START_D))
			((PRESPALARE)(PRESPALARE))
			((CLATIRE_SUPL)(CLATIRE_SUPL))
			((USA)(USA))
			((CLK)(CLK_DIV))
			((TEMPERATURA)(TEMPERATURA))
			((PRESPALARE_OUT)(PRESPALARE_OUT))
			((CLATIRE_SUPL_OUT)(CLATIRE_SUPL_OUT))
			((ACTIV)(ACTIV))
			((ROTIRE)(ROTIRE))
			((ALIMENTARE)(ALIMENTARE))
			((INCALZIRE)(INCALZIRE))
			((EVACUARE)(EVACUARE))
			((USA_BLOCATA)(USA_BLOCATA))
		)
		(_use (_ent . NEXT_STATE_LOGIC)
		)
	)
	(_inst TIMER 0 106(_comp TIMP_AFISOR)
		(_port
			((CLK)(CLK_DIV))
			((START)(START_D))
			((USA)(USA))
			((TIMP_IN)(TIMP_TOTAL))
			((TIMP_NATURAL)(TIMP_NATURAL))
			((TIMP)(TIMP_AFIS))
		)
		(_use (_ent . TIMP_AFISOR)
		)
	)
	(_inst AFISOR_7SEGM 0 107(_comp AFISOR)
		(_port
			((CLK)(CLK_DIV_AF))
			((TIMP)(TIMP_NATURAL))
			((UNITATI)(UNITATI))
			((ZECI)(ZECI))
			((SUTE)(SUTE))
			((MII)(MII))
			((A_TO_G)(A_TO_G))
			((AN)(AN))
		)
		(_use (_ent . AFISOR)
		)
	)
	(_inst COMP 0 108(_comp BIN_TO_BCD)
		(_port
			((BINAR)(TIMP_AFIS))
			((UNITATI)(UNITATI))
			((ZECI)(ZECI))
			((SUTE)(SUTE))
			((MII)(MII))
		)
		(_use (_ent . BIN_TO_BCD)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int START -1 0 6(_ent(_in))))
		(_port (_int SEL_MODE -1 0 6(_ent(_in))))
		(_port (_int USA -1 0 6(_ent(_in))))
		(_port (_int BUTON_AUTO -1 0 6(_ent(_in))))
		(_port (_int BUTON_TEMPERATURA -1 0 6(_ent(_in))))
		(_port (_int BUTON_VITEZA -1 0 6(_ent(_in))))
		(_port (_int PRESPALARE_MANUAL -1 0 6(_ent(_in))))
		(_port (_int CLATIRE_SUPL_MANUAL -1 0 6(_ent(_in))))
		(_port (_int TEMPERATURA -2 0 7(_ent(_inout))))
		(_port (_int VITEZA -2 0 7(_ent(_inout))))
		(_port (_int PRESPALARE -1 0 8(_ent(_inout))))
		(_port (_int CLATIRE_SUPL -1 0 8(_ent(_inout))))
		(_port (_int USA_BLOCATA -1 0 8(_ent(_inout))))
		(_port (_int TIMP_TOTAL -3 0 9(_ent(_inout))))
		(_port (_int ACTIV -1 0 10(_ent(_out))))
		(_port (_int ROTIRE -1 0 11(_ent(_out))))
		(_port (_int ALIMENTARE -1 0 11(_ent(_out))))
		(_port (_int INCALZIRE -1 0 11(_ent(_out))))
		(_port (_int EVACUARE -1 0 11(_ent(_out))))
		(_port (_int PRESPALARE_OUT -1 0 11(_ent(_out))))
		(_port (_int CLATIRE_SUPL_OUT -1 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1 ((_dto i 6 i 0)))))
		(_port (_int A_TO_G 0 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int AN 1 0 13(_ent(_out))))
		(_cnst (_int TIMP_SPALARE_PRINCIPALA -2 0 19(_arch((i 120)))))
		(_cnst (_int TIMP_CLATIRE -2 0 20(_arch((i 60)))))
		(_cnst (_int TIMP_CENTRIFUGARE -2 0 21(_arch((i 60)))))
		(_cnst (_int TIMP_PRESPALARE -2 0 22(_arch((i 60)))))
		(_cnst (_int TIMP_APA -2 0 23(_arch((i 6)))))
		(_sig (_int CLK_DIV -1 0 32(_arch(_uni))))
		(_sig (_int CLK_DIV_AF -1 0 33(_arch(_uni))))
		(_sig (_int BUTON_AUTO_D -1 0 43(_arch(_uni))))
		(_sig (_int BUTON_TEMPERATURA_D -1 0 43(_arch(_uni))))
		(_sig (_int BUTON_VITEZA_D -1 0 43(_arch(_uni))))
		(_sig (_int START_D -1 0 43(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 71(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 78(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 79(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 85(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 92(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int TIMP_AFIS 7 0 92(_arch(_uni))))
		(_sig (_int TIMP_NATURAL -3 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 94(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int UNITATI 8 0 94(_arch(_uni))))
		(_sig (_int ZECI 8 0 94(_arch(_uni))))
		(_sig (_int SUTE 8 0 94(_arch(_uni))))
		(_sig (_int MII 8 0 94(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
