{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 20:42:54 2022 " "Info: Processing started: Thu Jun 09 20:42:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off control_unit -c control_unit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control_unit -c control_unit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register pres_state.rst pres_state.fetch_only 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"pres_state.rst\" and destination register \"pres_state.fetch_only\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.666 ns + Longest register register " "Info: + Longest register to register delay is 0.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pres_state.rst 1 REG LCFF_X35_Y27_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y27_N5; Fanout = 1; REG Node = 'pres_state.rst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pres_state.rst } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.275 ns) 0.582 ns Selector0~0 2 COMB LCCOMB_X35_Y27_N30 1 " "Info: 2: + IC(0.307 ns) + CELL(0.275 ns) = 0.582 ns; Loc. = LCCOMB_X35_Y27_N30; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { pres_state.rst Selector0~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.666 ns pres_state.fetch_only 3 REG LCFF_X35_Y27_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.666 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 53.90 % ) " "Info: Total cell delay = 0.359 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 46.10 % ) " "Info: Total interconnect delay = 0.307 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { pres_state.rst Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.666 ns" { pres_state.rst {} Selector0~0 {} pres_state.fetch_only {} } { 0.000ns 0.307ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.629 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 2.629 ns pres_state.fetch_only 3 REG LCFF_X35_Y27_N31 2 " "Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.43 % ) " "Info: Total cell delay = 1.536 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 41.57 % ) " "Info: Total interconnect delay = 1.093 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_only {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.629 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 2.629 ns pres_state.rst 3 REG LCFF_X35_Y27_N5 1 " "Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y27_N5; Fanout = 1; REG Node = 'pres_state.rst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk~clkctrl pres_state.rst } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.43 % ) " "Info: Total cell delay = 1.536 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 41.57 % ) " "Info: Total interconnect delay = 1.093 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.rst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.rst {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_only {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.rst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.rst {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { pres_state.rst Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.666 ns" { pres_state.rst {} Selector0~0 {} pres_state.fetch_only {} } { 0.000ns 0.307ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_only {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.rst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.rst {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { pres_state.fetch_only {} } {  } {  } "" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pres_state.fetch_only instr\[9\] clk 5.515 ns register " "Info: tsu for register \"pres_state.fetch_only\" (data pin = \"instr\[9\]\", clock pin = \"clk\") is 5.515 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.180 ns + Longest pin register " "Info: + Longest pin to register delay is 8.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns instr\[9\] 1 PIN PIN_AE21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE21; Fanout = 29; PIN Node = 'instr\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.406 ns) + CELL(0.150 ns) 7.416 ns load_pc~3 2 COMB LCCOMB_X35_Y27_N26 2 " "Info: 2: + IC(6.406 ns) + CELL(0.150 ns) = 7.416 ns; Loc. = LCCOMB_X35_Y27_N26; Fanout = 2; COMB Node = 'load_pc~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.556 ns" { instr[9] load_pc~3 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 8.096 ns Selector0~0 3 COMB LCCOMB_X35_Y27_N30 1 " "Info: 3: + IC(0.260 ns) + CELL(0.420 ns) = 8.096 ns; Loc. = LCCOMB_X35_Y27_N30; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { load_pc~3 Selector0~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.180 ns pres_state.fetch_only 4 REG LCFF_X35_Y27_N31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.180 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.514 ns ( 18.51 % ) " "Info: Total cell delay = 1.514 ns ( 18.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.666 ns ( 81.49 % ) " "Info: Total interconnect delay = 6.666 ns ( 81.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.180 ns" { instr[9] load_pc~3 Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.180 ns" { instr[9] {} instr[9]~combout {} load_pc~3 {} Selector0~0 {} pres_state.fetch_only {} } { 0.000ns 0.000ns 6.406ns 0.260ns 0.000ns } { 0.000ns 0.860ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.629 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 2.629 ns pres_state.fetch_only 3 REG LCFF_X35_Y27_N31 2 " "Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.43 % ) " "Info: Total cell delay = 1.536 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 41.57 % ) " "Info: Total interconnect delay = 1.093 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_only {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.180 ns" { instr[9] load_pc~3 Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.180 ns" { instr[9] {} instr[9]~combout {} load_pc~3 {} Selector0~0 {} pres_state.fetch_only {} } { 0.000ns 0.000ns 6.406ns 0.260ns 0.000ns } { 0.000ns 0.860ns 0.150ns 0.420ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_only {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk wr_dc_en pres_state.fet_dec_ex 11.260 ns register " "Info: tco from clock \"clk\" to destination pin \"wr_dc_en\" through register \"pres_state.fet_dec_ex\" is 11.260 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.629 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 2.629 ns pres_state.fet_dec_ex 3 REG LCFF_X35_Y27_N1 10 " "Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y27_N1; Fanout = 10; REG Node = 'pres_state.fet_dec_ex'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.43 % ) " "Info: Total cell delay = 1.536 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 41.57 % ) " "Info: Total interconnect delay = 1.093 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.381 ns + Longest register pin " "Info: + Longest register to pin delay is 8.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pres_state.fet_dec_ex 1 REG LCFF_X35_Y27_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y27_N1; Fanout = 10; REG Node = 'pres_state.fet_dec_ex'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pres_state.fet_dec_ex } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.415 ns) 2.982 ns wr_dc_en~1 2 COMB LCCOMB_X51_Y15_N18 1 " "Info: 2: + IC(2.567 ns) + CELL(0.415 ns) = 2.982 ns; Loc. = LCCOMB_X51_Y15_N18; Fanout = 1; COMB Node = 'wr_dc_en~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { pres_state.fet_dec_ex wr_dc_en~1 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.631 ns) + CELL(2.768 ns) 8.381 ns wr_dc_en 3 PIN PIN_F16 0 " "Info: 3: + IC(2.631 ns) + CELL(2.768 ns) = 8.381 ns; Loc. = PIN_F16; Fanout = 0; PIN Node = 'wr_dc_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.399 ns" { wr_dc_en~1 wr_dc_en } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.183 ns ( 37.98 % ) " "Info: Total cell delay = 3.183 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.198 ns ( 62.02 % ) " "Info: Total interconnect delay = 5.198 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.381 ns" { pres_state.fet_dec_ex wr_dc_en~1 wr_dc_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.381 ns" { pres_state.fet_dec_ex {} wr_dc_en~1 {} wr_dc_en {} } { 0.000ns 2.567ns 2.631ns } { 0.000ns 0.415ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.fet_dec_ex } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fet_dec_ex {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.381 ns" { pres_state.fet_dec_ex wr_dc_en~1 wr_dc_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.381 ns" { pres_state.fet_dec_ex {} wr_dc_en~1 {} wr_dc_en {} } { 0.000ns 2.567ns 2.631ns } { 0.000ns 0.415ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "instr\[0\] wr_z_en 21.211 ns Longest " "Info: Longest tpd from source pin \"instr\[0\]\" to destination pin \"wr_z_en\" is 21.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns instr\[0\] 1 PIN PIN_H26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H26; Fanout = 1; PIN Node = 'instr\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.524 ns) + CELL(0.371 ns) 6.757 ns Equal12~1 2 COMB LCCOMB_X41_Y25_N16 1 " "Info: 2: + IC(5.524 ns) + CELL(0.371 ns) = 6.757 ns; Loc. = LCCOMB_X41_Y25_N16; Fanout = 1; COMB Node = 'Equal12~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.895 ns" { instr[0] Equal12~1 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 271 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(0.393 ns) 9.206 ns Equal12~5 3 COMB LCCOMB_X51_Y15_N8 10 " "Info: 3: + IC(2.056 ns) + CELL(0.393 ns) = 9.206 ns; Loc. = LCCOMB_X51_Y15_N8; Fanout = 10; COMB Node = 'Equal12~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { Equal12~1 Equal12~5 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 271 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.150 ns) 10.947 ns wr_z_en~0 4 COMB LCCOMB_X42_Y21_N16 7 " "Info: 4: + IC(1.591 ns) + CELL(0.150 ns) = 10.947 ns; Loc. = LCCOMB_X42_Y21_N16; Fanout = 7; COMB Node = 'wr_z_en~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { Equal12~5 wr_z_en~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.275 ns) 12.622 ns wr_z_en~2 5 COMB LCCOMB_X41_Y13_N0 1 " "Info: 5: + IC(1.400 ns) + CELL(0.275 ns) = 12.622 ns; Loc. = LCCOMB_X41_Y13_N0; Fanout = 1; COMB Node = 'wr_z_en~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { wr_z_en~0 wr_z_en~2 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.420 ns) 13.288 ns wr_z_en~6 6 COMB LCCOMB_X41_Y13_N26 1 " "Info: 6: + IC(0.246 ns) + CELL(0.420 ns) = 13.288 ns; Loc. = LCCOMB_X41_Y13_N26; Fanout = 1; COMB Node = 'wr_z_en~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { wr_z_en~2 wr_z_en~6 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.123 ns) + CELL(0.420 ns) 15.831 ns wr_z_en~9 7 COMB LCCOMB_X35_Y27_N20 1 " "Info: 7: + IC(2.123 ns) + CELL(0.420 ns) = 15.831 ns; Loc. = LCCOMB_X35_Y27_N20; Fanout = 1; COMB Node = 'wr_z_en~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { wr_z_en~6 wr_z_en~9 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 16.369 ns wr_z_en~18 8 COMB LCCOMB_X35_Y27_N2 1 " "Info: 8: + IC(0.263 ns) + CELL(0.275 ns) = 16.369 ns; Loc. = LCCOMB_X35_Y27_N2; Fanout = 1; COMB Node = 'wr_z_en~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { wr_z_en~9 wr_z_en~18 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(2.778 ns) 21.211 ns wr_z_en 9 PIN PIN_J17 0 " "Info: 9: + IC(2.064 ns) + CELL(2.778 ns) = 21.211 ns; Loc. = PIN_J17; Fanout = 0; PIN Node = 'wr_z_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.842 ns" { wr_z_en~18 wr_z_en } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.944 ns ( 28.02 % ) " "Info: Total cell delay = 5.944 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.267 ns ( 71.98 % ) " "Info: Total interconnect delay = 15.267 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.211 ns" { instr[0] Equal12~1 Equal12~5 wr_z_en~0 wr_z_en~2 wr_z_en~6 wr_z_en~9 wr_z_en~18 wr_z_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.211 ns" { instr[0] {} instr[0]~combout {} Equal12~1 {} Equal12~5 {} wr_z_en~0 {} wr_z_en~2 {} wr_z_en~6 {} wr_z_en~9 {} wr_z_en~18 {} wr_z_en {} } { 0.000ns 0.000ns 5.524ns 2.056ns 1.591ns 1.400ns 0.246ns 2.123ns 0.263ns 2.064ns } { 0.000ns 0.862ns 0.371ns 0.393ns 0.150ns 0.275ns 0.420ns 0.420ns 0.275ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pres_state.fetch_only instr\[13\] clk -0.913 ns register " "Info: th for register \"pres_state.fetch_only\" (data pin = \"instr\[13\]\", clock pin = \"clk\") is -0.913 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.629 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.537 ns) 2.629 ns pres_state.fetch_only 3 REG LCFF_X35_Y27_N31 2 " "Info: 3: + IC(0.975 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.43 % ) " "Info: Total cell delay = 1.536 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 41.57 % ) " "Info: Total interconnect delay = 1.093 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_only {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.808 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns instr\[13\] 1 PIN PIN_D13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 16; PIN Node = 'instr\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.398 ns) 3.008 ns load_pc~2 2 COMB LCCOMB_X35_Y27_N24 3 " "Info: 2: + IC(1.631 ns) + CELL(0.398 ns) = 3.008 ns; Loc. = LCCOMB_X35_Y27_N24; Fanout = 3; COMB Node = 'load_pc~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { instr[13] load_pc~2 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 3.724 ns Selector0~0 3 COMB LCCOMB_X35_Y27_N30 1 " "Info: 3: + IC(0.278 ns) + CELL(0.438 ns) = 3.724 ns; Loc. = LCCOMB_X35_Y27_N30; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { load_pc~2 Selector0~0 } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.808 ns pres_state.fetch_only 4 REG LCFF_X35_Y27_N31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.808 ns; Loc. = LCFF_X35_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.899 ns ( 49.87 % ) " "Info: Total cell delay = 1.899 ns ( 49.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 50.13 % ) " "Info: Total interconnect delay = 1.909 ns ( 50.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { instr[13] load_pc~2 Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.808 ns" { instr[13] {} instr[13]~combout {} load_pc~2 {} Selector0~0 {} pres_state.fetch_only {} } { 0.000ns 0.000ns 1.631ns 0.278ns 0.000ns } { 0.000ns 0.979ns 0.398ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { clk clk~clkctrl pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { clk {} clk~combout {} clk~clkctrl {} pres_state.fetch_only {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { instr[13] load_pc~2 Selector0~0 pres_state.fetch_only } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.808 ns" { instr[13] {} instr[13]~combout {} load_pc~2 {} Selector0~0 {} pres_state.fetch_only {} } { 0.000ns 0.000ns 1.631ns 0.278ns 0.000ns } { 0.000ns 0.979ns 0.398ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 20:42:54 2022 " "Info: Processing ended: Thu Jun 09 20:42:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
