{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_clk -pg 1 -lvl 6 -x 1480 -y 160 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 6 -x 1480 -y 120 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 6 -x 1480 -y 80 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 6 -x 1480 -y 180 -defaultsOSRD -right
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD -left
preplace port qsfp2_gt -pg 1 -lvl 6 -x 1480 -y 60 -defaultsOSRD
preplace port qsfp2_clk -pg 1 -lvl 6 -x 1480 -y 140 -defaultsOSRD -right
preplace port qsfp3_gt -pg 1 -lvl 6 -x 1480 -y 200 -defaultsOSRD
preplace port qsfp3_clk -pg 1 -lvl 6 -x 1480 -y 100 -defaultsOSRD -right
preplace port m0_ddr4 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD -left
preplace port m0_ddr4_clk -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 6 -x 1480 -y 280 -defaultsOSRD -right
preplace port port-id_qsfp_ctl_en -pg 1 -lvl 6 -x 1480 -y 550 -defaultsOSRD
preplace portBus qsfp_rst_l -pg 1 -lvl 6 -x 1480 -y 510 -defaultsOSRD
preplace portBus qsfp_lp -pg 1 -lvl 6 -x 1480 -y 530 -defaultsOSRD
preplace portBus led_l -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD -left
preplace inst crossover -pg 1 -lvl 5 -x 1340 -y 60 -swap {13 1 2 3 4 21 6 7 5 9 10 11 12 24 14 15 0 17 18 19 20 16 22 23 29 25 26 27 28 8 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 65 63 64 62} -defaultsOSRD -pinDir qsfp0_gt right -pinY qsfp0_gt 60R -pinDir qsfp0_clk right -pinY qsfp0_clk 100R -pinDir qsfp1_gt right -pinY qsfp1_gt 20R -pinDir qsfp1_clk right -pinY qsfp1_clk 120R -pinDir qsfp2_gt right -pinY qsfp2_gt 0R -pinDir qsfp2_clk right -pinY qsfp2_clk 80R -pinDir qsfp3_gt right -pinY qsfp3_gt 140R -pinDir qsfp3_clk right -pinY qsfp3_clk 40R -pinDir rx0_out left -pinY rx0_out 0L -pinDir rx2_out right -pinY rx2_out 160R -pinDir rx1_out right -pinY rx1_out 180R -pinDir rx3_out right -pinY rx3_out 200R -pinDir init_clk right -pinY init_clk 220R -pinDir sys_resetn left -pinY sys_resetn 20L -pinDir active_0 right -pinY active_0 240R -pinDir active_2 right -pinY active_2 260R -pinDir active_1 right -pinY active_1 280R -pinDir active_3 right -pinY active_3 300R -pinDir cmac2_clk right -pinY cmac2_clk 320R -pinDir cmac0_clk left -pinY cmac0_clk 40L -pinDir cmac1_clk right -pinY cmac1_clk 340R -pinDir cmac3_clk right -pinY cmac3_clk 360R -pinDir eth2_up left -pinY eth2_up 120L -pinDir eth1_up left -pinY eth1_up 80L -pinDir eth3_up left -pinY eth3_up 100L -pinDir eth0_up left -pinY eth0_up 60L
preplace inst pcie -pg 1 -lvl 1 -x 150 -y 240 -swap {0 1 2 3 4 5 6 7 44 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 8 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75} -defaultsOSRD -pinDir pcie_mgt left -pinY pcie_mgt 0L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir M_AXI right -pinY M_AXI 90R -pinDir S_AXI_B right -pinY S_AXI_B 0R -pinDir axi_aclk right -pinY axi_aclk 110R -pinDir axi_aresetn right -pinY axi_aresetn 130R
preplace inst qsfp_pins -pg 1 -lvl 5 -x 1340 -y 510 -defaultsOSRD -pinBusDir qsfp_rst_l right -pinBusY qsfp_rst_l 0R -pinBusDir qsfp_lp right -pinBusY qsfp_lp 20R -pinDir qsfp_ctl_en right -pinY qsfp_ctl_en 40R
preplace inst axi_revision -pg 1 -lvl 2 -x 430 -y 390 -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 0R -pinDir AXI_ACLK left -pinY AXI_ACLK 0L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 20L
preplace inst channels -pg 1 -lvl 4 -x 1060 -y 60 -swap {43 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 40 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 82 84 83 81 85 86 87 89 88} -defaultsOSRD -pinDir S_AXI_CTL left -pinY S_AXI_CTL 220L -pinDir AXIS_CH0 right -pinY AXIS_CH0 0R -pinDir m0_ddr4 left -pinY m0_ddr4 20L -pinDir m0_ddr4_clk left -pinY m0_ddr4_clk 0L -pinDir AXI_DMA left -pinY AXI_DMA 140L -pinDir clk left -pinY clk 260L -pinDir resetn left -pinY resetn 280L -pinDir eth_resetn_out right -pinY eth_resetn_out 20R -pinBusDir led_l left -pinBusY led_l 240L -pinDir eth0_clk right -pinY eth0_clk 40R -pinDir qsfp0_status_async right -pinY qsfp0_status_async 60R -pinDir qsfp1_status_async right -pinY qsfp1_status_async 80R -pinDir qsfp2_status_async right -pinY qsfp2_status_async 120R -pinDir qsfp3_status_async right -pinY qsfp3_status_async 100R
preplace inst system_interconnect -pg 1 -lvl 3 -x 720 -y 280 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 78 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 0 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 50L -pinDir M00_AXI left -pinY M00_AXI 110L -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI left -pinY M02_AXI 0L -pinDir aclk left -pinY aclk 130L -pinDir aresetn left -pinY aresetn 150L
preplace inst dma_data_mover -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD -pinDir DST_AXI left -pinY DST_AXI 40L -pinDir SRC_AXI right -pinY SRC_AXI 0R -pinDir S_AXI right -pinY S_AXI 80R -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 80L
preplace netloc channels_led_l 1 0 4 NJ 100 N 100 N 100 900
preplace netloc crossover_cmac0_clk 1 4 1 NJ 100
preplace netloc crossover_eth0_up 1 4 1 NJ 120
preplace netloc crossover_eth1_up 1 4 1 NJ 140
preplace netloc crossover_eth2_up 1 4 1 NJ 180
preplace netloc crossover_eth3_up 1 4 1 NJ 160
preplace netloc init_clk_0_1 1 5 1 NJ 280
preplace netloc pcie_axi_aclk 1 1 3 280 120 580 180 880
preplace netloc pcie_axi_aresetn 1 1 3 300 140 560 220 860
preplace netloc qsfp_pins_qsfp_ctl_en 1 5 1 NJ 550
preplace netloc qsfp_pins_qsfp_lp 1 5 1 NJ 530
preplace netloc qsfp_pins_qsfp_rst_l 1 5 1 NJ 510
preplace netloc sys_control_eth_resetn_out 1 4 1 N 80
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 260
preplace netloc S_AXI_1 1 3 1 N 280
preplace netloc S_AXI_2 1 2 1 N 280
preplace netloc channel_0_m0_ddr4 1 0 4 NJ 80 N 80 N 80 N
preplace netloc cmac_usplus_0_gt_serial_port 1 5 1 NJ 120
preplace netloc crossover_rx0_out 1 4 1 NJ 60
preplace netloc data_mover_0_DST_AXI 1 1 1 N 240
preplace netloc data_mover_0_SRC_AXI 1 2 2 N 200 N
preplace netloc eth_1_qsfp_gt 1 5 1 NJ 80
preplace netloc gt_ref_clk_0_1 1 5 1 NJ 160
preplace netloc gt_ref_clk_0_2 1 5 1 NJ 180
preplace netloc loopback_qsfp_gt_0 1 5 1 NJ 60
preplace netloc loopback_qsfp_gt_1 1 5 1 NJ 200
preplace netloc m0_ddr4_clk_1 1 0 4 NJ 60 N 60 N 60 N
preplace netloc pcie_M_AXI 1 1 2 N 330 N
preplace netloc pcie_bridge_pcie_mgt 1 0 1 NJ 240
preplace netloc qsfp_clk_0_1 1 5 1 NJ 140
preplace netloc qsfp_clk_1_1 1 5 1 NJ 100
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 390
levelinfo -pg 1 0 150 430 720 1060 1340 1480
pagesize -pg 1 -db -bbox -sgen -140 0 1640 610
",
   "No Loops_ScaleFactor":"0.849802",
   "No Loops_TopLeft":"-140,-100",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace inst packet_gen -pg 1 -lvl 1 -x 190 -y 100 -defaultsOSRD
preplace netloc clk_1 1 0 1 N 60
preplace netloc resetn_1 1 0 1 N 80
levelinfo -pg 1 -10 190 380
pagesize -pg 1 -db -bbox -sgen -110 0 380 200
"
}
{
   "da_axi4_cnt":"3"
}
