#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jul 11 23:25:35 2019
# Process ID: 8728
# Current directory: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8392 C:\Users\IDEAL-INFO\Desktop\VHDL V2\Update_Velocity\Update_Velocity.xpr
# Log file: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/vivado.log
# Journal file: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 832.281 ; gain = 141.480
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Jul 11 23:39:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1/runme.log
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd:27]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit update_velocity_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 859.777 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/IDEAL-INFO/Desktop/VHDL -notrace
couldn't read file "C:/Users/IDEAL-INFO/Desktop/VHDL": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 11 23:44:16 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 861.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Update_Velocity_tb_behav -key {Behavioral:sim_1:Functional:Update_Velocity_tb} -tclbatch {Update_Velocity_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Update_Velocity_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 8 elements, right array has 16 elements
Time: 10 ns  Iteration: 1  Process: /Update_Velocity_tb/uut/line__49
  File: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd

HDL Line: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd:54
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 873.359 ; gain = 10.859
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Update_Velocity_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 873.359 ; gain = 12.141
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 16 elements
Time: 10 ns  Iteration: 1  Process: /Update_Velocity_tb/uut/line__49
  File: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd

HDL Line: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd:54
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 878.383 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 878.383 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jul 11 23:46:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 16 elements
Time: 10 ns  Iteration: 1  Process: /Update_Velocity_tb/uut/line__49
  File: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd

HDL Line: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd:54
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 881.117 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 881.117 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 16 elements
Time: 10 ns  Iteration: 1  Process: /Update_Velocity_tb/uut/line__49
  File: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd

HDL Line: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd:54
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 881.117 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 881.117 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jul 11 23:57:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1

launch_runs synth_1 -jobs 3
[Thu Jul 11 23:58:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1

launch_runs synth_1 -jobs 3
[Fri Jul 12 00:00:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 16 elements
Time: 10 ns  Iteration: 1  Process: /Update_Velocity_tb/uut/line__49
  File: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd

HDL Line: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd:54
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 887.238 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 887.238 ; gain = 0.000
add_bp {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd} 54
remove_bps -file {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd} -line 54
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Update_Velocity_tb_behav -key {Behavioral:sim_1:Functional:Update_Velocity_tb} -tclbatch {Update_Velocity_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Update_Velocity_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 887.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Update_Velocity_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 887.238 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1

launch_runs synth_1 -jobs 3
[Fri Jul 12 00:05:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 16 elements
Time: 10 ns  Iteration: 1  Process: /Update_Velocity_tb/uut/line__49
  File: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd

HDL Line: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd:55
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 891.922 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 891.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 16 elements
Time: 10 ns  Iteration: 1  Process: /Update_Velocity_tb/uut/line__49
  File: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd

HDL Line: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd:55
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 893.574 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 893.574 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 16 elements
Time: 10 ns  Iteration: 1  Process: /Update_Velocity_tb/uut/line__49
  File: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd

HDL Line: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd:55
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 893.574 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 893.574 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1

launch_runs synth_1 -jobs 3
[Fri Jul 12 00:15:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 16 elements
Time: 10 ns  Iteration: 1  Process: /Update_Velocity_tb/uut/line__49
  File: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd

HDL Line: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd:55
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 896.602 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 896.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 896.602 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 896.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 896.602 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 896.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: Array sizes do not match, left array has 8 elements, right array has 10 elements
Time: 10 ns  Iteration: 1  Process: /Update_Velocity_tb/uut/line__49
  File: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd

HDL Line: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd:55
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 896.602 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 896.602 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1

launch_runs synth_1 -jobs 3
[Fri Jul 12 00:32:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 896.602 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 896.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity velocity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 899.195 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 899.195 ; gain = 0.000
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb_behav.wcfg}} [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_Velocity_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_Velocity_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_Velocity_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto fe738af53c4a4f8dab40d1f26870dba1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_Velocity_tb_behav xil_defaultlib.Update_Velocity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture arch of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture behavioral of entity xil_defaultlib.update_velocity_tb
Built simulation snapshot Update_Velocity_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 899.195 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 899.195 ; gain = 0.000
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_Velocity/Update_Velocity_tb_behav.wcfg}
