Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun  2 15:49:42 2017
| Host         : ColeIdeapad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ADDSUB_5BIT_control_sets_placed.rpt
| Design       : ADDSUB_5BIT
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+---------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------+---------------+---------------------+------------------+----------------+
|  SEG7/my_clk/CLK  |               |                     |                1 |              2 |
|  CLK_in_IBUF_BUFG |               |                     |                1 |              2 |
|  CLK_in_IBUF_BUFG |               | SEG7/my_clk/tmp_clk |                8 |             31 |
+-------------------+---------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


