#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb 28 13:47:39 2020
# Process ID: 15748
# Current directory: C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13288 C:\Users\rhev2401\Downloads\S4e-APP6-Vivado_2019\S4e-APP6-Vivado_2019\APP6\APP6.xpr
# Log file: C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/vivado.log
# Journal file: C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jbm/Desktop/S4e-APP6-Vivado_2019/APP6' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/rhev2401/Downloads/vivado-library-2018.2-1', nor could it be found using path 'C:/Users/jbm/vivado-library-2018.2-1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/rhev2401/Downloads/vivado-library-2018.2-1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 873.207 ; gain = 236.703
update_compile_order -fileset sources_1
reset_run synth_1
open_bd_design {C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:user:myip:1.0 - myip_0
Adding component instance block -- xilinx.com:module_ref:mux32:1.0 - mux32_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_2_Cycle_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1_Cycle_2
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - Additionneur
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - Soustracteur
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Registre_Decalage
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1_Cycle_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calcul_Moyenne/DSP_0/Delai_1_Cycle_1/Q(data) and /Calcul_Moyenne/DSP_0/Additionneur/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calcul_Moyenne/DSP_0/Delai_1_Cycle_1/Q(data) and /Calcul_Moyenne/DSP_0/Registre_Decalage/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calcul_Moyenne/DSP_0/CE(ce) and /Calcul_Moyenne/DSP_0/Delai_1_Cycle_1/D(data)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calcul_Moyenne/DSP_0/Delai_1_Cycle_2/Q(data) and /Calcul_Moyenne/DSP_0/Soustracteur/CE(ce)
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calcul_Moyenne/myip_0/o_data_available(undef) and /Calcul_Moyenne/DSP_0/CE(ce)
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Successfully read diagram <design_1> from BD file <C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.535 ; gain = 15.832
delete_bd_objs [get_bd_nets Calcul_Moyenne/DSP_0/c_shift_ram_0_Q] [get_bd_nets Calcul_Moyenne/DSP_0/Soustracteur_S] [get_bd_cells Calcul_Moyenne/DSP_0/Soustracteur]
delete_bd_objs [get_bd_cells Calcul_Moyenne/DSP_0/Additionneur]
delete_bd_objs [get_bd_nets Calcul_Moyenne/DSP_0/c_addsub_0_S] [get_bd_nets Calcul_Moyenne/DSP_0/xlslice_0_Dout] [get_bd_cells Calcul_Moyenne/DSP_0/xlslice_0]
delete_bd_objs [get_bd_nets Calcul_Moyenne/DSP_0/xlconstant_0_dout] [get_bd_nets Calcul_Moyenne/DSP_0/xlconcat_0_dout] [get_bd_cells Calcul_Moyenne/DSP_0/xlconcat_0]
delete_bd_objs [get_bd_cells Calcul_Moyenne/DSP_0/xlconstant_0]
set_property location {454 286} [get_bd_pins Calcul_Moyenne/DSP_0/Moyenne]
undo
INFO: [Common 17-17] undo 'set_property location {454 286} [get_bd_pins Calcul_Moyenne/DSP_0/Moyenne]'
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_0/Moyenne] [get_bd_pins Calcul_Moyenne/DSP_0/Registre_Decalage/Q]
connect_bd_net [get_bd_pins Calcul_Moyenne/DSP_0/Somme] [get_bd_pins Calcul_Moyenne/DSP_0/Registre_Decalage/Q]
save_bd_design
Wrote  : <C:\Users\rhev2401\Downloads\S4e-APP6-Vivado_2019\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_55b90414.ui> 
Wrote  : <C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_f1b65ab7.ui> 
launch_runs impl_1 -jobs 4
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_0/Delai_1_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_0/Delai_1_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_0/Delai_1_Cycle_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_0/Delai_1_Cycle_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_0/Registre_Decalage Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_0/Registre_Decalage Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_0/Delai_2_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_0/Delai_2_Cycle_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
WARNING: [BD 41-927] Following properties on pin /Calcul_Moyenne/DSP_0/mux32_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\Users\rhev2401\Downloads\S4e-APP6-Vivado_2019\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_55b90414.ui> 
Wrote  : <C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_f1b65ab7.ui> 
VHDL Output written to : C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_55b90414.ui> 
Wrote  : <C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_f1b65ab7.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calcul_Moyenne/myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calcul_Moyenne/DSP_0/Registre_Decalage .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calcul_Moyenne/DSP_0/Delai_1_Cycle_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calcul_Moyenne/axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calcul_Moyenne/DSP_0/Delai_2_Cycle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calcul_Moyenne/DSP_0/mux32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calcul_Moyenne/DSP_0/Delai_1_Cycle_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calcul_Moyenne/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2bc8aacde7e7b9b3; cache size = 16.262 MB.
[Fri Feb 28 13:54:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.runs/synth_1/runme.log
[Fri Feb 28 13:54:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1634.910 ; gain = 170.809
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 28 13:59:08 2020] Launched impl_1...
Run output will be captured here: C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.945 . Memory (MB): peak = 2055.625 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.945 . Memory (MB): peak = 2055.625 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2055.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 4 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2169.996 ; gain = 535.086
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2195.930 ; gain = 3.375
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
file copy -force C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.runs/impl_1/design_1_wrapper.sysdef C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.sdk -hwspec C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.sdk -hwspec C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6/APP6.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 14:45:11 2020...
