# Hi there ðŸ‘‹, I'm Rakesh Andavarapu

[![Alt Text](https://img.shields.io/badge/GitHub-white?logo=GitHub&logoColor=black)](https://github.com/rakee63)
[![Alt Text](https://camo.githubusercontent.com/b0ad087e4c4b7f3b3326219662aacea3678ef0fff4a217929579e26933de33e4/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f2d4c696e6b6564496e2d626c75653f7374796c653d666c6174266c6f676f3d4c696e6b6564696e266c6f676f436f6c6f723d7768697465)](https://www.linkedin.com/in/rakesh-andavarapu-4261a3249/) [![Alt Text](https://camo.githubusercontent.com/7f4c611a29c12b71ee6b279513da62bdfa9afc7117ac717b533c2e640de83584/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f2d476d61696c2d7265643f7374796c653d666c6174266c6f676f3d476d61696c266c6f676f436f6c6f723d7768697465)](andavarapurakesh@gmail.com)
[![Alt Text](https://img.shields.io/badge/ORCID-green)](https://orcid.org/0009-0008-7372-2596)


![Alt Text](https://user-images.githubusercontent.com/74038190/212259400-1b824d3f-ae84-4da9-a77b-dc13277d196c.png)




I am a MTech Microelectronics and VLSI Design 2024-25 student at IISc Bangalore. I have completed my BTech in Electronics and Communication Engineering from MVGR Vizianagaram, Andhrapradesh in 2024. I am a VLSI enthusiast and interested in tech stack.

I'm currently working on ASIC design of 64-bit RISCV processor in Reconfigurable Computing Lab at IISc.

 
## Interests
Digital VLSI, Digital System Design, Computer Architecture, Processor System Design, Embedded Systems  

## Skills
- **Languages:** Verilog HDL, C, Python
- **Tools:** Xillinx Vivado, Cadence Virtuoso, Sentaurus TCAD, LaTeX, Visual Studio code, Git

## GitHub Stats
![Rakesh's GitHub Stats](https://github-readme-stats.vercel.app/api?username=rakee63&show_icons=true&theme=github_dark)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=rakee63&layout=compact&theme=github_dark)

![Alt Text](https://img.shields.io/badge/Thanks%20for%20visiting!-blue?style=plastic)



