// Seed: 844807587
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  wand  id_2
);
  logic id_4;
  ;
  assign module_1._id_3 = 0;
  wire id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd16,
    parameter id_4 = 32'd83,
    parameter id_6 = 32'd77
) (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2,
    input tri _id_3,
    input tri _id_4
);
  wire _id_6;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1
  );
  wire id_7;
  always @(id_7 or posedge id_0 - id_6);
  wire id_8[1 'b0 : 1  ?  id_6  ==  -1 : 1 'h0 ?  id_3  -  1 : id_4];
  ;
endmodule
