{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690431582504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690431582508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 01:19:42 2023 " "Processing started: Thu Jul 27 01:19:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690431582508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431582508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PIPELINE -c PIPELINE " "Command: quartus_map --read_settings_files=on --write_settings_files=off PIPELINE -c PIPELINE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431582508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690431582825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690431582825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_FETCH-behavioral " "Found design unit 1: PIPE_FETCH-behavioral" {  } { { "PIPE_FETCH.vhd" "" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591344 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_FETCH " "Found entity 1: PIPE_FETCH" {  } { { "PIPE_FETCH.vhd" "" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE-behavioral " "Found design unit 1: PIPELINE-behavioral" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591347 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE " "Found entity 1: PIPELINE" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-RTL " "Found design unit 1: MI-RTL" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline1/MI.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591349 ""} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Found entity 1: MI" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline1/MI.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591351 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21-Behavioral " "Found design unit 1: Mux21-Behavioral" {  } { { "Mux21.vhd" "" { Text "D:/projects/Pipeline1/Mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591353 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "Mux21.vhd" "" { Text "D:/projects/Pipeline1/Mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_IF_ID-arch " "Found design unit 1: PIPE_IF_ID-arch" {  } { { "PIPE_IF_ID.vhd" "" { Text "D:/projects/Pipeline1/PIPE_IF_ID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591354 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_IF_ID " "Found entity 1: PIPE_IF_ID" {  } { { "PIPE_IF_ID.vhd" "" { Text "D:/projects/Pipeline1/PIPE_IF_ID.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE_TB-behavior " "Found design unit 1: PIPELINE_TB-behavior" {  } { { "PIPELINE_TB.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591356 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE_TB " "Found entity 1: PIPELINE_TB" {  } { { "PIPELINE_TB.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_DECODE-behavioral " "Found design unit 1: PIPE_DECODE-behavioral" {  } { { "PIPE_DECODE.vhd" "" { Text "D:/projects/Pipeline1/PIPE_DECODE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591358 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_DECODE " "Found entity 1: PIPE_DECODE" {  } { { "PIPE_DECODE.vhd" "" { Text "D:/projects/Pipeline1/PIPE_DECODE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-behavioral " "Found design unit 1: Controle-behavioral" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591360 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file x_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X_REG-main " "Found design unit 1: X_REG-main" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline1/X_REG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591361 ""} { "Info" "ISGN_ENTITY_NAME" "1 X_REG " "Found entity 1: X_REG" {  } { { "X_REG.vhd" "" { Text "D:/projects/Pipeline1/X_REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-a " "Found design unit 1: genImm32-a" {  } { { "genImm32.vhd" "" { Text "D:/projects/Pipeline1/genImm32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591363 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "D:/projects/Pipeline1/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_ID_EX-main " "Found design unit 1: PIPE_ID_EX-main" {  } { { "PIPE_ID_EX.vhd" "" { Text "D:/projects/Pipeline1/PIPE_ID_EX.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591364 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_ID_EX " "Found entity 1: PIPE_ID_EX" {  } { { "PIPE_ID_EX.vhd" "" { Text "D:/projects/Pipeline1/PIPE_ID_EX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_EXECUTE-behavioral " "Found design unit 1: PIPE_EXECUTE-behavioral" {  } { { "PIPE_EXECUTE.vhd" "" { Text "D:/projects/Pipeline1/PIPE_EXECUTE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591366 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_EXECUTE " "Found entity 1: PIPE_EXECUTE" {  } { { "PIPE_EXECUTE.vhd" "" { Text "D:/projects/Pipeline1/PIPE_EXECUTE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline1/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591367 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline1/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_EX_MEM-main " "Found design unit 1: PIPE_EX_MEM-main" {  } { { "PIPE_EX_MEM.vhd" "" { Text "D:/projects/Pipeline1/PIPE_EX_MEM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591369 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_EX_MEM " "Found entity 1: PIPE_EX_MEM" {  } { { "PIPE_EX_MEM.vhd" "" { Text "D:/projects/Pipeline1/PIPE_EX_MEM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_MEM-behavioral " "Found design unit 1: PIPE_MEM-behavioral" {  } { { "PIPE_MEM.vhd" "" { Text "D:/projects/Pipeline1/PIPE_MEM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591371 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_MEM " "Found entity 1: PIPE_MEM" {  } { { "PIPE_MEM.vhd" "" { Text "D:/projects/Pipeline1/PIPE_MEM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-RTL " "Found design unit 1: MD-RTL" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline1/MD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591373 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Found entity 1: MD" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline1/MD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE_WB-behavioral " "Found design unit 1: PIPE_WB-behavioral" {  } { { "PIPE_WB.vhd" "" { Text "D:/projects/Pipeline1/PIPE_WB.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591375 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE_WB " "Found entity 1: PIPE_WB" {  } { { "PIPE_WB.vhd" "" { Text "D:/projects/Pipeline1/PIPE_WB.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_PC-Behavioral " "Found design unit 1: ADD_PC-Behavioral" {  } { { "ADD_PC.vhd" "" { Text "D:/projects/Pipeline1/ADD_PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591376 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_PC " "Found entity 1: ADD_PC" {  } { { "ADD_PC.vhd" "" { Text "D:/projects/Pipeline1/ADD_PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431591376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIPELINE " "Elaborating entity \"PIPELINE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690431591421 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2r_s PIPELINE.vhd(71) " "Verilog HDL or VHDL warning at PIPELINE.vhd(71): object \"m2r_s\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690431591423 "|PIPELINE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_FETCH PIPE_FETCH:INST_FETCH " "Elaborating entity \"PIPE_FETCH\" for hierarchy \"PIPE_FETCH:INST_FETCH\"" {  } { { "PIPELINE.vhd" "INST_FETCH" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_PC PIPE_FETCH:INST_FETCH\|ADD_PC:ADD_FETCH " "Elaborating entity \"ADD_PC\" for hierarchy \"PIPE_FETCH:INST_FETCH\|ADD_PC:ADD_FETCH\"" {  } { { "PIPE_FETCH.vhd" "ADD_FETCH" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 PIPE_FETCH:INST_FETCH\|Mux21:MUX_FETCH " "Elaborating entity \"Mux21\" for hierarchy \"PIPE_FETCH:INST_FETCH\|Mux21:MUX_FETCH\"" {  } { { "PIPE_FETCH.vhd" "MUX_FETCH" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PIPE_FETCH:INST_FETCH\|PC:PC_FETCH " "Elaborating entity \"PC\" for hierarchy \"PIPE_FETCH:INST_FETCH\|PC:PC_FETCH\"" {  } { { "PIPE_FETCH.vhd" "PC_FETCH" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591459 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_reg PC.vhd(21) " "VHDL Process Statement warning at PC.vhd(21): signal \"pc_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_reg PC.vhd(17) " "VHDL Process Statement warning at PC.vhd(17): inferring latch(es) for signal or variable \"pc_reg\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[0\] PC.vhd(17) " "Inferred latch for \"pc_reg\[0\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[1\] PC.vhd(17) " "Inferred latch for \"pc_reg\[1\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[2\] PC.vhd(17) " "Inferred latch for \"pc_reg\[2\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[3\] PC.vhd(17) " "Inferred latch for \"pc_reg\[3\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[4\] PC.vhd(17) " "Inferred latch for \"pc_reg\[4\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[5\] PC.vhd(17) " "Inferred latch for \"pc_reg\[5\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[6\] PC.vhd(17) " "Inferred latch for \"pc_reg\[6\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[7\] PC.vhd(17) " "Inferred latch for \"pc_reg\[7\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[8\] PC.vhd(17) " "Inferred latch for \"pc_reg\[8\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[9\] PC.vhd(17) " "Inferred latch for \"pc_reg\[9\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[10\] PC.vhd(17) " "Inferred latch for \"pc_reg\[10\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[11\] PC.vhd(17) " "Inferred latch for \"pc_reg\[11\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[12\] PC.vhd(17) " "Inferred latch for \"pc_reg\[12\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[13\] PC.vhd(17) " "Inferred latch for \"pc_reg\[13\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[14\] PC.vhd(17) " "Inferred latch for \"pc_reg\[14\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591460 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[15\] PC.vhd(17) " "Inferred latch for \"pc_reg\[15\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[16\] PC.vhd(17) " "Inferred latch for \"pc_reg\[16\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[17\] PC.vhd(17) " "Inferred latch for \"pc_reg\[17\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[18\] PC.vhd(17) " "Inferred latch for \"pc_reg\[18\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[19\] PC.vhd(17) " "Inferred latch for \"pc_reg\[19\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[20\] PC.vhd(17) " "Inferred latch for \"pc_reg\[20\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[21\] PC.vhd(17) " "Inferred latch for \"pc_reg\[21\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[22\] PC.vhd(17) " "Inferred latch for \"pc_reg\[22\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[23\] PC.vhd(17) " "Inferred latch for \"pc_reg\[23\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[24\] PC.vhd(17) " "Inferred latch for \"pc_reg\[24\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[25\] PC.vhd(17) " "Inferred latch for \"pc_reg\[25\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[26\] PC.vhd(17) " "Inferred latch for \"pc_reg\[26\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[27\] PC.vhd(17) " "Inferred latch for \"pc_reg\[27\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[28\] PC.vhd(17) " "Inferred latch for \"pc_reg\[28\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[29\] PC.vhd(17) " "Inferred latch for \"pc_reg\[29\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[30\] PC.vhd(17) " "Inferred latch for \"pc_reg\[30\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_reg\[31\] PC.vhd(17) " "Inferred latch for \"pc_reg\[31\]\" at PC.vhd(17)" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline1/PC.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591461 "|PIPELINE|PIPE_FETCH:INST_FETCH|PC:PC_FETCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI PIPE_FETCH:INST_FETCH\|MI:MI_FETCH " "Elaborating entity \"MI\" for hierarchy \"PIPE_FETCH:INST_FETCH\|MI:MI_FETCH\"" {  } { { "PIPE_FETCH.vhd" "MI_FETCH" { Text "D:/projects/Pipeline1/PIPE_FETCH.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591462 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem.raddr_b MI.vhd(43) " "Using initial value X (don't care) for net \"mem.raddr_b\" at MI.vhd(43)" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline1/MI.vhd" 43 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591463 "|PIPELINE|PIPE_FETCH:INST_FETCH|MI:MI_FETCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_IF_ID PIPE_IF_ID:INST_IFID " "Elaborating entity \"PIPE_IF_ID\" for hierarchy \"PIPE_IF_ID:INST_IFID\"" {  } { { "PIPELINE.vhd" "INST_IFID" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_DECODE PIPE_DECODE:INST_DECODE " "Elaborating entity \"PIPE_DECODE\" for hierarchy \"PIPE_DECODE:INST_DECODE\"" {  } { { "PIPELINE.vhd" "INST_DECODE" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 PIPE_DECODE:INST_DECODE\|genImm32:DECODE_IMM32 " "Elaborating entity \"genImm32\" for hierarchy \"PIPE_DECODE:INST_DECODE\|genImm32:DECODE_IMM32\"" {  } { { "PIPE_DECODE.vhd" "DECODE_IMM32" { Text "D:/projects/Pipeline1/PIPE_DECODE.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle PIPE_DECODE:INST_DECODE\|Controle:DECODE_CONTROLE " "Elaborating entity \"Controle\" for hierarchy \"PIPE_DECODE:INST_DECODE\|Controle:DECODE_CONTROLE\"" {  } { { "PIPE_DECODE.vhd" "DECODE_CONTROLE" { Text "D:/projects/Pipeline1/PIPE_DECODE.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWrites Controle.vhd(16) " "Verilog HDL or VHDL warning at Controle.vhd(16): object \"RegWrites\" assigned a value but never read" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690431591470 "|PIPELINE|PIPE_DECODE:INST_DECODE|Controle:DECODE_CONTROLE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Controle.vhd(18) " "Verilog HDL or VHDL warning at Controle.vhd(18): object \"ALUOp\" assigned a value but never read" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690431591470 "|PIPELINE|PIPE_DECODE:INST_DECODE|Controle:DECODE_CONTROLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem2Reg Controle.vhd(23) " "VHDL Process Statement warning at Controle.vhd(23): inferring latch(es) for signal or variable \"Mem2Reg\", which holds its previous value in one or more paths through the process" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1690431591472 "|PIPELINE|PIPE_DECODE:INST_DECODE|Controle:DECODE_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem2Reg Controle.vhd(23) " "Inferred latch for \"Mem2Reg\" at Controle.vhd(23)" {  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431591472 "|PIPELINE|PIPE_DECODE:INST_DECODE|Controle:DECODE_CONTROLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_REG PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG " "Elaborating entity \"X_REG\" for hierarchy \"PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG\"" {  } { { "PIPE_DECODE.vhd" "DECODE_XREG" { Text "D:/projects/Pipeline1/PIPE_DECODE.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_ID_EX PIPE_ID_EX:INST_IDEX " "Elaborating entity \"PIPE_ID_EX\" for hierarchy \"PIPE_ID_EX:INST_IDEX\"" {  } { { "PIPELINE.vhd" "INST_IDEX" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591510 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD_EXECUTE PIPE_ID_EX.vhd(22) " "VHDL Signal Declaration warning at PIPE_ID_EX.vhd(22): used implicit default value for signal \"RD_EXECUTE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPE_ID_EX.vhd" "" { Text "D:/projects/Pipeline1/PIPE_ID_EX.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690431591512 "|PIPELINE|PIPE_ID_EX:INST_IDEX"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWrite_out PIPE_ID_EX.vhd(28) " "VHDL Signal Declaration warning at PIPE_ID_EX.vhd(28): used implicit default value for signal \"RegWrite_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPE_ID_EX.vhd" "" { Text "D:/projects/Pipeline1/PIPE_ID_EX.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690431591512 "|PIPELINE|PIPE_ID_EX:INST_IDEX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_EXECUTE PIPE_EXECUTE:INST_EXECUTE " "Elaborating entity \"PIPE_EXECUTE\" for hierarchy \"PIPE_EXECUTE:INST_EXECUTE\"" {  } { { "PIPELINE.vhd" "INST_EXECUTE" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA PIPE_EXECUTE:INST_EXECUTE\|ULA:EXECUTE_ULA " "Elaborating entity \"ULA\" for hierarchy \"PIPE_EXECUTE:INST_EXECUTE\|ULA:EXECUTE_ULA\"" {  } { { "PIPE_EXECUTE.vhd" "EXECUTE_ULA" { Text "D:/projects/Pipeline1/PIPE_EXECUTE.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_EX_MEM PIPE_EX_MEM:INST_EXMEM " "Elaborating entity \"PIPE_EX_MEM\" for hierarchy \"PIPE_EX_MEM:INST_EXMEM\"" {  } { { "PIPELINE.vhd" "INST_EXMEM" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_MEM PIPE_MEM:INST_MEM " "Elaborating entity \"PIPE_MEM\" for hierarchy \"PIPE_MEM:INST_MEM\"" {  } { { "PIPELINE.vhd" "INST_MEM" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD PIPE_MEM:INST_MEM\|MD:MEM_MD " "Elaborating entity \"MD\" for hierarchy \"PIPE_MEM:INST_MEM\|MD:MEM_MD\"" {  } { { "PIPE_MEM.vhd" "MEM_MD" { Text "D:/projects/Pipeline1/PIPE_MEM.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE_WB PIPE_WB:INST_WB " "Elaborating entity \"PIPE_WB\" for hierarchy \"PIPE_WB:INST_WB\"" {  } { { "PIPELINE.vhd" "INST_WB" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431591532 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m2r PIPE_WB.vhd(18) " "VHDL Signal Declaration warning at PIPE_WB.vhd(18): used implicit default value for signal \"m2r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPE_WB.vhd" "" { Text "D:/projects/Pipeline1/PIPE_WB.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690431591534 "|PIPELINE|PIPE_WB:INST_WB"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG\|x_Regs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG\|x_Regs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PIPELINE.ram0_X_REG_5ed292c.hdl.mif " "Parameter INIT_FILE set to db/PIPELINE.ram0_X_REG_5ed292c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG\|x_Regs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG\|x_Regs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PIPELINE.ram0_X_REG_5ed292c.hdl.mif " "Parameter INIT_FILE set to db/PIPELINE.ram0_X_REG_5ed292c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690431592792 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1690431592792 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1690431592792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG\|altsyncram:x_Regs_rtl_0 " "Elaborated megafunction instantiation \"PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG\|altsyncram:x_Regs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431593233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG\|altsyncram:x_Regs_rtl_0 " "Instantiated megafunction \"PIPE_DECODE:INST_DECODE\|X_REG:DECODE_XREG\|altsyncram:x_Regs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PIPELINE.ram0_X_REG_5ed292c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PIPELINE.ram0_X_REG_5ed292c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690431593245 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690431593245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tq1 " "Found entity 1: altsyncram_0tq1" {  } { { "db/altsyncram_0tq1.tdf" "" { Text "D:/projects/Pipeline1/db/altsyncram_0tq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690431593371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431593371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PIPE_DECODE:INST_DECODE\|Controle:DECODE_CONTROLE\|Mem2Reg " "Latch PIPE_DECODE:INST_DECODE\|Controle:DECODE_CONTROLE\|Mem2Reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PIPE_IF_ID:INST_IFID\|DECODE_INST\[0\] " "Ports D and ENA on the latch are fed by the same signal PIPE_IF_ID:INST_IFID\|DECODE_INST\[0\]" {  } { { "PIPE_IF_ID.vhd" "" { Text "D:/projects/Pipeline1/PIPE_IF_ID.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1690431593948 ""}  } { { "Controle.vhd" "" { Text "D:/projects/Pipeline1/Controle.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1690431593948 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[0\] GND " "Pin \"ENDERECO\[0\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[1\] GND " "Pin \"ENDERECO\[1\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[2\] GND " "Pin \"ENDERECO\[2\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[3\] GND " "Pin \"ENDERECO\[3\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[4\] GND " "Pin \"ENDERECO\[4\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[5\] GND " "Pin \"ENDERECO\[5\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[6\] GND " "Pin \"ENDERECO\[6\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[7\] GND " "Pin \"ENDERECO\[7\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[8\] GND " "Pin \"ENDERECO\[8\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[9\] GND " "Pin \"ENDERECO\[9\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[10\] GND " "Pin \"ENDERECO\[10\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[11\] GND " "Pin \"ENDERECO\[11\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[12\] GND " "Pin \"ENDERECO\[12\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[13\] GND " "Pin \"ENDERECO\[13\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[14\] GND " "Pin \"ENDERECO\[14\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[15\] GND " "Pin \"ENDERECO\[15\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[16\] GND " "Pin \"ENDERECO\[16\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[17\] GND " "Pin \"ENDERECO\[17\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[18\] GND " "Pin \"ENDERECO\[18\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[19\] GND " "Pin \"ENDERECO\[19\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[20\] GND " "Pin \"ENDERECO\[20\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[21\] GND " "Pin \"ENDERECO\[21\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[22\] GND " "Pin \"ENDERECO\[22\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[23\] GND " "Pin \"ENDERECO\[23\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[24\] GND " "Pin \"ENDERECO\[24\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[25\] GND " "Pin \"ENDERECO\[25\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[26\] GND " "Pin \"ENDERECO\[26\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[27\] GND " "Pin \"ENDERECO\[27\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[28\] GND " "Pin \"ENDERECO\[28\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[29\] GND " "Pin \"ENDERECO\[29\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[30\] GND " "Pin \"ENDERECO\[30\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENDERECO\[31\] GND " "Pin \"ENDERECO\[31\]\" is stuck at GND" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline1/PIPELINE.vhd" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1690431594656 "|PIPELINE|ENDERECO[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1690431594656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690431594860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690431596338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690431596604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690431596604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1255 " "Implemented 1255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690431596861 ""} { "Info" "ICUT_CUT_TM_OPINS" "133 " "Implemented 133 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690431596861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1056 " "Implemented 1056 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690431596861 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1690431596861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690431596861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690431596876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 01:19:56 2023 " "Processing ended: Thu Jul 27 01:19:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690431596876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690431596876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690431596876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690431596876 ""}
