<stg><name>gradient_xy_calc</name>


<trans_list>

<trans id="214" from="1" to="2">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="2" to="3">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="3" to="4">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="4" to="7">
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="4" to="5">
<condition id="196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="5" to="6">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="6" to="2">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:0  %window_val_0_V_2 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_0_V_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:1  %window_val_0_V_3 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_0_V_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:2  %window_val_1_V_2 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_1_V_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:3  %window_val_1_V_3 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_1_V_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:4  %window_val_2_V_0 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_2_V_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:5  %window_val_2_V_1 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_2_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:6  %window_val_2_V_2 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_2_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:7  %window_val_2_V_3 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_2_V_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:8  %window_val_3_V_2 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_3_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:9  %window_val_3_V_3 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_3_V_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:10  %window_val_4_V_2 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_4_V_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="32">
<![CDATA[
codeRepl:11  %window_val_4_V_3 = alloca i17

]]></Node>
<StgValue><ssdm name="window_val_4_V_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:12  %smallbuf_V_4_1 = alloca i32

]]></Node>
<StgValue><ssdm name="smallbuf_V_4_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i32* @gradient_y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i32* @gradient_x_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i8* @frame3_a_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:16  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %codeRepl ], [ %indvar_flatten_next, %ifBlock ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %r = phi i3 [ 0, %codeRepl ], [ %r_mid2, %ifBlock ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %c = phi i4 [ 0, %codeRepl ], [ %c_1, %ifBlock ]

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:15  %tmp_s = icmp ult i3 %r, -3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:16  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %r, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %or_cond1 = and i1 %tmp_38, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18  %exitcond_flatten = icmp eq i7 %indvar_flatten, -44

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:1  %exitcond = icmp eq i4 %c, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:2  %c_mid2 = select i1 %exitcond, i4 0, i4 %c

]]></Node>
<StgValue><ssdm name="c_mid2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:3  %r_s = add i3 %r, 1

]]></Node>
<StgValue><ssdm name="r_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:4  %tmp_mid1 = icmp ult i3 %r_s, -3

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:5  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.reset:6  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %r_s, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:7  %or_cond1_mid1 = and i1 %tmp_39, %tmp_mid1

]]></Node>
<StgValue><ssdm name="or_cond1_mid1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:8  %or_cond1_mid2 = select i1 %exitcond, i1 %or_cond1_mid1, i1 %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond1_mid2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:9  %tmp_40 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %r_s, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset:10  %icmp2 = icmp ne i2 %tmp_40, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:11  %tmp_41 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %r, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset:12  %icmp3 = icmp ne i2 %tmp_41, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:13  %tmp_5_mid2 = select i1 %exitcond, i1 %icmp2, i1 %icmp3

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:14  %r_mid2 = select i1 %exitcond, i3 %r_s, i3 %r

]]></Node>
<StgValue><ssdm name="r_mid2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:16  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="4">
<![CDATA[
.reset:18  %tmp_7 = zext i4 %c_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:19  %buf_V_1_1_addr = getelementptr [10 x i32]* @buf_V_1_1, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="buf_V_1_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
.reset:20  %buf_V_1_1_load = load i32* %buf_V_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_1_1_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:21  %buf_V_1_2_addr = getelementptr [10 x i32]* @buf_V_1_2, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="buf_V_1_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
.reset:22  %buf_V_1_2_load = load i32* %buf_V_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_1_2_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:23  %buf_V_1_3_addr = getelementptr [10 x i32]* @buf_V_1_3, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="buf_V_1_3_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
.reset:24  %buf_V_1_3_load = load i32* %buf_V_1_3_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_1_3_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:25  %buf_V_1_4_addr = getelementptr [10 x i32]* @buf_V_1_4, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="buf_V_1_4_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
.reset:26  %buf_V_1_4_load = load i32* %buf_V_1_4_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_1_4_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:27  %tmp_8 = icmp ult i4 %c_mid2, -6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:28  %or_cond = and i1 %tmp_mid2, %tmp_8

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %or_cond, label %.preheader254.0, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_8, label %.preheader253.0, label %._crit_edge262

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge262:0  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:17  br i1 %or_cond1_mid2, label %switch.early.test, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test:0  %tmp_42 = icmp eq i4 %c_mid2, -1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test:1  %tmp_43 = icmp eq i4 %c_mid2, -2

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:2  %tmp_44 = or i1 %tmp_43, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test:3  %tmp_45 = icmp eq i4 %c_mid2, -3

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:4  %tmp_46 = or i1 %tmp_45, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test:5  %tmp_47 = icmp eq i4 %c_mid2, -5

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:6  %tmp_48 = or i1 %tmp_47, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test:7  %tmp_49 = icmp eq i4 %c_mid2, -6

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:8  %tmp_50 = or i1 %tmp_49, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test:9  %tmp_51 = icmp eq i4 %c_mid2, 3

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:10  %tmp_52 = or i1 %tmp_51, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test:11  %tmp_53 = icmp eq i4 %c_mid2, 2

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:12  %tmp_54 = or i1 %tmp_53, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test:13  %tmp_55 = icmp eq i4 %c_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:14  %tmp_56 = or i1 %tmp_55, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
switch.early.test:15  %tmp_57 = icmp eq i4 %c_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:16  %tmp_58 = or i1 %tmp_57, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
switch.early.test:17  br i1 %tmp_58, label %4, label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_59 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %c_mid2, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp = icmp ne i3 %tmp_59, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond4 = and i1 %tmp_5_mid2, %icmp

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond4, label %5, label %._crit_edge263

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge263:0  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ifBlock:1  %c_1 = add i4 %c_mid2, 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
ifBlock:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17">
<![CDATA[
:3  %window_val_0_V_2_l = load i17* %window_val_0_V_2

]]></Node>
<StgValue><ssdm name="window_val_0_V_2_l"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17">
<![CDATA[
:4  %window_val_0_V_3_l = load i17* %window_val_0_V_3

]]></Node>
<StgValue><ssdm name="window_val_0_V_3_l"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17">
<![CDATA[
:5  %window_val_1_V_2_l = load i17* %window_val_1_V_2

]]></Node>
<StgValue><ssdm name="window_val_1_V_2_l"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17">
<![CDATA[
:6  %window_val_1_V_3_l = load i17* %window_val_1_V_3

]]></Node>
<StgValue><ssdm name="window_val_1_V_3_l"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
:25  store i17 %window_val_1_V_3_l, i17* %window_val_1_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26  store i17 %window_val_0_V_3_l, i17* %window_val_0_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %exitcond_flatten, label %6, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
.reset:20  %buf_V_1_1_load = load i32* %buf_V_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_1_1_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
.reset:22  %buf_V_1_2_load = load i32* %buf_V_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_1_2_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
.reset:24  %buf_V_1_3_load = load i32* %buf_V_1_3_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_1_3_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
.reset:26  %buf_V_1_4_load = load i32* %buf_V_1_4_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_1_4_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge261:0  %smallbuf_V_4_1_load = load i32* %smallbuf_V_4_1

]]></Node>
<StgValue><ssdm name="smallbuf_V_4_1_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge261:1  %p_smallbuf_V_4_1 = select i1 %tmp_8, i32 0, i32 %smallbuf_V_4_1_load

]]></Node>
<StgValue><ssdm name="p_smallbuf_V_4_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge261:2  store i32 %p_smallbuf_V_4_1, i32* %smallbuf_V_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge261:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %frame3_a_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @frame3_a_V)

]]></Node>
<StgValue><ssdm name="frame3_a_V_read"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="19" op_0_bw="19" op_1_bw="8" op_2_bw="11">
<![CDATA[
:1  %smallbuf_4_V = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %frame3_a_V_read, i11 0)

]]></Node>
<StgValue><ssdm name="smallbuf_4_V"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="19">
<![CDATA[
:2  %smallbuf_4_V_cast = zext i19 %smallbuf_4_V to i32

]]></Node>
<StgValue><ssdm name="smallbuf_4_V_cast"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %smallbuf_4_V_cast, i32* %smallbuf_V_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader253.0:1  store i32 %buf_V_1_2_load, i32* %buf_V_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader253.0:2  store i32 %buf_V_1_3_load, i32* %buf_V_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader253.0:3  store i32 %buf_V_1_4_load, i32* %buf_V_1_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader254.0:1  store i32 %buf_V_1_2_load, i32* %buf_V_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader254.0:2  store i32 %buf_V_1_3_load, i32* %buf_V_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader254.0:3  store i32 %buf_V_1_4_load, i32* %buf_V_1_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %window_val_0_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_1_load, i32 11, i32 27)

]]></Node>
<StgValue><ssdm name="window_val_0_V_4"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %window_val_1_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_2_load, i32 11, i32 27)

]]></Node>
<StgValue><ssdm name="window_val_1_V_4"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %window_val_2_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_3_load, i32 11, i32 27)

]]></Node>
<StgValue><ssdm name="window_val_2_V_4"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5  %window_val_3_V_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %buf_V_1_4_load, i32 11, i32 27)

]]></Node>
<StgValue><ssdm name="window_val_3_V_4"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:9  %window_val_V_1_4_2 = select i1 %or_cond, i17 %window_val_1_V_4, i17 0

]]></Node>
<StgValue><ssdm name="window_val_V_1_4_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:10  %window_val_V_0_4_2 = select i1 %or_cond, i17 %window_val_0_V_4, i17 0

]]></Node>
<StgValue><ssdm name="window_val_V_0_4_2"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:15  store i17 %window_val_V_1_4_2, i17* %window_val_1_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:16  store i17 %window_val_V_0_4_2, i17* %window_val_0_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="28" op_1_bw="17" op_2_bw="11">
<![CDATA[
.preheader.0:2  %tmp_24 = call i28 @_ssdm_op_BitConcatenate.i28.i17.i11(i17 %window_val_0_V_2_l, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="28">
<![CDATA[
.preheader.0:3  %tmp_11 = sext i28 %tmp_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
.preheader.0:8  %p_shl = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %window_val_1_V_2_l, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0:9  %p_shl_cast = sext i20 %p_shl to i21

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0:10  %p_Val2_3216_1 = sub i21 0, %p_shl_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3216_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.preheader.0:11  %tmp_165_1 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 %p_Val2_3216_1, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_165_1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %tmp3 = add i32 %tmp_11, %tmp_165_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17">
<![CDATA[
:7  %window_val_2_V_0_l = load i17* %window_val_2_V_0

]]></Node>
<StgValue><ssdm name="window_val_2_V_0_l"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="17">
<![CDATA[
:8  %window_val_2_V_1_l = load i17* %window_val_2_V_1

]]></Node>
<StgValue><ssdm name="window_val_2_V_1_l"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="17">
<![CDATA[
:9  %window_val_2_V_2_l = load i17* %window_val_2_V_2

]]></Node>
<StgValue><ssdm name="window_val_2_V_2_l"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17">
<![CDATA[
:10  %window_val_2_V_3_l = load i17* %window_val_2_V_3

]]></Node>
<StgValue><ssdm name="window_val_2_V_3_l"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="17">
<![CDATA[
:11  %window_val_3_V_2_l = load i17* %window_val_3_V_2

]]></Node>
<StgValue><ssdm name="window_val_3_V_2_l"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17">
<![CDATA[
:12  %window_val_3_V_3_l = load i17* %window_val_3_V_3

]]></Node>
<StgValue><ssdm name="window_val_3_V_3_l"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17">
<![CDATA[
:13  %window_val_4_V_2_l = load i17* %window_val_4_V_2

]]></Node>
<StgValue><ssdm name="window_val_4_V_2_l"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17">
<![CDATA[
:14  %window_val_4_V_3_l = load i17* %window_val_4_V_3

]]></Node>
<StgValue><ssdm name="window_val_4_V_3_l"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
:20  store i17 %window_val_4_V_3_l, i17* %window_val_4_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
:21  store i17 %window_val_3_V_3_l, i17* %window_val_3_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
:22  store i17 %window_val_2_V_3_l, i17* %window_val_2_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
:23  store i17 %window_val_2_V_2_l, i17* %window_val_2_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
:24  store i17 %window_val_2_V_1_l, i17* %window_val_2_V_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @GRAD_XY_OUTER_GRAD_X)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:15  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:17  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:29  br i1 %or_cond, label %1, label %._crit_edge261

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
.preheader253.0:0  %smallbuf_V_4_1_load_2 = load i32* %smallbuf_V_4_1

]]></Node>
<StgValue><ssdm name="smallbuf_V_4_1_load_2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader253.0:4  store i32 %smallbuf_V_4_1_load_2, i32* %buf_V_1_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.preheader253.0:5  br label %._crit_edge262

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
.preheader254.0:0  %smallbuf_V_4_1_load_1 = load i32* %smallbuf_V_4_1

]]></Node>
<StgValue><ssdm name="smallbuf_V_4_1_load_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader254.0:4  store i32 %smallbuf_V_4_1_load_1, i32* %buf_V_1_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader254.0:5  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="17">
<![CDATA[
_ifconv:0  %window_val_2_V_3_l_1 = load i17* %window_val_2_V_3

]]></Node>
<StgValue><ssdm name="window_val_2_V_3_l_1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1  %smallbuf_V_4_1_load_3 = load i32* %smallbuf_V_4_1

]]></Node>
<StgValue><ssdm name="smallbuf_V_4_1_load_3"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_141_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %smallbuf_V_4_1_load_3, i32 11, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_141_4"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:7  %window_val_V_3_4_2 = select i1 %or_cond, i17 %window_val_3_V_4, i17 0

]]></Node>
<StgValue><ssdm name="window_val_V_3_4_2"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:8  %window_val_V_2_4_2 = select i1 %or_cond, i17 %window_val_2_V_4, i17 0

]]></Node>
<StgValue><ssdm name="window_val_V_2_4_2"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:11  %window_val_4_V_4 = select i1 %or_cond, i17 %tmp_141_4, i17 0

]]></Node>
<StgValue><ssdm name="window_val_4_V_4"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:12  store i17 %window_val_4_V_4, i17* %window_val_4_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:13  store i17 %window_val_V_3_4_2, i17* %window_val_3_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:14  store i17 %window_val_V_2_4_2, i17* %window_val_2_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="28" op_1_bw="17" op_2_bw="11">
<![CDATA[
.preheader.0:0  %tmp = call i28 @_ssdm_op_BitConcatenate.i28.i17.i11(i17 %window_val_2_V_0_l, i11 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="28">
<![CDATA[
.preheader.0:1  %tmp_3 = sext i28 %tmp to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="20" op_0_bw="20" op_1_bw="17" op_2_bw="3">
<![CDATA[
.preheader.0:4  %p_shl1 = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %window_val_2_V_1_l, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0:5  %p_shl1_cast = sext i20 %p_shl1 to i21

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0:6  %p_Val2_2918_1 = sub i21 0, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2918_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
.preheader.0:7  %tmp_161_1 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 %p_Val2_2918_1, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_161_1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="31" op_0_bw="31" op_1_bw="17" op_2_bw="14">
<![CDATA[
.preheader.0:12  %tmp_25 = call i31 @_ssdm_op_BitConcatenate.i31.i17.i14(i17 %window_val_2_V_3_l_1, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="31">
<![CDATA[
.preheader.0:13  %tmp_161_3 = sext i31 %tmp_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_161_3"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="31" op_1_bw="17" op_2_bw="14">
<![CDATA[
.preheader.0:14  %tmp_26 = call i31 @_ssdm_op_BitConcatenate.i31.i17.i14(i17 %window_val_3_V_2_l, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="31">
<![CDATA[
.preheader.0:15  %tmp_165_3 = sext i31 %tmp_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_165_3"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="17">
<![CDATA[
.preheader.0:16  %tmp_54_cast = sext i17 %window_val_V_2_4_2 to i18

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.0:17  %p_Val2_2918_4 = sub i18 0, %tmp_54_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2918_4"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="29" op_0_bw="29" op_1_bw="18" op_2_bw="11">
<![CDATA[
.preheader.0:18  %tmp_27 = call i29 @_ssdm_op_BitConcatenate.i29.i18.i11(i18 %p_Val2_2918_4, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="29">
<![CDATA[
.preheader.0:19  %tmp_161_4 = sext i29 %tmp_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_161_4"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:20  %tmp1 = add i32 %tmp_3, %tmp_161_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %tmp2 = add i32 %tmp_161_4, %tmp_161_3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:22  %p_Val2_30_4 = add i32 %tmp1, %tmp2

]]></Node>
<StgValue><ssdm name="p_Val2_30_4"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="17">
<![CDATA[
.preheader.0:23  %tmp_55_cast = sext i17 %window_val_4_V_2_l to i18

]]></Node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.0:24  %p_Val2_3216_4 = sub i18 0, %tmp_55_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3216_4"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="29" op_0_bw="29" op_1_bw="18" op_2_bw="11">
<![CDATA[
.preheader.0:25  %tmp_28 = call i29 @_ssdm_op_BitConcatenate.i29.i18.i11(i18 %p_Val2_3216_4, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="29">
<![CDATA[
.preheader.0:26  %tmp_165_4 = sext i29 %tmp_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_165_4"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:28  %tmp4 = add i32 %tmp_165_4, %tmp_165_3

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:29  %p_Val2_33_4 = add i32 %tmp3, %tmp4

]]></Node>
<StgValue><ssdm name="p_Val2_33_4"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:33  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_30_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:45  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_33_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="65" op_0_bw="32">
<![CDATA[
.preheader.0:30  %sext2_cast = sext i32 %p_Val2_30_4 to i65

]]></Node>
<StgValue><ssdm name="sext2_cast"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.0:31  %mul3 = mul i65 %sext2_cast, 5726623062

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:36  %tmp_62 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul3, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="65" op_0_bw="32">
<![CDATA[
.preheader.0:42  %sext_cast = sext i32 %p_Val2_33_4 to i65

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.0:43  %mul = mul i65 %sext_cast, 5726623062

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:48  %tmp_65 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="193" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.0:32  %neg_mul4 = sub i65 0, %mul3

]]></Node>
<StgValue><ssdm name="neg_mul4"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:34  %tmp_61 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul4, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="29">
<![CDATA[
.preheader.0:35  %tmp_29 = sext i29 %tmp_61 to i32

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="29">
<![CDATA[
.preheader.0:37  %tmp_30 = sext i29 %tmp_62 to i32

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:38  %tmp_31 = select i1 %tmp_60, i32 %tmp_29, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:39  %neg_ti9 = sub i32 0, %tmp_31

]]></Node>
<StgValue><ssdm name="neg_ti9"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:40  %tmp_12 = select i1 %tmp_60, i32 %neg_ti9, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:41  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_x_V, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.0:44  %neg_mul = sub i65 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:46  %tmp_64 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="29">
<![CDATA[
.preheader.0:47  %tmp_32 = sext i29 %tmp_64 to i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="29">
<![CDATA[
.preheader.0:49  %tmp_33 = sext i29 %tmp_65 to i32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:50  %tmp_34 = select i1 %tmp_63, i32 %tmp_32, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
<literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:51  %neg_ti = sub i32 0, %tmp_34

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:52  %tmp_13 = select i1 %tmp_63, i32 %neg_ti, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0:53  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_y_V, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond1_mid2" val="1"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:54  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="or_cond1_mid2" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp><and_exp><literal name="tmp_58" val="1"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_x_V, i32 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="or_cond1_mid2" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp><and_exp><literal name="tmp_58" val="1"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @gradient_y_V, i32 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="or_cond1_mid2" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp><and_exp><literal name="tmp_58" val="1"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge263

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
