/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 216 176)
	(text "top" (rect 5 0 25 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Din[15..0]" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "Din[15..0]" (rect 21 27 80 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "instr[15..0]" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "instr[15..0]" (rect 21 43 85 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "INPUT[15..0]" (rect 0 0 77 19)(font "Intel Clear" (font_size 8)))
		(text "INPUT[15..0]" (rect 21 59 98 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 75 44 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "WrEn" (rect 0 0 30 19)(font "Intel Clear" (font_size 8)))
		(text "WrEn" (rect 21 91 51 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "RegDSel[1..0]" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "RegDSel[1..0]" (rect 21 107 102 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 200 32)
		(output)
		(text "OUT[15..0]" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "OUT[15..0]" (rect 113 27 179 46)(font "Intel Clear" (font_size 8)))
		(line (pt 200 32)(pt 184 32)(line_width 3))
	)
	(port
		(pt 200 48)
		(output)
		(text "r0[15..0]" (rect 0 0 51 19)(font "Intel Clear" (font_size 8)))
		(text "r0[15..0]" (rect 128 43 179 62)(font "Intel Clear" (font_size 8)))
		(line (pt 200 48)(pt 184 48)(line_width 3))
	)
	(port
		(pt 200 64)
		(output)
		(text "r1[15..0]" (rect 0 0 51 19)(font "Intel Clear" (font_size 8)))
		(text "r1[15..0]" (rect 128 59 179 78)(font "Intel Clear" (font_size 8)))
		(line (pt 200 64)(pt 184 64)(line_width 3))
	)
	(port
		(pt 200 80)
		(output)
		(text "r2[15..0]" (rect 0 0 51 19)(font "Intel Clear" (font_size 8)))
		(text "r2[15..0]" (rect 128 75 179 94)(font "Intel Clear" (font_size 8)))
		(line (pt 200 80)(pt 184 80)(line_width 3))
	)
	(port
		(pt 200 96)
		(output)
		(text "r3[15..0]" (rect 0 0 51 19)(font "Intel Clear" (font_size 8)))
		(text "r3[15..0]" (rect 128 91 179 110)(font "Intel Clear" (font_size 8)))
		(line (pt 200 96)(pt 184 96)(line_width 3))
	)
	(port
		(pt 200 112)
		(output)
		(text "Dout[15..0]" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "Dout[15..0]" (rect 112 107 179 126)(font "Intel Clear" (font_size 8)))
		(line (pt 200 112)(pt 184 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 184 144))
	)
)
