--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml DEM_NP_8BI_SSU_HT7D_LCD.twx DEM_NP_8BI_SSU_HT7D_LCD.ncd -o
DEM_NP_8BI_SSU_HT7D_LCD.twr DEM_NP_8BI_SSU_HT7D_LCD.pcf -ucf
KIT_XC3S500E_PQ208.ucf

Design file:              DEM_NP_8BI_SSU_HT7D_LCD.ncd
Physical constraint file: DEM_NP_8BI_SSU_HT7D_LCD.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<0>      |    5.715(F)|   -0.636(F)|CKHT_BUFGP        |   0.000|
BTN<1>      |    2.242(F)|    0.588(F)|CKHT_BUFGP        |   0.000|
BTN<2>      |    3.389(F)|    0.460(F)|CKHT_BUFGP        |   0.000|
SW<0>       |    6.705(F)|   -2.412(F)|CKHT_BUFGP        |   0.000|
SW<1>       |    8.238(F)|   -3.844(F)|CKHT_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CATHODE<0>  |    8.861(F)|CKHT_BUFGP        |   0.000|
CATHODE<1>  |    8.995(F)|CKHT_BUFGP        |   0.000|
CATHODE<2>  |    9.753(F)|CKHT_BUFGP        |   0.000|
CATHODE<3>  |    8.871(F)|CKHT_BUFGP        |   0.000|
CATHODE<4>  |    8.301(F)|CKHT_BUFGP        |   0.000|
CATHODE<5>  |    8.773(F)|CKHT_BUFGP        |   0.000|
CATHODE<6>  |    8.748(F)|CKHT_BUFGP        |   0.000|
CATHODE<7>  |    8.793(F)|CKHT_BUFGP        |   0.000|
LCD_DB<0>   |    9.039(F)|CKHT_BUFGP        |   0.000|
LCD_DB<1>   |    8.895(F)|CKHT_BUFGP        |   0.000|
LCD_DB<2>   |    9.426(F)|CKHT_BUFGP        |   0.000|
LCD_DB<3>   |    8.573(F)|CKHT_BUFGP        |   0.000|
LCD_DB<4>   |    8.938(F)|CKHT_BUFGP        |   0.000|
LCD_DB<5>   |    7.939(F)|CKHT_BUFGP        |   0.000|
LCD_DB<6>   |    7.624(F)|CKHT_BUFGP        |   0.000|
LCD_DB<7>   |    7.013(F)|CKHT_BUFGP        |   0.000|
LCD_E       |    7.571(F)|CKHT_BUFGP        |   0.000|
LCD_RS      |    7.875(F)|CKHT_BUFGP        |   0.000|
LED<0>      |    8.354(F)|CKHT_BUFGP        |   0.000|
LED<1>      |    8.145(F)|CKHT_BUFGP        |   0.000|
SSEG<0>     |   19.335(F)|CKHT_BUFGP        |   0.000|
SSEG<1>     |   18.406(F)|CKHT_BUFGP        |   0.000|
SSEG<2>     |   18.504(F)|CKHT_BUFGP        |   0.000|
SSEG<3>     |   19.211(F)|CKHT_BUFGP        |   0.000|
SSEG<4>     |   19.160(F)|CKHT_BUFGP        |   0.000|
SSEG<5>     |   19.346(F)|CKHT_BUFGP        |   0.000|
SSEG<6>     |   18.687(F)|CKHT_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |         |    8.550|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |SSEG<0>        |   10.690|
SW<0>          |SSEG<1>        |    9.926|
SW<0>          |SSEG<2>        |   10.024|
SW<0>          |SSEG<3>        |   10.824|
SW<0>          |SSEG<4>        |   10.357|
SW<0>          |SSEG<5>        |   10.651|
SW<0>          |SSEG<6>        |   10.207|
SW<1>          |SSEG<0>        |   11.330|
SW<1>          |SSEG<1>        |   10.566|
SW<1>          |SSEG<2>        |   10.664|
SW<1>          |SSEG<3>        |   11.361|
SW<1>          |SSEG<4>        |   10.913|
SW<1>          |SSEG<5>        |   11.291|
SW<1>          |SSEG<6>        |   10.847|
SWP            |LCD_P          |    6.851|
---------------+---------------+---------+


Analysis completed Fri Apr 07 08:07:16 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4525 MB



