// Seed: 2926473831
module module_0;
  static id_1(
      .id_0(id_2[1'b0])
  );
endmodule
module module_1 (
    output tri  id_0
    , id_4,
    input  tri1 id_1
    , id_5,
    input  wire id_2
);
  assign id_0 = 1'b0;
  module_0();
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_0 = 1;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  assign #id_2 id_1 = 1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_6;
  assign id_1[1'b0] = 1;
  always
    if (id_6) begin
      id_3 <= (id_3 - id_2);
    end
  module_0(); id_7 :
  assert property (@(1) 1)
  else id_6 <= id_2;
endmodule
