 cpu.read_reqs : Accumulator : Sum.u64 = 20000; SumSQ.u64 = 20000; Count.u64 = 20000; 
 cpu.write_reqs : Accumulator : Sum.u64 = 10000; SumSQ.u64 = 10000; Count.u64 = 10000; 
 cpu.split_read_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.split_write_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_with_issue : Accumulator : Sum.u64 = 628262; SumSQ.u64 = 628262; Count.u64 = 628262; 
 cpu.cycles_no_issue : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.total_bytes_read : Accumulator : Sum.u64 = 320000; SumSQ.u64 = 5120000; Count.u64 = 20000; 
 cpu.total_bytes_write : Accumulator : Sum.u64 = 160000; SumSQ.u64 = 2560000; Count.u64 = 10000; 
 cpu.req_latency : Accumulator : Sum.u64 = 937865; SumSQ.u64 = 76570321; Count.u64 = 30000; 
 cpu.time : Accumulator : Sum.u64 = 261985; SumSQ.u64 = 68636140225; Count.u64 = 1; 
 cpu.cycles_hit_fence : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_max_issue : Accumulator : Sum.u64 = 10000; SumSQ.u64 = 10000; Count.u64 = 10000; 
 cpu.cycles_max_reorder : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles : Accumulator : Sum.u64 = 628263; SumSQ.u64 = 628263; Count.u64 = 628263; 
 l1cache.prefetch_opportunities : Accumulator : Sum.u64 = 7585; SumSQ.u64 = 7585; Count.u64 = 7585; 
 l1cache.prefetches_issued : Accumulator : Sum.u64 = 7194; SumSQ.u64 = 7194; Count.u64 = 7194; 
 l1cache.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 117; SumSQ.u64 = 117; Count.u64 = 117; 
 l1cache.prefetches_canceled_by_history : Accumulator : Sum.u64 = 391; SumSQ.u64 = 391; Count.u64 = 391; 
 l1cache.CacheHits : Accumulator : Sum.u64 = 29691; SumSQ.u64 = 29691; Count.u64 = 29691; 
 l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 12111; SumSQ.u64 = 12111; Count.u64 = 12111; 
 l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 5394; SumSQ.u64 = 5394; Count.u64 = 5394; 
 l1cache.GetSExHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 7626; SumSQ.u64 = 7626; Count.u64 = 7626; 
 l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 4560; SumSQ.u64 = 4560; Count.u64 = 4560; 
 l1cache.GetSExHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.CacheMisses : Accumulator : Sum.u64 = 7503; SumSQ.u64 = 7503; Count.u64 = 7503; 
 l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 7457; SumSQ.u64 = 7457; Count.u64 = 7457; 
 l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l1cache.GetSExMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetS_recv : Accumulator : Sum.u64 = 27194; SumSQ.u64 = 27194; Count.u64 = 27194; 
 l1cache.GetX_recv : Accumulator : Sum.u64 = 10000; SumSQ.u64 = 10000; Count.u64 = 10000; 
 l1cache.GetSEx_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSResp_recv : Accumulator : Sum.u64 = 7454; SumSQ.u64 = 7454; Count.u64 = 7454; 
 l1cache.GetXResp_recv : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_IS : Accumulator : Sum.u64 = 7457; SumSQ.u64 = 7457; Count.u64 = 7457; 
 l1cache.GetXMiss_IM : Accumulator : Sum.u64 = 46; SumSQ.u64 = 46; Count.u64 = 46; 
 l1cache.GetXMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           37194
     GetS:                                       27194
     GetX:                                       10000
     GetSEx:                                     0
- Total misses:                                  7503
     GetS, miss on arrival:                      7457
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      46
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    29691
     GetS, hit on arrival:                       12111
     GetS, hit after being blocked:              7626
     GetX, hit on arrival:                       5394
     GetX, hit after being blocked:              4560
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     79.827%
- Miss ratio:                                    20.173%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   7457
- GetX   I->M:                                   46
- GetX   S->M:                                   0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 2321]
- PUTX sent due to [inv, evictions]:             [0, 4670]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    44694
- Requests handled by MSHR (MSHR hits):          19686
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        243
- Latency GetS   I->S                            243
- Latency GetX   I->M                            244
Simulation is complete, simulated time: 261.986 us
