// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module Core(	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7
  input         clock,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7
                reset,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7
  output        io_success,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
                io_debug_ftq_valid,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
                io_debug_ftq_flush,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
  output [31:0] io_debug_ftq_pc,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
  output [7:0]  io_debug_ftq_mask,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
  output [31:0] io_debug_ftq_insts_0,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
                io_debug_ftq_insts_1,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
                io_debug_ftq_insts_2,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
                io_debug_ftq_insts_3,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
                io_debug_ftq_insts_4,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
                io_debug_ftq_insts_5,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
                io_debug_ftq_insts_6,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
                io_debug_ftq_insts_7,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
  output        io_debug_ftq_ready,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
  output [63:0] io_debug_ftq_pred_target,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
  output        io_debug_ftq_pred_taken,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
  output [2:0]  io_debug_ftq_pred_slot,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
  output [6:0]  io_debug_ftq_occupancy,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
  output        io_debug_ftq_valid_out,	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
                io_debug_ftq_ready_out	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:9:14
);

  wire        _frontend_io_dispatch_valid;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:29:24
  wire [63:0] _frontend_io_dispatch_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:29:24
  wire [31:0] _frontend_io_dispatch_bits_inst_raw;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:29:24
  Frontend frontend (	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:29:24
    .clock                                 (clock),
    .reset                                 (reset),
    .io_dispatch_valid                     (_frontend_io_dispatch_valid),
    .io_dispatch_bits_pc                   (_frontend_io_dispatch_bits_pc),
    .io_dispatch_bits_inst_raw             (_frontend_io_dispatch_bits_inst_raw),
    .io_ftq_read_data_pc                   (/* unused */),
    .io_ftq_read_data_instructions_0       (/* unused */),
    .io_ftq_read_data_instructions_1       (/* unused */),
    .io_ftq_read_data_instructions_2       (/* unused */),
    .io_ftq_read_data_instructions_3       (/* unused */),
    .io_ftq_read_data_instructions_4       (/* unused */),
    .io_ftq_read_data_instructions_5       (/* unused */),
    .io_ftq_read_data_instructions_6       (/* unused */),
    .io_ftq_read_data_instructions_7       (/* unused */),
    .io_ftq_read_data_pre_decoded_0_is_rvc (/* unused */),
    .io_ftq_read_data_pre_decoded_0_is_cfi (/* unused */),
    .io_ftq_read_data_pre_decoded_1_is_rvc (/* unused */),
    .io_ftq_read_data_pre_decoded_1_is_cfi (/* unused */),
    .io_ftq_read_data_pre_decoded_2_is_rvc (/* unused */),
    .io_ftq_read_data_pre_decoded_2_is_cfi (/* unused */),
    .io_ftq_read_data_pre_decoded_3_is_rvc (/* unused */),
    .io_ftq_read_data_pre_decoded_3_is_cfi (/* unused */),
    .io_ftq_read_data_pre_decoded_4_is_rvc (/* unused */),
    .io_ftq_read_data_pre_decoded_4_is_cfi (/* unused */),
    .io_ftq_read_data_pre_decoded_5_is_rvc (/* unused */),
    .io_ftq_read_data_pre_decoded_5_is_cfi (/* unused */),
    .io_ftq_read_data_pre_decoded_6_is_rvc (/* unused */),
    .io_ftq_read_data_pre_decoded_6_is_cfi (/* unused */),
    .io_ftq_read_data_pre_decoded_7_is_rvc (/* unused */),
    .io_ftq_read_data_pre_decoded_7_is_cfi (/* unused */),
    .io_ftq_read_data_mask                 (/* unused */),
    .io_ftq_read_data_prediction_target    (/* unused */),
    .io_ftq_read_data_prediction_taken     (/* unused */),
    .io_ftq_read_data_prediction_slot      (/* unused */),
    .io_ftq_read_data_ftqPtr               (/* unused */),
    .io_debug_ftq_valid                    (io_debug_ftq_valid),
    .io_debug_ftq_pc                       (io_debug_ftq_pc),
    .io_debug_ftq_mask                     (io_debug_ftq_mask),
    .io_debug_ftq_ready                    (io_debug_ftq_ready),
    .io_debug_ftq_pred_target              (io_debug_ftq_pred_target),
    .io_debug_ftq_pred_taken               (io_debug_ftq_pred_taken),
    .io_debug_ftq_pred_slot                (io_debug_ftq_pred_slot),
    .io_debug_ftq_occupancy                (io_debug_ftq_occupancy)
  );
  Backend backend (	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:30:24
    .clock                     (clock),
    .reset                     (reset),
    .io_dispatch_valid         (_frontend_io_dispatch_valid),	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:29:24
    .io_dispatch_bits_pc       (_frontend_io_dispatch_bits_pc),	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:29:24
    .io_dispatch_bits_inst_raw (_frontend_io_dispatch_bits_inst_raw)	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:29:24
  );
  assign io_success = 1'h1;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24, :30:24
  assign io_debug_ftq_flush = 1'h0;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24, :30:24
  assign io_debug_ftq_insts_0 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24
  assign io_debug_ftq_insts_1 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24
  assign io_debug_ftq_insts_2 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24
  assign io_debug_ftq_insts_3 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24
  assign io_debug_ftq_insts_4 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24
  assign io_debug_ftq_insts_5 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24
  assign io_debug_ftq_insts_6 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24
  assign io_debug_ftq_insts_7 = 32'h0;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24
  assign io_debug_ftq_valid_out = _frontend_io_dispatch_valid;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24
  assign io_debug_ftq_ready_out = 1'h1;	// home/emerald/zaqal/src/main/scala/zaqal/Core.scala:8:7, :29:24, :30:24
endmodule

