
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
Options:	
Date:		Sun Apr 14 11:35:30 2024
Host:		ip-172-31-28-96.ap-south-1.compute.internal (x86_64 w/Linux 3.10.0-1160.71.1.el7.x86_64) (16cores*32cpus*AMD EPYC 7571 512KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[11:35:30.133993] Configured Lic search path (20.02-s004): 5280@cadtoolmaster

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (253 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 21.11 fill procedures
<CMD> win
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
<CMD> set init_verilog ../synthesis/neural_nw_inference_netlist.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=04/14 11:57:34, mem=799.4M)
**WARN: (TCLCMD-1025):	Option value 'default_rc_corner' for command create_delay_corner is obsolete. Use the create_rc_corner command to define your own RC corner objects instead. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove 'default_rc_corner' from your script.
**WARN: (TCLCMD-1025):	Option value 'default_rc_corner' for command create_delay_corner is obsolete. Use the create_rc_corner command to define your own RC corner objects instead. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove 'default_rc_corner' from your script.
#% End Load MMMC data ... (date=04/14 11:57:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=799.6M, current mem=799.6M)
default_rc_corner

Loading LEF file ../lef/gsclib045_tech.lef ...

Loading LEF file ../lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Apr 14 11:57:35 2024
viaInitial ends at Sun Apr 14 11:57:35 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading max_timing_lib timing library '/home/client25/Desktop/PVR/neural_nw_inference/lib/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/client25/Desktop/PVR/neural_nw_inference/lib/slow_vdd1v0_basicCells.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading min_timing_lib timing library '/home/client25/Desktop/PVR/neural_nw_inference/lib/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/client25/Desktop/PVR/neural_nw_inference/lib/fast_vdd1v0_basicCells.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.03min, real=0.02min, mem=17.9M, fe_cpu=3.99min, fe_real=22.10min, fe_mem=1071.9M) ***
#% Begin Load netlist data ... (date=04/14 11:57:36, mem=819.4M)
*** Begin netlist parsing (mem=1071.9M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/neural_nw_inference_netlist.v'

*** Memory Usage v#1 (Current mem = 1081.871M, initial mem = 387.355M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=1081.9M) ***
#% End Load netlist data ... (date=04/14 11:57:37, total cpu=0:00:00.4, real=0:00:01.0, peak res=844.4M, current mem=844.4M)
Top level cell is neural_nw_inference.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell neural_nw_inference ...
*** Netlist is unique.
** info: there are 1055 modules.
** info: there are 34034 stdCell insts.

*** Memory Usage v#1 (Current mem = 1153.297M, initial mem = 387.355M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: worst_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
 
 Analysis View: best_case
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../synthesis/neural_nw_inference_sdc.sdc' ...
Current (total cpu=0:04:01, real=0:22:08, peak res=1140.2M, current mem=1140.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/neural_nw_inference_sdc.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/neural_nw_inference_sdc.sdc, Line 10).

neural_nw_inference
INFO (CTE): Reading of timing constraints file ../synthesis/neural_nw_inference_sdc.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1159.8M, current mem=1159.8M)
Current (total cpu=0:04:01, real=0:22:08, peak res=1159.8M, current mem=1159.8M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
best_case worst_case

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   TCLCMD-1025          2  Option value '%s' for command %s is obso...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -fplanOrigin center -site CoreSite -r 0.999273245035 0.40 3 3 3 3
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi
<CMD> globalNetConnect VSS -type tielo
<CMD> globalNetConnect VDD -type tiehi -pin -VDD -inst *
<CMD> globalNetConnect VSS -type tielo -pin -VSS -inst *
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1896.8M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer Metal10 -direction vertical -width 0.25 -spacing 0.25 -set_to_set_distance 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1901.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.250000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1901.9M)
Stripe generation is complete.
vias are now being generated.
addStripe created 180 wires.
ViaGen created 360 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|       180      |       NA       |
|  Via10 |       360      |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer Metal10 -direction vertical -width 0.25 -spacing 0.25 -set_to_set_distance 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1904.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.250000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1904.0M)
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-223.375000, -224.419998) (-223.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-218.375000, -224.419998) (-218.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-213.375000, -224.419998) (-213.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-208.375000, -224.419998) (-208.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-203.375000, -224.419998) (-203.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-198.375000, -224.419998) (-198.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-193.375000, -224.419998) (-193.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-188.375000, -224.419998) (-188.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-183.375000, -224.419998) (-183.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-178.375000, -224.419998) (-178.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-173.375000, -224.419998) (-173.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-168.375000, -224.419998) (-168.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-163.375000, -224.419998) (-163.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-158.375000, -224.419998) (-158.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-153.375000, -224.419998) (-153.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-148.375000, -224.419998) (-148.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-143.375000, -224.419998) (-143.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-138.375000, -224.419998) (-138.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-133.375000, -224.419998) (-133.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-128.375000, -224.419998) (-128.375000, 224.419998) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer Metal10 -direction vertical -width 0.25 -spacing 0.25 -set_to_set_distance 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1909.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.250000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1909.1M)
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-223.375000, -224.419998) (-223.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-218.375000, -224.419998) (-218.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-213.375000, -224.419998) (-213.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-208.375000, -224.419998) (-208.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-203.375000, -224.419998) (-203.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-198.375000, -224.419998) (-198.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-193.375000, -224.419998) (-193.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-188.375000, -224.419998) (-188.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-183.375000, -224.419998) (-183.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-178.375000, -224.419998) (-178.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-173.375000, -224.419998) (-173.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-168.375000, -224.419998) (-168.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-163.375000, -224.419998) (-163.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-158.375000, -224.419998) (-158.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-153.375000, -224.419998) (-153.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-148.375000, -224.419998) (-148.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-143.375000, -224.419998) (-143.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-138.375000, -224.419998) (-138.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-133.375000, -224.419998) (-133.375000, 224.419998) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (-128.375000, -224.419998) (-128.375000, 224.419998) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete.
<CMD> zoomBox -435.38300 -210.32300 436.21500 211.06300
<CMD> zoomBox -369.65950 -178.40450 371.19900 179.77350
<CMD> zoomBox -313.79450 -151.27400 315.93550 153.17750
<CMD> zoomBox -369.65950 -178.40450 371.19900 179.77350
<CMD> zoomBox -435.38300 -210.32300 436.21500 211.06300
<CMD> zoomBox -512.70500 -247.87400 512.70450 247.87400
<CMD> setLayerPreference M10Wire -isVisible 1
<CMD> setLayerPreference M10Track -isVisible 1
<CMD> setLayerPreference M10Pin -isVisible 1
<CMD> setLayerPreference M10RB -isVisible 1
<CMD> setLayerPreference M10Vio -isVisible 1
<CMD> setLayerPreference M10Patch -isVisible 1
<CMD> setLayerPreference M10EOL -isVisible 1
<CMD> setLayerPreference M10LineEnd -isVisible 1
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Sun Apr 14 12:03:54 2024 ***
SPECIAL ROUTE ran on directory: /home/client25/Desktop/PVR/neural_nw_inference/physical_design
SPECIAL ROUTE ran on machine: ip-172-31-28-96.ap-south-1.compute.internal (Linux 3.10.0-1160.71.1.el7.x86_64 x86_64 2.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3300.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 109 used
Read in 109 components
  109 core components: 109 unplaced, 0 placed, 0 fixed
Read in 264 logical pins
Read in 264 nets
Read in 2 special nets, 2 routed
Read in 218 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 522
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 261
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3343.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 783 wires.
ViaGen created 4698 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       783      |       NA       |
|  Via1  |       522      |        0       |
|  Via2  |       522      |        0       |
|  Via3  |       522      |        0       |
|  Via4  |       522      |        0       |
|  Via5  |       522      |        0       |
|  Via6  |       522      |        0       |
|  Via7  |       522      |        0       |
|  Via8  |       522      |        0       |
|  Via9  |       522      |        0       |
+--------+----------------+----------------+
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 5 -spreadType center -spacing 0.2 -pin {clk done {predicted_val[0]} {predicted_val[1]} {predicted_val[2]} {predicted_val[3]} rst start {test_img[0]} {test_img[1]} {test_img[2]} {test_img[3]} {test_img[4]} {test_img[5]} {test_img[6]} {test_img[7]} {test_img[8]} {test_img[9]} {test_img[10]} {test_img[11]} {test_img[12]} {test_img[13]} {test_img[14]} {test_img[15]} {test_img[16]} {test_img[17]} {test_img[18]} {test_img[19]} {test_img[20]} {test_img[21]} {test_img[22]} {test_img[23]} {test_img[24]} {test_img[25]} {test_img[26]} {test_img[27]} {test_img[28]} {test_img[29]} {test_img[30]} {test_img[31]} {test_img[32]} {test_img[33]} {test_img[34]} {test_img[35]} {test_img[36]} {test_img[37]} {test_img[38]} {test_img[39]} {test_img[40]} {test_img[41]} {test_img[42]} {test_img[43]} {test_img[44]} {test_img[45]} {test_img[46]} {test_img[47]} {test_img[48]} {test_img[49]} {test_img[50]} {test_img[51]} {test_img[52]} {test_img[53]} {test_img[54]} {test_img[55]} {test_img[56]} {test_img[57]} {test_img[58]} {test_img[59]} {test_img[60]} {test_img[61]} {test_img[62]} {test_img[63]} {test_img[64]} {test_img[65]} {test_img[66]} {test_img[67]} {test_img[68]} {test_img[69]} {test_img[70]} {test_img[71]} {test_img[72]} {test_img[73]} {test_img[74]} {test_img[75]} {test_img[76]} {test_img[77]} {test_img[78]} {test_img[79]} {test_img[80]} {test_img[81]} {test_img[82]} {test_img[83]} {test_img[84]} {test_img[85]} {test_img[86]} {test_img[87]} {test_img[88]} {test_img[89]} {test_img[90]} {test_img[91]} {test_img[92]} {test_img[93]} {test_img[94]} {test_img[95]} {test_img[96]} {test_img[97]} {test_img[98]} {test_img[99]} {test_img[100]} {test_img[101]} {test_img[102]} {test_img[103]} {test_img[104]} {test_img[105]} {test_img[106]} {test_img[107]} {test_img[108]} {test_img[109]} {test_img[110]} {test_img[111]} {test_img[112]} {test_img[113]} {test_img[114]} {test_img[115]} {test_img[116]} {test_img[117]} {test_img[118]} {test_img[119]} {test_img[120]} {test_img[121]} {test_img[122]} {test_img[123]} {test_img[124]} {test_img[125]} {test_img[126]} {test_img[127]} {test_img[128]} {test_img[129]} {test_img[130]} {test_img[131]} {test_img[132]} {test_img[133]} {test_img[134]} {test_img[135]} {test_img[136]} {test_img[137]} {test_img[138]} {test_img[139]} {test_img[140]} {test_img[141]} {test_img[142]} {test_img[143]} {test_img[144]} {test_img[145]} {test_img[146]} {test_img[147]} {test_img[148]} {test_img[149]} {test_img[150]} {test_img[151]} {test_img[152]} {test_img[153]} {test_img[154]} {test_img[155]} {test_img[156]} {test_img[157]} {test_img[158]} {test_img[159]} {test_img[160]} {test_img[161]} {test_img[162]} {test_img[163]} {test_img[164]} {test_img[165]} {test_img[166]} {test_img[167]} {test_img[168]} {test_img[169]} {test_img[170]} {test_img[171]} {test_img[172]} {test_img[173]} {test_img[174]} {test_img[175]} {test_img[176]} {test_img[177]} {test_img[178]} {test_img[179]} {test_img[180]} {test_img[181]} {test_img[182]} {test_img[183]} {test_img[184]} {test_img[185]} {test_img[186]} {test_img[187]} {test_img[188]} {test_img[189]} {test_img[190]} {test_img[191]} {test_img[192]} {test_img[193]} {test_img[194]} {test_img[195]} {test_img[196]} {test_img[197]} {test_img[198]} {test_img[199]} {test_img[200]} {test_img[201]} {test_img[202]} {test_img[203]} {test_img[204]} {test_img[205]} {test_img[206]} {test_img[207]} {test_img[208]} {test_img[209]} {test_img[210]} {test_img[211]} {test_img[212]} {test_img[213]} {test_img[214]} {test_img[215]} {test_img[216]} {test_img[217]} {test_img[218]} {test_img[219]} {test_img[220]} {test_img[221]} {test_img[222]} {test_img[223]} {test_img[224]} {test_img[225]} {test_img[226]} {test_img[227]} {test_img[228]} {test_img[229]} {test_img[230]} {test_img[231]} {test_img[232]} {test_img[233]} {test_img[234]} {test_img[235]} {test_img[236]} {test_img[237]} {test_img[238]} {test_img[239]} {test_img[240]} {test_img[241]} {test_img[242]} {test_img[243]} {test_img[244]} {test_img[245]} {test_img[246]} {test_img[247]} {test_img[248]} {test_img[249]} {test_img[250]} {test_img[251]} {test_img[252]} {test_img[253]} {test_img[254]} {test_img[255]}}
Successfully spread [264] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1963.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 5 -spreadType center -spacing -0.38 -pin {clk done {predicted_val[0]} {predicted_val[1]} {predicted_val[2]} {predicted_val[3]} rst start {test_img[0]} {test_img[1]} {test_img[2]} {test_img[3]} {test_img[4]} {test_img[5]} {test_img[6]} {test_img[7]} {test_img[8]} {test_img[9]} {test_img[10]} {test_img[11]} {test_img[12]} {test_img[13]} {test_img[14]} {test_img[15]} {test_img[16]} {test_img[17]} {test_img[18]} {test_img[19]} {test_img[20]} {test_img[21]} {test_img[22]} {test_img[23]} {test_img[24]} {test_img[25]} {test_img[26]} {test_img[27]} {test_img[28]} {test_img[29]} {test_img[30]} {test_img[31]} {test_img[32]} {test_img[33]} {test_img[34]} {test_img[35]} {test_img[36]} {test_img[37]} {test_img[38]} {test_img[39]} {test_img[40]} {test_img[41]} {test_img[42]} {test_img[43]} {test_img[44]} {test_img[45]} {test_img[46]} {test_img[47]} {test_img[48]} {test_img[49]} {test_img[50]} {test_img[51]} {test_img[52]} {test_img[53]} {test_img[54]} {test_img[55]} {test_img[56]} {test_img[57]} {test_img[58]} {test_img[59]} {test_img[60]} {test_img[61]} {test_img[62]} {test_img[63]} {test_img[64]} {test_img[65]} {test_img[66]} {test_img[67]} {test_img[68]} {test_img[69]} {test_img[70]} {test_img[71]} {test_img[72]} {test_img[73]} {test_img[74]} {test_img[75]} {test_img[76]} {test_img[77]} {test_img[78]} {test_img[79]} {test_img[80]} {test_img[81]} {test_img[82]} {test_img[83]} {test_img[84]} {test_img[85]} {test_img[86]} {test_img[87]} {test_img[88]} {test_img[89]} {test_img[90]} {test_img[91]} {test_img[92]} {test_img[93]} {test_img[94]} {test_img[95]} {test_img[96]} {test_img[97]} {test_img[98]} {test_img[99]} {test_img[100]} {test_img[101]} {test_img[102]} {test_img[103]} {test_img[104]} {test_img[105]} {test_img[106]} {test_img[107]} {test_img[108]} {test_img[109]} {test_img[110]} {test_img[111]} {test_img[112]} {test_img[113]} {test_img[114]} {test_img[115]} {test_img[116]} {test_img[117]} {test_img[118]} {test_img[119]} {test_img[120]} {test_img[121]} {test_img[122]} {test_img[123]} {test_img[124]} {test_img[125]} {test_img[126]} {test_img[127]} {test_img[128]} {test_img[129]} {test_img[130]} {test_img[131]} {test_img[132]} {test_img[133]} {test_img[134]} {test_img[135]} {test_img[136]} {test_img[137]} {test_img[138]} {test_img[139]} {test_img[140]} {test_img[141]} {test_img[142]} {test_img[143]} {test_img[144]} {test_img[145]} {test_img[146]} {test_img[147]} {test_img[148]} {test_img[149]} {test_img[150]} {test_img[151]} {test_img[152]} {test_img[153]} {test_img[154]} {test_img[155]} {test_img[156]} {test_img[157]} {test_img[158]} {test_img[159]} {test_img[160]} {test_img[161]} {test_img[162]} {test_img[163]} {test_img[164]} {test_img[165]} {test_img[166]} {test_img[167]} {test_img[168]} {test_img[169]} {test_img[170]} {test_img[171]} {test_img[172]} {test_img[173]} {test_img[174]} {test_img[175]} {test_img[176]} {test_img[177]} {test_img[178]} {test_img[179]} {test_img[180]} {test_img[181]} {test_img[182]} {test_img[183]} {test_img[184]} {test_img[185]} {test_img[186]} {test_img[187]} {test_img[188]} {test_img[189]} {test_img[190]} {test_img[191]} {test_img[192]} {test_img[193]} {test_img[194]} {test_img[195]} {test_img[196]} {test_img[197]} {test_img[198]} {test_img[199]} {test_img[200]} {test_img[201]} {test_img[202]} {test_img[203]} {test_img[204]} {test_img[205]} {test_img[206]} {test_img[207]} {test_img[208]} {test_img[209]} {test_img[210]} {test_img[211]} {test_img[212]} {test_img[213]} {test_img[214]} {test_img[215]} {test_img[216]} {test_img[217]} {test_img[218]} {test_img[219]} {test_img[220]} {test_img[221]} {test_img[222]} {test_img[223]} {test_img[224]} {test_img[225]} {test_img[226]} {test_img[227]} {test_img[228]} {test_img[229]} {test_img[230]} {test_img[231]} {test_img[232]} {test_img[233]} {test_img[234]} {test_img[235]} {test_img[236]} {test_img[237]} {test_img[238]} {test_img[239]} {test_img[240]} {test_img[241]} {test_img[242]} {test_img[243]} {test_img[244]} {test_img[245]} {test_img[246]} {test_img[247]} {test_img[248]} {test_img[249]} {test_img[250]} {test_img[251]} {test_img[252]} {test_img[253]} {test_img[254]} {test_img[255]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:05:23.0/0:30:39.3 (0.2), mem = 1974.0M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 819 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.7) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.9330 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2039.38 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2039.38)
Total number of fetched objects 35929
End delay calculation. (MEM=2195.03 CPU=0:00:06.8 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2158.41 CPU=0:00:07.9 REAL=0:00:07.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=2148.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:02.0 mem=2156.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.2 mem=2156.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 23529 (65.5%) nets
3		: 6466 (18.0%) nets
4     -	14	: 5381 (15.0%) nets
15    -	39	: 385 (1.1%) nets
40    -	79	: 144 (0.4%) nets
80    -	159	: 13 (0.0%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 4 (0.0%) nets
640   -	1279	: 4 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=33276 (0 fixed + 33276 movable) #buf cell=0 #inv cell=1837 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=35929 #term=130035 #term/net=3.62, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=264
stdCell: 33276 single + 0 double + 0 multi
Total standard cell length = 45.9294 (mm), area = 0.0785 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.395.
Density for the design = 0.395.
       = stdcell_area 229647 sites (78539 um^2) / alloc_area 581100 sites (198736 um^2).
Pin Density = 0.2238.
            = total # of pins 130035 / total area 581100.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.363e+04 (4.70e+04 6.61e+03)
              Est.  stn bbox = 6.347e+04 (5.63e+04 7.21e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2262.5M
Iteration  2: Total net bbox = 5.363e+04 (4.70e+04 6.61e+03)
              Est.  stn bbox = 6.347e+04 (5.63e+04 7.21e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2263.5M
Iteration  3: Total net bbox = 2.513e+04 (2.10e+04 4.13e+03)
              Est.  stn bbox = 3.981e+04 (3.38e+04 6.00e+03)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 2321.3M
Active setup views:
    worst_case
Iteration  4: Total net bbox = 2.925e+05 (7.09e+04 2.22e+05)
              Est.  stn bbox = 3.829e+05 (1.05e+05 2.78e+05)
              cpu = 0:00:11.0 real = 0:00:11.0 mem = 2321.8M
Iteration  5: Total net bbox = 6.840e+05 (2.92e+05 3.92e+05)
              Est.  stn bbox = 8.403e+05 (3.63e+05 4.77e+05)
              cpu = 0:00:18.2 real = 0:00:19.0 mem = 2321.4M
Iteration  6: Total net bbox = 7.315e+05 (3.39e+05 3.93e+05)
              Est.  stn bbox = 9.114e+05 (4.25e+05 4.86e+05)
              cpu = 0:00:21.9 real = 0:00:22.0 mem = 2335.1M
Iteration  7: Total net bbox = 7.407e+05 (3.48e+05 3.93e+05)
              Est.  stn bbox = 9.208e+05 (4.35e+05 4.86e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2335.1M
Iteration  8: Total net bbox = 7.407e+05 (3.48e+05 3.93e+05)
              Est.  stn bbox = 9.208e+05 (4.35e+05 4.86e+05)
              cpu = 0:00:13.0 real = 0:00:13.0 mem = 2335.1M
Iteration  9: Total net bbox = 7.824e+05 (3.68e+05 4.15e+05)
              Est.  stn bbox = 9.758e+05 (4.61e+05 5.14e+05)
              cpu = 0:00:30.0 real = 0:00:30.0 mem = 2335.1M
Iteration 10: Total net bbox = 7.824e+05 (3.68e+05 4.15e+05)
              Est.  stn bbox = 9.758e+05 (4.61e+05 5.14e+05)
              cpu = 0:00:12.7 real = 0:00:12.0 mem = 2335.1M
Iteration 11: Total net bbox = 7.910e+05 (3.75e+05 4.17e+05)
              Est.  stn bbox = 9.845e+05 (4.68e+05 5.17e+05)
              cpu = 0:00:25.0 real = 0:00:25.0 mem = 2335.1M
Iteration 12: Total net bbox = 7.910e+05 (3.75e+05 4.17e+05)
              Est.  stn bbox = 9.845e+05 (4.68e+05 5.17e+05)
              cpu = 0:00:12.8 real = 0:00:13.0 mem = 2335.1M
Iteration 13: Total net bbox = 7.919e+05 (3.78e+05 4.14e+05)
              Est.  stn bbox = 9.834e+05 (4.70e+05 5.13e+05)
              cpu = 0:00:20.6 real = 0:00:21.0 mem = 2335.1M
Iteration 14: Total net bbox = 7.919e+05 (3.78e+05 4.14e+05)
              Est.  stn bbox = 9.834e+05 (4.70e+05 5.13e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2335.1M
Iteration 15: Total net bbox = 7.817e+05 (3.68e+05 4.13e+05)
              Est.  stn bbox = 9.671e+05 (4.57e+05 5.10e+05)
              cpu = 0:00:19.8 real = 0:00:20.0 mem = 2337.6M
Iteration 16: Total net bbox = 7.817e+05 (3.68e+05 4.13e+05)
              Est.  stn bbox = 9.671e+05 (4.57e+05 5.10e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2337.6M
*** cost = 7.817e+05 (3.68e+05 4.13e+05) (cpu for global=0:03:14) real=0:03:15***
Info: 0 clock gating cells identified, 0 (on average) moved 0/8
Solver runtime cpu: 0:02:24 real: 0:02:24
Core Placement runtime cpu: 0:02:31 real: 0:02:32
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:09:01 mem=2337.6M) ***
Total net bbox length = 7.817e+05 (3.682e+05 4.135e+05) (ext = 3.150e+03)
Move report: Detail placement moves 33275 insts, mean move: 0.67 um, max move: 29.49 um 
	Max move on inst (g225713): (87.55, 80.37) --> (83.70, 54.72)
	Runtime: CPU: 0:00:07.0 REAL: 0:00:07.0 MEM: 2377.5MB
Summary Report:
Instances move: 33275 (out of 33276 movable)
Instances flipped: 0
Mean displacement: 0.67 um
Max displacement: 29.49 um (Instance: g225713) (87.5455, 80.3665) -> (83.7, 54.72)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: OR3X2
Total net bbox length = 7.828e+05 (3.680e+05 4.147e+05) (ext = 3.199e+03)
Runtime: CPU: 0:00:07.1 REAL: 0:00:07.0 MEM: 2377.5MB
*** Finished refinePlace (0:09:08 mem=2377.5M) ***
*** End of Placement (cpu=0:03:30, real=0:03:30, mem=2273.5M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 676 )
Density distribution unevenness ratio = 13.761%
*** Free Virtual Timing Model ...(mem=2273.5M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.9330 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2264.01)
Total number of fetched objects 35929
End delay calculation. (MEM=2299.21 CPU=0:00:06.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2299.21 CPU=0:00:07.9 REAL=0:00:07.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 9798 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9798
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35929 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35929
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35929 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.453615e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        23( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)        12( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        40( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.32 seconds, mem = 2297.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  129771 
[NR-eGR]  Metal2   (2V)        272064  194526 
[NR-eGR]  Metal3   (3H)        308694   20187 
[NR-eGR]  Metal4   (4V)        121579   11722 
[NR-eGR]  Metal5   (5H)         87806    5454 
[NR-eGR]  Metal6   (6V)         66677    2914 
[NR-eGR]  Metal7   (7H)         46061    1533 
[NR-eGR]  Metal8   (8V)         46074     540 
[NR-eGR]  Metal9   (9H)         13646     208 
[NR-eGR]  Metal10  (10V)         9724       6 
[NR-eGR]  Metal11  (11H)          246       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       972571  366861 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 782778um
[NR-eGR] Total length: 972571um, number of vias: 366861
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 17809um, number of vias: 12512
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.15 seconds, mem = 2282.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:02.5, real=0:00:02.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 4: 0, real = 0: 4: 0, mem = 2260.7M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:04:00.1/0:04:00.5 (1.0), totSession cpu/real = 0:09:23.0/0:34:39.9 (0.3), mem = 2260.7M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix neural_nw_inference_preCTS -outDir timingReports
AAE DB initialization (MEM=2282.93 CPU=0:00:00.1 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
*** timeDesign #1 [begin] : totSession cpu/real = 0:09:32.7/0:35:42.6 (0.3), mem = 2282.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2258.9M)
Extraction called for design 'neural_nw_inference' of instances=33276 and nets=35931 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2258.930M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2277.79)
Total number of fetched objects 35929
End delay calculation. (MEM=2390.28 CPU=0:00:08.5 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2353.66 CPU=0:00:10.4 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=0:09:47 mem=2353.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -25.844 | -25.844 | -23.247 |
|           TNS (ns):|-22990.4 |-22990.4 |-12521.4 |
|    Violating Paths:|  2475   |  2475   |   680   |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -1.952   |      9 (9)       |
|   max_tran     |  15162 (70895)   |  -17.308   |  15162 (70895)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.519%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 18.4 sec
Total Real time: 20.0 sec
Total Memory Usage: 2312.082031 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:18.2/0:00:19.7 (0.9), totSession cpu/real = 0:09:50.9/0:36:02.3 (0.3), mem = 2312.1M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1766.6M, totSessionCpu=0:09:57 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -socv_accuracy_mode        low
setOptMode -fixCap                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          forcedIdeal
setAnalysisMode -virtualIPO                false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:09:57.3/0:36:45.5 (0.3), mem = 2312.3M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:09:57.6/0:36:45.8 (0.3), mem = 2312.3M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:57.6/0:36:45.8 (0.3), mem = 2312.3M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1764.5M, totSessionCpu=0:09:58 **
GigaOpt running with 1 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:09:57.7/0:36:45.9 (0.3), mem = 2312.3M
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1773.3M, totSessionCpu=0:09:59 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2336.31 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 9798 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9798
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 35929 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35929
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35929 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.549786e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        21( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)        14( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        37( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  129771 
[NR-eGR]  Metal2   (2V)        273831  194658 
[NR-eGR]  Metal3   (3H)        312919   20546 
[NR-eGR]  Metal4   (4V)        125185   11825 
[NR-eGR]  Metal5   (5H)         88020    5380 
[NR-eGR]  Metal6   (6V)         65971    2863 
[NR-eGR]  Metal7   (7H)         46838    1506 
[NR-eGR]  Metal8   (8V)         45867     549 
[NR-eGR]  Metal9   (9H)         14074     190 
[NR-eGR]  Metal10  (10V)         9234      10 
[NR-eGR]  Metal11  (11H)          314       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       982253  367298 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 782778um
[NR-eGR] Total length: 982253um, number of vias: 367298
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 18733um, number of vias: 12460
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.81 sec, Real: 2.79 sec, Curr Mem: 2345.03 MB )
Extraction called for design 'neural_nw_inference' of instances=33276 and nets=35931 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2322.031M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2331.59)
Total number of fetched objects 35929
End delay calculation. (MEM=2361.54 CPU=0:00:08.6 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2361.54 CPU=0:00:10.5 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:13.1 real=0:00:13.0 totSessionCpu=0:10:17 mem=2361.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -26.056 |
|           TNS (ns):|-23482.0 |
|    Violating Paths:|  2483   |
|          All Paths:|  4441   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -2.023   |      9 (9)       |
|   max_tran     |  15295 (71291)   |  -17.778   |  15295 (71291)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.519%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:20, mem = 1788.3M, totSessionCpu=0:10:18 **
*** InitOpt #1 [finish] : cpu/real = 0:00:20.7/0:00:20.6 (1.0), totSession cpu/real = 0:10:18.4/0:37:06.5 (0.3), mem = 2335.8M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2335.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2335.8M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:10:19.1/0:37:07.1 (0.3), mem = 2335.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:10:19.5/0:37:07.5 (0.3), mem = 2532.7M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:10:20.9/0:37:08.9 (0.3), mem = 2532.7M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:10:24.0/0:37:12.0 (0.3), mem = 2457.7M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:10:24.6/0:37:12.6 (0.3), mem = 2457.7M
Info: 1 clock net  excluded from IPO operation.
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|   39.52%|        -| -26.056|-23482.001|   0:00:00.0| 2514.9M|
|   39.69%|      123| -25.002|-19238.003|   0:00:02.0| 2552.0M|
+---------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=2552.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:10:30.8/0:37:18.9 (0.3), mem = 2475.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:10:30.8/0:37:18.9 (0.3), mem = 2475.9M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| 14660| 71919|   -14.06|     5|     5|    -0.38|     0|     0|     0|     0|   -25.00|-19238.00|       0|       0|       0| 39.69%|          |         |
|    36|   195|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|     0.29|     0.00|    4264|    7593|    2189| 48.42%|   0:01:27|  2588.2M|
|     1|     2|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|     0.29|     0.00|      20|       6|      14| 48.44%| 0:00:01.0|  2588.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:01:29 real=0:01:29 mem=2588.2M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:01:31.4/0:01:31.2 (1.0), totSession cpu/real = 0:12:02.2/0:38:50.1 (0.3), mem = 2510.1M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:05, real = 0:02:04, mem = 1940.7M, totSessionCpu=0:12:02 **

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:12:02.9/0:38:50.8 (0.3), mem = 2548.2M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+--------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point            |
+--------+--------+---------+------------+--------+----------+---------+--------------------------------+
|   0.000|   0.000|   48.44%|   0:00:00.0| 2570.3M|worst_case|       NA| NA                             |
+--------+--------+---------+------------+--------+----------+---------+--------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2570.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2570.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:12:06.7/0:38:54.6 (0.3), mem = 2511.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:12:07.5/0:38:55.3 (0.3), mem = 2568.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 48.44
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   48.44%|        -|   0.000|   0.000|   0:00:00.0| 2570.5M|
|   48.44%|        0|   0.000|   0.000|   0:00:04.0| 2572.5M|
|   48.44%|        0|   0.000|   0.000|   0:00:00.0| 2572.5M|
|   48.38%|       91|   0.000|   0.000|   0:00:10.0| 2593.6M|
|   47.86%|     1725|   0.000|   0.000|   0:00:15.0| 2595.6M|
|   47.84%|      111|   0.000|   0.000|   0:00:03.0| 2595.6M|
|   47.83%|        6|   0.000|   0.000|   0:00:00.0| 2595.6M|
|   47.83%|        0|   0.000|   0.000|   0:00:01.0| 2595.6M|
|   47.83%|        0|   0.000|   0.000|   0:00:00.0| 2595.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 47.83
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:35.2) (real = 0:00:35.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:35.2/0:00:35.0 (1.0), totSession cpu/real = 0:12:42.6/0:39:30.4 (0.3), mem = 2595.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:35, mem=2517.53M, totSessionCpu=0:12:43).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:12:43.7/0:39:31.5 (0.3), mem = 2517.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  worst_case
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 9798 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9798
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47844 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47844
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47844 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.612252e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       195( 0.28%)         9( 0.01%)         1( 0.00%)   ( 0.30%) 
[NR-eGR]  Metal3 ( 3)        49( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  Metal4 ( 4)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5 ( 5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       254( 0.04%)         9( 0.00%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.34 seconds, mem = 2575.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:05.8, real=0:00:06.0)***
Iteration  7: Total net bbox = 7.423e+05 (3.42e+05 4.00e+05)
              Est.  stn bbox = 9.013e+05 (4.17e+05 4.84e+05)
              cpu = 0:00:09.8 real = 0:00:10.0 mem = 2843.3M
Iteration  8: Total net bbox = 7.246e+05 (3.50e+05 3.75e+05)
              Est.  stn bbox = 8.751e+05 (4.22e+05 4.53e+05)
              cpu = 0:00:15.9 real = 0:00:16.0 mem = 2813.3M
Iteration  9: Total net bbox = 7.118e+05 (3.49e+05 3.63e+05)
              Est.  stn bbox = 8.616e+05 (4.22e+05 4.40e+05)
              cpu = 0:00:22.3 real = 0:00:22.0 mem = 2818.3M
Iteration 10: Total net bbox = 7.266e+05 (3.54e+05 3.72e+05)
              Est.  stn bbox = 8.755e+05 (4.27e+05 4.49e+05)
              cpu = 0:01:12 real = 0:01:12 mem = 2856.8M
Iteration 11: Total net bbox = 6.882e+05 (3.17e+05 3.71e+05)
              Est.  stn bbox = 8.293e+05 (3.82e+05 4.47e+05)
              cpu = 0:00:26.1 real = 0:00:26.0 mem = 2842.9M
Move report: Timing Driven Placement moves 45191 insts, mean move: 22.84 um, max move: 151.96 um 
	Max move on inst (FE_OFC1168_n_8805): (-46.50, -10.26) --> (-135.20, -73.53)

Finished Incremental Placement (cpu=0:02:38, real=0:02:37, mem=2842.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (0:15:24 mem=2842.9M) ***
Total net bbox length = 7.006e+05 (3.249e+05 3.757e+05) (ext = 1.847e+03)
Move report: Detail placement moves 45191 insts, mean move: 0.59 um, max move: 24.51 um 
	Max move on inst (FE_OFC128_count_3): (103.20, 34.20) --> (127.70, 34.20)
	Runtime: CPU: 0:00:06.6 REAL: 0:00:07.0 MEM: 2842.9MB
Summary Report:
Instances move: 45191 (out of 45191 movable)
Instances flipped: 0
Mean displacement: 0.59 um
Max displacement: 24.51 um (Instance: FE_OFC128_count_3) (103.196, 34.2025) -> (127.7, 34.2)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 7.062e+05 (3.258e+05 3.804e+05) (ext = 1.861e+03)
Runtime: CPU: 0:00:06.7 REAL: 0:00:07.0 MEM: 2842.9MB
*** Finished refinePlace (0:15:31 mem=2842.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 9798 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9798
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47844 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47844
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47844 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.033990e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       162( 0.23%)         4( 0.01%)   ( 0.24%) 
[NR-eGR]  Metal3 ( 3)        83( 0.12%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  Metal4 ( 4)        14( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       277( 0.04%)         4( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.28 seconds, mem = 2793.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  153601 
[NR-eGR]  Metal2   (2V)        203878  207442 
[NR-eGR]  Metal3   (3H)        241019   30074 
[NR-eGR]  Metal4   (4V)        122283   17511 
[NR-eGR]  Metal5   (5H)         78838    9482 
[NR-eGR]  Metal6   (6V)         66254    5237 
[NR-eGR]  Metal7   (7H)         45175    2854 
[NR-eGR]  Metal8   (8V)         50904    1081 
[NR-eGR]  Metal9   (9H)         17745     396 
[NR-eGR]  Metal10  (10V)        10794      57 
[NR-eGR]  Metal11  (11H)         1386       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       838276  427735 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 706231um
[NR-eGR] Total length: 838276um, number of vias: 427735
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15909um, number of vias: 12483
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.37 seconds, mem = 2781.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:50, real=0:02:50)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2620.3M)
Extraction called for design 'neural_nw_inference' of instances=45191 and nets=47846 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2620.281M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:05:39, real = 0:05:38, mem = 1993.6M, totSessionCpu=0:15:37 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2616.38)
Total number of fetched objects 47844
End delay calculation. (MEM=2636.32 CPU=0:00:10.4 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2636.32 CPU=0:00:12.4 REAL=0:00:12.0)
*** IncrReplace #1 [finish] : cpu/real = 0:03:08.5/0:03:08.0 (1.0), totSession cpu/real = 0:15:52.3/0:42:39.5 (0.4), mem = 2636.3M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:15:54.4/0:42:41.7 (0.4), mem = 2652.3M
Info: 1 clock net  excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2133|  4592|    -1.76|     0|     0|     0.00|     0|     0|     0|     0|     0.37|     0.00|       0|       0|       0| 47.83%|          |         |
|    15|    30|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0.60|     0.00|    1596|       0|     701| 49.29%| 0:00:14.0|  2733.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.60|     0.00|       8|       0|       7| 49.30%| 0:00:00.0|  2733.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.60|     0.00|       0|       0|       0| 49.30%| 0:00:00.0|  2733.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:15.2 real=0:00:15.0 mem=2733.6M) ***

*** Starting refinePlace (0:16:14 mem=2707.6M) ***
Total net bbox length = 7.080e+05 (3.269e+05 3.811e+05) (ext = 1.861e+03)
Move report: Detail placement moves 7833 insts, mean move: 2.72 um, max move: 44.72 um 
	Max move on inst (FE_OFC8388_n_17501): (-89.30, -112.86) --> (-65.10, -92.34)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2718.3MB
Summary Report:
Instances move: 7833 (out of 46795 movable)
Instances flipped: 0
Mean displacement: 2.72 um
Max displacement: 44.72 um (Instance: FE_OFC8388_n_17501) (-89.3, -112.86) -> (-65.1, -92.34)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 7.263e+05 (3.368e+05 3.895e+05) (ext = 1.864e+03)
Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2718.3MB
*** Finished refinePlace (0:16:17 mem=2718.3M) ***
*** maximum move = 44.72 um ***
*** Finished re-routing un-routed nets (2708.3M) ***

*** Finish Physical Update (cpu=0:00:05.4 real=0:00:06.0 mem=2708.3M) ***
*** DrvOpt #3 [finish] : cpu/real = 0:00:25.0/0:00:25.0 (1.0), totSession cpu/real = 0:16:19.4/0:43:06.6 (0.4), mem = 2632.2M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.42min real=0.42min mem=2632.2M)
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.600  |  0.600  |  7.783  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    117 (247)     |   -0.877   |    117 (247)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.299%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:06:23, real = 0:06:22, mem = 2034.9M, totSessionCpu=0:16:21 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:16:21.9/0:43:09.1 (0.4), mem = 2689.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.30
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   49.30%|        -|   0.000|   0.000|   0:00:00.0| 2689.6M|
|   47.38%|     4008|   0.000|   0.000|   0:03:53.0| 3037.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 47.38
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:03:54) (real = 0:03:54) **
*** AreaOpt #2 [finish] : cpu/real = 0:03:54.3/0:03:53.9 (1.0), totSession cpu/real = 0:20:16.2/0:47:03.0 (0.4), mem = 3037.0M
End: Area Reclaim Optimization (cpu=0:03:55, real=0:03:54, mem=2706.94M, totSessionCpu=0:20:16).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:20:17.3/0:47:04.1 (0.4), mem = 2764.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 47.38
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   47.38%|        -|   0.000|   0.000|   0:00:00.0| 2764.2M|
|   47.38%|        0|   0.000|   0.000|   0:00:00.0| 2764.2M|
|   47.28%|      130|   0.000|   0.000|   0:00:09.0| 2783.2M|
|   46.92%|     1106|   0.000|   0.000|   0:00:15.0| 2783.2M|
|   46.92%|       27|   0.000|   0.000|   0:00:01.0| 2783.2M|
|   46.92%|        1|   0.000|   0.000|   0:00:01.0| 2783.2M|
|   46.92%|        0|   0.000|   0.000|   0:00:00.0| 2783.2M|
|   46.92%|        0|   0.000|   0.000|   0:00:00.0| 2783.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 46.92
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 2172 skipped = 0, called in commitmove = 1134, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:27.7) (real = 0:00:28.0) **
*** Starting refinePlace (0:20:45 mem=2783.2M) ***
Total net bbox length = 7.190e+05 (3.326e+05 3.864e+05) (ext = 1.864e+03)
Move report: Detail placement moves 4467 insts, mean move: 1.14 um, max move: 9.24 um 
	Max move on inst (g219971): (-155.30, -44.46) --> (-157.70, -37.62)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2786.3MB
Summary Report:
Instances move: 4467 (out of 43154 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 9.24 um (Instance: g219971) (-155.3, -44.46) -> (-157.7, -37.62)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 7.220e+05 (3.342e+05 3.878e+05) (ext = 1.907e+03)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2786.3MB
*** Finished refinePlace (0:20:47 mem=2786.3M) ***
*** maximum move = 9.24 um ***
*** Finished re-routing un-routed nets (2783.3M) ***

*** Finish Physical Update (cpu=0:00:03.5 real=0:00:03.0 mem=2783.3M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:31.1/0:00:31.1 (1.0), totSession cpu/real = 0:20:48.5/0:47:35.2 (0.4), mem = 2783.3M
End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=2705.23M, totSessionCpu=0:20:49).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:20:49.1/0:47:35.9 (0.4), mem = 2705.2M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   178|   540|    -0.56|     0|     0|     0.00|     0|     0|     0|     0|     1.47|     0.00|       0|       0|       0| 46.92%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.47|     0.00|     129|       7|      71| 47.03%| 0:00:01.0|  2800.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.47|     0.00|       0|       0|       0| 47.03%| 0:00:00.0|  2800.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=2800.6M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:20:55.1/0:47:41.8 (0.4), mem = 2705.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:20:55 mem=2705.5M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2705.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 608 insts, mean move: 1.60 um, max move: 9.55 um 
	Max move on inst (FE_OFC9845_n_18586): (-124.30, -119.70) --> (-125.30, -111.15)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 2714.5MB
Summary Report:
Instances move: 608 (out of 43290 movable)
Instances flipped: 0
Mean displacement: 1.60 um
Max displacement: 9.55 um (Instance: FE_OFC9845_n_18586) (-124.3, -119.7) -> (-125.3, -111.15)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2714.5MB
*** Finished refinePlace (0:20:58 mem=2714.5M) ***
Register exp ratio and priority group on 0 nets on 45943 nets : 

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'neural_nw_inference' of instances=43290 and nets=45945 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2680.102M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2676.12)
Total number of fetched objects 45943
End delay calculation. (MEM=2703.33 CPU=0:00:10.2 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2703.33 CPU=0:00:12.1 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:14.0 totSessionCpu=0:21:16 mem=2703.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 9798 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9798
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 45943 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45943
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45943 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.154699e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       197( 0.28%)         3( 0.00%)   ( 0.29%) 
[NR-eGR]  Metal3 ( 3)       113( 0.16%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]  Metal4 ( 4)        23( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       346( 0.05%)         4( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.28 sec, Curr Mem: 2711.33 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:20, real = 0:11:18, mem = 2060.9M, totSessionCpu=0:21:17 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.476  |  1.476  |  7.923  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.026%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:11:23, real = 0:11:22, mem = 2061.6M, totSessionCpu=0:21:21 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:11:23, real = 0:11:24, mem = 2577.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
*** Message Summary: 4 warning(s), 2 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:11:23.4/0:11:23.4 (1.0), totSession cpu/real = 0:21:20.8/0:48:08.9 (0.4), mem = 2577.8M
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> set_ccopt_property use_inverters auto
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraints.sdc
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 4404 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/constraints.sdc was created. It contains 4404 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=04/14 12:32:30, mem=1920.6M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:22:35.0/0:56:57.3 (0.4), mem = 2561.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          38.8
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { best_case }
setOptMode -activeSetupViews                   { worst_case }
setOptMode -autoSetupViews                     { worst_case}
setOptMode -autoTDGRSetupViews                 { worst_case}
setOptMode -drcMargin                          0
setOptMode -fixCap                             true
setOptMode -fixDrc                             true
setOptMode -fixFanoutLoad                      false
setOptMode -fixTran                            true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setPlaceMode -place_design_floorplan_mode      false

(ccopt_design): CTS Engine: ccopt. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=2561.5M, init mem=2561.5M)
TechSite Violation:	3208
*info: Placed = 43290         
*info: Unplaced = 0           
Placement Density:47.03%(93458/198736)
Placement Density (including fixed std cells):47.03%(93458/198736)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:01.0; mem=2561.5M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.8 real=0:00:00.8)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.8 real=0:00:00.8)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.8 real=0:00:00.8)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 4404 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 4404 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2561.47 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 9798 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9798
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 45943 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45943
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45943 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.154699e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       197( 0.28%)         3( 0.00%)   ( 0.29%) 
[NR-eGR]  Metal3 ( 3)       113( 0.16%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]  Metal4 ( 4)        23( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       346( 0.05%)         4( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  149796 
[NR-eGR]  Metal2   (2V)        200404  203399 
[NR-eGR]  Metal3   (3H)        238200   30741 
[NR-eGR]  Metal4   (4V)        124365   18402 
[NR-eGR]  Metal5   (5H)         80979    9795 
[NR-eGR]  Metal6   (6V)         65803    5541 
[NR-eGR]  Metal7   (7H)         47970    2964 
[NR-eGR]  Metal8   (8V)         56129    1182 
[NR-eGR]  Metal9   (9H)         22203     389 
[NR-eGR]  Metal10  (10V)        11770      65 
[NR-eGR]  Metal11  (11H)         1916       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       849739  422274 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 723041um
[NR-eGR] Total length: 849739um, number of vias: 422274
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15904um, number of vias: 12372
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.57 sec, Real: 2.56 sec, Curr Mem: 2583.71 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.7 real=0:00:02.7)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.6 real=0:00:00.5)
Legalization setup done. (took cpu=0:00:01.0 real=0:00:00.9)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 198736.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 77.500um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraints.sdc:
  Sources:                     pin clk
  Total number of sinks:       4404
  Delay constrained sinks:     4404
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay:setup.late:
  Skew target:                 0.102ns
Primary reporting skew groups are:
skew_group clk/constraints.sdc with 4404 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:02.1)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:05.8 real=0:00:05.8)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.5)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for max_delay:setup.late...
          Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=886.806um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=886.806um^2
      hp wire lengths  : top=0.000um, trunk=3634.450um, leaf=9305.960um, total=12940.410um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 337 CLKBUFX3: 39 
    Bottom-up phase done. (took cpu=0:00:08.2 real=0:00:08.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:22:51 mem=2577.4M) ***
Total net bbox length = 7.358e+05 (3.410e+05 3.948e+05) (ext = 1.897e+03)
Move report: Detail placement moves 1698 insts, mean move: 0.94 um, max move: 7.04 um 
	Max move on inst (csa_tree_add_506_40_groupi_g5863): (152.50, -8.55) --> (152.30, -15.39)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2605.4MB
Summary Report:
Instances move: 1698 (out of 43666 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 7.04 um (Instance: csa_tree_add_506_40_groupi_g5863) (152.5, -8.55) -> (152.3, -15.39)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OAI22X1
Total net bbox length = 7.367e+05 (3.415e+05 3.952e+05) (ext = 1.901e+03)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2605.4MB
*** Finished refinePlace (0:22:54 mem=2605.4M) ***
    ClockRefiner summary
    All clock instances: Moved 479, flipped 135 and cell swapped 0 (out of a total of 4780).
    The largest move was 3.91 um for a2_reg[39][17].
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.8 real=0:00:03.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock tree timing engine global stage delay update for max_delay:setup.late...
    Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,0.522)             4
    [0.522,0.844)           5
    [0.844,1.166)           0
    [1.166,1.488)           4
    [1.488,1.81)            7
    [1.81,2.132)           40
    [2.132,2.454)           2
    [2.454,2.776)           0
    [2.776,3.098)           0
    [3.098,3.42)            9
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired               Achieved              Node
                     location              location              
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (178.500,-136.800)    (178.500,-140.220)    CTS_ccl_a_buf_00029 (a lib_cell CLKBUFX3) at (178.500,-140.220), in power domain auto-default
        3.42         (66.100,51.300)       (66.100,47.880)       CTS_ccl_a_buf_00363 (a lib_cell CLKBUFX4) at (66.100,47.880), in power domain auto-default
        3.42         (-20.300,126.540)     (-20.300,129.960)     CTS_ccl_a_buf_00359 (a lib_cell CLKBUFX4) at (-20.300,129.960), in power domain auto-default
        3.42         (-170.700,82.080)     (-170.700,85.500)     CTS_ccl_a_buf_00346 (a lib_cell CLKBUFX4) at (-170.700,85.500), in power domain auto-default
        3.42         (66.100,51.300)       (66.100,54.720)       CTS_ccl_a_buf_00375 (a lib_cell CLKBUFX4) at (66.100,54.720), in power domain auto-default
        3.42         (134.300,75.240)      (134.300,71.820)      CTS_ccl_a_buf_00372 (a lib_cell CLKBUFX4) at (134.300,71.820), in power domain auto-default
        3.42         (170.300,20.520)      (170.300,17.100)      CTS_ccl_a_buf_00370 (a lib_cell CLKBUFX4) at (170.300,17.100), in power domain auto-default
        3.42         (28.900,-95.760)      (28.900,-99.180)      CTS_ccl_a_buf_00369 (a lib_cell CLKBUFX4) at (28.900,-99.180), in power domain auto-default
        3.42         (152.700,-80.370)     (152.700,-83.790)     CTS_ccl_a_buf_00368 (a lib_cell CLKBUFX4) at (152.700,-83.790), in power domain auto-default
        2.4          (178.300,102.600)     (180.700,102.600)     CTS_ccl_a_buf_00357 (a lib_cell CLKBUFX4) at (180.700,102.600), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:05.0 real=0:00:05.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=886.806um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=886.806um^2
      cell capacitance : b=0.146pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.146pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.676pF, leaf=2.245pF, total=2.921pF
      wire lengths     : top=0.000um, trunk=5041.683um, leaf=15390.808um, total=20432.491um
      hp wire lengths  : top=0.000um, trunk=3731.110um, leaf=9365.330um, total=13096.440um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=9, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.018ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=95 avg=0.067ns sd=0.017ns min=0.032ns max=0.098ns {33 <= 0.060ns, 42 <= 0.080ns, 11 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.091ns sd=0.005ns min=0.067ns max=0.104ns {0 <= 0.060ns, 3 <= 0.080ns, 120 <= 0.090ns, 91 <= 0.095ns, 59 <= 0.100ns} {9 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 337 CLKBUFX3: 39 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraints.sdc: insertion delay [min=0.436, max=0.604, avg=0.525, sd=0.033], skew [0.169 vs 0.102*], 89% {0.466, 0.568} (wid=0.054 ws=0.051) (gid=0.551 gs=0.127)
    Skew group summary after 'Clustering':
      skew_group clk/constraints.sdc: insertion delay [min=0.436, max=0.604, avg=0.525, sd=0.033], skew [0.169 vs 0.102*], 89% {0.466, 0.568} (wid=0.054 ws=0.051) (gid=0.551 gs=0.127)
    Legalizer API calls during this step: 9862 succeeded with high effort: 9862 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.5 real=0:00:13.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       377 (unrouted=377, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45944 (unrouted=2, trialRouted=45942, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 377 nets for routing of which 377 have one or more fixed wires.
(ccopt eGR): Start to route 377 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8916 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8916
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 46319 nets ( ignored 45942 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 377 clock nets ( 377 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 377
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 377 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.000016e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.037807e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 11 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.080215e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 11 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.122623e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 11 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.165031e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 10 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.251899e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  150548 
[NR-eGR]  Metal2   (2V)        198541  201883 
[NR-eGR]  Metal3   (3H)        240475   32270 
[NR-eGR]  Metal4   (4V)        128877   18402 
[NR-eGR]  Metal5   (5H)         80958    9795 
[NR-eGR]  Metal6   (6V)         65803    5541 
[NR-eGR]  Metal7   (7H)         47970    2964 
[NR-eGR]  Metal8   (8V)         56129    1182 
[NR-eGR]  Metal9   (9H)         22203     389 
[NR-eGR]  Metal10  (10V)        11770      65 
[NR-eGR]  Metal11  (11H)         1916       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       854643  423039 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 736715um
[NR-eGR] Total length: 854643um, number of vias: 423039
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 20808um, number of vias: 13137
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5156 
[NR-eGR]  Metal2   (2V)          6052   6404 
[NR-eGR]  Metal3   (3H)         10235   1576 
[NR-eGR]  Metal4   (4V)          4521      1 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        20808  13137 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13748um
[NR-eGR] Total length: 20808um, number of vias: 13137
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 20808um, number of vias: 13137
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.07 sec, Real: 1.08 sec, Curr Mem: 2590.01 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:01.2 real=0:00:01.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       377 (unrouted=0, trialRouted=0, noStatus=0, routed=377, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45944 (unrouted=2, trialRouted=45942, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #2 [begin] : totSession cpu/real = 0:22:57.8/0:57:19.9 (0.4), mem = 2590.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 9798 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9798
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 377  Num Prerouted Wires = 15998
[NR-eGR] Read 46319 nets ( ignored 377 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 45942
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45942 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.016189e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       208( 0.30%)         5( 0.01%)   ( 0.31%) 
[NR-eGR]  Metal3 ( 3)       105( 0.15%)         2( 0.00%)   ( 0.15%) 
[NR-eGR]  Metal4 ( 4)        23( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       356( 0.05%)         7( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.24 seconds, mem = 2643.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  150548 
[NR-eGR]  Metal2   (2V)        191454  200758 
[NR-eGR]  Metal3   (3H)        233050   34618 
[NR-eGR]  Metal4   (4V)        133671   19525 
[NR-eGR]  Metal5   (5H)         89391    9864 
[NR-eGR]  Metal6   (6V)         69222    5572 
[NR-eGR]  Metal7   (7H)         47331    2956 
[NR-eGR]  Metal8   (8V)         55423    1180 
[NR-eGR]  Metal9   (9H)         21716     390 
[NR-eGR]  Metal10  (10V)        11681      82 
[NR-eGR]  Metal11  (11H)         2449       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       855389  425493 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 736715um
[NR-eGR] Total length: 855389um, number of vias: 425493
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.32 seconds, mem = 2613.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:02.6, real=0:00:02.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:23:00.4/0:57:22.5 (0.4), mem = 2613.2M
    Congestion Repair done. (took cpu=0:00:02.6 real=0:00:02.6)
  CCOpt: Starting congestion repair using flow wrapper done.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:04.8 real=0:00:04.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'neural_nw_inference' of instances=43666 and nets=46321 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2613.250M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
    sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
    misc counts      : r=1, pp=0
    cell areas       : b=886.806um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=886.806um^2
    cell capacitance : b=0.146pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.146pF
    sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.680pF, leaf=2.261pF, total=2.941pF
    wire lengths     : top=0.000um, trunk=5041.683um, leaf=15390.808um, total=20432.491um
    hp wire lengths  : top=0.000um, trunk=3731.110um, leaf=9365.330um, total=13096.440um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=9, worst=[0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.027ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=95 avg=0.067ns sd=0.017ns min=0.032ns max=0.098ns {31 <= 0.060ns, 42 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
    Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.005ns min=0.066ns max=0.105ns {0 <= 0.060ns, 3 <= 0.080ns, 105 <= 0.090ns, 98 <= 0.095ns, 67 <= 0.100ns} {8 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 337 CLKBUFX3: 39 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/constraints.sdc: insertion delay [min=0.440, max=0.605, avg=0.526, sd=0.033], skew [0.165 vs 0.102*], 88.6% {0.474, 0.576} (wid=0.054 ws=0.051) (gid=0.551 gs=0.126)
  Skew group summary after clustering cong repair call:
    skew_group clk/constraints.sdc: insertion delay [min=0.440, max=0.605, avg=0.526, sd=0.033], skew [0.165 vs 0.102*], 88.6% {0.474, 0.576} (wid=0.054 ws=0.051) (gid=0.551 gs=0.126)
  CongRepair After Initial Clustering done. (took cpu=0:00:06.2 real=0:00:06.2)
  Stage::Clustering done. (took cpu=0:00:19.8 real=0:00:19.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=888.174um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=888.174um^2
      cell capacitance : b=0.146pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.146pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.685pF, leaf=2.260pF, total=2.945pF
      wire lengths     : top=0.000um, trunk=5074.428um, leaf=15383.041um, total=20457.469um
      hp wire lengths  : top=0.000um, trunk=3760.830um, leaf=9377.130um, total=13137.960um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=95 avg=0.068ns sd=0.017ns min=0.032ns max=0.099ns {30 <= 0.060ns, 42 <= 0.080ns, 15 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.091ns sd=0.005ns min=0.066ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 110 <= 0.090ns, 96 <= 0.095ns, 74 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 342 CLKBUFX3: 33 CLKBUFX2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraints.sdc: insertion delay [min=0.440, max=0.605], skew [0.165 vs 0.102*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraints.sdc: insertion delay [min=0.440, max=0.605], skew [0.165 vs 0.102*]
    Legalizer API calls during this step: 62 succeeded with high effort: 62 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.4 real=0:00:00.4)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=888.174um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=888.174um^2
      cell capacitance : b=0.146pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.146pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.685pF, leaf=2.260pF, total=2.945pF
      wire lengths     : top=0.000um, trunk=5074.428um, leaf=15383.041um, total=20457.469um
      hp wire lengths  : top=0.000um, trunk=3760.830um, leaf=9377.130um, total=13137.960um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=95 avg=0.068ns sd=0.017ns min=0.032ns max=0.099ns {30 <= 0.060ns, 42 <= 0.080ns, 15 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.091ns sd=0.005ns min=0.066ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 110 <= 0.090ns, 96 <= 0.095ns, 74 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 342 CLKBUFX3: 33 CLKBUFX2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraints.sdc: insertion delay [min=0.440, max=0.605, avg=0.526, sd=0.033], skew [0.165 vs 0.102*], 88.6% {0.473, 0.575} (wid=0.054 ws=0.051) (gid=0.551 gs=0.126)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraints.sdc: insertion delay [min=0.440, max=0.605, avg=0.526, sd=0.033], skew [0.165 vs 0.102*], 88.6% {0.473, 0.575} (wid=0.054 ws=0.051) (gid=0.551 gs=0.126)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=883.386um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=883.386um^2
      cell capacitance : b=0.145pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.145pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.696pF, leaf=2.260pF, total=2.956pF
      wire lengths     : top=0.000um, trunk=5164.069um, leaf=15383.041um, total=20547.110um
      hp wire lengths  : top=0.000um, trunk=3813.370um, leaf=9377.130um, total=13190.500um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=93 avg=0.069ns sd=0.018ns min=0.032ns max=0.099ns {28 <= 0.060ns, 39 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 8 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.091ns sd=0.005ns min=0.066ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 110 <= 0.090ns, 96 <= 0.095ns, 74 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 340 CLKBUFX3: 33 CLKBUFX2: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.589], skew [0.239 vs 0.102*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.589], skew [0.239 vs 0.102*]
    Legalizer API calls during this step: 142 succeeded with high effort: 142 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=883.386um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=883.386um^2
      cell capacitance : b=0.145pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.145pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.696pF, leaf=2.260pF, total=2.956pF
      wire lengths     : top=0.000um, trunk=5164.069um, leaf=15383.041um, total=20547.110um
      hp wire lengths  : top=0.000um, trunk=3813.370um, leaf=9377.130um, total=13190.500um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=93 avg=0.069ns sd=0.018ns min=0.032ns max=0.099ns {28 <= 0.060ns, 39 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 8 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.091ns sd=0.005ns min=0.066ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 110 <= 0.090ns, 96 <= 0.095ns, 74 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 340 CLKBUFX3: 33 CLKBUFX2: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.589], skew [0.239 vs 0.102*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.589], skew [0.239 vs 0.102*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=883.386um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=883.386um^2
      cell capacitance : b=0.145pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.145pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.696pF, leaf=2.260pF, total=2.956pF
      wire lengths     : top=0.000um, trunk=5164.069um, leaf=15383.041um, total=20547.110um
      hp wire lengths  : top=0.000um, trunk=3813.370um, leaf=9377.130um, total=13190.500um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=93 avg=0.069ns sd=0.018ns min=0.032ns max=0.099ns {28 <= 0.060ns, 39 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 8 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.091ns sd=0.005ns min=0.066ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 110 <= 0.090ns, 96 <= 0.095ns, 74 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 340 CLKBUFX3: 33 CLKBUFX2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.589], skew [0.239 vs 0.102*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.589], skew [0.239 vs 0.102*]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=883.386um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=883.386um^2
      cell capacitance : b=0.145pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.145pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.696pF, leaf=2.260pF, total=2.956pF
      wire lengths     : top=0.000um, trunk=5164.069um, leaf=15383.041um, total=20547.110um
      hp wire lengths  : top=0.000um, trunk=3813.370um, leaf=9377.130um, total=13190.500um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=93 avg=0.069ns sd=0.018ns min=0.032ns max=0.099ns {28 <= 0.060ns, 39 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 8 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.091ns sd=0.005ns min=0.066ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 110 <= 0.090ns, 96 <= 0.095ns, 74 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 340 CLKBUFX3: 33 CLKBUFX2: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.589], skew [0.239 vs 0.102*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.589], skew [0.239 vs 0.102*]
    Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=882.702um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=882.702um^2
      cell capacitance : b=0.145pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.145pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.686pF, leaf=2.260pF, total=2.946pF
      wire lengths     : top=0.000um, trunk=5084.364um, leaf=15379.653um, total=20464.017um
      hp wire lengths  : top=0.000um, trunk=3791.740um, leaf=9379.950um, total=13171.690um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=93 avg=0.069ns sd=0.018ns min=0.032ns max=0.099ns {28 <= 0.060ns, 40 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.091ns sd=0.005ns min=0.066ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 110 <= 0.090ns, 97 <= 0.095ns, 73 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 338 CLKBUFX3: 35 CLKBUFX2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.563, avg=0.510, sd=0.049], skew [0.213 vs 0.102*], 89.1% {0.461, 0.563} (wid=0.055 ws=0.049) (gid=0.539 gs=0.194)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.563, avg=0.510, sd=0.049], skew [0.213 vs 0.102*], 89.1% {0.461, 0.563} (wid=0.055 ws=0.049) (gid=0.539 gs=0.194)
    Legalizer API calls during this step: 477 succeeded with high effort: 477 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.0 real=0:00:02.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.6 real=0:00:03.6)
  CCOpt::Phase::Construction done. (took cpu=0:00:24.0 real=0:00:23.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=882.702um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=882.702um^2
      cell capacitance : b=0.145pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.145pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.686pF, leaf=2.260pF, total=2.946pF
      wire lengths     : top=0.000um, trunk=5084.364um, leaf=15379.653um, total=20464.017um
      hp wire lengths  : top=0.000um, trunk=3791.740um, leaf=9379.950um, total=13171.690um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=93 avg=0.069ns sd=0.018ns min=0.032ns max=0.099ns {28 <= 0.060ns, 40 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.091ns sd=0.005ns min=0.066ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 110 <= 0.090ns, 97 <= 0.095ns, 73 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 338 CLKBUFX3: 35 CLKBUFX2: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.563], skew [0.213 vs 0.102*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraints.sdc: insertion delay [min=0.350, max=0.563], skew [0.213 vs 0.102*]
    Legalizer API calls during this step: 333 succeeded with high effort: 333 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=849.186um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=849.186um^2
      cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.687pF, leaf=2.260pF, total=2.946pF
      wire lengths     : top=0.000um, trunk=5092.345um, leaf=15381.423um, total=20473.768um
      hp wire lengths  : top=0.000um, trunk=3791.740um, leaf=9379.950um, total=13171.690um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=93 avg=0.080ns sd=0.015ns min=0.040ns max=0.099ns {12 <= 0.060ns, 28 <= 0.080ns, 25 <= 0.090ns, 15 <= 0.095ns, 13 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 97 <= 0.095ns, 81 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 266 CLKBUFX3: 81 CLKBUFX2: 27 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/constraints.sdc: insertion delay [min=0.370, max=0.563], skew [0.192 vs 0.102*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/constraints.sdc: insertion delay [min=0.370, max=0.563], skew [0.192 vs 0.102*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=848.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=848.160um^2
      cell capacitance : b=0.140pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.140pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.687pF, leaf=2.260pF, total=2.947pF
      wire lengths     : top=0.000um, trunk=5092.955um, leaf=15381.423um, total=20474.378um
      hp wire lengths  : top=0.000um, trunk=3791.740um, leaf=9379.950um, total=13171.690um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.100ns count=93 avg=0.081ns sd=0.015ns min=0.040ns max=0.100ns {12 <= 0.060ns, 25 <= 0.080ns, 26 <= 0.090ns, 16 <= 0.095ns, 14 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 97 <= 0.095ns, 81 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CLKBUFX4: 265 CLKBUFX3: 80 CLKBUFX2: 29 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/constraints.sdc: insertion delay [min=0.370, max=0.563], skew [0.192 vs 0.102*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/constraints.sdc: insertion delay [min=0.370, max=0.563], skew [0.192 vs 0.102*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=848.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=848.160um^2
      cell capacitance : b=0.140pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.140pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.687pF, leaf=2.260pF, total=2.947pF
      wire lengths     : top=0.000um, trunk=5092.955um, leaf=15381.423um, total=20474.378um
      hp wire lengths  : top=0.000um, trunk=3791.740um, leaf=9379.950um, total=13171.690um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=93 avg=0.081ns sd=0.015ns min=0.040ns max=0.100ns {12 <= 0.060ns, 25 <= 0.080ns, 26 <= 0.090ns, 16 <= 0.095ns, 14 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 97 <= 0.095ns, 81 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 265 CLKBUFX3: 80 CLKBUFX2: 29 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraints.sdc: insertion delay [min=0.370, max=0.563], skew [0.192 vs 0.102*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraints.sdc: insertion delay [min=0.370, max=0.563], skew [0.192 vs 0.102*]
    Legalizer API calls during this step: 2358 succeeded with high effort: 2358 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.5 real=0:00:02.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=849.186um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=849.186um^2
      cell capacitance : b=0.140pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.140pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.689pF, leaf=2.261pF, total=2.950pF
      wire lengths     : top=0.000um, trunk=5117.140um, leaf=15389.903um, total=20507.043um
      hp wire lengths  : top=0.000um, trunk=3808.220um, leaf=9384.410um, total=13192.630um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=93 avg=0.081ns sd=0.015ns min=0.040ns max=0.100ns {12 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.005ns min=0.074ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 101 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 268 CLKBUFX3: 77 CLKBUFX2: 29 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraints.sdc: insertion delay [min=0.386, max=0.562, avg=0.524, sd=0.045], skew [0.176 vs 0.102*], 91.4% {0.460, 0.562} (wid=0.055 ws=0.049) (gid=0.538 gs=0.159)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraints.sdc: insertion delay [min=0.386, max=0.562, avg=0.524, sd=0.045], skew [0.176 vs 0.102*], 91.4% {0.460, 0.562} (wid=0.055 ws=0.049) (gid=0.538 gs=0.159)
    Legalizer API calls during this step: 279 succeeded with high effort: 279 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:01.5 real=0:00:01.4)
  Stage::Reducing Power done. (took cpu=0:00:04.4 real=0:00:04.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.5 real=0:00:00.5)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.081ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 376 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
          sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
          misc counts      : r=1, pp=0
          cell areas       : b=849.186um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=849.186um^2
          cell capacitance : b=0.140pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.140pF
          sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.689pF, leaf=2.261pF, total=2.950pF
          wire lengths     : top=0.000um, trunk=5117.140um, leaf=15389.903um, total=20507.043um
          hp wire lengths  : top=0.000um, trunk=3808.220um, leaf=9384.410um, total=13192.630um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=93 avg=0.081ns sd=0.015ns min=0.040ns max=0.100ns {12 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
          Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.005ns min=0.074ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 101 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 268 CLKBUFX3: 77 CLKBUFX2: 29 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=374, i=0, icg=0, dcg=0, l=0, total=374
          sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
          misc counts      : r=1, pp=0
          cell areas       : b=848.502um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=848.502um^2
          cell capacitance : b=0.140pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.140pF
          sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.689pF, leaf=2.261pF, total=2.950pF
          wire lengths     : top=0.000um, trunk=5116.745um, leaf=15390.308um, total=20507.053um
          hp wire lengths  : top=0.000um, trunk=3808.220um, leaf=9384.410um, total=13192.630um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=93 avg=0.081ns sd=0.015ns min=0.040ns max=0.100ns {12 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
          Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 266 CLKBUFX3: 79 CLKBUFX2: 29 
        Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.6 real=0:00:00.6)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
          sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
          misc counts      : r=1, pp=0
          cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
          cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
          sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
          wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
          hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
          Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
          sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
          misc counts      : r=1, pp=0
          cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
          cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
          sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
          wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
          hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
          Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
      cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
      wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
      hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.8 real=0:00:01.8)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
    sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
    misc counts      : r=1, pp=0
    cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
    cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
    sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
    wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
    hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
    Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraints.sdc: insertion delay [min=0.467, max=0.562], skew [0.096 vs 0.102]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraints.sdc: insertion delay [min=0.467, max=0.562], skew [0.096 vs 0.102]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
      cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
      wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
      hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraints.sdc: insertion delay [min=0.467, max=0.562], skew [0.096 vs 0.102]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraints.sdc: insertion delay [min=0.467, max=0.562], skew [0.096 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
          sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
          misc counts      : r=1, pp=0
          cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
          cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
          sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
          wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
          hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
          Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
      cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
      wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
      hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraints.sdc: insertion delay [min=0.467, max=0.562], skew [0.096 vs 0.102]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraints.sdc: insertion delay [min=0.467, max=0.562], skew [0.096 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.5 real=0:00:00.5)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
      cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
      wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
      hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraints.sdc: insertion delay [min=0.467, max=0.562], skew [0.096 vs 0.102]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraints.sdc: insertion delay [min=0.467, max=0.562], skew [0.096 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
      cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
      wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
      hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraints.sdc: insertion delay [min=0.467, max=0.562, avg=0.534, sd=0.025], skew [0.096 vs 0.102], 100% {0.467, 0.562} (wid=0.054 ws=0.048) (gid=0.538 gs=0.079)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraints.sdc: insertion delay [min=0.467, max=0.562, avg=0.534, sd=0.025], skew [0.096 vs 0.102], 100% {0.467, 0.562} (wid=0.054 ws=0.048) (gid=0.538 gs=0.079)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:03.0 real=0:00:03.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats before polishing:
    cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
    sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
    misc counts      : r=1, pp=0
    cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
    cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
    sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
    wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
    hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
    Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
  Primary reporting skew groups before polishing:
    skew_group clk/constraints.sdc: insertion delay [min=0.466, max=0.563], skew [0.097 vs 0.102]
  Skew group summary before polishing:
    skew_group clk/constraints.sdc: insertion delay [min=0.466, max=0.563], skew [0.097 vs 0.102]
  Merging balancing drivers for power...
    Tried: 378 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
      cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
      wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
      hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraints.sdc: insertion delay [min=0.466, max=0.563], skew [0.097 vs 0.102]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraints.sdc: insertion delay [min=0.466, max=0.563], skew [0.097 vs 0.102]
    Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
      cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.690pF, leaf=2.261pF, total=2.951pF
      wire lengths     : top=0.000um, trunk=5122.135um, leaf=15390.308um, total=20512.443um
      hp wire lengths  : top=0.000um, trunk=3819.970um, leaf=9384.410um, total=13204.380um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=95 avg=0.080ns sd=0.017ns min=0.025ns max=0.100ns {14 <= 0.060ns, 25 <= 0.080ns, 24 <= 0.090ns, 16 <= 0.095ns, 16 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 103 <= 0.090ns, 98 <= 0.095ns, 80 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraints.sdc: insertion delay [min=0.466, max=0.563, avg=0.533, sd=0.025], skew [0.097 vs 0.102], 100% {0.466, 0.563} (wid=0.054 ws=0.048) (gid=0.537 gs=0.078)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraints.sdc: insertion delay [min=0.466, max=0.563, avg=0.533, sd=0.025], skew [0.097 vs 0.102], 100% {0.466, 0.563} (wid=0.054 ws=0.048) (gid=0.537 gs=0.078)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        Legalizer API calls during this step: 2525 succeeded with high effort: 2525 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:02.2 real=0:00:02.2)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 5264 succeeded with high effort: 5264 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:06.7 real=0:00:06.7)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        Legalizer API calls during this step: 2267 succeeded with high effort: 2267 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:02.0 real=0:00:02.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 5264 succeeded with high effort: 5264 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:05.8 real=0:00:05.8)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=852.264um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=852.264um^2
      cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.605pF, leaf=2.242pF, total=2.847pF
      wire lengths     : top=0.000um, trunk=4481.863um, leaf=15253.094um, total=19734.957um
      hp wire lengths  : top=0.000um, trunk=3404.130um, leaf=9511.090um, total=12915.220um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=3, worst=[0.001ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=95 avg=0.073ns sd=0.016ns min=0.026ns max=0.100ns {21 <= 0.060ns, 38 <= 0.080ns, 22 <= 0.090ns, 8 <= 0.095ns, 4 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=282 avg=0.091ns sd=0.004ns min=0.079ns max=0.101ns {0 <= 0.060ns, 1 <= 0.080ns, 114 <= 0.090ns, 95 <= 0.095ns, 71 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 266 CLKBUFX3: 80 CLKBUFX2: 30 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraints.sdc: insertion delay [min=0.458, max=0.547, avg=0.512, sd=0.023], skew [0.089 vs 0.102], 100% {0.458, 0.547} (wid=0.050 ws=0.045) (gid=0.522 gs=0.089)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraints.sdc: insertion delay [min=0.458, max=0.547, avg=0.512, sd=0.023], skew [0.089 vs 0.102], 100% {0.458, 0.547} (wid=0.050 ws=0.045) (gid=0.522 gs=0.089)
    Legalizer API calls during this step: 15320 succeeded with high effort: 15320 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:17.3 real=0:00:17.3)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Initial gate capacitance is (rise=1.068pF fall=0.944pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=1.066pF fall=0.942pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=841.662um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=841.662um^2
      cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.606pF, leaf=2.242pF, total=2.848pF
      wire lengths     : top=0.000um, trunk=4489.633um, leaf=15252.974um, total=19742.607um
      hp wire lengths  : top=0.000um, trunk=3404.130um, leaf=9511.090um, total=12915.220um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=95 avg=0.077ns sd=0.017ns min=0.026ns max=0.100ns {17 <= 0.060ns, 24 <= 0.080ns, 29 <= 0.090ns, 16 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.101ns {0 <= 0.060ns, 1 <= 0.080ns, 107 <= 0.090ns, 94 <= 0.095ns, 79 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 246 CLKBUFX3: 89 CLKBUFX2: 41 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraints.sdc: insertion delay [min=0.457, max=0.556, avg=0.524, sd=0.023], skew [0.099 vs 0.102], 100% {0.457, 0.556} (wid=0.050 ws=0.044) (gid=0.528 gs=0.079)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraints.sdc: insertion delay [min=0.457, max=0.556, avg=0.524, sd=0.023], skew [0.099 vs 0.102], 100% {0.457, 0.556} (wid=0.050 ws=0.044) (gid=0.528 gs=0.079)
    Legalizer API calls during this step: 793 succeeded with high effort: 793 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.1 real=0:00:01.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=841.662um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=841.662um^2
      cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.606pF, leaf=2.242pF, total=2.848pF
      wire lengths     : top=0.000um, trunk=4489.633um, leaf=15252.974um, total=19742.607um
      hp wire lengths  : top=0.000um, trunk=3404.130um, leaf=9511.090um, total=12915.220um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=95 avg=0.077ns sd=0.017ns min=0.026ns max=0.100ns {17 <= 0.060ns, 24 <= 0.080ns, 29 <= 0.090ns, 16 <= 0.095ns, 8 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.101ns {0 <= 0.060ns, 1 <= 0.080ns, 107 <= 0.090ns, 94 <= 0.095ns, 79 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 246 CLKBUFX3: 89 CLKBUFX2: 41 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraints.sdc: insertion delay [min=0.457, max=0.556, avg=0.524, sd=0.023], skew [0.099 vs 0.102], 100% {0.457, 0.556} (wid=0.050 ws=0.044) (gid=0.528 gs=0.079)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraints.sdc: insertion delay [min=0.457, max=0.556, avg=0.524, sd=0.023], skew [0.099 vs 0.102], 100% {0.457, 0.556} (wid=0.050 ws=0.044) (gid=0.528 gs=0.079)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 464 succeeded with high effort: 464 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=377, filtered=377, permitted=376, cannotCompute=46, computed=330, moveTooSmall=872, resolved=0, predictFail=91, currentlyIllegal=0, legalizationFail=18, legalizedMoveTooSmall=116, ignoredLeafDriver=0, worse=664, accepted=45
        Max accepted move=26.920um, total accepted move=263.880um, average move=5.864um
        Move for wirelength. considered=377, filtered=377, permitted=376, cannotCompute=49, computed=327, moveTooSmall=877, resolved=0, predictFail=104, currentlyIllegal=0, legalizationFail=16, legalizedMoveTooSmall=133, ignoredLeafDriver=0, worse=705, accepted=13
        Max accepted move=11.860um, total accepted move=78.720um, average move=6.055um
        Move for wirelength. considered=377, filtered=377, permitted=376, cannotCompute=50, computed=326, moveTooSmall=886, resolved=0, predictFail=107, currentlyIllegal=0, legalizationFail=17, legalizedMoveTooSmall=132, ignoredLeafDriver=0, worse=722, accepted=3
        Max accepted move=3.620um, total accepted move=10.150um, average move=3.383um
        Legalizer API calls during this step: 2886 succeeded with high effort: 2886 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:03.9 real=0:00:03.9)
      Global shorten wires A1...
        Legalizer API calls during this step: 466 succeeded with high effort: 466 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=377, filtered=377, permitted=376, cannotCompute=359, computed=17, moveTooSmall=531, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=12, accepted=2
        Max accepted move=9.130um, total accepted move=12.840um, average move=6.420um
        Move for wirelength. considered=377, filtered=377, permitted=376, cannotCompute=361, computed=15, moveTooSmall=530, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=12, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires B...
        Legalizer API calls during this step: 1821 succeeded with high effort: 1821 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.6 real=0:00:00.6)
      Move For Wirelength - branch...
        Move for wirelength. considered=377, filtered=377, permitted=376, cannotCompute=0, computed=376, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=379, accepted=9
        Max accepted move=1.200um, total accepted move=4.400um, average move=0.488um
        Move for wirelength. considered=377, filtered=377, permitted=376, cannotCompute=366, computed=10, moveTooSmall=0, resolved=0, predictFail=538, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=10, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 401 succeeded with high effort: 401 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.4 real=0:00:00.4)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
        sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
        misc counts      : r=1, pp=0
        cell areas       : b=841.662um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=841.662um^2
        cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
        sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.594pF, leaf=2.242pF, total=2.835pF
        wire lengths     : top=0.000um, trunk=4378.199um, leaf=15250.362um, total=19628.561um
        hp wire lengths  : top=0.000um, trunk=3355.710um, leaf=9531.190um, total=12886.900um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=95 avg=0.077ns sd=0.016ns min=0.026ns max=0.100ns {16 <= 0.060ns, 33 <= 0.080ns, 25 <= 0.090ns, 12 <= 0.095ns, 9 <= 0.100ns}
        Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.101ns {0 <= 0.060ns, 1 <= 0.080ns, 107 <= 0.090ns, 98 <= 0.095ns, 75 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 246 CLKBUFX3: 89 CLKBUFX2: 41 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/constraints.sdc: insertion delay [min=0.459, max=0.558, avg=0.525, sd=0.024], skew [0.099 vs 0.102], 100% {0.459, 0.558} (wid=0.051 ws=0.046) (gid=0.528 gs=0.078)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/constraints.sdc: insertion delay [min=0.459, max=0.558, avg=0.525, sd=0.024], skew [0.099 vs 0.102], 100% {0.459, 0.558} (wid=0.051 ws=0.046) (gid=0.528 gs=0.078)
      Legalizer API calls during this step: 6078 succeeded with high effort: 6078 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:05.7 real=0:00:05.7)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 378 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 376 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=841.662um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=841.662um^2
      cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.594pF, leaf=2.242pF, total=2.835pF
      wire lengths     : top=0.000um, trunk=4378.199um, leaf=15250.362um, total=19628.561um
      hp wire lengths  : top=0.000um, trunk=3355.710um, leaf=9531.190um, total=12886.900um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=95 avg=0.077ns sd=0.016ns min=0.026ns max=0.100ns {16 <= 0.060ns, 33 <= 0.080ns, 25 <= 0.090ns, 12 <= 0.095ns, 9 <= 0.100ns}
      Leaf  : target=0.100ns count=282 avg=0.092ns sd=0.004ns min=0.079ns max=0.101ns {0 <= 0.060ns, 1 <= 0.080ns, 107 <= 0.090ns, 98 <= 0.095ns, 75 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 246 CLKBUFX3: 89 CLKBUFX2: 41 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraints.sdc: insertion delay [min=0.459, max=0.558, avg=0.525, sd=0.024], skew [0.099 vs 0.102], 100% {0.459, 0.558} (wid=0.051 ws=0.046) (gid=0.528 gs=0.078)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraints.sdc: insertion delay [min=0.459, max=0.558, avg=0.525, sd=0.024], skew [0.099 vs 0.102], 100% {0.459, 0.558} (wid=0.051 ws=0.046) (gid=0.528 gs=0.078)
    Legalizer API calls during this step: 6078 succeeded with high effort: 6078 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:06.5 real=0:00:06.4)
  Total capacitance is (rise=3.901pF fall=3.778pF), of which (rise=2.835pF fall=2.835pF) is wire, and (rise=1.066pF fall=0.942pF) is gate.
  Stage::Polishing done. (took cpu=0:00:25.9 real=0:00:25.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 376 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:23:40 mem=2591.4M) ***
Total net bbox length = 7.365e+05 (3.414e+05 3.951e+05) (ext = 1.934e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2591.4MB
Summary Report:
Instances move: 0 (out of 43666 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.365e+05 (3.414e+05 3.951e+05) (ext = 1.934e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2591.4MB
*** Finished refinePlace (0:23:40 mem=2591.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4780).
  Restoring pStatusCts on 376 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Implementation done. (took cpu=0:00:34.0 real=0:00:33.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       377 (unrouted=377, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45944 (unrouted=2, trialRouted=45942, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 377 nets for routing of which 377 have one or more fixed wires.
(ccopt eGR): Start to route 377 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8916 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8916
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 46319 nets ( ignored 45942 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 377 clock nets ( 377 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 377
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 377 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.944954e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.982232e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.021391e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.060550e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.099709e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 8 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.180079e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  150548 
[NR-eGR]  Metal2   (2V)        191219  200722 
[NR-eGR]  Metal3   (3H)        232792   34710 
[NR-eGR]  Metal4   (4V)        133588   19525 
[NR-eGR]  Metal5   (5H)         89391    9864 
[NR-eGR]  Metal6   (6V)         69222    5572 
[NR-eGR]  Metal7   (7H)         47331    2956 
[NR-eGR]  Metal8   (8V)         55423    1180 
[NR-eGR]  Metal9   (9H)         21716     390 
[NR-eGR]  Metal10  (10V)        11681      82 
[NR-eGR]  Metal11  (11H)         2449       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       854813  425549 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 736453um
[NR-eGR] Total length: 854813um, number of vias: 425549
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 20232um, number of vias: 13193
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5156 
[NR-eGR]  Metal2   (2V)          5817   6368 
[NR-eGR]  Metal3   (3H)          9977   1668 
[NR-eGR]  Metal4   (4V)          4438      1 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        20232  13193 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13487um
[NR-eGR] Total length: 20232um, number of vias: 13193
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 20232um, number of vias: 13193
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.08 sec, Real: 1.07 sec, Curr Mem: 2591.78 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:01.2 real=0:00:01.2)
      Routing using eGR only done.
Net route status summary:
  Clock:       377 (unrouted=0, trialRouted=0, noStatus=0, routed=377, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45944 (unrouted=2, trialRouted=45942, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.4 real=0:00:01.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'neural_nw_inference' of instances=43666 and nets=46321 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2591.781M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
    Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.5)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for max_delay:setup.late...
        Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
          sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
          misc counts      : r=1, pp=0
          cell areas       : b=841.662um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=841.662um^2
          cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
          sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.612pF, leaf=2.359pF, total=2.971pF
          wire lengths     : top=0.000um, trunk=4463.405um, leaf=15768.630um, total=20232.035um
          hp wire lengths  : top=0.000um, trunk=3355.710um, leaf=9531.190um, total=12886.900um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=46, worst=[0.012ns, 0.011ns, 0.010ns, 0.008ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.005ns, ...]} avg=0.003ns sd=0.003ns sum=0.134ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=95 avg=0.078ns sd=0.017ns min=0.027ns max=0.111ns {16 <= 0.060ns, 32 <= 0.080ns, 24 <= 0.090ns, 9 <= 0.095ns, 7 <= 0.100ns} {3 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Leaf  : target=0.100ns count=282 avg=0.095ns sd=0.005ns min=0.081ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 53 <= 0.090ns, 95 <= 0.095ns, 95 <= 0.100ns} {35 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 246 CLKBUFX3: 89 CLKBUFX2: 41 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraints.sdc: insertion delay [min=0.462, max=0.561, avg=0.529, sd=0.025], skew [0.099 vs 0.102], 100% {0.462, 0.561} (wid=0.051 ws=0.046) (gid=0.537 gs=0.086)
        Skew group summary eGRPC initial state:
          skew_group clk/constraints.sdc: insertion delay [min=0.462, max=0.561, avg=0.529, sd=0.025], skew [0.099 vs 0.102], 100% {0.462, 0.561} (wid=0.051 ws=0.046) (gid=0.537 gs=0.086)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         7
            Processed:             7
            Moved (slew improved): 2
            Moved (slew fixed):    2
            Not moved:             3
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
            sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
            misc counts      : r=1, pp=0
            cell areas       : b=841.662um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=841.662um^2
            cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
            sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.614pF, leaf=2.359pF, total=2.972pF
            wire lengths     : top=0.000um, trunk=4463.405um, leaf=15768.630um, total=20232.035um
            hp wire lengths  : top=0.000um, trunk=3353.220um, leaf=9531.190um, total=12884.410um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=44, worst=[0.012ns, 0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, ...]} avg=0.003ns sd=0.002ns sum=0.113ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=95 avg=0.078ns sd=0.017ns min=0.027ns max=0.108ns {15 <= 0.060ns, 31 <= 0.080ns, 25 <= 0.090ns, 11 <= 0.095ns, 8 <= 0.100ns} {3 <= 0.105ns, 2 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=282 avg=0.095ns sd=0.005ns min=0.081ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 53 <= 0.090ns, 95 <= 0.095ns, 95 <= 0.100ns} {35 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 246 CLKBUFX3: 89 CLKBUFX2: 41 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/constraints.sdc: insertion delay [min=0.462, max=0.561], skew [0.099 vs 0.102]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/constraints.sdc: insertion delay [min=0.462, max=0.561], skew [0.099 vs 0.102]
          Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 1, numUnchanged = 39, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 330, numSkippedDueToCloseToSkewTarget = 7
          CCOpt-eGRPC Downsizing: considered: 40, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 40, unsuccessful: 0, sized: 1
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
            sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
            misc counts      : r=1, pp=0
            cell areas       : b=841.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=841.320um^2
            cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
            sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.614pF, leaf=2.359pF, total=2.972pF
            wire lengths     : top=0.000um, trunk=4463.405um, leaf=15768.630um, total=20232.035um
            hp wire lengths  : top=0.000um, trunk=3353.220um, leaf=9531.190um, total=12884.410um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=44, worst=[0.012ns, 0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, ...]} avg=0.003ns sd=0.002ns sum=0.113ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=95 avg=0.079ns sd=0.017ns min=0.027ns max=0.108ns {15 <= 0.060ns, 30 <= 0.080ns, 26 <= 0.090ns, 11 <= 0.095ns, 8 <= 0.100ns} {3 <= 0.105ns, 2 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=282 avg=0.095ns sd=0.005ns min=0.081ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 53 <= 0.090ns, 95 <= 0.095ns, 95 <= 0.100ns} {35 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 245 CLKBUFX3: 90 CLKBUFX2: 41 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraints.sdc: insertion delay [min=0.462, max=0.561], skew [0.099 vs 0.102]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraints.sdc: insertion delay [min=0.462, max=0.561], skew [0.099 vs 0.102]
          Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.4 real=0:00:00.4)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 377, tested: 377, violation detected: 44, violation ignored (due to small violation): 24, cannot run: 0, attempted: 20, unsuccessful: 0, sized: 15
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          -----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              3 [15.0%]            3 (100.0%)           0            0                    3 (100.0%)           0 (0.0%)
          leaf              17 [85.0%]           12 (70.6%)            0            0                   12 (70.6%)            5 (29.4%)
          -----------------------------------------------------------------------------------------------------------------------------
          Total             20 [100.0%]          15 (75.0%)            0            0                   15 (75.0%)            5 (25.0%)
          -----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 15, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 5.130um^2 (0.610%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
            sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
            misc counts      : r=1, pp=0
            cell areas       : b=846.450um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=846.450um^2
            cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
            sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.614pF, leaf=2.359pF, total=2.972pF
            wire lengths     : top=0.000um, trunk=4463.405um, leaf=15768.630um, total=20232.035um
            hp wire lengths  : top=0.000um, trunk=3353.220um, leaf=9531.190um, total=12884.410um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=29, worst=[0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.037ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=95 avg=0.078ns sd=0.016ns min=0.027ns max=0.100ns {15 <= 0.060ns, 30 <= 0.080ns, 29 <= 0.090ns, 11 <= 0.095ns, 8 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=282 avg=0.094ns sd=0.005ns min=0.081ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 64 <= 0.090ns, 98 <= 0.095ns, 93 <= 0.100ns} {27 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 260 CLKBUFX3: 75 CLKBUFX2: 41 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/constraints.sdc: insertion delay [min=0.462, max=0.561], skew [0.099 vs 0.102]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/constraints.sdc: insertion delay [min=0.462, max=0.561], skew [0.099 vs 0.102]
          Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=28, unsuccessful=0, alreadyClose=0, noImprovementFound=26, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=2
        Moving clock insts towards fanout done. (took cpu=0:00:00.8 real=0:00:00.8)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
          sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
          misc counts      : r=1, pp=0
          cell areas       : b=846.450um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=846.450um^2
          cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
          sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.614pF, leaf=2.359pF, total=2.973pF
          wire lengths     : top=0.000um, trunk=4474.185um, leaf=15768.630um, total=20242.815um
          hp wire lengths  : top=0.000um, trunk=3354.710um, leaf=9531.190um, total=12885.900um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=29, worst=[0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.001ns sd=0.001ns sum=0.037ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=95 avg=0.078ns sd=0.016ns min=0.027ns max=0.100ns {15 <= 0.060ns, 30 <= 0.080ns, 29 <= 0.090ns, 11 <= 0.095ns, 8 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Leaf  : target=0.100ns count=282 avg=0.094ns sd=0.005ns min=0.081ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 64 <= 0.090ns, 98 <= 0.095ns, 93 <= 0.100ns} {27 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 260 CLKBUFX3: 75 CLKBUFX2: 41 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraints.sdc: insertion delay [min=0.462, max=0.561, avg=0.532, sd=0.025], skew [0.099 vs 0.102], 100% {0.462, 0.561} (wid=0.051 ws=0.046) (gid=0.538 gs=0.087)
        Skew group summary before routing clock trees:
          skew_group clk/constraints.sdc: insertion delay [min=0.462, max=0.561, avg=0.532, sd=0.025], skew [0.099 vs 0.102], 100% {0.462, 0.561} (wid=0.051 ws=0.046) (gid=0.538 gs=0.087)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 376 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:23:46 mem=2630.0M) ***
Total net bbox length = 7.365e+05 (3.414e+05 3.951e+05) (ext = 1.934e+03)
Move report: Detail placement moves 886 insts, mean move: 0.74 um, max move: 4.02 um 
	Max move on inst (g179042): (-19.10, 41.04) --> (-18.50, 44.46)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2630.0MB
Summary Report:
Instances move: 886 (out of 43666 movable)
Instances flipped: 0
Mean displacement: 0.74 um
Max displacement: 4.02 um (Instance: g179042) (-19.1, 41.04) -> (-18.5, 44.46)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 7.368e+05 (3.416e+05 3.952e+05) (ext = 1.934e+03)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2630.0MB
*** Finished refinePlace (0:23:49 mem=2630.0M) ***
  ClockRefiner summary
  All clock instances: Moved 150, flipped 11 and cell swapped 0 (out of a total of 4780).
  The largest move was 2.51 um for a3_reg[6][57].
  Restoring pStatusCts on 376 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.1 real=0:00:03.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:08.8 real=0:00:08.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       377 (unrouted=0, trialRouted=0, noStatus=0, routed=377, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45944 (unrouted=2, trialRouted=45942, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 377 nets for routing of which 377 have one or more fixed wires.
(ccopt eGR): Start to route 377 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8916 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8916
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 46319 nets ( ignored 45942 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 377 clock nets ( 377 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 377
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 377 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.945638e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 12 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.995399e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 12 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.047896e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 12 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.100393e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 12 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.152890e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 11 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.261304e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  150548 
[NR-eGR]  Metal2   (2V)        191183  200711 
[NR-eGR]  Metal3   (3H)        232793   34721 
[NR-eGR]  Metal4   (4V)        133615   19525 
[NR-eGR]  Metal5   (5H)         89391    9864 
[NR-eGR]  Metal6   (6V)         69222    5572 
[NR-eGR]  Metal7   (7H)         47331    2956 
[NR-eGR]  Metal8   (8V)         55423    1180 
[NR-eGR]  Metal9   (9H)         21716     390 
[NR-eGR]  Metal10  (10V)        11681      82 
[NR-eGR]  Metal11  (11H)         2449       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       854805  425549 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 736805um
[NR-eGR] Total length: 854805um, number of vias: 425549
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 20225um, number of vias: 13193
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5156 
[NR-eGR]  Metal2   (2V)          5781   6357 
[NR-eGR]  Metal3   (3H)          9978   1679 
[NR-eGR]  Metal4   (4V)          4466      1 
[NR-eGR]  Metal5   (5H)             0      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        20225  13193 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13491um
[NR-eGR] Total length: 20225um, number of vias: 13193
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 20225um, number of vias: 13193
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.05 sec, Real: 1.06 sec, Curr Mem: 2592.37 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.2 real=0:00:01.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 377 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/14 12:33:46, mem=1956.8M)

globalDetailRoute

#Start globalDetailRoute on Sun Apr 14 12:33:46 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=377)
#num needed restored net=0
#need_extraction net=0 (total=46321)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 20225 um.
#Total half perimeter of net bounding box = 13787 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 5781 um.
#Total wire length on LAYER Metal3 = 9978 um.
#Total wire length on LAYER Metal4 = 4466 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 13193
#Up-Via Summary (total 13193):
#           
#-----------------------
# Metal1           5156
# Metal2           6357
# Metal3           1679
# Metal4              1
#-----------------------
#                 13193 
#
#Start routing data preparation on Sun Apr 14 12:33:47 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 46319 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1968.19 (MB), peak = 2359.42 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1973.35 (MB), peak = 2359.42 (MB)
#Data initialization: cpu:00:00:12, real:00:00:12, mem:1.9 GB, peak:2.3 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#    32445 ( 2         pin),   6887 ( 3         pin),   2128 ( 4         pin),
#     1371 ( 5         pin),    690 ( 6         pin),    415 ( 7         pin),
#      252 ( 8         pin),    237 ( 9         pin),   1294 (10-19      pin),
#      229 (20-29      pin),    217 (30-39      pin),     73 (40-49      pin),
#       43 (50-59      pin),     20 (60-69      pin),     18 (70-79      pin),
#        0 (>=2000     pin).
#Total: 46321 nets, 46319 non-trivial nets, 377 fully global routed, 377 clocks,
#       377 nets have extra space, 377 nets have layer range,
#       377 nets have weight, 377 nets have avoid detour,
#       377 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      377 ( 0.8%)
#
#377 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.3 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    5156( 23%)
#Metal2        0    5630    5630( 28%)   15907( 70%)
#Metal3    10129       0   10129( 50%)    1679(  7%)
#Metal4        0    4465    4465( 22%)       1(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#          10129   10095   20224         22743      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        0       0       0(  0%)    5156( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    6649    6649( 32%)    7161( 53%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     9912       0    9912( 47%)    1216(  9%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    4311    4311( 21%)       1(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           9913   10961   20874         13534             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 18.29 (MB)
#Total memory = 2015.28 (MB)
#Peak memory = 2359.42 (MB)
#End Line Assignment: cpu:00:00:02, real:00:00:03, mem:2.0 GB, peak:2.3 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 8810
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 3173 ( 36.0%)
#  Total number of shifted segments     =  105 (  1.2%)
#  Average movement of shifted segments =    3.64 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 19477 um.
#Total half perimeter of net bounding box = 13787 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 5252 um.
#Total wire length on LAYER Metal3 = 9913 um.
#Total wire length on LAYER Metal4 = 4311 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 13534
#Up-Via Summary (total 13534):
#           
#-----------------------
# Metal1           5156
# Metal2           7161
# Metal3           1216
# Metal4              1
#-----------------------
#                 13534 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 47.20 (MB)
#Total memory = 2006.36 (MB)
#Peak memory = 2359.42 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 2004.84 (MB), peak = 2359.42 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 21404 um.
#Total half perimeter of net bounding box = 13787 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3334 um.
#Total wire length on LAYER Metal3 = 11469 um.
#Total wire length on LAYER Metal4 = 6601 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 13195
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 13193 (100.0%)
#Up-Via Summary (total 13195):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          5163 (100.0%)         2 (  0.0%)       5165
# Metal2          5215 (100.0%)         0 (  0.0%)       5215
# Metal3          2814 (100.0%)         0 (  0.0%)       2814
# Metal4             1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                13193 (100.0%)         2 (  0.0%)      13195 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = -1.59 (MB)
#Total memory = 2004.86 (MB)
#Peak memory = 2359.42 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = -1.50 (MB)
#Total memory = 2004.87 (MB)
#Peak memory = 2359.42 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:41
#Increased memory = 48.16 (MB)
#Total memory = 2005.08 (MB)
#Peak memory = 2359.42 (MB)
#Number of warnings = 0
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr 14 12:34:27 2024
#
% End globalDetailRoute (date=04/14 12:34:27, total cpu=0:00:41.3, real=0:00:41.0, peak res=2040.7M, current mem=2000.9M)
        NanoRoute done. (took cpu=0:00:41.4 real=0:00:41.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 377 net(s)
Set FIXED placed status on 376 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2619.29 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 9798 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9798
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 377  Num Prerouted Wires = 14252
[NR-eGR] Read 46319 nets ( ignored 377 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 45942
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45942 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.020892e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       212( 0.31%)         3( 0.00%)   ( 0.31%) 
[NR-eGR]  Metal3 ( 3)       118( 0.17%)         2( 0.00%)   ( 0.17%) 
[NR-eGR]  Metal4 ( 4)        23( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       360( 0.05%)         5( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  150557 
[NR-eGR]  Metal2   (2V)        191130  199795 
[NR-eGR]  Metal3   (3H)        232578   35569 
[NR-eGR]  Metal4   (4V)        132274   19911 
[NR-eGR]  Metal5   (5H)         90951    9923 
[NR-eGR]  Metal6   (6V)         70155    5556 
[NR-eGR]  Metal7   (7H)         47743    2939 
[NR-eGR]  Metal8   (8V)         55088    1207 
[NR-eGR]  Metal9   (9H)         22300     385 
[NR-eGR]  Metal10  (10V)        12253      58 
[NR-eGR]  Metal11  (11H)         1964       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       856437  425900 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 736805um
[NR-eGR] Total length: 856437um, number of vias: 425900
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.51 sec, Real: 2.50 sec, Curr Mem: 2643.53 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.6 real=0:00:02.6)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       377 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=377, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45944 (unrouted=2, trialRouted=45942, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:45.5 real=0:00:45.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'neural_nw_inference' of instances=43666 and nets=46321 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2621.531M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after routing clock trees:
    cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
    sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
    misc counts      : r=1, pp=0
    cell areas       : b=846.450um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=846.450um^2
    cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
    sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.611pF, leaf=2.418pF, total=3.029pF
    wire lengths     : top=0.000um, trunk=4500.625um, leaf=16903.320um, total=21403.945um
    hp wire lengths  : top=0.000um, trunk=3354.710um, leaf=9534.460um, total=12889.170um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=59, worst=[0.011ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.008ns, 0.007ns, 0.007ns, 0.006ns, 0.006ns, ...]} avg=0.003ns sd=0.002ns sum=0.204ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=95 avg=0.078ns sd=0.017ns min=0.026ns max=0.108ns {16 <= 0.060ns, 31 <= 0.080ns, 26 <= 0.090ns, 10 <= 0.095ns, 9 <= 0.100ns} {2 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=282 avg=0.095ns sd=0.005ns min=0.081ns max=0.111ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 97 <= 0.095ns, 82 <= 0.100ns} {46 <= 0.105ns, 9 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 260 CLKBUFX3: 75 CLKBUFX2: 41 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraints.sdc: insertion delay [min=0.463, max=0.568, avg=0.531, sd=0.025], skew [0.105 vs 0.102*], 99.6% {0.463, 0.565} (wid=0.051 ws=0.046) (gid=0.540 gs=0.088)
  Skew group summary after routing clock trees:
    skew_group clk/constraints.sdc: insertion delay [min=0.463, max=0.568, avg=0.531, sd=0.025], skew [0.105 vs 0.102*], 99.6% {0.463, 0.565} (wid=0.051 ws=0.046) (gid=0.540 gs=0.088)
  CCOpt::Phase::Routing done. (took cpu=0:00:46.9 real=0:00:47.0)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.5)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 377, tested: 377, violation detected: 59, violation ignored (due to small violation): 0, cannot run: 0, attempted: 59, unsuccessful: 0, sized: 15
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      -----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              3 [5.1%]             3 (100.0%)           0            0                    3 (100.0%)           0 (0.0%)
      leaf              56 [94.9%]           12 (21.4%)            0            0                   12 (21.4%)           44 (78.6%)
      -----------------------------------------------------------------------------------------------------------------------------
      Total             59 [100.0%]          15 (25.4%)            0            0                   15 (25.4%)           44 (74.6%)
      -----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 15, Downsized: 0, Sized but same area: 0, Unchanged: 44, Area change: 5.130um^2 (0.606%)
      Max. move: 0.200um (CTS_ccl_a_buf_00075 and 41 others), Min. move: 0.000um, Avg. move: 0.010um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
        sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
        misc counts      : r=1, pp=0
        cell areas       : b=851.580um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=851.580um^2
        cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
        sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.611pF, leaf=2.418pF, total=3.029pF
        wire lengths     : top=0.000um, trunk=4500.625um, leaf=16903.320um, total=21403.945um
        hp wire lengths  : top=0.000um, trunk=3354.710um, leaf=9534.660um, total=12889.370um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=44, worst=[0.011ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, ...]} avg=0.003ns sd=0.002ns sum=0.150ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=95 avg=0.077ns sd=0.016ns min=0.026ns max=0.100ns {16 <= 0.060ns, 32 <= 0.080ns, 28 <= 0.090ns, 10 <= 0.095ns, 9 <= 0.100ns}
        Leaf  : target=0.100ns count=282 avg=0.094ns sd=0.006ns min=0.075ns max=0.111ns {0 <= 0.060ns, 1 <= 0.080ns, 59 <= 0.090ns, 97 <= 0.095ns, 81 <= 0.100ns} {37 <= 0.105ns, 6 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 273 CLKBUFX3: 64 CLKBUFX2: 39 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.568], skew [0.104 vs 0.102*]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.568], skew [0.104 vs 0.102*]
      Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 377, tested: 377, violation detected: 44, violation ignored (due to small violation): 0, cannot run: 0, attempted: 44, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              44 [100.0%]           0           0            0                    0 (0.0%)          44 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             44 [100.0%]           0           0            0                    0 (0.0%)          44 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 44, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=376, i=0, icg=0, dcg=0, l=0, total=376
        sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
        misc counts      : r=1, pp=0
        cell areas       : b=851.580um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=851.580um^2
        cell capacitance : b=0.139pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.139pF
        sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.611pF, leaf=2.418pF, total=3.029pF
        wire lengths     : top=0.000um, trunk=4500.625um, leaf=16903.320um, total=21403.945um
        hp wire lengths  : top=0.000um, trunk=3354.710um, leaf=9534.660um, total=12889.370um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=44, worst=[0.011ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, ...]} avg=0.003ns sd=0.002ns sum=0.150ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=95 avg=0.077ns sd=0.016ns min=0.026ns max=0.100ns {16 <= 0.060ns, 32 <= 0.080ns, 28 <= 0.090ns, 10 <= 0.095ns, 9 <= 0.100ns}
        Leaf  : target=0.100ns count=282 avg=0.094ns sd=0.006ns min=0.075ns max=0.111ns {0 <= 0.060ns, 1 <= 0.080ns, 59 <= 0.090ns, 97 <= 0.095ns, 81 <= 0.100ns} {37 <= 0.105ns, 6 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 273 CLKBUFX3: 64 CLKBUFX2: 39 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.568], skew [0.104 vs 0.102*]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.568], skew [0.104 vs 0.102*]
      Legalizer API calls during this step: 122 succeeded with high effort: 122 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 4 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 2, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 377, nets tested: 377, nets violation detected: 44, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 44, nets unsuccessful: 42, buffered: 2
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=380, i=0, icg=0, dcg=0, l=0, total=380
      sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
      misc counts      : r=1, pp=0
      cell areas       : b=859.104um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=859.104um^2
      cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
      sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.614pF, leaf=2.417pF, total=3.030pF
      wire lengths     : top=0.000um, trunk=4511.390um, leaf=16892.555um, total=21403.945um
      hp wire lengths  : top=0.000um, trunk=3367.040um, leaf=9534.840um, total=12901.880um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=42, worst=[0.011ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.003ns sd=0.003ns sum=0.140ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=97 avg=0.076ns sd=0.017ns min=0.026ns max=0.100ns {18 <= 0.060ns, 32 <= 0.080ns, 28 <= 0.090ns, 10 <= 0.095ns, 9 <= 0.100ns}
      Leaf  : target=0.100ns count=284 avg=0.094ns sd=0.006ns min=0.056ns max=0.111ns {1 <= 0.060ns, 3 <= 0.080ns, 60 <= 0.090ns, 97 <= 0.095ns, 81 <= 0.100ns} {36 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 271 CLKBUFX3: 70 CLKBUFX2: 39 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.574, avg=0.531, sd=0.025], skew [0.110 vs 0.102*], 99.4% {0.464, 0.566} (wid=0.051 ws=0.046) (gid=0.548 gs=0.097)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.574, avg=0.531, sd=0.025], skew [0.110 vs 0.102*], 99.4% {0.464, 0.566} (wid=0.051 ws=0.046) (gid=0.548 gs=0.097)
    Buffering to fix DRVs done. (took cpu=0:00:01.3 real=0:00:01.3)
    PostConditioning Fixing Skew by cell sizing...
      Resized 2 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk              3 [60.0%]            2 (66.7%)           0            0                    2 (66.7%)           1 (33.3%)
      leaf               2 [40.0%]            0                   0            0                    0 (0.0%)            2 (100.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total              5 [100.0%]           2 (40.0%)           0            0                    2 (40.0%)           3 (60.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.684um^2 (0.080%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=380, i=0, icg=0, dcg=0, l=0, total=380
        sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
        misc counts      : r=1, pp=0
        cell areas       : b=859.788um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=859.788um^2
        cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
        sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.614pF, leaf=2.417pF, total=3.030pF
        wire lengths     : top=0.000um, trunk=4511.390um, leaf=16892.555um, total=21403.945um
        hp wire lengths  : top=0.000um, trunk=3367.040um, leaf=9534.840um, total=12901.880um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=42, worst=[0.011ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.003ns sd=0.003ns sum=0.140ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=97 avg=0.076ns sd=0.017ns min=0.026ns max=0.100ns {19 <= 0.060ns, 32 <= 0.080ns, 26 <= 0.090ns, 11 <= 0.095ns, 9 <= 0.100ns}
        Leaf  : target=0.100ns count=284 avg=0.094ns sd=0.006ns min=0.056ns max=0.111ns {1 <= 0.060ns, 3 <= 0.080ns, 61 <= 0.090ns, 96 <= 0.095ns, 81 <= 0.100ns} {36 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 271 CLKBUFX3: 72 CLKBUFX2: 37 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.564, avg=0.530, sd=0.025], skew [0.100 vs 0.102], 100% {0.464, 0.564} (wid=0.051 ws=0.046) (gid=0.540 gs=0.092)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.564, avg=0.530, sd=0.025], skew [0.100 vs 0.102], 100% {0.464, 0.564} (wid=0.051 ws=0.046) (gid=0.540 gs=0.092)
      Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 380 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:24:40 mem=2621.7M) ***
Total net bbox length = 7.368e+05 (3.416e+05 3.952e+05) (ext = 1.934e+03)
Move report: Detail placement moves 20 insts, mean move: 0.63 um, max move: 2.91 um 
	Max move on inst (g182792): (172.30, -128.25) --> (173.50, -126.54)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2630.7MB
Summary Report:
Instances move: 20 (out of 43670 movable)
Instances flipped: 0
Mean displacement: 0.63 um
Max displacement: 2.91 um (Instance: g182792) (172.3, -128.25) -> (173.5, -126.54)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 7.368e+05 (3.416e+05 3.952e+05) (ext = 1.934e+03)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2630.7MB
*** Finished refinePlace (0:24:42 mem=2630.7M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4784).
    Restoring pStatusCts on 380 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.0 real=0:00:02.1)
  PostConditioning done.
Net route status summary:
  Clock:       381 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=381, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45944 (unrouted=2, trialRouted=45942, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after post-conditioning:
    cell counts      : b=380, i=0, icg=0, dcg=0, l=0, total=380
    sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
    misc counts      : r=1, pp=0
    cell areas       : b=859.788um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=859.788um^2
    cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
    sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.614pF, leaf=2.417pF, total=3.031pF
    wire lengths     : top=0.000um, trunk=4516.405um, leaf=16896.920um, total=21413.325um
    hp wire lengths  : top=0.000um, trunk=3367.040um, leaf=9534.840um, total=12901.880um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=42, worst=[0.011ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.003ns sd=0.003ns sum=0.140ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=97 avg=0.076ns sd=0.017ns min=0.026ns max=0.100ns {19 <= 0.060ns, 32 <= 0.080ns, 26 <= 0.090ns, 11 <= 0.095ns, 9 <= 0.100ns}
    Leaf  : target=0.100ns count=284 avg=0.094ns sd=0.006ns min=0.056ns max=0.111ns {1 <= 0.060ns, 3 <= 0.080ns, 61 <= 0.090ns, 96 <= 0.095ns, 81 <= 0.100ns} {36 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 271 CLKBUFX3: 72 CLKBUFX2: 37 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.564, avg=0.530, sd=0.025], skew [0.100 vs 0.102], 100% {0.464, 0.564} (wid=0.051 ws=0.046) (gid=0.540 gs=0.092)
  Skew group summary after post-conditioning:
    skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.564, avg=0.530, sd=0.025], skew [0.100 vs 0.102], 100% {0.464, 0.564} (wid=0.051 ws=0.046) (gid=0.540 gs=0.092)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.2 real=0:00:06.2)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    380     859.788       0.141
  Inverters                    0       0.000       0.000
  Integrated Clock Gates       0       0.000       0.000
  Discrete Clock Gates         0       0.000       0.000
  Clock Logic                  0       0.000       0.000
  All                        380     859.788       0.141
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             4404
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               4404
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4516.405
  Leaf      16896.920
  Total     21413.325
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       3367.040
  Leaf        9534.840
  Total      12901.880
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.141    0.614    0.755
  Leaf     0.927    2.417    3.344
  Total    1.068    3.031    4.099
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.927     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        42       0.003       0.003      0.140    [0.011, 0.009, 0.009, 0.008, 0.008, 0.007, 0.005, 0.004, 0.004, 0.004, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       97      0.076       0.017      0.026    0.100    {19 <= 0.060ns, 32 <= 0.080ns, 26 <= 0.090ns, 11 <= 0.095ns, 9 <= 0.100ns}                                      -
  Leaf        0.100      284      0.094       0.006      0.056    0.111    {1 <= 0.060ns, 3 <= 0.080ns, 61 <= 0.090ns, 96 <= 0.095ns, 81 <= 0.100ns}     {36 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     271      648.774
  CLKBUFX3    buffer      72      147.744
  CLKBUFX2    buffer      37       63.270
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/constraints.sdc    0.464     0.564     0.100       0.102         0.046           0.002           0.530        0.025     100% {0.464, 0.564}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/constraints.sdc    0.464     0.564     0.100       0.102         0.046           0.002           0.530        0.025     100% {0.464, 0.564}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 767 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------
  Half corner           Violation  Slew    Slew      Dont   Ideal  Target          Pin
                        amount     target  achieved  touch  net?   source          
                                                     net?                          
  ------------------------------------------------------------------------------------------------------
  max_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  a2_reg[28][15]/CK
  max_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  a2_reg[28][17]/CK
  max_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  a2_reg[29][9]/CK
  max_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  a2_reg[30][10]/CK
  max_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  a2_reg[31][10]/CK
  max_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  a2_reg[31][15]/CK
  max_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  a2_reg[32][15]/CK
  max_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  a2_reg[38][11]/CK
  max_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  a2_reg[38][12]/CK
  max_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  CTS_ccl_a_buf_00217/Y
  ------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2675.39)
Total number of fetched objects 46323
Total number of fetched objects 46323
End delay calculation. (MEM=2695.42 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2695.42 CPU=0:00:05.6 REAL=0:00:06.0)
	Clock: clk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.5298
	 Executing: set_clock_latency -source -early -max -rise -0.5298 [get_pins clk]
	Clock: clk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.5298
	 Executing: set_clock_latency -source -late -max -rise -0.5298 [get_pins clk]
	Clock: clk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.543593
	 Executing: set_clock_latency -source -early -max -fall -0.543593 [get_pins clk]
	Clock: clk, View: worst_case, Ideal Latency: 0, Propagated Latency: 0.543593
	 Executing: set_clock_latency -source -late -max -fall -0.543593 [get_pins clk]
	Clock: clk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.168399
	 Executing: set_clock_latency -source -early -min -rise -0.168399 [get_pins clk]
	Clock: clk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.168399
	 Executing: set_clock_latency -source -late -min -rise -0.168399 [get_pins clk]
	Clock: clk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.174931
	 Executing: set_clock_latency -source -early -min -fall -0.174931 [get_pins clk]
	Clock: clk, View: best_case, Ideal Latency: 0, Propagated Latency: 0.174931
	 Executing: set_clock_latency -source -late -min -fall -0.174931 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:10.8 real=0:00:10.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=380, i=0, icg=0, dcg=0, l=0, total=380
  sink counts      : regular=4404, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=4404
  misc counts      : r=1, pp=0
  cell areas       : b=859.788um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=859.788um^2
  cell capacitance : b=0.141pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.141pF
  sink capacitance : total=0.927pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.614pF, leaf=2.417pF, total=3.031pF
  wire lengths     : top=0.000um, trunk=4516.405um, leaf=16896.920um, total=21413.325um
  hp wire lengths  : top=0.000um, trunk=3367.040um, leaf=9534.840um, total=12901.880um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=42, worst=[0.011ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.003ns sd=0.003ns sum=0.140ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=97 avg=0.076ns sd=0.017ns min=0.026ns max=0.100ns {19 <= 0.060ns, 32 <= 0.080ns, 26 <= 0.090ns, 11 <= 0.095ns, 9 <= 0.100ns}
  Leaf  : target=0.100ns count=284 avg=0.094ns sd=0.006ns min=0.056ns max=0.111ns {1 <= 0.060ns, 3 <= 0.080ns, 61 <= 0.090ns, 96 <= 0.095ns, 81 <= 0.100ns} {36 <= 0.105ns, 5 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 271 CLKBUFX3: 72 CLKBUFX2: 37 
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.564, avg=0.530, sd=0.025], skew [0.100 vs 0.102], 100% {0.464, 0.564} (wid=0.051 ws=0.046) (gid=0.540 gs=0.092)
Skew group summary after update timingGraph:
  skew_group clk/constraints.sdc: insertion delay [min=0.464, max=0.564, avg=0.530, sd=0.025], skew [0.100 vs 0.102], 100% {0.464, 0.564} (wid=0.051 ws=0.046) (gid=0.540 gs=0.092)
Logging CTS constraint violations...
  Clock tree clk has 40 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00217 (a lib_cell CLKBUFX4) at (18.500,124.830), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00217/Y with a slew time target of 0.100ns. Achieved a slew time of 0.111ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00207 (a lib_cell CLKBUFX4) at (19.500,198.360), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00207/Y with a slew time target of 0.100ns. Achieved a slew time of 0.109ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX4) at (84.700,-123.120), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00005/Y with a slew time target of 0.100ns. Achieved a slew time of 0.109ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00018 (a lib_cell CLKBUFX4) at (132.900,-5.130), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00018/Y with a slew time target of 0.100ns. Achieved a slew time of 0.108ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00216 (a lib_cell CLKBUFX4) at (-25.500,174.420), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00216/Y with a slew time target of 0.100ns. Achieved a slew time of 0.108ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00253 (a lib_cell CLKBUFX4) at (53.500,95.760), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00253/Y with a slew time target of 0.100ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00132 (a lib_cell CLKBUFX4) at (-21.900,13.680), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00132/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00044 (a lib_cell CLKBUFX4) at (183.900,-75.240), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00044/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00115 (a lib_cell CLKBUFX4) at (-78.700,82.080), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00115/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00071 (a lib_cell CLKBUFX4) at (-166.500,162.450), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00071/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00116 (a lib_cell CLKBUFX4) at (-83.500,82.080), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00116/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00259 (a lib_cell CLKBUFX4) at (53.700,171.000), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00259/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00209 (a lib_cell CLKBUFX4) at (-10.500,153.900), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00209/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00050 (a lib_cell CLKBUFX4) at (129.900,-188.100), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00050/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00006 (a lib_cell CLKBUFX4) at (106.900,-133.380), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00006/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00221 (a lib_cell CLKBUFX4) at (21.500,188.100), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00221/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 17 slew violations below cell CTS_ccl_a_buf_00135 (a lib_cell CLKBUFX4) at (-37.300,47.880), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00135/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00206 (a lib_cell CLKBUFX4) at (-19.300,194.940), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00206/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00240 (a lib_cell CLKBUFX4) at (56.500,116.280), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00240/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00046 (a lib_cell CLKBUFX4) at (87.700,-34.200), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00046/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1007) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:11.1 real=0:00:11.0)
Runtime done. (took cpu=0:02:19 real=0:02:18)
Runtime Summary
===============
Clock Runtime:  (45%) Core CTS          62.40 (Init 3.81, Construction 14.62, Implementation 33.44, eGRPC 3.75, PostConditioning 4.13, Other 2.66)
Clock Runtime:  (40%) CTS services      56.52 (RefinePlace 9.41, EarlyGlobalClock 3.37, NanoRoute 41.42, ExtractRC 2.32, TimingAnalysis 0.00)
Clock Runtime:  (14%) Other CTS         19.44 (Init 3.48, CongRepair/EGR-DP 5.21, TimingUpdate 10.75, Other 0.00)
Clock Runtime: (100%) Total            138.35

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1985.5M, totSessionCpu=0:24:54 **
GigaOpt running with 1 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #2 [begin] : totSession cpu/real = 0:24:55.6/0:59:17.6 (0.4), mem = 2577.3M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2011.5M, totSessionCpu=0:24:58 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2595.3M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2593.32)
Total number of fetched objects 46323
End delay calculation. (MEM=2636.53 CPU=0:00:10.5 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2636.53 CPU=0:00:12.5 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.7 real=0:00:14.0 totSessionCpu=0:25:14 mem=2636.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.336  |  1.336  |  7.739  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    205 (443)     |   -0.192   |    205 (443)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.459%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 2030.5M, totSessionCpu=0:25:15 **
*** InitOpt #2 [finish] : cpu/real = 0:00:19.5/0:00:19.4 (1.0), totSession cpu/real = 0:25:15.0/0:59:36.9 (0.4), mem = 2602.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:25:17.7/0:59:39.6 (0.4), mem = 2606.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        381 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:25:19.2/0:59:41.1 (0.4), mem = 2816.3M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2816.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2816.3M) ***
*** Starting optimizing excluded clock nets MEM= 2816.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2816.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:25:19.3/0:59:41.2 (0.4), mem = 2816.3M
Info: 381 nets with fixed/cover wires excluded.
Info: 381 clock nets excluded from IPO operation.
*** DrvOpt #5 [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:25:22.2/0:59:44.1 (0.4), mem = 2722.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:25:23.5/0:59:45.4 (0.4), mem = 2722.3M
Info: 381 nets with fixed/cover wires excluded.
Info: 381 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1036|  2750|    -0.25|     0|     0|     0.00|     0|     0|     0|     0|     1.34|     0.00|       0|       0|       0| 47.46%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.45|     0.00|     858|       2|     254| 48.24%| 0:00:08.0|  2830.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.45|     0.00|       0|       0|       0| 48.24%| 0:00:00.0|  2830.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        381 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:09.0 real=0:00:09.0 mem=2830.3M) ***

*** Starting refinePlace (0:25:37 mem=2813.3M) ***
Total net bbox length = 7.382e+05 (3.422e+05 3.960e+05) (ext = 1.934e+03)
Move report: Detail placement moves 4530 insts, mean move: 2.10 um, max move: 30.70 um 
	Max move on inst (FE_OFC7924_n_16148): (-88.50, -111.15) --> (-74.90, -128.25)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2823.4MB
Summary Report:
Instances move: 4530 (out of 44150 movable)
Instances flipped: 0
Mean displacement: 2.10 um
Max displacement: 30.70 um (Instance: FE_OFC7924_n_16148) (-88.5, -111.15) -> (-74.9, -128.25)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 7.451e+05 (3.461e+05 3.990e+05) (ext = 1.934e+03)
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2823.4MB
*** Finished refinePlace (0:25:40 mem=2823.4M) ***
*** maximum move = 30.70 um ***
*** Finished re-routing un-routed nets (2814.4M) ***

*** Finish Physical Update (cpu=0:00:04.7 real=0:00:05.0 mem=2814.4M) ***
*** DrvOpt #6 [finish] : cpu/real = 0:00:18.1/0:00:18.1 (1.0), totSession cpu/real = 0:25:41.6/1:00:03.4 (0.4), mem = 2735.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 2150.4M, totSessionCpu=0:25:42 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 381 nets with fixed/cover wires excluded.
Info: 381 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:25:41.8/1:00:03.6 (0.4), mem = 2735.3M
*info: 381 clock nets excluded
*info: 381 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+--------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point            |
+--------+--------+---------+------------+--------+----------+---------+--------------------------------+
|   0.000|   0.000|   48.24%|   0:00:00.0| 2792.6M|worst_case|       NA| NA                             |
+--------+--------+---------+------------+--------+----------+---------+--------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2792.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2792.6M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        381 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:25:45.8/1:00:07.6 (0.4), mem = 2733.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 381 nets with fixed/cover wires excluded.
Info: 381 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:25:46.7/1:00:08.5 (0.4), mem = 2790.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 48.24
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   48.24%|        -|   0.100|   0.000|   0:00:00.0| 2792.7M|
|   48.24%|        0|   0.100|   0.000|   0:00:04.0| 2794.2M|
|   48.24%|        0|   0.100|   0.000|   0:00:00.0| 2794.2M|
|   47.78%|      535|   0.100|   0.000|   0:00:10.0| 2813.3M|
|   47.67%|      302|   0.100|   0.000|   0:00:07.0| 2813.3M|
|   47.67%|       13|   0.100|   0.000|   0:00:02.0| 2813.3M|
|   47.67%|        0|   0.100|   0.000|   0:00:00.0| 2813.3M|
|   47.67%|        0|   0.100|   0.000|   0:00:00.0| 2813.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 47.67
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        381 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:25.3) (real = 0:00:26.0) **
*** AreaOpt #4 [finish] : cpu/real = 0:00:25.3/0:00:25.2 (1.0), totSession cpu/real = 0:26:12.0/1:00:33.8 (0.4), mem = 2813.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:26, mem=2737.21M, totSessionCpu=0:26:12).
Begin: GigaOpt DRV Optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:26:13.4/1:00:35.2 (0.4), mem = 2737.2M
Info: 381 nets with fixed/cover wires excluded.
Info: 381 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    56|   160|    -0.94|     0|     0|     0.00|     0|     0|     0|     0|     1.48|     0.00|       0|       0|       0| 47.67%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.48|     0.00|      38|       0|      26| 47.70%| 0:00:00.0|  2813.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.48|     0.00|       0|       0|       0| 47.70%| 0:00:00.0|  2813.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        381 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=2813.5M) ***

*** Starting refinePlace (0:26:19 mem=2813.5M) ***
Total net bbox length = 7.435e+05 (3.453e+05 3.982e+05) (ext = 1.934e+03)
Move report: Detail placement moves 212 insts, mean move: 2.17 um, max move: 9.64 um 
	Max move on inst (FE_OFC6414_n_15493): (-89.50, -92.34) --> (-86.70, -85.50)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2823.5MB
Summary Report:
Instances move: 212 (out of 43653 movable)
Instances flipped: 0
Mean displacement: 2.17 um
Max displacement: 9.64 um (Instance: FE_OFC6414_n_15493) (-89.5, -92.34) -> (-86.7, -85.5)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 7.438e+05 (3.454e+05 3.984e+05) (ext = 1.934e+03)
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 2823.5MB
*** Finished refinePlace (0:26:22 mem=2823.5M) ***
*** maximum move = 9.64 um ***
*** Finished re-routing un-routed nets (2814.5M) ***

*** Finish Physical Update (cpu=0:00:04.2 real=0:00:05.0 mem=2814.5M) ***
*** DrvOpt #7 [finish] : cpu/real = 0:00:10.1/0:00:10.2 (1.0), totSession cpu/real = 0:26:23.6/1:00:45.3 (0.4), mem = 2738.4M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.17min real=0.17min mem=2738.4M)
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.481  |  1.481  |  7.754  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.699%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:31, real = 0:01:31, mem = 2151.9M, totSessionCpu=0:26:25 **
Info: 381 nets with fixed/cover wires excluded.
Info: 381 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:26:26.0/1:00:47.8 (0.4), mem = 2789.8M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 47.70
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   47.70%|        -|   0.000|   0.000|   0:00:00.0| 2795.9M|
|   47.38%|      668|   0.000|   0.000|   0:03:00.0| 3084.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 47.38
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        381 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:03:03) (real = 0:03:02) **
*** AreaOpt #5 [finish] : cpu/real = 0:03:03.2/0:03:02.8 (1.0), totSession cpu/real = 0:29:29.2/1:03:50.6 (0.5), mem = 3084.6M
End: Area Reclaim Optimization (cpu=0:03:03, real=0:03:03, mem=2798.52M, totSessionCpu=0:29:29).
Info: 381 nets with fixed/cover wires excluded.
Info: 381 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] : totSession cpu/real = 0:29:30.2/1:03:51.6 (0.5), mem = 2855.8M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 47.38
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   47.38%|        -|   0.078|   0.000|   0:00:00.0| 2855.8M|
|   47.38%|        0|   0.078|   0.000|   0:00:04.0| 2855.8M|
|   47.38%|        0|   0.078|   0.000|   0:00:01.0| 2855.8M|
|   47.38%|       10|   0.078|   0.000|   0:00:06.0| 2874.8M|
|   47.36%|      109|   0.078|   0.000|   0:00:06.0| 2874.8M|
|   47.36%|        0|   0.078|   0.000|   0:00:00.0| 2874.8M|
|   47.36%|        0|   0.078|   0.000|   0:00:00.0| 2874.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 47.36
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        381 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 147 skipped = 0, called in commitmove = 109, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:17.9) (real = 0:00:18.0) **
*** Starting refinePlace (0:29:48 mem=2874.8M) ***
Total net bbox length = 7.385e+05 (3.421e+05 3.964e+05) (ext = 1.934e+03)
Move report: Detail placement moves 1011 insts, mean move: 1.32 um, max move: 8.04 um 
	Max move on inst (FE_OFC14911_n_19979): (52.30, -18.81) --> (53.50, -25.65)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2877.9MB
Summary Report:
Instances move: 1011 (out of 43001 movable)
Instances flipped: 0
Mean displacement: 1.32 um
Max displacement: 8.04 um (Instance: FE_OFC14911_n_19979) (52.3, -18.81) -> (53.5, -25.65)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX4
Total net bbox length = 7.392e+05 (3.425e+05 3.968e+05) (ext = 1.951e+03)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2877.9MB
*** Finished refinePlace (0:29:50 mem=2877.9M) ***
*** maximum move = 8.04 um ***
*** Finished re-routing un-routed nets (2874.9M) ***

*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=2874.9M) ***
*** AreaOpt #6 [finish] : cpu/real = 0:00:20.8/0:00:20.7 (1.0), totSession cpu/real = 0:29:50.9/1:04:12.3 (0.5), mem = 2874.9M
End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=2798.81M, totSessionCpu=0:29:51).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:29:51 mem=2798.8M) ***
*** Finished SKP initialization (cpu=0:00:03.3, real=0:00:03.0)***
Timing cost in AAE based: 838.0137351625789961
Move report: Detail placement moves 16862 insts, mean move: 4.80 um, max move: 34.39 um 
	Max move on inst (FE_OFC16060_do_add_b23): (119.50, -1.71) --> (100.50, -17.10)
	Runtime: CPU: 0:00:50.1 REAL: 0:00:51.0 MEM: 2928.3MB
Summary Report:
Instances move: 16862 (out of 43001 movable)
Instances flipped: 0
Mean displacement: 4.80 um
Max displacement: 34.39 um (Instance: FE_OFC16060_do_add_b23) (119.5, -1.71) -> (100.5, -17.1)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
Runtime: CPU: 0:00:50.2 REAL: 0:00:51.0 MEM: 2928.3MB
*** Finished refinePlace (0:30:42 mem=2928.3M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 9798 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9798
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 381  Num Prerouted Wires = 14419
[NR-eGR] Read 46034 nets ( ignored 381 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 45653
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 45653 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.841923e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       259( 0.37%)         6( 0.01%)         1( 0.00%)   ( 0.38%) 
[NR-eGR]  Metal3 ( 3)       141( 0.20%)         7( 0.01%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]  Metal4 ( 4)        17( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       435( 0.06%)        14( 0.00%)         1( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  149987 
[NR-eGR]  Metal2   (2V)        195530  197535 
[NR-eGR]  Metal3   (3H)        233555   34745 
[NR-eGR]  Metal4   (4V)        130688   18873 
[NR-eGR]  Metal5   (5H)         88176    9373 
[NR-eGR]  Metal6   (6V)         67153    4972 
[NR-eGR]  Metal7   (7H)         45053    2516 
[NR-eGR]  Metal8   (8V)         48885     913 
[NR-eGR]  Metal9   (9H)         17385     315 
[NR-eGR]  Metal10  (10V)        10688      24 
[NR-eGR]  Metal11  (11H)          817       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       837930  419253 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 718048um
[NR-eGR] Total length: 837930um, number of vias: 419253
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.91 sec, Real: 2.91 sec, Curr Mem: 2818.01 MB )
Extraction called for design 'neural_nw_inference' of instances=43381 and nets=46036 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2786.012M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:30:47.8/1:05:09.1 (0.5), mem = 2805.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        381 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:30:48.1/1:05:09.4 (0.5), mem = 2805.1M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2795.09)
Total number of fetched objects 46034
End delay calculation. (MEM=2813.49 CPU=0:00:10.3 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2813.49 CPU=0:00:12.3 REAL=0:00:13.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #8 [begin] : totSession cpu/real = 0:31:03.7/1:05:24.9 (0.5), mem = 2813.5M
Info: 381 nets with fixed/cover wires excluded.
Info: 381 clock nets excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2209|  5980|    -1.19|     0|     0|     0.00|     0|     0|     0|     0|     1.13|     0.00|       0|       0|       0| 47.36%|          |         |
|    11|    22|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|     1.08|     0.00|    1902|      10|     474| 49.05%| 0:00:17.0|  2921.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.08|     0.00|       8|       0|       3| 49.05%| 0:00:00.0|  2921.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.08|     0.00|       0|       0|       0| 49.05%| 0:00:00.0|  2921.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        381 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:18.9 real=0:00:19.0 mem=2921.1M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:21.9/0:00:21.8 (1.0), totSession cpu/real = 0:31:25.6/1:05:46.7 (0.5), mem = 2794.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:31:26 mem=2794.0M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 34.217%

Density distribution unevenness ratio = 32.480%
Move report: incrNP moves 12909 insts, mean move: 13.72 um, max move: 90.58 um 
	Max move on inst (FE_OFC17571_n_8752): (-59.50, -29.07) --> (-33.90, -94.05)
Finished incrNP (cpu=0:00:11.2, real=0:00:11.0, mem=2817.2M)
End of Small incrNP (cpu=0:00:11.2, real=0:00:11.0)
Move report: Detail placement moves 13216 insts, mean move: 1.38 um, max move: 17.11 um 
	Max move on inst (g219134): (-169.90, 5.13) --> (-154.50, 3.42)
	Runtime: CPU: 0:00:06.0 REAL: 0:00:06.0 MEM: 2836.0MB
Summary Report:
Instances move: 19573 (out of 44921 movable)
Instances flipped: 0
Mean displacement: 9.60 um
Max displacement: 94.78 um (Instance: FE_OFC17571_n_8752) (-59.5, -29.07) -> (-29.7, -94.05)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX8
Runtime: CPU: 0:00:17.3 REAL: 0:00:17.0 MEM: 2836.0MB
*** Finished refinePlace (0:31:43 mem=2836.0M) ***
Register exp ratio and priority group on 0 nets on 47954 nets : 

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'neural_nw_inference' of instances=45301 and nets=47956 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2775.613M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2779.64)
Total number of fetched objects 47954
End delay calculation. (MEM=2805.58 CPU=0:00:10.7 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2805.58 CPU=0:00:12.6 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.8 real=0:00:16.0 totSessionCpu=0:32:01 mem=2805.6M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 9798 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9798
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 381  Num Prerouted Wires = 14419
[NR-eGR] Read 47954 nets ( ignored 381 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47573
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47573 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.115010e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)       170( 0.24%)         4( 0.01%)   ( 0.25%) 
[NR-eGR]  Metal3 ( 3)        84( 0.12%)         7( 0.01%)   ( 0.13%) 
[NR-eGR]  Metal4 ( 4)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         4( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       270( 0.04%)        12( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.36 sec, Real: 1.36 sec, Curr Mem: 2824.84 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:08, real = 0:07:08, mem = 2166.9M, totSessionCpu=0:32:02 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.083  |  1.083  |  7.415  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.054%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:07:13, real = 0:07:14, mem = 2169.9M, totSessionCpu=0:32:07 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-270            7  Cannot find a legal location for MASTER ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-365            6  Design has inst(s) with SITE '%s', but t...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
WARNING   IMPCCOPT-1007       40  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 56 warning(s), 6 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:09:31.8/0:09:32.2 (1.0), totSession cpu/real = 0:32:06.8/1:06:29.4 (0.5), mem = 2777.3M
#% End ccopt_design (date=04/14 12:42:02, total cpu=0:09:32, real=0:09:32, peak res=2463.3M, current mem=2057.4M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix neural_nw_inference_postCTS -outDir timingReports
*** timeDesign #2 [begin] : totSession cpu/real = 0:32:21.8/1:08:15.8 (0.5), mem = 2693.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2666.1M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2672.09)
*** Calculating scaling factor for min_timing_lib libraries using the default operating condition of each library.
Total number of fetched objects 47954
End delay calculation. (MEM=2708.03 CPU=0:00:11.0 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2708.03 CPU=0:00:13.0 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:14.0 totSessionCpu=0:32:39 mem=2708.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4436   |  4436   |    0    |
+--------------------+---------+---------+---------+

Density: 49.054%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 17.96 sec
Total Real time: 17.0 sec
Total Memory Usage: 2643.507812 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:18.0/0:00:17.8 (1.0), totSession cpu/real = 0:32:39.8/1:08:33.6 (0.5), mem = 2643.5M
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2018.79 (MB), peak = 2463.32 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration           1
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          38.8
setNanoRouteMode -routeBottomRoutingLayer      1
setNanoRouteMode -routeTopRoutingLayer         11
setNanoRouteMode -routeWithSiDriven            false
setNanoRouteMode -routeWithTimingDriven        false
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=2643.7M, init mem=2643.7M)
TechSite Violation:	5246
*info: Placed = 45301          (Fixed = 380)
*info: Unplaced = 0           
Placement Density:49.05%(97488/198736)
Placement Density (including fixed std cells):49.05%(97488/198736)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.7, real=0:00:01.0; mem=2643.7M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (381) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2643.7M) ***

globalDetailRoute

#Start globalDetailRoute on Sun Apr 14 12:49:57 2024
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=47956)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 47954.
#Total number of nets in the design = 47956.
#47611 routable nets do not have any wires.
#343 routable nets have routed wires.
#47611 nets will be global routed.
#38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#343 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Sun Apr 14 12:49:58 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 47954 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2021.48 (MB), peak = 2463.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2026.05 (MB), peak = 2463.32 (MB)
#
#Finished routing data preparation on Sun Apr 14 12:50:10 2024
#
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 8.93 (MB)
#Total memory = 2026.10 (MB)
#Peak memory = 2463.32 (MB)
#
#
#Start global routing on Sun Apr 14 12:50:10 2024
#
#
#Start global routing initialization on Sun Apr 14 12:50:10 2024
#
#Number of eco nets is 38
#
#Start global routing data preparation on Sun Apr 14 12:50:10 2024
#
#Start routing resource analysis on Sun Apr 14 12:50:10 2024
#
#Routing resource analysis is done on Sun Apr 14 12:50:11 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         703        1669       25122    57.63%
#  Metal2         V        2218          47       25122     0.00%
#  Metal3         H        2326          46       25122     0.00%
#  Metal4         V        2236          29       25122     0.00%
#  Metal5         H        2364           8       25122     0.00%
#  Metal6         V        2255          10       25122     0.00%
#  Metal7         H        2365           7       25122     0.00%
#  Metal8         V        2255          10       25122     0.00%
#  Metal9         H        2358          14       25122     0.00%
#  Metal10        V         717         188       25122     0.00%
#  Metal11        H         942           7       25122     0.00%
#  --------------------------------------------------------------
#  Total                  20741       9.02%      276342     5.24%
#
#  381 nets (0.79%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Apr 14 12:50:11 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2029.80 (MB), peak = 2463.32 (MB)
#
#
#Global routing initialization is done on Sun Apr 14 12:50:11 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2029.88 (MB), peak = 2463.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:01:36, elapsed time = 00:01:36, memory = 2099.99 (MB), peak = 2463.32 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2130.63 (MB), peak = 2463.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 47954.
#Total number of nets in the design = 47956.
#
#47954 routable nets have routed wires.
#38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#343 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 38           47573  
#------------------------------------------------
#        Total                 38           47573  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                381           47573  
#------------------------------------------------
#        Total                381           47573  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       20(0.08%)      8(0.03%)      4(0.02%)   (0.13%)
#  Metal3       98(0.39%)      7(0.03%)      0(0.00%)   (0.42%)
#  Metal4        9(0.04%)      0(0.00%)      0(0.00%)   (0.04%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    127(0.05%)     15(0.01%)      4(0.00%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.04% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.44 |              3.11 |   108.66  -197.99   122.34  -184.31 |
[hotspot] |   Metal2(V)    |              0.44 |              0.44 |    67.61   -26.98    81.30   -13.30 |
[hotspot] |   Metal3(H)    |              8.78 |             22.33 |  -171.78     7.21  -144.43    27.73 |
[hotspot] |   Metal4(V)    |              0.89 |              1.78 |   -89.70   -61.19   -76.03   -47.51 |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal3)     8.78 | (Metal3)    22.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 381
#Total wire length = 835057 um.
#Total half perimeter of net bounding box = 781125 um.
#Total wire length on LAYER Metal1 = 408 um.
#Total wire length on LAYER Metal2 = 131752 um.
#Total wire length on LAYER Metal3 = 192281 um.
#Total wire length on LAYER Metal4 = 152552 um.
#Total wire length on LAYER Metal5 = 105694 um.
#Total wire length on LAYER Metal6 = 82690 um.
#Total wire length on LAYER Metal7 = 57598 um.
#Total wire length on LAYER Metal8 = 64521 um.
#Total wire length on LAYER Metal9 = 33906 um.
#Total wire length on LAYER Metal10 = 12218 um.
#Total wire length on LAYER Metal11 = 1436 um.
#Total number of vias = 334901
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 334899 (100.0%)
#Up-Via Summary (total 334901):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1        145157 (100.0%)         2 (  0.0%)     145159
# Metal2         99901 (100.0%)         0 (  0.0%)      99901
# Metal3         39996 (100.0%)         0 (  0.0%)      39996
# Metal4         22761 (100.0%)         0 (  0.0%)      22761
# Metal5         12695 (100.0%)         0 (  0.0%)      12695
# Metal6          7735 (100.0%)         0 (  0.0%)       7735
# Metal7          4259 (100.0%)         0 (  0.0%)       4259
# Metal8          1860 (100.0%)         0 (  0.0%)       1860
# Metal9           483 (100.0%)         0 (  0.0%)        483
# Metal10           52 (100.0%)         0 (  0.0%)         52
#-----------------------------------------------------------
#               334899 (100.0%)         2 (  0.0%)     334901 
#
#Max overcon = 3 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.42%.
#
#Global routing statistics:
#Cpu time = 00:01:50
#Elapsed time = 00:01:50
#Increased memory = 73.25 (MB)
#Total memory = 2099.36 (MB)
#Peak memory = 2463.32 (MB)
#
#Finished global routing on Sun Apr 14 12:52:00 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2095.88 (MB), peak = 2463.32 (MB)
#Start Track Assignment.
#Done with 66399 horizontal wires in 5 hboxes and 65355 vertical wires in 5 hboxes.
#Done with 15912 horizontal wires in 5 hboxes and 14759 vertical wires in 5 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       400.72 	  0.00%  	  0.00% 	  0.00%
# Metal2    126629.08 	  0.08%  	  0.00% 	  0.00%
# Metal3    177052.54 	  0.22%  	  0.00% 	  0.01%
# Metal4    145047.11 	  0.07%  	  0.00% 	  0.00%
# Metal5    105100.07 	  0.06%  	  0.00% 	  0.00%
# Metal6     82450.07 	  0.07%  	  0.00% 	  0.00%
# Metal7     57341.69 	  0.04%  	  0.00% 	  0.00%
# Metal8     64495.70 	  0.03%  	  0.00% 	  0.00%
# Metal9     33871.19 	  0.01%  	  0.00% 	  0.00%
# Metal10    12254.67 	  0.01%  	  0.00% 	  0.00%
# Metal11     1440.94 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      806083.79  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 381
#Total wire length = 823424 um.
#Total half perimeter of net bounding box = 781125 um.
#Total wire length on LAYER Metal1 = 399 um.
#Total wire length on LAYER Metal2 = 128406 um.
#Total wire length on LAYER Metal3 = 187248 um.
#Total wire length on LAYER Metal4 = 151332 um.
#Total wire length on LAYER Metal5 = 104846 um.
#Total wire length on LAYER Metal6 = 82209 um.
#Total wire length on LAYER Metal7 = 57187 um.
#Total wire length on LAYER Metal8 = 64356 um.
#Total wire length on LAYER Metal9 = 33801 um.
#Total wire length on LAYER Metal10 = 12203 um.
#Total wire length on LAYER Metal11 = 1435 um.
#Total number of vias = 334901
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 334899 (100.0%)
#Up-Via Summary (total 334901):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1        145157 (100.0%)         2 (  0.0%)     145159
# Metal2         99901 (100.0%)         0 (  0.0%)      99901
# Metal3         39996 (100.0%)         0 (  0.0%)      39996
# Metal4         22761 (100.0%)         0 (  0.0%)      22761
# Metal5         12695 (100.0%)         0 (  0.0%)      12695
# Metal6          7735 (100.0%)         0 (  0.0%)       7735
# Metal7          4259 (100.0%)         0 (  0.0%)       4259
# Metal8          1860 (100.0%)         0 (  0.0%)       1860
# Metal9           483 (100.0%)         0 (  0.0%)        483
# Metal10           52 (100.0%)         0 (  0.0%)         52
#-----------------------------------------------------------
#               334899 (100.0%)         2 (  0.0%)     334901 
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 2094.89 (MB), peak = 2463.32 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:02:19
#Elapsed time = 00:02:19
#Increased memory = 77.72 (MB)
#Total memory = 2094.89 (MB)
#Peak memory = 2463.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 163
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	Metal1        1        4       97        1        0      103
#	Metal2        0        0       59        0        1       60
#	Totals        1        4      156        1        1      163
#26449 out of 45301 instances (58.4%) need to be verified(marked ipoed), dirty area = 22.2%.
#   number of violations = 55
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2       55       55
#	Totals       55       55
#cpu time = 00:06:46, elapsed time = 00:06:46, memory = 2080.00 (MB), peak = 2463.32 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 18
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2085.53 (MB), peak = 2463.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 381
#Total wire length = 874572 um.
#Total half perimeter of net bounding box = 781125 um.
#Total wire length on LAYER Metal1 = 10929 um.
#Total wire length on LAYER Metal2 = 163413 um.
#Total wire length on LAYER Metal3 = 209462 um.
#Total wire length on LAYER Metal4 = 166006 um.
#Total wire length on LAYER Metal5 = 94267 um.
#Total wire length on LAYER Metal6 = 73752 um.
#Total wire length on LAYER Metal7 = 49700 um.
#Total wire length on LAYER Metal8 = 61888 um.
#Total wire length on LAYER Metal9 = 31689 um.
#Total wire length on LAYER Metal10 = 12016 um.
#Total wire length on LAYER Metal11 = 1450 um.
#Total number of vias = 351351
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 351349 (100.0%)
#Up-Via Summary (total 351351):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1        152058 (100.0%)         2 (  0.0%)     152060
# Metal2        111253 (100.0%)         0 (  0.0%)     111253
# Metal3         42259 (100.0%)         0 (  0.0%)      42259
# Metal4         19924 (100.0%)         0 (  0.0%)      19924
# Metal5         11968 (100.0%)         0 (  0.0%)      11968
# Metal6          7320 (100.0%)         0 (  0.0%)       7320
# Metal7          4192 (100.0%)         0 (  0.0%)       4192
# Metal8          1845 (100.0%)         0 (  0.0%)       1845
# Metal9           472 (100.0%)         0 (  0.0%)        472
# Metal10           58 (100.0%)         0 (  0.0%)         58
#-----------------------------------------------------------
#               351349 (100.0%)         2 (  0.0%)     351351 
#
#Total number of DRC violations = 0
#Cpu time = 00:06:58
#Elapsed time = 00:06:57
#Increased memory = -9.36 (MB)
#Total memory = 2085.53 (MB)
#Peak memory = 2463.32 (MB)
#detailRoute Statistics:
#Cpu time = 00:06:58
#Elapsed time = 00:06:57
#Increased memory = -9.35 (MB)
#Total memory = 2085.54 (MB)
#Peak memory = 2463.32 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:09:20
#Elapsed time = 00:09:19
#Increased memory = 30.72 (MB)
#Total memory = 2050.43 (MB)
#Peak memory = 2463.32 (MB)
#Number of warnings = 1
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr 14 12:59:15 2024
#
#Default setup view is reset to worst_case.

detailRoute

#Start detailRoute on Sun Apr 14 12:59:16 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=47956)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Start routing data preparation on Sun Apr 14 12:59:18 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 47954 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2015.49 (MB), peak = 2463.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2020.05 (MB), peak = 2463.32 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2020.29 (MB), peak = 2463.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 381
#Total wire length = 874572 um.
#Total half perimeter of net bounding box = 781125 um.
#Total wire length on LAYER Metal1 = 10929 um.
#Total wire length on LAYER Metal2 = 163413 um.
#Total wire length on LAYER Metal3 = 209462 um.
#Total wire length on LAYER Metal4 = 166006 um.
#Total wire length on LAYER Metal5 = 94267 um.
#Total wire length on LAYER Metal6 = 73752 um.
#Total wire length on LAYER Metal7 = 49700 um.
#Total wire length on LAYER Metal8 = 61888 um.
#Total wire length on LAYER Metal9 = 31689 um.
#Total wire length on LAYER Metal10 = 12016 um.
#Total wire length on LAYER Metal11 = 1450 um.
#Total number of vias = 351351
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 351349 (100.0%)
#Up-Via Summary (total 351351):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1        152058 (100.0%)         2 (  0.0%)     152060
# Metal2        111253 (100.0%)         0 (  0.0%)     111253
# Metal3         42259 (100.0%)         0 (  0.0%)      42259
# Metal4         19924 (100.0%)         0 (  0.0%)      19924
# Metal5         11968 (100.0%)         0 (  0.0%)      11968
# Metal6          7320 (100.0%)         0 (  0.0%)       7320
# Metal7          4192 (100.0%)         0 (  0.0%)       4192
# Metal8          1845 (100.0%)         0 (  0.0%)       1845
# Metal9           472 (100.0%)         0 (  0.0%)        472
# Metal10           58 (100.0%)         0 (  0.0%)         58
#-----------------------------------------------------------
#               351349 (100.0%)         2 (  0.0%)     351351 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 9.16 (MB)
#Total memory = 2020.29 (MB)
#Peak memory = 2463.32 (MB)
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = -36.49 (MB)
#Total memory = 2006.66 (MB)
#Peak memory = 2463.32 (MB)
#Number of warnings = 0
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sun Apr 14 12:59:29 2024
#
#Default setup view is reset to worst_case.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:09:35, elapsed time = 00:09:34, memory = 2006.84 (MB), peak = 2463.32 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
*** Message Summary: 0 warning(s), 1 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix neural_nw_inference_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #3 [begin] : totSession cpu/real = 0:43:47.2/1:29:12.2 (0.5), mem = 2685.4M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'neural_nw_inference' of instances=45301 and nets=47956 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.8  MEM=2685.36M)
extractDetailRC Option : -outfile /tmp/innovus_temp_9330_ip-172-31-28-96.ap-south-1.compute.internal_client25_kxKSeE/neural_nw_inference_9330_s35hx8.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2685.4M)
Extracted 10.0004% (CPU Time= 0:00:01.8  MEM= 2744.1M)
Extracted 20.0003% (CPU Time= 0:00:02.3  MEM= 2744.1M)
Extracted 30.0005% (CPU Time= 0:00:02.7  MEM= 2744.1M)
Extracted 40.0004% (CPU Time= 0:00:03.2  MEM= 2744.1M)
Extracted 50.0005% (CPU Time= 0:00:03.6  MEM= 2744.1M)
Extracted 60.0004% (CPU Time= 0:00:04.2  MEM= 2744.1M)
Extracted 70.0003% (CPU Time= 0:00:05.0  MEM= 2748.1M)
Extracted 80.0005% (CPU Time= 0:00:05.8  MEM= 2748.1M)
Extracted 90.0004% (CPU Time= 0:00:07.3  MEM= 2748.1M)
Extracted 100% (CPU Time= 0:00:10.0  MEM= 2748.1M)
Number of Extracted Resistors     : 771477
Number of Extracted Ground Cap.   : 779462
Number of Extracted Coupling Cap. : 1338008
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2732.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.1  Real Time: 0:00:14.0  MEM: 2732.055M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2739.59 CPU=0:00:00.1 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2739.59)
*** Calculating scaling factor for max_timing_lib libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 47954
AAE_INFO-618: Total number of nets in the design is 47956,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2803.5 CPU=0:00:16.3 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=2766.88 CPU=0:00:18.5 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2766.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 2766.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2708)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 26. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 47954. 
Total number of fetched objects 47954
AAE_INFO-618: Total number of nets in the design is 47956,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2746.16 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2746.16 CPU=0:00:01.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:26.0 real=0:00:25.0 totSessionCpu=0:44:27 mem=2746.2M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.158  |  2.158  |  3.103  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   1301 (3193)    |   -2.719   |   1301 (3193)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.054%
Total number of glitch violations: 4
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 46.51 sec
Total Real time: 47.0 sec
Total Memory Usage: 2723.742188 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] : cpu/real = 0:00:46.5/0:00:47.3 (1.0), totSession cpu/real = 0:44:33.7/1:29:59.5 (0.5), mem = 2723.7M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix neural_nw_inference_postRoute -outDir timingReports
*** timeDesign #4 [begin] : totSession cpu/real = 0:44:49.8/1:31:51.3 (0.5), mem = 2733.9M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'neural_nw_inference' of instances=45301 and nets=47956 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.8  MEM=2733.95M)
extractDetailRC Option : -outfile /tmp/innovus_temp_9330_ip-172-31-28-96.ap-south-1.compute.internal_client25_kxKSeE/neural_nw_inference_9330_s35hx8.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2721.9M)
Extracted 10.0004% (CPU Time= 0:00:01.9  MEM= 2798.0M)
Extracted 20.0003% (CPU Time= 0:00:02.4  MEM= 2798.0M)
Extracted 30.0005% (CPU Time= 0:00:02.8  MEM= 2798.0M)
Extracted 40.0004% (CPU Time= 0:00:03.2  MEM= 2798.0M)
Extracted 50.0005% (CPU Time= 0:00:03.7  MEM= 2798.0M)
Extracted 60.0004% (CPU Time= 0:00:04.3  MEM= 2798.0M)
Extracted 70.0003% (CPU Time= 0:00:05.1  MEM= 2802.0M)
Extracted 80.0005% (CPU Time= 0:00:05.9  MEM= 2802.0M)
Extracted 90.0004% (CPU Time= 0:00:07.3  MEM= 2802.0M)
Extracted 100% (CPU Time= 0:00:10.1  MEM= 2802.0M)
Number of Extracted Resistors     : 771477
Number of Extracted Ground Cap.   : 779462
Number of Extracted Coupling Cap. : 1338008
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2778.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.2  Real Time: 0:00:14.0  MEM: 2778.727M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2712.03)
*** Calculating scaling factor for min_timing_lib libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 47954
AAE_INFO-618: Total number of nets in the design is 47956,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2739.32 CPU=0:00:16.5 REAL=0:00:17.0)
End delay calculation (fullDC). (MEM=2739.32 CPU=0:00:18.6 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2739.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 2739.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2701.43)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 66. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 47954. 
Total number of fetched objects 47954
AAE_INFO-618: Total number of nets in the design is 47956,  9.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2739.59 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2739.59 CPU=0:00:01.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:24.9 real=0:00:24.0 totSessionCpu=0:45:32 mem=2739.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.117  | -0.117  |  0.000  |
|           TNS (ns):|-380.982 |-380.982 |  0.000  |
|    Violating Paths:|  4422   |  4422   |    0    |
|          All Paths:|  4436   |  4436   |    0    |
+--------------------+---------+---------+---------+

Density: 49.054%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 42.94 sec
Total Real time: 42.0 sec
Total Memory Usage: 2675.859375 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] : cpu/real = 0:00:42.9/0:00:42.2 (1.0), totSession cpu/real = 0:45:32.7/1:32:33.6 (0.5), mem = 2675.9M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2076.3M, totSessionCpu=0:45:42 **
GigaOpt running with 1 threads.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { worst_case }
setOptMode -autoSetupViews                                      { worst_case}
setOptMode -autoTDGRSetupViews                                  { worst_case}
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:45:44.0/1:33:36.1 (0.5), mem = 2686.2M
*** InitOpt #3 [begin] : totSession cpu/real = 0:45:44.0/1:33:36.1 (0.5), mem = 2686.2M
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2106.6M, totSessionCpu=0:45:46 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2706.2M, init mem=2706.2M)
TechSite Violation:	5246
*info: Placed = 45301          (Fixed = 380)
*info: Unplaced = 0           
Placement Density:49.05%(97488/198736)
Placement Density (including fixed std cells):49.05%(97488/198736)
Finished checkPlace (total: cpu=0:00:01.1, real=0:00:01.0; vio checks: cpu=0:00:00.9, real=0:00:01.0; mem=2706.2M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
*** InitOpt #3 [finish] : cpu/real = 0:00:03.4/0:00:03.3 (1.0), totSession cpu/real = 0:45:47.4/1:33:39.5 (0.5), mem = 2706.2M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'neural_nw_inference' of instances=45301 and nets=47956 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.8  MEM=2706.21M)
extractDetailRC Option : -outfile /tmp/innovus_temp_9330_ip-172-31-28-96.ap-south-1.compute.internal_client25_kxKSeE/neural_nw_inference_9330_s35hx8.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2696.2M)
Extracted 10.0004% (CPU Time= 0:00:01.9  MEM= 2772.3M)
Extracted 20.0003% (CPU Time= 0:00:02.4  MEM= 2772.3M)
Extracted 30.0005% (CPU Time= 0:00:02.8  MEM= 2772.3M)
Extracted 40.0004% (CPU Time= 0:00:03.2  MEM= 2772.3M)
Extracted 50.0005% (CPU Time= 0:00:03.7  MEM= 2772.3M)
Extracted 60.0004% (CPU Time= 0:00:04.3  MEM= 2772.3M)
Extracted 70.0003% (CPU Time= 0:00:05.1  MEM= 2776.3M)
Extracted 80.0005% (CPU Time= 0:00:06.0  MEM= 2776.3M)
Extracted 90.0004% (CPU Time= 0:00:07.4  MEM= 2776.3M)
Extracted 100% (CPU Time= 0:00:10.2  MEM= 2776.3M)
Number of Extracted Resistors     : 771477
Number of Extracted Ground Cap.   : 779462
Number of Extracted Coupling Cap. : 1338008
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2752.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.2  Real Time: 0:00:14.0  MEM: 2752.258M)
**INFO: flowCheckPoint #2 OptimizationHold
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:46:04 mem=2780.9M ***
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:46:04.1/1:33:55.7 (0.5), mem = 2780.9M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2778.87)
*** Calculating scaling factor for min_timing_lib libraries using the default operating condition of each library.
Total number of fetched objects 47954
AAE_INFO-618: Total number of nets in the design is 47956,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2806.16 CPU=0:00:16.6 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=2806.16 CPU=0:00:17.9 REAL=0:00:18.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2806.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2806.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2736.28)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 66. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 47954. 
Total number of fetched objects 47954
AAE_INFO-618: Total number of nets in the design is 47956,  9.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2774.44 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2774.44 CPU=0:00:01.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:25.6 real=0:00:25.0 totSessionCpu=0:46:33 mem=2774.4M)

Active hold views:
 best_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:30.5 real=0:00:30.0 totSessionCpu=0:46:35 mem=2805.7M ***
Done building hold timer [78968 node(s), 103197 edge(s), 1 view(s)] (fixHold) cpu=0:00:34.4 real=0:00:34.0 totSessionCpu=0:46:38 mem=2830.7M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2810.93)
*** Calculating scaling factor for max_timing_lib libraries using the default operating condition of each library.
Total number of fetched objects 47954
AAE_INFO-618: Total number of nets in the design is 47956,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2810.34 CPU=0:00:15.5 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=2810.34 CPU=0:00:16.8 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2810.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 2810.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2747.46)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 26. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 47954. 
Total number of fetched objects 47954
AAE_INFO-618: Total number of nets in the design is 47956,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2786.7 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2786.7 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:24.2 real=0:00:24.0 totSessionCpu=0:47:05 mem=2786.7M)
Done building cte setup timing graph (fixHold) cpu=0:01:01 real=0:01:00.0 totSessionCpu=0:47:05 mem=2786.7M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: worst_case

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.158  |  2.158  |  3.103  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.117  | -0.117  |  0.000  |
|           TNS (ns):|-380.982 |-380.982 |  0.000  |
|    Violating Paths:|  4422   |  4422   |    0    |
|          All Paths:|  4436   |  4436   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   1301 (3193)    |   -2.719   |   1301 (3193)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.054%
Total number of glitch violations: 4
------------------------------------------------------------------
**optDesign ... cpu = 0:01:32, real = 0:01:31, mem = 2175.2M, totSessionCpu=0:47:14 **
*** BuildHoldData #1 [finish] : cpu/real = 0:01:10.3/0:01:10.0 (1.0), totSession cpu/real = 0:47:14.4/1:35:05.7 (0.5), mem = 2790.1M
*** HoldOpt #1 [begin] : totSession cpu/real = 0:47:14.4/1:35:05.7 (0.5), mem = 2790.1M
*info: Run optDesign holdfix with 1 thread.
Info: 381 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:12 real=0:01:11 totSessionCpu=0:47:16 mem=3004.4M density=49.054% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.117|  -380.98|    4422|          0|       0(     0)|   49.05%|   0:00:00.0|  3004.4M|
|   1|  -0.117|  -380.98|    4422|          0|       0(     0)|   49.05%|   0:00:01.0|  3004.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.117|  -380.98|    4422|          0|       0(     0)|   49.05%|   0:00:00.0|  3004.4M|
|   1|  -0.105|  -162.48|    2271|       2655|       0(     0)|   58.38%|   0:00:48.0|  3102.2M|
|   2|  -0.105|   -99.97|    1568|       1170|       0(     0)|   60.57%|   0:00:22.0|  3140.4M|
|   3|  -0.103|   -58.64|     943|        885|       1(     0)|   61.73%|   0:00:17.0|  3140.4M|
|   4|  -0.103|   -39.63|     610|        487|       3(     0)|   62.26%|   0:00:10.0|  3140.4M|
|   5|  -0.103|   -24.75|     461|        337|       3(     0)|   62.63%|   0:00:07.0|  3140.4M|
|   6|  -0.092|   -12.93|     282|        277|      17(     0)|   62.90%|   0:00:06.0|  3140.4M|
|   7|  -0.091|    -9.35|     203|        105|      15(     0)|   63.00%|   0:00:04.0|  3140.4M|
|   8|  -0.091|    -7.70|     167|         46|      11(     0)|   63.05%|   0:00:02.0|  3140.4M|
|   9|  -0.091|    -7.41|     150|         13|       9(     0)|   63.06%|   0:00:02.0|  3140.4M|
|  10|  -0.091|    -7.31|     146|          4|       2(     0)|   63.06%|   0:00:00.0|  3140.4M|
|  11|  -0.091|    -7.28|     142|          1|       6(     0)|   63.06%|   0:00:01.0|  3140.4M|
|  12|  -0.091|    -7.27|     142|          0|       2(     0)|   63.07%|   0:00:00.0|  3140.4M|
|  13|  -0.091|    -7.27|     142|          0|       0(     0)|   63.07%|   0:00:00.0|  3140.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 5980 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 69 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.091|    -7.27|     142|          0|       0(     0)|   63.07%|   0:00:00.0|  3140.4M|
|   1|  -0.091|    -6.90|     139|          8|       0(     0)|   63.07%|   0:00:04.0|  3140.4M|
|   2|  -0.091|    -6.78|     136|          4|       0(     0)|   63.08%|   0:00:00.0|  3140.4M|
|   3|  -0.091|    -6.78|     135|          1|       0(     0)|   63.08%|   0:00:01.0|  3140.4M|
|   4|  -0.091|    -6.78|     135|          0|       0(     0)|   63.08%|   0:00:00.0|  3140.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 13 cells added for Phase II
*info:        in which 0 is ripple commits (0.000%)

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.091|    -6.78|     135|          0|       0(     0)|   63.08%|   0:00:00.0|  3140.4M|
|   1|  -0.090|    -2.93|      64|         66|      18(     0)|   63.14%|   0:00:03.0|  3140.4M|
|   2|  -0.090|    -2.44|      48|         11|      22(     0)|   63.17%|   0:00:01.0|  3140.4M|
|   3|  -0.090|    -2.42|      47|          1|       5(     0)|   63.17%|   0:00:01.0|  3140.4M|
|   4|  -0.090|    -2.42|      47|          0|       0(     0)|   63.17%|   0:00:00.0|  3140.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 78 cells added for Phase III
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 45 instances resized for Phase III
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 174 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   165 net(s): Could not be fixed because of no legal loc.
*info:     9 net(s): Could not be fixed because of routing congestion.

Resizing failure reasons
------------------------------------------------
*info:    46 net(s): Could not be fixed because of no legal loc.
*info:    37 net(s): Could not be fixed because of hold slack degradation.
*info:    54 net(s): Could not be fixed because all the cells are filtered.


*** Finished Core Fixing (fixHold) cpu=0:03:26 real=0:03:25 totSessionCpu=0:49:30 mem=3140.4M density=63.168% ***

*info:
*info: Added a total of 6071 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:         1549 cells of type 'CLKBUFX2' used
*info:          329 cells of type 'CLKBUFX4' used
*info:            1 cell  of type 'CLKBUFX6' used
*info:         1623 cells of type 'DLY1X1' used
*info:           40 cells of type 'DLY1X4' used
*info:          547 cells of type 'DLY2X1' used
*info:            6 cells of type 'DLY2X4' used
*info:         1971 cells of type 'DLY3X1' used
*info:            5 cells of type 'DLY4X1' used
*info:
*info: Total 114 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:03:26 real=0:03:25 totSessionCpu=0:49:30 mem=3140.4M density=63.168%) ***
**INFO: total 6167 insts, 0 nets marked don't touch
**INFO: total 6167 insts, 0 nets marked don't touch DB property
**INFO: total 6167 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:02:15.6/0:02:15.4 (1.0), totSession cpu/real = 0:49:30.0/1:37:21.1 (0.5), mem = 2978.3M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:03:48, real = 0:03:47, mem = 2329.0M, totSessionCpu=0:49:30 **
Checking DRV degradation...
**INFO: Triggering DRV recovery as drv degraded beyond margin
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #9 [begin] : totSession cpu/real = 0:49:31.5/1:37:22.5 (0.5), mem = 3016.4M
Info: 381 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1616|  4067|    -2.72|     0|     0|     0.00|     0|     0|     0|     0|     4|     4|     2.13|     0.00|       0|       0|       0| 63.17%|          |         |
Dumping Information for Job 127 **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform -threshold 0' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Type 'man IMPESI-3140' for more detail.
 
|   746|  1575|    -1.38|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.13|     0.00|      72|     339|    1019| 63.55%|   0:01:02|  3069.7M|
|   705|  1435|    -0.79|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.13|     0.00|      32|      57|      14| 63.61%| 0:00:23.0|  3069.7M|
|   704|  1433|    -0.79|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.13|     0.00|       3|       0|       0| 63.61%| 0:00:20.0|  3069.7M|
|   634|  1286|    -0.78|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.13|     0.00|       0|       0|       0| 63.61%| 0:00:20.0|  3069.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        381 | default  |
| Metal7 (z=7)  |         12 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 704 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    37 net(s): Could not be fixed because the gain is not enough.
*info:     3 net(s): Could not be fixed because the location check has rejected the overall buffering solution.
*info:    25 net(s): Could not be fixed as the violating term's net is not routed.
*info:     1 net(s): Could not be fixed because no legal loc allow overlap.
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:02:09 real=0:02:09 mem=3069.7M) ***

*** DrvOpt #9 [finish] : cpu/real = 0:02:11.3/0:02:10.9 (1.0), totSession cpu/real = 0:51:42.8/1:39:33.4 (0.5), mem = 2985.7M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:06:01, real = 0:05:59, mem = 2351.3M, totSessionCpu=0:51:43 **
Finish postRoute recovery in preEcoRoute mode (cpu=0:02:13, real=0:02:12, mem=2985.67M, totSessionCpu=0:51:43).
**optDesign ... cpu = 0:06:01, real = 0:05:59, mem = 2351.3M, totSessionCpu=0:51:43 **

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:51:44 mem=3023.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3023.8MB
Summary Report:
Instances move: 0 (out of 51495 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3023.8MB
*** Finished refinePlace (0:51:46 mem=3023.8M) ***

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.128  |  2.128  |  7.526  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    634 (1286)    |   -0.785   |    634 (1286)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.613%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:06:06, real = 0:06:05, mem = 2350.3M, totSessionCpu=0:51:48 **
**INFO: flowCheckPoint #3 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 11304
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 11304
*** EcoRoute #1 [begin] : totSession cpu/real = 0:51:48.5/1:39:39.1 (0.5), mem = 2976.4M

globalDetailRoute

#Start globalDetailRoute on Sun Apr 14 13:15:12 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=54530)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 54528.
#Total number of nets in the design = 54530.
#13736 routable nets do not have any wires.
#40792 routable nets have routed wires.
#13736 nets will be global routed.
#26 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#367 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Sun Apr 14 13:15:15 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 54528 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 8019/0 dirty instances, 6957/105 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(7658 insts marked dirty, reset pre-exisiting dirty flag on 7660 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2332.19 (MB), peak = 2463.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2336.77 (MB), peak = 2463.32 (MB)
#Selecting nets for post-route si or timing fixing.
#  4 nets with si or timing constraints have been selected for re-routing.
#  4 nets with si or timing constraints already have preferred extra spacing attribute.
#  Routing of 4 nets with si or timing constraints have been deleted. These nets will be re-routed.
#
#Finished routing data preparation on Sun Apr 14 13:15:20 2024
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 9.41 (MB)
#Total memory = 2336.77 (MB)
#Peak memory = 2463.32 (MB)
#
#
#Start global routing on Sun Apr 14 13:15:20 2024
#
#
#Start global routing initialization on Sun Apr 14 13:15:20 2024
#
#Number of eco nets is 8917
#
#Start global routing data preparation on Sun Apr 14 13:15:20 2024
#
#Start routing resource analysis on Sun Apr 14 13:15:21 2024
#
#Routing resource analysis is done on Sun Apr 14 13:15:23 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         507        1865       25122    70.36%
#  Metal2         V        1324         941       25122     0.00%
#  Metal3         H        1676         696       25122     0.00%
#  Metal4         V        1808         457       25122     0.00%
#  Metal5         H        2130         242       25122     0.00%
#  Metal6         V        2086         179       25122     0.00%
#  Metal7         H        2262         110       25122     0.00%
#  Metal8         V        2143         122       25122     0.00%
#  Metal9         H        2302          70       25122     0.00%
#  Metal10        V         697         208       25122     0.00%
#  Metal11        H         940           9       25122     0.00%
#  --------------------------------------------------------------
#  Total                  17878      20.41%      276342     6.40%
#
#  385 nets (0.71%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Apr 14 13:15:23 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2340.27 (MB), peak = 2463.32 (MB)
#
#
#Global routing initialization is done on Sun Apr 14 13:15:23 2024
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2340.27 (MB), peak = 2463.32 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2365.55 (MB), peak = 2463.32 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2367.16 (MB), peak = 2463.32 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 54528.
#Total number of nets in the design = 54530.
#
#54528 routable nets have routed wires.
#26 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#367 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 18            8                 8           13710  
#-------------------------------------------------------------------------------
#        Total                 18            8                 8           13710  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                385            8                 8           54135  
#-------------------------------------------------------------------------------
#        Total                385            8                 8           54135  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  Metal1       10(0.10%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.10%)
#  Metal2      208(0.83%)     36(0.14%)     10(0.04%)      1(0.00%)   (1.02%)
#  Metal3        1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    219(0.08%)     36(0.01%)     10(0.00%)      1(0.00%)   (0.10%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.10% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 385
#Total wire length = 1197360 um.
#Total half perimeter of net bounding box = 1108896 um.
#Total wire length on LAYER Metal1 = 10477 um.
#Total wire length on LAYER Metal2 = 215625 um.
#Total wire length on LAYER Metal3 = 312625 um.
#Total wire length on LAYER Metal4 = 246487 um.
#Total wire length on LAYER Metal5 = 158042 um.
#Total wire length on LAYER Metal6 = 95345 um.
#Total wire length on LAYER Metal7 = 51652 um.
#Total wire length on LAYER Metal8 = 62026 um.
#Total wire length on LAYER Metal9 = 31632 um.
#Total wire length on LAYER Metal10 = 11999 um.
#Total wire length on LAYER Metal11 = 1450 um.
#Total number of vias = 396435
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 396433 (100.0%)
#Up-Via Summary (total 396435):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1        164868 (100.0%)         2 (  0.0%)     164870
# Metal2        127269 (100.0%)         0 (  0.0%)     127269
# Metal3         51889 (100.0%)         0 (  0.0%)      51889
# Metal4         24920 (100.0%)         0 (  0.0%)      24920
# Metal5         13304 (100.0%)         0 (  0.0%)      13304
# Metal6          7531 (100.0%)         0 (  0.0%)       7531
# Metal7          4262 (100.0%)         0 (  0.0%)       4262
# Metal8          1854 (100.0%)         0 (  0.0%)       1854
# Metal9           478 (100.0%)         0 (  0.0%)        478
# Metal10           58 (100.0%)         0 (  0.0%)         58
#-----------------------------------------------------------
#               396433 (100.0%)         2 (  0.0%)     396435 
#
#Total number of involved priority nets 14
#Maximum src to sink distance for priority net 38.4
#Average of max src_to_sink distance for priority net 24.4
#Average of ave src_to_sink distance for priority net 14.2
#Max overcon = 4 tracks.
#Total overcon = 0.10%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 30.38 (MB)
#Total memory = 2367.16 (MB)
#Peak memory = 2463.32 (MB)
#
#Finished global routing on Sun Apr 14 13:15:30 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2363.66 (MB), peak = 2463.32 (MB)
#Start Track Assignment.
#Done with 12760 horizontal wires in 5 hboxes and 13231 vertical wires in 5 hboxes.
#Done with 1909 horizontal wires in 5 hboxes and 2108 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 385
#Total wire length = 1195791 um.
#Total half perimeter of net bounding box = 1108896 um.
#Total wire length on LAYER Metal1 = 10475 um.
#Total wire length on LAYER Metal2 = 215554 um.
#Total wire length on LAYER Metal3 = 311968 um.
#Total wire length on LAYER Metal4 = 245973 um.
#Total wire length on LAYER Metal5 = 157738 um.
#Total wire length on LAYER Metal6 = 95327 um.
#Total wire length on LAYER Metal7 = 51645 um.
#Total wire length on LAYER Metal8 = 62030 um.
#Total wire length on LAYER Metal9 = 31632 um.
#Total wire length on LAYER Metal10 = 11999 um.
#Total wire length on LAYER Metal11 = 1450 um.
#Total number of vias = 396435
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 396433 (100.0%)
#Up-Via Summary (total 396435):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1        164868 (100.0%)         2 (  0.0%)     164870
# Metal2        127269 (100.0%)         0 (  0.0%)     127269
# Metal3         51889 (100.0%)         0 (  0.0%)      51889
# Metal4         24920 (100.0%)         0 (  0.0%)      24920
# Metal5         13304 (100.0%)         0 (  0.0%)      13304
# Metal6          7531 (100.0%)         0 (  0.0%)       7531
# Metal7          4262 (100.0%)         0 (  0.0%)       4262
# Metal8          1854 (100.0%)         0 (  0.0%)       1854
# Metal9           478 (100.0%)         0 (  0.0%)        478
# Metal10           58 (100.0%)         0 (  0.0%)         58
#-----------------------------------------------------------
#               396433 (100.0%)         2 (  0.0%)     396435 
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2381.54 (MB), peak = 2463.32 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:26
#Increased memory = 54.18 (MB)
#Total memory = 2381.54 (MB)
#Peak memory = 2463.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.8% of the total area was rechecked for DRC, and 82.4% required routing.
#   number of violations = 544
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	Metal1        1        6       80        0        1        0       88
#	Metal2        5        0      439        1        0       10      455
#	Metal3        0        0        1        0        0        0        1
#	Totals        6        6      520        1        1       10      544
#7658 out of 51875 instances (14.8%) need to be verified(marked ipoed), dirty area = 16.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 10
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2       10       10
#	Totals       10       10
#cpu time = 00:02:33, elapsed time = 00:02:33, memory = 2379.91 (MB), peak = 2463.32 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 16
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2379.64 (MB), peak = 2463.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 385
#Total wire length = 1201161 um.
#Total half perimeter of net bounding box = 1108896 um.
#Total wire length on LAYER Metal1 = 8173 um.
#Total wire length on LAYER Metal2 = 210160 um.
#Total wire length on LAYER Metal3 = 316178 um.
#Total wire length on LAYER Metal4 = 253916 um.
#Total wire length on LAYER Metal5 = 160386 um.
#Total wire length on LAYER Metal6 = 95252 um.
#Total wire length on LAYER Metal7 = 50879 um.
#Total wire length on LAYER Metal8 = 61633 um.
#Total wire length on LAYER Metal9 = 31240 um.
#Total wire length on LAYER Metal10 = 11939 um.
#Total wire length on LAYER Metal11 = 1406 um.
#Total number of vias = 411458
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 411456 (100.0%)
#Up-Via Summary (total 411458):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1        165295 (100.0%)         2 (  0.0%)     165297
# Metal2        135891 (100.0%)         0 (  0.0%)     135891
# Metal3         56868 (100.0%)         0 (  0.0%)      56868
# Metal4         25963 (100.0%)         0 (  0.0%)      25963
# Metal5         13323 (100.0%)         0 (  0.0%)      13323
# Metal6          7477 (100.0%)         0 (  0.0%)       7477
# Metal7          4248 (100.0%)         0 (  0.0%)       4248
# Metal8          1856 (100.0%)         0 (  0.0%)       1856
# Metal9           477 (100.0%)         0 (  0.0%)        477
# Metal10           58 (100.0%)         0 (  0.0%)         58
#-----------------------------------------------------------
#               411456 (100.0%)         2 (  0.0%)     411458 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:42
#Elapsed time = 00:02:42
#Increased memory = -1.91 (MB)
#Total memory = 2379.64 (MB)
#Peak memory = 2463.32 (MB)
#detailRoute Statistics:
#Cpu time = 00:02:42
#Elapsed time = 00:02:42
#Increased memory = -1.91 (MB)
#Total memory = 2379.64 (MB)
#Peak memory = 2463.32 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:03:14
#Elapsed time = 00:03:13
#Increased memory = -32.50 (MB)
#Total memory = 2317.82 (MB)
#Peak memory = 2463.32 (MB)
#Number of warnings = 0
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr 14 13:18:25 2024
#
*** EcoRoute #1 [finish] : cpu/real = 0:03:14.1/0:03:13.6 (1.0), totSession cpu/real = 0:55:02.6/1:42:52.7 (0.5), mem = 2980.2M
**optDesign ... cpu = 0:09:21, real = 0:09:18, mem = 2317.5M, totSessionCpu=0:55:03 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #4 PostEcoSummary
Extraction called for design 'neural_nw_inference' of instances=51875 and nets=54530 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.9  MEM=2980.22M)
extractDetailRC Option : -outfile /tmp/innovus_temp_9330_ip-172-31-28-96.ap-south-1.compute.internal_client25_kxKSeE/neural_nw_inference_9330_s35hx8.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2980.2M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 3048.3M)
Extracted 20.0005% (CPU Time= 0:00:02.7  MEM= 3048.3M)
Extracted 30.0003% (CPU Time= 0:00:03.3  MEM= 3048.3M)
Extracted 40.0005% (CPU Time= 0:00:03.8  MEM= 3048.3M)
Extracted 50.0003% (CPU Time= 0:00:04.3  MEM= 3048.3M)
Extracted 60.0005% (CPU Time= 0:00:05.1  MEM= 3048.3M)
Extracted 70.0003% (CPU Time= 0:00:05.9  MEM= 3052.3M)
Extracted 80.0005% (CPU Time= 0:00:07.0  MEM= 3052.3M)
Extracted 90.0003% (CPU Time= 0:00:08.8  MEM= 3052.3M)
Extracted 100% (CPU Time= 0:00:12.0  MEM= 3052.3M)
Number of Extracted Resistors     : 883776
Number of Extracted Ground Cap.   : 893845
Number of Extracted Coupling Cap. : 1720752
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3014.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.7  Real Time: 0:00:16.0  MEM: 3014.000M)
**optDesign ... cpu = 0:09:37, real = 0:09:34, mem = 2322.7M, totSessionCpu=0:55:19 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2975.02)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 54528
AAE_INFO-618: Total number of nets in the design is 54530,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3002.31 CPU=0:00:19.2 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3002.31 CPU=0:00:21.6 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3002.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3002.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2966.43)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 62. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 54528. 
Total number of fetched objects 54528
AAE_INFO-618: Total number of nets in the design is 54530,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3004.59 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3004.59 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:31.6 real=0:00:31.0 totSessionCpu=0:55:51 mem=3004.6M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.764  |  1.764  |  7.145  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    666 (1362)    |   -0.774   |    666 (1363)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.613%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:10:11, real = 0:10:08, mem = 2388.6M, totSessionCpu=0:55:53 **
Executing marking Critical Nets1
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #5 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:10:11, real = 0:10:08, mem = 2388.6M, totSessionCpu=0:55:53 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Triggering Lef-safe DRV recovery as drv degraded beyond margin
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #10 [begin] : totSession cpu/real = 0:55:54.8/1:43:44.0 (0.5), mem = 3048.7M
Info: 381 clock nets excluded from IPO operation.
DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   666|  1363|    -0.77|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.76|     0.00|       0|       0|       0| 63.61%|          |         |
|   666|  1363|    -0.77|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.76|     0.00|       0|       0|       0| 63.61%| 0:00:00.0|  3087.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal3 (z=3)  |          0 |        381 | default  |
| Metal7 (z=7)  |         12 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 666 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=3087.0M) ***

*** DrvOpt #10 [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:55:59.5/1:43:48.7 (0.5), mem = 3029.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:10:18, real = 0:10:14, mem = 2391.3M, totSessionCpu=0:56:00 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:08, real=0:00:08, mem=2999.50M, totSessionCpu=0:56:01).
**optDesign ... cpu = 0:10:19, real = 0:10:16, mem = 2386.7M, totSessionCpu=0:56:01 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #6 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:20, real = 0:10:17, mem = 2387.3M, totSessionCpu=0:56:02 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2980.3)
*** Calculating scaling factor for min_timing_lib libraries using the default operating condition of each library.
Total number of fetched objects 54528
AAE_INFO-618: Total number of nets in the design is 54530,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3008.34 CPU=0:00:18.1 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=3008.34 CPU=0:00:19.6 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3008.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 3008.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2960.45)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 130. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 54528. 
Total number of fetched objects 54528
AAE_INFO-618: Total number of nets in the design is 54530,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2998.61 CPU=0:00:02.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2998.61 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:28.7 real=0:00:28.0 totSessionCpu=0:56:36 mem=2998.6M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.764  |  1.764  |  7.145  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.088  | -0.088  |  0.000  |
|           TNS (ns):| -4.151  | -4.151  |  0.000  |
|    Violating Paths:|   405   |   405   |    0    |
|          All Paths:|  4436   |  4436   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    666 (1362)    |   -0.774   |    666 (1363)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.613%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:11:03, real = 0:11:02, mem = 2429.9M, totSessionCpu=0:56:45 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:11:01.7/0:11:00.0 (1.0), totSession cpu/real = 0:56:45.8/1:44:36.2 (0.5), mem = 3025.4M
<CMD> saveDesign neural_nw_inference
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/14 13:26:17, mem=2323.0M)
% Begin Save ccopt configuration ... (date=04/14 13:26:17, mem=2323.0M)
% End Save ccopt configuration ... (date=04/14 13:26:18, total cpu=0:00:00.2, real=0:00:01.0, peak res=2324.2M, current mem=2324.2M)
% Begin Save netlist data ... (date=04/14 13:26:18, mem=2324.2M)
Writing Binary DB to neural_nw_inference.dat/neural_nw_inference.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/14 13:26:18, total cpu=0:00:00.2, real=0:00:00.0, peak res=2324.3M, current mem=2324.3M)
Saving symbol-table file ...
Saving congestion map file neural_nw_inference.dat/neural_nw_inference.route.congmap.gz ...
% Begin Save AAE data ... (date=04/14 13:26:19, mem=2324.7M)
Saving AAE Data ...
% End Save AAE data ... (date=04/14 13:26:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=2324.8M, current mem=2324.8M)
Saving preference file neural_nw_inference.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/14 13:26:19, mem=2325.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/14 13:26:20, total cpu=0:00:00.3, real=0:00:00.0, peak res=2325.2M, current mem=2325.2M)
Saving PG file neural_nw_inference.dat/neural_nw_inference.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sun Apr 14 13:26:20 2024)
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2940.9M) ***
Saving Drc markers ...
... 5246 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=04/14 13:26:21, mem=2325.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/14 13:26:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2325.3M, current mem=2325.3M)
% Begin Save routing data ... (date=04/14 13:26:21, mem=2325.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=2940.9M) ***
% End Save routing data ... (date=04/14 13:26:22, total cpu=0:00:00.8, real=0:00:01.0, peak res=2325.5M, current mem=2325.5M)
Saving property file neural_nw_inference.dat/neural_nw_inference.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2943.9M) ***
#Saving pin access data to file neural_nw_inference.dat/neural_nw_inference.apa ...
#
% Begin Save power constraints data ... (date=04/14 13:26:23, mem=2326.0M)
% End Save power constraints data ... (date=04/14 13:26:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=2326.1M, current mem=2326.1M)
default_rc_corner
default_rc_corner
default_rc_corner
Generated self-contained design neural_nw_inference.dat
#% End save design ... (date=04/14 13:26:24, total cpu=0:00:04.1, real=0:00:07.0, peak res=2328.4M, current mem=2328.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2328.4M, totSessionCpu=0:57:46 **
GigaOpt running with 1 threads.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { best_case }
setOptMode -activeSetupViews                                    { worst_case }
setOptMode -autoHoldViews                                       { best_case}
setOptMode -autoSetupViews                                      { worst_case}
setOptMode -autoTDGRSetupViews                                  { worst_case}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 0:57:46.8/1:51:05.9 (0.5), mem = 2976.4M
*** InitOpt #4 [begin] : totSession cpu/real = 0:57:46.8/1:51:05.9 (0.5), mem = 2976.4M
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2288.7M, totSessionCpu=0:57:49 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2955.4M, init mem=2955.4M)
TechSite Violation:	5275
*info: Placed = 51875          (Fixed = 380)
*info: Unplaced = 0           
Placement Density:63.61%(126421/198736)
Placement Density (including fixed std cells):63.61%(126421/198736)
Finished checkPlace (total: cpu=0:00:01.3, real=0:00:01.0; vio checks: cpu=0:00:01.2, real=0:00:01.0; mem=2955.4M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
*** InitOpt #4 [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:57:50.6/1:51:09.7 (0.5), mem = 2955.4M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #7 InitialSummary
Extraction called for design 'neural_nw_inference' of instances=51875 and nets=54530 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.9  MEM=2955.44M)
extractDetailRC Option : -outfile /tmp/innovus_temp_9330_ip-172-31-28-96.ap-south-1.compute.internal_client25_kxKSeE/neural_nw_inference_9330_s35hx8.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2945.4M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 3014.8M)
Extracted 20.0005% (CPU Time= 0:00:02.8  MEM= 3014.8M)
Extracted 30.0003% (CPU Time= 0:00:03.3  MEM= 3014.8M)
Extracted 40.0005% (CPU Time= 0:00:03.9  MEM= 3014.8M)
Extracted 50.0003% (CPU Time= 0:00:04.4  MEM= 3014.8M)
Extracted 60.0005% (CPU Time= 0:00:05.2  MEM= 3014.8M)
Extracted 70.0003% (CPU Time= 0:00:06.1  MEM= 3018.8M)
Extracted 80.0005% (CPU Time= 0:00:07.2  MEM= 3018.8M)
Extracted 90.0003% (CPU Time= 0:00:09.0  MEM= 3018.8M)
Extracted 100% (CPU Time= 0:00:12.3  MEM= 3018.8M)
Number of Extracted Resistors     : 883776
Number of Extracted Ground Cap.   : 893845
Number of Extracted Coupling Cap. : 1720752
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2987.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.9  Real Time: 0:00:17.0  MEM: 2987.500M)
**INFO: flowCheckPoint #8 OptimizationHold
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:58:10 mem=2998.4M ***
*** BuildHoldData #2 [begin] : totSession cpu/real = 0:58:10.4/1:51:28.8 (0.5), mem = 2998.4M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2996.39)
*** Calculating scaling factor for min_timing_lib libraries using the default operating condition of each library.
Total number of fetched objects 54528
AAE_INFO-618: Total number of nets in the design is 54530,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3023.68 CPU=0:00:19.0 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3023.68 CPU=0:00:20.5 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3023.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 3023.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2944.8)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 130. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 54528. 
Total number of fetched objects 54528
AAE_INFO-618: Total number of nets in the design is 54530,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2984.04 CPU=0:00:02.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2984.04 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:29.8 real=0:00:29.0 totSessionCpu=0:58:45 mem=2984.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:34.8 real=0:00:34.0 totSessionCpu=0:58:45 mem=2984.0M ***
Done building hold timer [81300 node(s), 101628 edge(s), 1 view(s)] (fixHold) cpu=0:00:39.5 real=0:00:39.0 totSessionCpu=0:58:50 mem=3028.2M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3008.5)
*** Calculating scaling factor for max_timing_lib libraries using the default operating condition of each library.
Total number of fetched objects 54528
AAE_INFO-618: Total number of nets in the design is 54530,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3004.84 CPU=0:00:17.8 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=3004.84 CPU=0:00:19.2 REAL=0:00:19.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3004.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 3004.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2960.96)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 62. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 54528. 
Total number of fetched objects 54528
AAE_INFO-618: Total number of nets in the design is 54530,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3001.13 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3001.13 CPU=0:00:01.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:27.1 real=0:00:27.0 totSessionCpu=0:59:20 mem=3001.1M)
Done building cte setup timing graph (fixHold) cpu=0:01:09 real=0:01:09 totSessionCpu=0:59:20 mem=3001.1M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: worst_case

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.764  |  1.764  |  7.145  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.088  | -0.088  |  0.000  |
|           TNS (ns):| -4.151  | -4.151  |  0.000  |
|    Violating Paths:|   405   |   405   |    0    |
|          All Paths:|  4436   |  4436   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    666 (1362)    |   -0.774   |    666 (1363)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.613%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:44, real = 0:01:42, mem = 2327.4M, totSessionCpu=0:59:29 **
*** BuildHoldData #2 [finish] : cpu/real = 0:01:19.0/0:01:18.6 (1.0), totSession cpu/real = 0:59:29.3/1:52:47.4 (0.5), mem = 3004.5M
*** HoldOpt #2 [begin] : totSession cpu/real = 0:59:29.3/1:52:47.4 (0.5), mem = 3004.5M
*info: Run optDesign holdfix with 1 thread.
Info: 381 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:21 real=0:01:20 totSessionCpu=0:59:31 mem=3220.4M density=63.613% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.088|    -4.15|     399|          0|       0(     0)|   63.61%|   0:00:00.0|  3220.4M|
|   1|  -0.088|    -4.15|     399|          0|       0(     0)|   63.61%|   0:00:01.0|  3220.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.088|    -4.15|     399|          0|       0(     0)|   63.61%|   0:00:00.0|  3220.4M|
|   1|  -0.087|    -2.14|      76|        293|      28(     0)|   63.87%|   0:00:07.0|  3220.4M|
|   2|  -0.087|    -1.94|      43|         27|      12(     0)|   63.90%|   0:00:02.0|  3220.4M|
|   3|  -0.087|    -1.92|      38|          4|       2(     0)|   63.91%|   0:00:00.0|  3220.4M|
|   4|  -0.087|    -1.92|      36|          1|       1(     0)|   63.91%|   0:00:00.0|  3220.4M|
|   5|  -0.087|    -1.92|      36|          0|       0(     0)|   63.91%|   0:00:01.0|  3220.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 325 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 43 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.087|    -1.92|      36|          0|       0(     0)|   63.91%|   0:00:00.0|  3220.4M|
|   1|  -0.087|    -1.92|      36|          0|       0(     0)|   63.91%|   0:00:01.0|  3220.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.087|    -1.92|      36|          0|       0(     0)|   63.91%|   0:00:00.0|  3220.4M|
|   1|  -0.087|    -1.80|      30|          5|       4(     0)|   63.91%|   0:00:01.0|  3220.4M|
|   2|  -0.087|    -1.80|      30|          0|       0(     0)|   63.91%|   0:00:01.0|  3220.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 5 cells added for Phase III
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 4 instances resized for Phase III
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 107 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   107 net(s): Could not be fixed because of no legal loc.

Resizing failure reasons
------------------------------------------------
*info:    42 net(s): Could not be fixed because of no legal loc.
*info:    28 net(s): Could not be fixed because of hold slack degradation.
*info:    32 net(s): Could not be fixed because all the cells are filtered.


*** Finished Core Fixing (fixHold) cpu=0:01:38 real=0:01:37 totSessionCpu=0:59:49 mem=3220.4M density=63.915% ***

*info:
*info: Added a total of 330 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          308 cells of type 'CLKBUFX2' used
*info:            3 cells of type 'CLKBUFX4' used
*info:            5 cells of type 'CLKBUFX6' used
*info:            4 cells of type 'DLY1X1' used
*info:           10 cells of type 'DLY1X4' used
*info:
*info: Total 47 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:01:38 real=0:01:37 totSessionCpu=0:59:49 mem=3220.4M density=63.915%) ***
**INFO: total 376 insts, 0 nets marked don't touch
**INFO: total 376 insts, 0 nets marked don't touch DB property
**INFO: total 376 insts, 0 nets unmarked don't touch

*** HoldOpt #2 [finish] : cpu/real = 0:00:19.6/0:00:19.5 (1.0), totSession cpu/real = 0:59:49.0/1:53:06.9 (0.5), mem = 3101.4M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:02:03, real = 0:02:02, mem = 2410.2M, totSessionCpu=0:59:49 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3101.51M, totSessionCpu=0:59:51).
**optDesign ... cpu = 0:02:05, real = 0:02:03, mem = 2409.4M, totSessionCpu=0:59:51 **

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:59:52 mem=3139.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3139.7MB
Summary Report:
Instances move: 0 (out of 51825 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3139.7MB
*** Finished refinePlace (0:59:54 mem=3139.7M) ***

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.764  |  1.764  |  7.090  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    671 (1376)    |   -0.774   |    671 (1377)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.915%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:02:09, mem = 2408.0M, totSessionCpu=0:59:56 **
**INFO: flowCheckPoint #9 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 659
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 659
*** EcoRoute #2 [begin] : totSession cpu/real = 0:59:56.2/1:53:14.2 (0.5), mem = 3091.3M

globalDetailRoute

#Start globalDetailRoute on Sun Apr 14 13:28:47 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=54860)
#NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 54858.
#Total number of nets in the design = 54860.
#755 routable nets do not have any wires.
#54103 routable nets have routed wires.
#755 nets will be global routed.
#393 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Sun Apr 14 13:28:50 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 54858 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 380/0 dirty instances, 386/2 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(375 insts marked dirty, reset pre-exisiting dirty flag on 376 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2394.41 (MB), peak = 2485.52 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2398.98 (MB), peak = 2485.52 (MB)
#Selecting nets for post-route si or timing fixing.
#  4 nets with si or timing constraints have been selected for re-routing.
#  4 nets with si or timing constraints already have preferred extra spacing attribute.
#  Routing of 4 nets with si or timing constraints have been deleted. These nets will be re-routed.
#
#Finished routing data preparation on Sun Apr 14 13:28:55 2024
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 9.23 (MB)
#Total memory = 2398.98 (MB)
#Peak memory = 2485.52 (MB)
#
#
#Start global routing on Sun Apr 14 13:28:55 2024
#
#
#Start global routing initialization on Sun Apr 14 13:28:55 2024
#
#Number of eco nets is 575
#
#Start global routing data preparation on Sun Apr 14 13:28:55 2024
#
#Start routing resource analysis on Sun Apr 14 13:28:55 2024
#
#Routing resource analysis is done on Sun Apr 14 13:28:57 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         505        1867       25122    70.55%
#  Metal2         V        1064        1201       25122     0.00%
#  Metal3         H        1262        1110       25122     0.00%
#  Metal4         V        1496         769       25122     0.00%
#  Metal5         H        1907         465       25122     0.00%
#  Metal6         V        1991         274       25122     0.00%
#  Metal7         H        2219         153       25122     0.00%
#  Metal8         V        2100         165       25122     0.00%
#  Metal9         H        2276          96       25122     0.00%
#  Metal10        V         688         217       25122     0.00%
#  Metal11        H         938          11       25122     0.00%
#  --------------------------------------------------------------
#  Total                  16449      26.08%      276342     6.41%
#
#  385 nets (0.70%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Apr 14 13:28:57 2024
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2402.47 (MB), peak = 2485.52 (MB)
#
#
#Global routing initialization is done on Sun Apr 14 13:28:58 2024
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2402.47 (MB), peak = 2485.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2402.79 (MB), peak = 2485.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2402.92 (MB), peak = 2485.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 54858.
#Total number of nets in the design = 54860.
#
#54858 routable nets have routed wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#389 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4             755  
#------------------------------------------------
#        Total                  4             755  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                385            8                 8           54465  
#-------------------------------------------------------------------------------
#        Total                385            8                 8           54465  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       26(0.10%)      1(0.00%)   (0.11%)
#  Metal3        0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        1(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     27(0.01%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 385
#Total wire length = 1224896 um.
#Total half perimeter of net bounding box = 1132411 um.
#Total wire length on LAYER Metal1 = 8158 um.
#Total wire length on LAYER Metal2 = 212703 um.
#Total wire length on LAYER Metal3 = 321735 um.
#Total wire length on LAYER Metal4 = 262953 um.
#Total wire length on LAYER Metal5 = 164387 um.
#Total wire length on LAYER Metal6 = 97500 um.
#Total wire length on LAYER Metal7 = 51243 um.
#Total wire length on LAYER Metal8 = 61633 um.
#Total wire length on LAYER Metal9 = 31240 um.
#Total wire length on LAYER Metal10 = 11939 um.
#Total wire length on LAYER Metal11 = 1406 um.
#Total number of vias = 413839
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 413837 (100.0%)
#Up-Via Summary (total 413839):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1        165926 (100.0%)         2 (  0.0%)     165928
# Metal2        136599 (100.0%)         0 (  0.0%)     136599
# Metal3         57460 (100.0%)         0 (  0.0%)      57460
# Metal4         26265 (100.0%)         0 (  0.0%)      26265
# Metal5         13451 (100.0%)         0 (  0.0%)      13451
# Metal6          7497 (100.0%)         0 (  0.0%)       7497
# Metal7          4248 (100.0%)         0 (  0.0%)       4248
# Metal8          1856 (100.0%)         0 (  0.0%)       1856
# Metal9           477 (100.0%)         0 (  0.0%)        477
# Metal10           58 (100.0%)         0 (  0.0%)         58
#-----------------------------------------------------------
#               413837 (100.0%)         2 (  0.0%)     413839 
#
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 3.94 (MB)
#Total memory = 2402.92 (MB)
#Peak memory = 2485.52 (MB)
#
#Finished global routing on Sun Apr 14 13:29:00 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2399.43 (MB), peak = 2485.52 (MB)
#Start Track Assignment.
#Done with 719 horizontal wires in 5 hboxes and 839 vertical wires in 5 hboxes.
#Done with 71 horizontal wires in 5 hboxes and 92 vertical wires in 5 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 385
#Total wire length = 1224885 um.
#Total half perimeter of net bounding box = 1132411 um.
#Total wire length on LAYER Metal1 = 8158 um.
#Total wire length on LAYER Metal2 = 212716 um.
#Total wire length on LAYER Metal3 = 321708 um.
#Total wire length on LAYER Metal4 = 262970 um.
#Total wire length on LAYER Metal5 = 164369 um.
#Total wire length on LAYER Metal6 = 97505 um.
#Total wire length on LAYER Metal7 = 51241 um.
#Total wire length on LAYER Metal8 = 61634 um.
#Total wire length on LAYER Metal9 = 31240 um.
#Total wire length on LAYER Metal10 = 11939 um.
#Total wire length on LAYER Metal11 = 1406 um.
#Total number of vias = 413839
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 413837 (100.0%)
#Up-Via Summary (total 413839):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1        165926 (100.0%)         2 (  0.0%)     165928
# Metal2        136599 (100.0%)         0 (  0.0%)     136599
# Metal3         57460 (100.0%)         0 (  0.0%)      57460
# Metal4         26265 (100.0%)         0 (  0.0%)      26265
# Metal5         13451 (100.0%)         0 (  0.0%)      13451
# Metal6          7497 (100.0%)         0 (  0.0%)       7497
# Metal7          4248 (100.0%)         0 (  0.0%)       4248
# Metal8          1856 (100.0%)         0 (  0.0%)       1856
# Metal9           477 (100.0%)         0 (  0.0%)        477
# Metal10           58 (100.0%)         0 (  0.0%)         58
#-----------------------------------------------------------
#               413837 (100.0%)         2 (  0.0%)     413839 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2434.90 (MB), peak = 2485.52 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 45.15 (MB)
#Total memory = 2434.90 (MB)
#Peak memory = 2485.52 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.1% of the total area was rechecked for DRC, and 46.9% required routing.
#   number of violations = 565
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	Metal1        2        3       57        0        1        0       63
#	Metal2        6        0      469        1        0       12      488
#	Metal3        0        0        7        0        0        0        7
#	Metal4        0        0        1        0        0        0        1
#	Metal5        0        0        6        0        0        0        6
#	Totals        8        3      540        1        1       12      565
#375 out of 52205 instances (0.7%) need to be verified(marked ipoed), dirty area = 0.4%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        0        0
#	Metal3        2        2
#	Totals        2        2
#cpu time = 00:00:56, elapsed time = 00:00:56, memory = 2431.64 (MB), peak = 2498.75 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2431.10 (MB), peak = 2498.75 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 385
#Total wire length = 1225161 um.
#Total half perimeter of net bounding box = 1132411 um.
#Total wire length on LAYER Metal1 = 8096 um.
#Total wire length on LAYER Metal2 = 212294 um.
#Total wire length on LAYER Metal3 = 321013 um.
#Total wire length on LAYER Metal4 = 262982 um.
#Total wire length on LAYER Metal5 = 165448 um.
#Total wire length on LAYER Metal6 = 97894 um.
#Total wire length on LAYER Metal7 = 51216 um.
#Total wire length on LAYER Metal8 = 61633 um.
#Total wire length on LAYER Metal9 = 31240 um.
#Total wire length on LAYER Metal10 = 11939 um.
#Total wire length on LAYER Metal11 = 1406 um.
#Total number of vias = 414971
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 414969 (100.0%)
#Up-Via Summary (total 414971):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1        165973 (100.0%)         2 (  0.0%)     165975
# Metal2        136998 (100.0%)         0 (  0.0%)     136998
# Metal3         57743 (100.0%)         0 (  0.0%)      57743
# Metal4         26564 (100.0%)         0 (  0.0%)      26564
# Metal5         13557 (100.0%)         0 (  0.0%)      13557
# Metal6          7495 (100.0%)         0 (  0.0%)       7495
# Metal7          4248 (100.0%)         0 (  0.0%)       4248
# Metal8          1856 (100.0%)         0 (  0.0%)       1856
# Metal9           477 (100.0%)         0 (  0.0%)        477
# Metal10           58 (100.0%)         0 (  0.0%)         58
#-----------------------------------------------------------
#               414969 (100.0%)         2 (  0.0%)     414971 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = -3.80 (MB)
#Total memory = 2431.10 (MB)
#Peak memory = 2498.75 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:04
#Increased memory = -3.80 (MB)
#Total memory = 2431.10 (MB)
#Peak memory = 2498.75 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:01:27
#Elapsed time = 00:01:27
#Increased memory = -37.25 (MB)
#Total memory = 2370.72 (MB)
#Peak memory = 2498.75 (MB)
#Number of warnings = 0
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr 14 13:30:14 2024
#
*** EcoRoute #2 [finish] : cpu/real = 0:01:27.5/0:01:27.3 (1.0), totSession cpu/real = 1:01:23.7/1:54:41.6 (0.5), mem = 3068.6M
**optDesign ... cpu = 0:03:38, real = 0:03:36, mem = 2370.6M, totSessionCpu=1:01:24 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #10 PostEcoSummary
Extraction called for design 'neural_nw_inference' of instances=52205 and nets=54860 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:01.0  MEM=3068.63M)
extractDetailRC Option : -outfile /tmp/innovus_temp_9330_ip-172-31-28-96.ap-south-1.compute.internal_client25_kxKSeE/neural_nw_inference_9330_s35hx8.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3068.6M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 3136.7M)
Extracted 20.0003% (CPU Time= 0:00:02.8  MEM= 3136.7M)
Extracted 30.0003% (CPU Time= 0:00:03.3  MEM= 3136.7M)
Extracted 40.0003% (CPU Time= 0:00:03.8  MEM= 3136.7M)
Extracted 50.0003% (CPU Time= 0:00:04.3  MEM= 3136.7M)
Extracted 60.0004% (CPU Time= 0:00:05.2  MEM= 3136.7M)
Extracted 70.0004% (CPU Time= 0:00:06.1  MEM= 3140.7M)
Extracted 80.0004% (CPU Time= 0:00:07.2  MEM= 3140.7M)
Extracted 90.0004% (CPU Time= 0:00:09.0  MEM= 3140.7M)
Extracted 100% (CPU Time= 0:00:12.3  MEM= 3140.7M)
Number of Extracted Resistors     : 891057
Number of Extracted Ground Cap.   : 901228
Number of Extracted Coupling Cap. : 1744872
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3109.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.2  Real Time: 0:00:17.0  MEM: 3109.406M)
**optDesign ... cpu = 0:03:55, real = 0:03:53, mem = 2372.4M, totSessionCpu=1:01:41 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3074.43)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 54858
AAE_INFO-618: Total number of nets in the design is 54860,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3101.72 CPU=0:00:19.1 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3101.72 CPU=0:00:21.3 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3101.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3101.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3066.84)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 76. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 54858. 
Total number of fetched objects 54858
AAE_INFO-618: Total number of nets in the design is 54860,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3108.01 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3108.01 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:31.4 real=0:00:31.0 totSessionCpu=1:02:12 mem=3108.0M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.724  |  1.724  |  7.061  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    674 (1381)    |   -0.774   |    674 (1382)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.915%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:04:29, real = 0:04:26, mem = 2440.4M, totSessionCpu=1:02:14 **
Executing marking Critical Nets1
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #11 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:04:29, real = 0:04:26, mem = 2440.4M, totSessionCpu=1:02:15 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=3085.59M, totSessionCpu=1:02:16).
**optDesign ... cpu = 0:04:30, real = 0:04:28, mem = 2440.5M, totSessionCpu=1:02:16 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #12 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:32, real = 0:04:29, mem = 2440.6M, totSessionCpu=1:02:17 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3066.39)
*** Calculating scaling factor for min_timing_lib libraries using the default operating condition of each library.
Total number of fetched objects 54858
AAE_INFO-618: Total number of nets in the design is 54860,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3110.43 CPU=0:00:18.4 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3110.43 CPU=0:00:19.9 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3110.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3110.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3063.55)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 132. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 54858. 
Total number of fetched objects 54858
AAE_INFO-618: Total number of nets in the design is 54860,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3104.72 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3104.72 CPU=0:00:03.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:29.4 real=0:00:29.0 totSessionCpu=1:02:52 mem=3104.7M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.724  |  1.724  |  7.061  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4441   |  4436   |   710   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.087  | -0.087  |  0.000  |
|           TNS (ns):| -1.805  | -1.805  |  0.000  |
|    Violating Paths:|   38    |   38    |    0    |
|          All Paths:|  4436   |  4436   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    674 (1381)    |   -0.774   |    674 (1382)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.915%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:15, real = 0:05:14, mem = 2481.5M, totSessionCpu=1:03:01 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:05:14.6/0:05:13.8 (1.0), totSession cpu/real = 1:03:01.4/1:56:19.7 (0.5), mem = 3128.9M
<CMD> getAnalysisMode -checkType -quiet
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3109.17)
*** Calculating scaling factor for max_timing_lib libraries using the default operating condition of each library.
Total number of fetched objects 54858
AAE_INFO-618: Total number of nets in the design is 54860,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3143.67 CPU=0:00:19.5 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=3143.67 CPU=0:00:21.1 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3143.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3143.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2979.79)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 132. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 54858. 
Total number of fetched objects 54858
AAE_INFO-618: Total number of nets in the design is 54860,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3017.94 CPU=0:00:02.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3017.94 CPU=0:00:02.9 REAL=0:00:02.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
Parsing file top.mtarpt...
<CMD> selectInst {z2_reg[13][7]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[13][7]}
<CMD> zoomSelected
<CMD> selectInst {z2_reg[13][7]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[13][7]}
<CMD> zoomSelected
<CMD> selectInst {z2_reg[13][7]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[13][7]}
<CMD> zoomSelected
<CMD> selectInst g182036
<CMD> zoomSelected
<CMD> selectInst {z2_reg[13][7]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[13][7]}
<CMD> zoomSelected
<CMD> ecoAddRepeater -cell {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -net {z2[13][7]}
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3050.21)
Total number of fetched objects 54858
AAE_INFO-618: Total number of nets in the design is 54860,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3061.82 CPU=0:00:17.9 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=3061.82 CPU=0:00:19.4 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3061.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3061.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2979.94)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 76. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 54858. 
Total number of fetched objects 54858
AAE_INFO-618: Total number of nets in the design is 54860,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3018.09 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3018.09 CPU=0:00:01.4 REAL=0:00:01.0)
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | signal nets: 
 |    routed nets:    54477 (100.0% routed)
 |     total nets:    54477
 | clock nets: 
 |    routed nets:      381 (100.0% routed)
 |     total nets:      381
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Add inst FE_ECOC24137_z2_13_7 (BUFX12) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24138_z2_13_7 (BUFX16) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24139_z2_13_7 (BUFX2) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24140_z2_13_7 (BUFX20) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24141_z2_13_7 (BUFX3) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24142_z2_13_7 (BUFX4) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24143_z2_13_7 (BUFX6) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24144_z2_13_7 (BUFX8) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24145_z2_13_7 (CLKBUFX12) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24146_z2_13_7 (CLKBUFX16) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24147_z2_13_7 (CLKBUFX2) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24148_z2_13_7 (CLKBUFX20) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24149_z2_13_7 (CLKBUFX3) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24150_z2_13_7 (CLKBUFX4) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24151_z2_13_7 (CLKBUFX6) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24152_z2_13_7 (CLKBUFX8) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [CLKINVX1].
Add inst FE_ECOC24153_z2_13_7 (CLKINVX1) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24154_z2_13_7 (CLKINVX1) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [CLKINVX12].
Add inst FE_ECOC24155_z2_13_7 (CLKINVX12) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24156_z2_13_7 (CLKINVX12) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [CLKINVX16].
Add inst FE_ECOC24157_z2_13_7 (CLKINVX16) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24158_z2_13_7 (CLKINVX16) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [CLKINVX2].
Add inst FE_ECOC24159_z2_13_7 (CLKINVX2) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24160_z2_13_7 (CLKINVX2) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [CLKINVX20].
Add inst FE_ECOC24161_z2_13_7 (CLKINVX20) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24162_z2_13_7 (CLKINVX20) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [CLKINVX3].
Add inst FE_ECOC24163_z2_13_7 (CLKINVX3) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24164_z2_13_7 (CLKINVX3) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [CLKINVX4].
Add inst FE_ECOC24165_z2_13_7 (CLKINVX4) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24166_z2_13_7 (CLKINVX4) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [CLKINVX6].
Add inst FE_ECOC24167_z2_13_7 (CLKINVX6) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24168_z2_13_7 (CLKINVX6) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [CLKINVX8].
Add inst FE_ECOC24169_z2_13_7 (CLKINVX8) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24170_z2_13_7 (CLKINVX8) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [INVX1].
Add inst FE_ECOC24171_z2_13_7 (INVX1) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24172_z2_13_7 (INVX1) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [INVX12].
Add inst FE_ECOC24173_z2_13_7 (INVX12) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24174_z2_13_7 (INVX12) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [INVX16].
Add inst FE_ECOC24175_z2_13_7 (INVX16) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24176_z2_13_7 (INVX16) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [INVX2].
Add inst FE_ECOC24177_z2_13_7 (INVX2) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24178_z2_13_7 (INVX2) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [INVX20].
Add inst FE_ECOC24179_z2_13_7 (INVX20) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24180_z2_13_7 (INVX20) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [INVX3].
Add inst FE_ECOC24181_z2_13_7 (INVX3) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24182_z2_13_7 (INVX3) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [INVX4].
Add inst FE_ECOC24183_z2_13_7 (INVX4) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24184_z2_13_7 (INVX4) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [INVX6].
Add inst FE_ECOC24185_z2_13_7 (INVX6) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24186_z2_13_7 (INVX6) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [INVX8].
Add inst FE_ECOC24187_z2_13_7 (INVX8) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24188_z2_13_7 (INVX8) to drive load g224748/A0 g182036/A0 
Adding a pair of inverters [INVXL].
Add inst FE_ECOC24189_z2_13_7 (INVXL) to drive load g224748/A0 g182036/A0 
Add inst FE_ECOC24190_z2_13_7 (INVXL) to drive load g224748/A0 g182036/A0 
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (1:07:39 mem=3196.0M) ***
Total net bbox length = 1.084e+06 (5.144e+05 5.697e+05) (ext = 1.915e+03)
Move report: Detail placement moves 677 insts, mean move: 2.64 um, max move: 17.26 um 
	Max move on inst (g179811): (-34.90, 106.02) --> (-27.90, 116.28)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 3212.1MB
Summary Report:
Instances move: 677 (out of 51879 movable)
Instances flipped: 0
Mean displacement: 2.64 um
Max displacement: 17.26 um (Instance: g179811) (-34.9, 106.02) -> (-27.9, 116.28)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 1.085e+06 (5.149e+05 5.703e+05) (ext = 1.915e+03)
Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 3212.1MB
*** Finished refinePlace (1:07:43 mem=3212.1M) ***
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix neural_nw_inference_postRoute -outDir timingReports
*** timeDesign #5 [begin] : totSession cpu/real = 1:08:11.6/2:25:36.9 (0.5), mem = 3137.3M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'neural_nw_inference' of instances=52259 and nets=54914 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:01.0  MEM=3137.25M)
extractDetailRC Option : -outfile /tmp/innovus_temp_9330_ip-172-31-28-96.ap-south-1.compute.internal_client25_kxKSeE/neural_nw_inference_9330_s35hx8.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3125.3M)
Extracted 10.0005% (CPU Time= 0:00:02.4  MEM= 3199.6M)
Extracted 20.0005% (CPU Time= 0:00:03.0  MEM= 3199.6M)
Extracted 30.0005% (CPU Time= 0:00:03.6  MEM= 3199.6M)
Extracted 40.0005% (CPU Time= 0:00:04.1  MEM= 3199.6M)
Extracted 50.0005% (CPU Time= 0:00:04.6  MEM= 3199.6M)
Extracted 60.0005% (CPU Time= 0:00:05.5  MEM= 3202.6M)
Extracted 70.0005% (CPU Time= 0:00:06.4  MEM= 3212.6M)
Extracted 80.0005% (CPU Time= 0:00:07.5  MEM= 3218.6M)
Extracted 90.0005% (CPU Time= 0:00:09.4  MEM= 3224.6M)
Extracted 100% (CPU Time= 0:00:12.7  MEM= 3229.6M)
Number of Extracted Resistors     : 891110
Number of Extracted Ground Cap.   : 901231
Number of Extracted Coupling Cap. : 1744876
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3198.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.6  Real Time: 0:00:17.0  MEM: 3198.320M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3124.62)
*** Calculating scaling factor for min_timing_lib libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 54912
AAE_INFO-618: Total number of nets in the design is 54914,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3151.91 CPU=0:00:19.5 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3151.91 CPU=0:00:21.8 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3151.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:01.0, MEM = 3151.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3116.03)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 132. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 54912. 
Total number of fetched objects 54912
AAE_INFO-618: Total number of nets in the design is 54914,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3154.18 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3154.18 CPU=0:00:03.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:29.6 real=0:00:29.0 totSessionCpu=1:09:02 mem=3154.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.087  | -0.087  |  0.000  |
|           TNS (ns):| -1.718  | -1.718  |  0.000  |
|    Violating Paths:|   37    |   37    |    0    |
|          All Paths:|  4436   |  4436   |    0    |
+--------------------+---------+---------+---------+

Density: 64.003%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 51.34 sec
Total Real time: 50.0 sec
Total Memory Usage: 3090.453125 Mbytes
Reset AAE Options
*** timeDesign #5 [finish] : cpu/real = 0:00:51.3/0:00:50.4 (1.0), totSession cpu/real = 1:09:02.9/2:26:27.3 (0.5), mem = 3090.5M
**ERROR: (IMPSYC-122):	Cannot select a unique net because terminals z2_reg[13][7]/Q -> g182036/A0 are not on the same net. Specify valid terminal names.
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> all_analysis_views
best_case worst_case
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> get_analysis_view $view -delay_corner
<CMD> get_delay_corner $dc -rc_corner
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst FE_PHC22894_z2_21_11
<CMD> zoomSelected
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst FE_PHC22894_z2_21_11
<CMD> zoomSelected
<CMD> editSelect -net FE_PHN22894_z2_21_11
<CMD> zoomSelected
<CMD> selectInst g181706
<CMD> zoomSelected
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst FE_PHC22894_z2_21_11
<CMD> zoomSelected
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst FE_PHC22894_z2_21_11
<CMD> zoomSelected
<CMD> editSelect -net FE_PHN22894_z2_21_11
<CMD> zoomSelected
<CMD> selectInst g181706
<CMD> zoomSelected
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst FE_PHC22894_z2_21_11
<CMD> zoomSelected
<CMD> selectInst {z2_reg[21][11]}
<CMD> zoomSelected
<CMD> editSelect -net {z2[21][11]}
<CMD> zoomSelected
<CMD> selectInst FE_PHC22894_z2_21_11
<CMD> zoomSelected
<CMD> ecoAddRepeater -cell {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -net {z2[21][11]}
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3103.76)
*** Calculating scaling factor for max_timing_lib libraries using the default operating condition of each library.
Total number of fetched objects 54912
AAE_INFO-618: Total number of nets in the design is 54914,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3163.06 CPU=0:00:18.3 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=3163.06 CPU=0:00:19.7 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3163.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3163.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3122.18)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 76. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 54912. 
Total number of fetched objects 54912
AAE_INFO-618: Total number of nets in the design is 54914,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3162.34 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3162.34 CPU=0:00:01.3 REAL=0:00:01.0)
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | signal nets: 
 |    routed nets:    54479 (99.9% routed)
 |     total nets:    54531
 | clock nets: 
 |    routed nets:      381 (100.0% routed)
 |     total nets:      381
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Starting Steiner route of net FE_ECON24191_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24191_z2_21_11 (BUFX12) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24192_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24192_z2_21_11 (BUFX16) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24193_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24193_z2_21_11 (BUFX2) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24194_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24194_z2_21_11 (BUFX20) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24195_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24195_z2_21_11 (BUFX3) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24196_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24196_z2_21_11 (BUFX4) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24197_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24197_z2_21_11 (BUFX6) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24198_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24198_z2_21_11 (BUFX8) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24199_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24199_z2_21_11 (CLKBUFX12) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24200_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24200_z2_21_11 (CLKBUFX16) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24201_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24201_z2_21_11 (CLKBUFX2) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24202_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24202_z2_21_11 (CLKBUFX20) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24203_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24203_z2_21_11 (CLKBUFX3) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24204_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24204_z2_21_11 (CLKBUFX4) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24205_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24205_z2_21_11 (CLKBUFX6) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24206_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24206_z2_21_11 (CLKBUFX8) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [CLKINVX1].
Starting Steiner route of net FE_ECON24207_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24207_z2_21_11 (CLKINVX1) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24208_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24208_z2_21_11 (CLKINVX1) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [CLKINVX12].
Starting Steiner route of net FE_ECON24209_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24209_z2_21_11 (CLKINVX12) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24210_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24210_z2_21_11 (CLKINVX12) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [CLKINVX16].
Starting Steiner route of net FE_ECON24211_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24211_z2_21_11 (CLKINVX16) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24212_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24212_z2_21_11 (CLKINVX16) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [CLKINVX2].
Starting Steiner route of net FE_ECON24213_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24213_z2_21_11 (CLKINVX2) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24214_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24214_z2_21_11 (CLKINVX2) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [CLKINVX20].
Starting Steiner route of net FE_ECON24215_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24215_z2_21_11 (CLKINVX20) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24216_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24216_z2_21_11 (CLKINVX20) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [CLKINVX3].
Starting Steiner route of net FE_ECON24217_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24217_z2_21_11 (CLKINVX3) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24218_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24218_z2_21_11 (CLKINVX3) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [CLKINVX4].
Starting Steiner route of net FE_ECON24219_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24219_z2_21_11 (CLKINVX4) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24220_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24220_z2_21_11 (CLKINVX4) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [CLKINVX6].
Starting Steiner route of net FE_ECON24221_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24221_z2_21_11 (CLKINVX6) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24222_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24222_z2_21_11 (CLKINVX6) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [CLKINVX8].
Starting Steiner route of net FE_ECON24223_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24223_z2_21_11 (CLKINVX8) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24224_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24224_z2_21_11 (CLKINVX8) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [INVX1].
Starting Steiner route of net FE_ECON24225_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24225_z2_21_11 (INVX1) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24226_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24226_z2_21_11 (INVX1) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [INVX12].
Starting Steiner route of net FE_ECON24227_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24227_z2_21_11 (INVX12) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24228_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24228_z2_21_11 (INVX12) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [INVX16].
Starting Steiner route of net FE_ECON24229_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24229_z2_21_11 (INVX16) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24230_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24230_z2_21_11 (INVX16) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [INVX2].
Starting Steiner route of net FE_ECON24231_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24231_z2_21_11 (INVX2) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24232_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24232_z2_21_11 (INVX2) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [INVX20].
Starting Steiner route of net FE_ECON24233_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24233_z2_21_11 (INVX20) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24234_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24234_z2_21_11 (INVX20) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [INVX3].
Starting Steiner route of net FE_ECON24235_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24235_z2_21_11 (INVX3) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24236_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24236_z2_21_11 (INVX3) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [INVX4].
Starting Steiner route of net FE_ECON24237_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24237_z2_21_11 (INVX4) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24238_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24238_z2_21_11 (INVX4) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [INVX6].
Starting Steiner route of net FE_ECON24239_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24239_z2_21_11 (INVX6) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24240_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24240_z2_21_11 (INVX6) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [INVX8].
Starting Steiner route of net FE_ECON24241_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24241_z2_21_11 (INVX8) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24242_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24242_z2_21_11 (INVX8) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Adding a pair of inverters [INVXL].
Starting Steiner route of net FE_ECON24243_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24243_z2_21_11 (INVXL) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
Starting Steiner route of net FE_ECON24244_z2_21_11 ...
Steiner route complete.
Add inst FE_ECOC24244_z2_21_11 (INVXL) to drive load g223748/B0 FE_PHC22894_z2_21_11/A 
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (1:11:24 mem=3196.7M) ***
Total net bbox length = 1.085e+06 (5.150e+05 5.703e+05) (ext = 1.915e+03)
Move report: Detail placement moves 631 insts, mean move: 2.16 um, max move: 33.36 um 
	Max move on inst (g224207): (-53.10, 111.15) --> (-59.10, 83.79)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 3212.7MB
Summary Report:
Instances move: 631 (out of 51933 movable)
Instances flipped: 2
Mean displacement: 2.16 um
Max displacement: 33.36 um (Instance: g224207) (-53.1, 111.15) -> (-59.1, 83.79)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2XL
Total net bbox length = 1.086e+06 (5.154e+05 5.708e+05) (ext = 1.915e+03)
Runtime: CPU: 0:00:03.3 REAL: 0:00:04.0 MEM: 3212.7MB
*** Finished refinePlace (1:11:27 mem=3212.7M) ***
<CMD> zoomBox -152.72300 50.84400 5.32550 127.25450
<CMD> zoomBox -141.80300 57.03100 -7.46200 121.98000
<CMD> zoomBox -132.81200 61.97500 -18.62200 117.18150
<CMD> zoomBox -125.17000 66.17700 -28.10800 113.10300
<CMD> zoomBox -118.67400 69.74900 -36.17100 109.63600
<CMD> zoomBox -113.15250 72.78450 -43.02450 106.68900
<CMD> zoomBox -108.69400 75.22600 -49.08450 104.04500
<CMD> zoomBox -114.00100 72.29100 -43.87250 106.19550
<CMD> zoomBox -120.24450 68.83800 -37.74050 108.72550
<CMD> zoomBox -127.59000 64.77550 -30.52650 111.70200
<CMD> zoomBox -136.23150 59.99650 -22.03950 115.20400
<CMD> zoomBox -146.39800 54.37400 -12.05450 119.32400
<CMD> zoomBox -158.35850 47.75900 -0.30750 124.17100
<CMD> zoomBox -172.43000 39.97700 13.51250 129.87350
<CMD> zoomBox -208.46100 20.05050 48.89900 144.47450
<CMD> zoomBox -231.37400 7.37850 71.40250 153.76000
<CMD> zoomBox -258.33100 -7.52950 97.87700 164.68400
<CMD> zoomBox -290.04450 -25.06850 129.02350 177.53550
<CMD> zoomBox -327.35450 -45.70250 165.66650 192.65500
<CMD> zoomBox -371.24850 -69.97750 208.77600 210.44300
<CMD> zoomBox -422.88850 -98.53650 259.49300 231.37000
<CMD> zoomBox -483.64200 -132.13550 319.16000 255.99000
<CMD> zoomBox -555.11650 -171.66400 389.35650 284.95450
<CMD> zoomBox -639.20450 -218.16800 471.94100 319.03050
<CMD> zoomBox -810.88150 -253.42300 496.34850 378.57500
<CMD> deselectAll
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix neural_nw_inference_postRoute -outDir timingReports
*** timeDesign #6 [begin] : totSession cpu/real = 1:12:11.3/2:40:25.4 (0.4), mem = 3176.1M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'neural_nw_inference' of instances=52313 and nets=54968 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:01.0  MEM=3176.1M)
extractDetailRC Option : -outfile /tmp/innovus_temp_9330_ip-172-31-28-96.ap-south-1.compute.internal_client25_kxKSeE/neural_nw_inference_9330_s35hx8.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3164.1M)
Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 3237.4M)
Extracted 20.0003% (CPU Time= 0:00:03.1  MEM= 3237.4M)
Extracted 30.0004% (CPU Time= 0:00:03.6  MEM= 3237.4M)
Extracted 40.0004% (CPU Time= 0:00:04.1  MEM= 3237.4M)
Extracted 50.0005% (CPU Time= 0:00:04.7  MEM= 3237.4M)
Extracted 60.0003% (CPU Time= 0:00:05.6  MEM= 3237.4M)
Extracted 70.0003% (CPU Time= 0:00:06.6  MEM= 3241.4M)
Extracted 80.0004% (CPU Time= 0:00:07.7  MEM= 3248.4M)
Extracted 90.0004% (CPU Time= 0:00:09.7  MEM= 3253.4M)
Extracted 100% (CPU Time= 0:00:13.1  MEM= 3258.4M)
Number of Extracted Resistors     : 891434
Number of Extracted Ground Cap.   : 901609
Number of Extracted Coupling Cap. : 1745312
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3228.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.2  Real Time: 0:00:18.0  MEM: 3228.164M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3162.46)
*** Calculating scaling factor for min_timing_lib libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 54966
AAE_INFO-618: Total number of nets in the design is 54968,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3189.75 CPU=0:00:19.2 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3189.75 CPU=0:00:21.6 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3189.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3189.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3152.87)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 132. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 54966. 
Total number of fetched objects 54966
AAE_INFO-618: Total number of nets in the design is 54968,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3196.04 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3196.04 CPU=0:00:03.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:29.3 real=0:00:29.0 totSessionCpu=1:13:02 mem=3196.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.087  | -0.087  |  0.000  |
|           TNS (ns):| -1.712  | -1.712  |  0.000  |
|    Violating Paths:|   35    |   35    |    0    |
|          All Paths:|  4436   |  4436   |    0    |
+--------------------+---------+---------+---------+

Density: 64.091%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 51.76 sec
Total Real time: 51.0 sec
Total Memory Usage: 3129.304688 Mbytes
Reset AAE Options
*** timeDesign #6 [finish] : cpu/real = 0:00:51.7/0:00:50.8 (1.0), totSession cpu/real = 1:13:03.0/2:41:16.2 (0.5), mem = 3129.3M
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3139.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	          Short      Mar   MetSpc   EOLSpc   CutSpc   CShort   MinEnc   AdjCut   Totals
	Metal1      166      409        2        5        0        0        0        0      582
	Via1          0        0        0        0        1        2        0        1        4
	Metal2      384       15        4        0        0        0        1        0      404
	Via2          0        0        0        0        1        0        0        0        1
	Metal3        4        0        0        0        0        0        0        0        4
	Metal5        5        0        0        0        0        0        0        0        5
	Totals      559      424        6        5        2        2        1        1     1000

 *** End Verify DRC (CPU: 0:00:16.6  ELAPSED TIME: 17.00  MEM: 256.1M) ***

<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Apr 14 14:19:10 2024

Design Name: neural_nw_inference
Database Units: 2000
Design Boundary: (-226.5000, -225.3400) (226.5000, 225.3400)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_ECON24244_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24243_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24242_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24241_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24240_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24239_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24238_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24237_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24236_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24235_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24234_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24233_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24232_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24231_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24230_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24229_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24228_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24227_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24226_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24225_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24224_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24223_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24222_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24221_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24220_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24219_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24218_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24217_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24216_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24215_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24214_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24213_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24212_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24211_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24210_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24209_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24208_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24207_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24206_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24205_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24204_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24203_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24202_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24201_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24200_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24199_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24198_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24197_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24196_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24195_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24194_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24193_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24192_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24191_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24190_z2_13_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24189_z2_13_7: no routing.
Net FE_ECON24188_z2_13_7: no routing.
Net FE_ECON24187_z2_13_7: no routing.
Net FE_ECON24186_z2_13_7: no routing.
Net FE_ECON24185_z2_13_7: no routing.
Net FE_ECON24184_z2_13_7: no routing.
Net FE_ECON24183_z2_13_7: no routing.
Net FE_ECON24182_z2_13_7: no routing.
Net FE_ECON24181_z2_13_7: no routing.
Net FE_ECON24180_z2_13_7: no routing.
Net FE_ECON24179_z2_13_7: no routing.
Net FE_ECON24178_z2_13_7: no routing.
Net FE_ECON24177_z2_13_7: no routing.
Net FE_ECON24176_z2_13_7: no routing.
Net FE_ECON24175_z2_13_7: no routing.
Net FE_ECON24174_z2_13_7: no routing.
Net FE_ECON24173_z2_13_7: no routing.
Net FE_ECON24172_z2_13_7: no routing.
Net FE_ECON24171_z2_13_7: no routing.
Net FE_ECON24170_z2_13_7: no routing.
Net FE_ECON24169_z2_13_7: no routing.
Net FE_ECON24168_z2_13_7: no routing.
Net FE_ECON24167_z2_13_7: no routing.
Net FE_ECON24166_z2_13_7: no routing.
Net FE_ECON24165_z2_13_7: no routing.
Net FE_ECON24164_z2_13_7: no routing.
Net FE_ECON24163_z2_13_7: no routing.
Net FE_ECON24162_z2_13_7: no routing.
Net FE_ECON24161_z2_13_7: no routing.
Net FE_ECON24160_z2_13_7: no routing.
Net FE_ECON24159_z2_13_7: no routing.
Net FE_ECON24158_z2_13_7: no routing.
Net FE_ECON24157_z2_13_7: no routing.
Net FE_ECON24156_z2_13_7: no routing.
Net FE_ECON24155_z2_13_7: no routing.
Net FE_ECON24154_z2_13_7: no routing.
Net FE_ECON24153_z2_13_7: no routing.
Net FE_ECON24152_z2_13_7: no routing.
Net FE_ECON24151_z2_13_7: no routing.
Net FE_ECON24150_z2_13_7: no routing.
Net FE_ECON24149_z2_13_7: no routing.
Net FE_ECON24148_z2_13_7: no routing.
Net FE_ECON24147_z2_13_7: no routing.
Net FE_ECON24146_z2_13_7: no routing.
Net FE_ECON24145_z2_13_7: no routing.
Net FE_ECON24144_z2_13_7: no routing.
Net FE_ECON24143_z2_13_7: no routing.
Net FE_ECON24142_z2_13_7: no routing.
Net FE_ECON24141_z2_13_7: no routing.
Net FE_ECON24140_z2_13_7: no routing.
Net FE_ECON24139_z2_13_7: no routing.
Net FE_ECON24138_z2_13_7: no routing.
Net FE_ECON24137_z2_13_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN24109_z2_13_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN24104_z2_10_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN24089_a2_32_16: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23999_z2_7_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23924_z2_11_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23825_a2_33_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23811_a2_32_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23810_a2_26_20: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23807_a2_35_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29053_a2_33__14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29052_a2_33__13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29051_a2_34__11: has an unconnected terminal, has regular routing with opens.
Net FE_PDN29049_a2_34__11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29046_a2_34__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29045_a2_34__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29044_a2_34__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28986_a2_23__13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28975_z2_26__8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28974_z2_26__8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28969_a2_35__16: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28968_a2_35__16: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28956_z2_13__1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28946_z2_17__12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28945_z2_17__12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28943_a2_23__11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28913_a2_1__24: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28911_a2_32__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28906_a2_12__13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28904_a2_25__9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28894_z2_26__1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28893_z2_26__1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28890_z2_8__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28889_z2_8__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28883_z2_13__2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28882_z2_13__2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28853_z2_13__4: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28786_a2_37__17: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28785_a2_37__17: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28784_a2_37__14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28756_a2_35__13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28734_z2_1__0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28733_z2_1__0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28719_z2_1__1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28718_z2_1__1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28692_n_5161: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28691_n_5161: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23712_z2_17_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23709_z2_13_4: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23705_z2_1_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23687_n_5161: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23678_a2_37_17: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23665_z2_1_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23651_a2_34_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23646_a2_35_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23642_a2_35_13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23641_a2_34_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23639_a2_37_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23636_a2_36_17: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23626_a2_34_16: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23591_z2_13_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23496_z2_25_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23484_a2_26_22: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23459_z2_26_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23457_z2_7_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23438_z2_14_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23374_w12_mul_test_img_1_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23328_a2_29_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23324_a2_29_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23307_z2_1_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23304_z2_3_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23303_a2_32_13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23281_a2_37_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23271_a2_36_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23262_a2_36_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23261_w12_mul_test_img_11_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23229_z2_26_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23228_w12_mul_test_img_26_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23226_z2_3_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23223_z2_26_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23211_z2_3_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23195_a2_34_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23189_z2_10_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23185_z2_14_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23184_z2_26_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23182_z2_13_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23180_a2_31_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23178_n_1443: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23090_a2_26_23: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23089_a2_35_15: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23084_a2_31_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23077_a2_32_13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23066_w12_mul_test_img_11_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23047_a2_36_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23037_w12_mul_test_img_14_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23036_z2_3_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23028_a2_29_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23023_w12_mul_test_img_26_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23014_n_5275: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23007_w12_mul_test_img_13_4: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22988_w12_mul_test_img_14_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22985_z2_20_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22982_w12_mul_test_img_4_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22979_w12_mul_test_img_1_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22950_z2_3_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22916_z2_13_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22910_z2_8_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22906_z2_13_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22894_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22885_w12_mul_test_img_1_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22876_z2_13_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22851_a2_32_18: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22833_n_1443: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22799_n_2294: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22730_z2_20_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22682_w12_mul_test_img_14_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22678_a2_29_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22671_w12_mul_test_img_22_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22670_w12_mul_test_img_1_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22655_w12_mul_test_img_8_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22640_w12_mul_test_img_16_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22639_z2_25_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22618_z2_7_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22616_w12_mul_test_img_22_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22612_w12_mul_test_img_21_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22601_w12_mul_test_img_26_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22597_w12_mul_test_img_13_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22543_w12_mul_test_img_14_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22541_z2_5_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22527_w12_mul_test_img_13_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22496_z2_26_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22493_w12_mul_test_img_3_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22478_z2_5_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22459_z2_8_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22458_w12_mul_test_img_25_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22453_z2_25_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22447_z2_25_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22410_z2_20_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22409_w12_mul_test_img_16_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22398_z2_9_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22379_z2_8_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22374_z2_14_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22365_z2_26_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22364_a2_33_16: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22361_a2_38_17: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22337_n_5275: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22325_n_1464: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22304_n_4454: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22298_n_4240: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22295_n_4455: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22278_n_1841: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22277_n_1792: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22269_n_1637: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22209_w12_mul_test_img_22_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22196_w12_mul_test_img_8_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22167_w12_mul_test_img_13_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22165_w12_mul_test_img_8_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22163_w12_mul_test_img_14_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22134_w12_mul_test_img_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22119_w12_mul_test_img_20_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22087_w12_mul_test_img_16_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22074_z2_5_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22058_z2_5_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22008_w12_mul_test_img_25_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21992_w12_mul_test_img_14_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21987_w12_mul_test_img_7_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21975_z2_7_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21953_w12_mul_test_img_7_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21903_w12_mul_test_img_22_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21897_z2_5_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21888_z2_25_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21883_z2_25_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21880_w12_mul_test_img_10_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21879_z2_18_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21850_z2_14_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21732_z2_14_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21729_z2_26_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21712_z2_7_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21705_z2_26_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21666_z2_22_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21655_z2_14_4: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21648_z2_16_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21639_z2_14_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21635_z2_7_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21611_z2_7_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21564_z2_14_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21556_z2_18_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21555_z2_18_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21547_z2_20_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21544_z2_25_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21522_z2_16_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21505_a2_12_13: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    52 Problem(s) (IMPVFC-98): Net has no global routing and no special routing.
    354 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    246 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    348 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Sun Apr 14 14:19:11 2024
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> saveDesign neural_nw_inference
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/14 14:20:28, mem=2530.4M)
% Begin Save ccopt configuration ... (date=04/14 14:20:28, mem=2530.4M)
% End Save ccopt configuration ... (date=04/14 14:20:28, total cpu=0:00:00.2, real=0:00:00.0, peak res=2530.6M, current mem=2530.6M)
% Begin Save netlist data ... (date=04/14 14:20:28, mem=2530.6M)
Writing Binary DB to neural_nw_inference.dat.tmp/neural_nw_inference.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/14 14:20:28, total cpu=0:00:00.2, real=0:00:00.0, peak res=2532.4M, current mem=2532.4M)
Saving symbol-table file ...
Saving congestion map file neural_nw_inference.dat.tmp/neural_nw_inference.route.congmap.gz ...
% Begin Save AAE data ... (date=04/14 14:20:29, mem=2532.4M)
Saving AAE Data ...
% End Save AAE data ... (date=04/14 14:20:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2532.4M, current mem=2532.4M)
Saving preference file neural_nw_inference.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/14 14:20:30, mem=2532.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/14 14:20:31, total cpu=0:00:00.3, real=0:00:01.0, peak res=2532.4M, current mem=2532.4M)
Saving PG file neural_nw_inference.dat.tmp/neural_nw_inference.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sun Apr 14 14:20:31 2024)
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3148.2M) ***
Saving Drc markers ...
... 2000 markers are saved ...
... 1000 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=04/14 14:20:31, mem=2532.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/14 14:20:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2532.4M, current mem=2532.4M)
% Begin Save routing data ... (date=04/14 14:20:31, mem=2532.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=3148.2M) ***
% End Save routing data ... (date=04/14 14:20:32, total cpu=0:00:00.8, real=0:00:01.0, peak res=2532.4M, current mem=2532.4M)
Saving property file neural_nw_inference.dat.tmp/neural_nw_inference.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3151.2M) ***
#Saving pin access data to file neural_nw_inference.dat.tmp/neural_nw_inference.apa ...
#
% Begin Save power constraints data ... (date=04/14 14:20:34, mem=2532.5M)
% End Save power constraints data ... (date=04/14 14:20:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=2532.5M, current mem=2532.5M)
default_rc_corner
default_rc_corner
default_rc_corner
Generated self-contained design neural_nw_inference.dat.tmp
#% End save design ... (date=04/14 14:20:34, total cpu=0:00:04.0, real=0:00:06.0, peak res=2532.5M, current mem=2532.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3172.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	          Short      Mar   MetSpc   EOLSpc   CutSpc   CShort   MinEnc   AdjCut   Totals
	Metal1      166      409        2        5        0        0        0        0      582
	Via1          0        0        0        0        1        2        0        1        4
	Metal2      384       15        4        0        0        0        1        0      404
	Via2          0        0        0        0        1        0        0        0        1
	Metal3        4        0        0        0        0        0        0        0        4
	Metal5        5        0        0        0        0        0        0        0        5
	Totals      559      424        6        5        2        2        1        1     1000

 *** End Verify DRC (CPU: 0:00:16.9  ELAPSED TIME: 17.00  MEM: 256.1M) ***

<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Apr 14 14:23:46 2024

Design Name: neural_nw_inference
Database Units: 2000
Design Boundary: (-226.5000, -225.3400) (226.5000, 225.3400)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_ECON24244_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24243_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24242_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24241_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24240_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24239_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24238_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24237_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24236_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24235_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24234_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24233_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24232_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24231_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24230_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24229_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24228_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24227_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24226_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24225_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24224_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24223_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24222_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24221_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24220_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24219_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24218_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24217_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24216_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24215_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24214_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24213_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24212_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24211_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24210_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24209_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24208_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24207_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24206_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24205_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24204_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24203_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24202_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24201_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24200_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24199_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24198_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24197_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24196_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24195_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24194_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24193_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24192_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24191_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24190_z2_13_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_ECON24189_z2_13_7: no routing.
Net FE_ECON24188_z2_13_7: no routing.
Net FE_ECON24187_z2_13_7: no routing.
Net FE_ECON24186_z2_13_7: no routing.
Net FE_ECON24185_z2_13_7: no routing.
Net FE_ECON24184_z2_13_7: no routing.
Net FE_ECON24183_z2_13_7: no routing.
Net FE_ECON24182_z2_13_7: no routing.
Net FE_ECON24181_z2_13_7: no routing.
Net FE_ECON24180_z2_13_7: no routing.
Net FE_ECON24179_z2_13_7: no routing.
Net FE_ECON24178_z2_13_7: no routing.
Net FE_ECON24177_z2_13_7: no routing.
Net FE_ECON24176_z2_13_7: no routing.
Net FE_ECON24175_z2_13_7: no routing.
Net FE_ECON24174_z2_13_7: no routing.
Net FE_ECON24173_z2_13_7: no routing.
Net FE_ECON24172_z2_13_7: no routing.
Net FE_ECON24171_z2_13_7: no routing.
Net FE_ECON24170_z2_13_7: no routing.
Net FE_ECON24169_z2_13_7: no routing.
Net FE_ECON24168_z2_13_7: no routing.
Net FE_ECON24167_z2_13_7: no routing.
Net FE_ECON24166_z2_13_7: no routing.
Net FE_ECON24165_z2_13_7: no routing.
Net FE_ECON24164_z2_13_7: no routing.
Net FE_ECON24163_z2_13_7: no routing.
Net FE_ECON24162_z2_13_7: no routing.
Net FE_ECON24161_z2_13_7: no routing.
Net FE_ECON24160_z2_13_7: no routing.
Net FE_ECON24159_z2_13_7: no routing.
Net FE_ECON24158_z2_13_7: no routing.
Net FE_ECON24157_z2_13_7: no routing.
Net FE_ECON24156_z2_13_7: no routing.
Net FE_ECON24155_z2_13_7: no routing.
Net FE_ECON24154_z2_13_7: no routing.
Net FE_ECON24153_z2_13_7: no routing.
Net FE_ECON24152_z2_13_7: no routing.
Net FE_ECON24151_z2_13_7: no routing.
Net FE_ECON24150_z2_13_7: no routing.
Net FE_ECON24149_z2_13_7: no routing.
Net FE_ECON24148_z2_13_7: no routing.
Net FE_ECON24147_z2_13_7: no routing.
Net FE_ECON24146_z2_13_7: no routing.
Net FE_ECON24145_z2_13_7: no routing.
Net FE_ECON24144_z2_13_7: no routing.
Net FE_ECON24143_z2_13_7: no routing.
Net FE_ECON24142_z2_13_7: no routing.
Net FE_ECON24141_z2_13_7: no routing.
Net FE_ECON24140_z2_13_7: no routing.
Net FE_ECON24139_z2_13_7: no routing.
Net FE_ECON24138_z2_13_7: no routing.
Net FE_ECON24137_z2_13_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN24109_z2_13_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN24104_z2_10_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN24089_a2_32_16: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23999_z2_7_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23924_z2_11_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23825_a2_33_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23811_a2_32_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23810_a2_26_20: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23807_a2_35_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29053_a2_33__14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29052_a2_33__13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29051_a2_34__11: has an unconnected terminal, has regular routing with opens.
Net FE_PDN29049_a2_34__11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29046_a2_34__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29045_a2_34__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN29044_a2_34__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28986_a2_23__13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28975_z2_26__8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28974_z2_26__8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28969_a2_35__16: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28968_a2_35__16: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28956_z2_13__1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28946_z2_17__12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28945_z2_17__12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28943_a2_23__11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28913_a2_1__24: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28911_a2_32__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28906_a2_12__13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28904_a2_25__9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28894_z2_26__1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28893_z2_26__1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28890_z2_8__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28889_z2_8__10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28883_z2_13__2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28882_z2_13__2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28853_z2_13__4: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28786_a2_37__17: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28785_a2_37__17: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28784_a2_37__14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28756_a2_35__13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28734_z2_1__0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28733_z2_1__0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28719_z2_1__1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28718_z2_1__1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28692_n_5161: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PDN28691_n_5161: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23712_z2_17_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23709_z2_13_4: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23705_z2_1_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23687_n_5161: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23678_a2_37_17: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23665_z2_1_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23651_a2_34_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23646_a2_35_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23642_a2_35_13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23641_a2_34_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23639_a2_37_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23636_a2_36_17: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23626_a2_34_16: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23591_z2_13_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23496_z2_25_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23484_a2_26_22: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23459_z2_26_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23457_z2_7_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23438_z2_14_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23374_w12_mul_test_img_1_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23328_a2_29_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23324_a2_29_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23307_z2_1_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23304_z2_3_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23303_a2_32_13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23281_a2_37_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23271_a2_36_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23262_a2_36_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23261_w12_mul_test_img_11_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23229_z2_26_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23228_w12_mul_test_img_26_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23226_z2_3_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23223_z2_26_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23211_z2_3_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23195_a2_34_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23189_z2_10_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23185_z2_14_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23184_z2_26_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23182_z2_13_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23180_a2_31_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23178_n_1443: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23090_a2_26_23: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23089_a2_35_15: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23084_a2_31_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23077_a2_32_13: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23066_w12_mul_test_img_11_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23047_a2_36_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23037_w12_mul_test_img_14_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23036_z2_3_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23028_a2_29_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23023_w12_mul_test_img_26_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23014_n_5275: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN23007_w12_mul_test_img_13_4: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22988_w12_mul_test_img_14_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22985_z2_20_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22982_w12_mul_test_img_4_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22979_w12_mul_test_img_1_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22950_z2_3_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22916_z2_13_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22910_z2_8_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22906_z2_13_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22894_z2_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22885_w12_mul_test_img_1_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22876_z2_13_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22851_a2_32_18: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22833_n_1443: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22799_n_2294: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22730_z2_20_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22682_w12_mul_test_img_14_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22678_a2_29_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22671_w12_mul_test_img_22_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22670_w12_mul_test_img_1_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22655_w12_mul_test_img_8_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22640_w12_mul_test_img_16_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22639_z2_25_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22618_z2_7_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22616_w12_mul_test_img_22_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22612_w12_mul_test_img_21_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22601_w12_mul_test_img_26_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22597_w12_mul_test_img_13_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22543_w12_mul_test_img_14_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22541_z2_5_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22527_w12_mul_test_img_13_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22496_z2_26_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22493_w12_mul_test_img_3_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22478_z2_5_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22459_z2_8_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22458_w12_mul_test_img_25_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22453_z2_25_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22447_z2_25_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22410_z2_20_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22409_w12_mul_test_img_16_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22398_z2_9_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22379_z2_8_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22374_z2_14_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22365_z2_26_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22364_a2_33_16: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22361_a2_38_17: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22337_n_5275: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22325_n_1464: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22304_n_4454: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22298_n_4240: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22295_n_4455: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22278_n_1841: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22277_n_1792: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22269_n_1637: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22209_w12_mul_test_img_22_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22196_w12_mul_test_img_8_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22167_w12_mul_test_img_13_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22165_w12_mul_test_img_8_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22163_w12_mul_test_img_14_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22134_w12_mul_test_img_21_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22119_w12_mul_test_img_20_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22087_w12_mul_test_img_16_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22074_z2_5_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22058_z2_5_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN22008_w12_mul_test_img_25_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21992_w12_mul_test_img_14_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21987_w12_mul_test_img_7_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21975_z2_7_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21953_w12_mul_test_img_7_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21903_w12_mul_test_img_22_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21897_z2_5_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21888_z2_25_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21883_z2_25_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21880_w12_mul_test_img_10_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21879_z2_18_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21850_z2_14_1: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21732_z2_14_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21729_z2_26_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21712_z2_7_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21705_z2_26_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21666_z2_22_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21655_z2_14_4: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21648_z2_16_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21639_z2_14_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21635_z2_7_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21611_z2_7_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21564_z2_14_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21556_z2_18_2: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21555_z2_18_3: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21547_z2_20_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21544_z2_25_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21522_z2_16_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_PHN21505_a2_12_13: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    52 Problem(s) (IMPVFC-98): Net has no global routing and no special routing.
    354 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    246 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    348 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1000 total info(s) created.
End Summary

End Time: Sun Apr 14 14:23:46 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

 *** Starting Verify Geometry (MEM: 3428.6) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 1920

**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 21.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 12
  Antenna     : 0
  Short       : 988
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:21.0  MEM: 367.6M)

default_rc_corner
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'neural_nw_inference' of instances=52313 and nets=54968 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design neural_nw_inference.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:01.0  MEM=3796.25M)
extractDetailRC Option : -outfile /tmp/innovus_temp_9330_ip-172-31-28-96.ap-south-1.compute.internal_client25_kxKSeE/neural_nw_inference_9330_T8jiN6.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3328.3M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 3408.3M)
Extracted 20.0003% (CPU Time= 0:00:02.8  MEM= 3408.3M)
Extracted 30.0004% (CPU Time= 0:00:03.4  MEM= 3408.3M)
Extracted 40.0004% (CPU Time= 0:00:03.9  MEM= 3408.3M)
Extracted 50.0005% (CPU Time= 0:00:04.4  MEM= 3408.3M)
Extracted 60.0003% (CPU Time= 0:00:05.3  MEM= 3408.3M)
Extracted 70.0003% (CPU Time= 0:00:06.3  MEM= 3412.3M)
Extracted 80.0004% (CPU Time= 0:00:07.4  MEM= 3412.3M)
Extracted 90.0004% (CPU Time= 0:00:09.4  MEM= 3412.3M)
Extracted 100% (CPU Time= 0:00:12.7  MEM= 3412.3M)
Number of Extracted Resistors     : 891434
Number of Extracted Ground Cap.   : 901609
Number of Extracted Coupling Cap. : 1745312
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3396.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.6  Real Time: 0:00:17.0  MEM: 3396.301M)
<CMD> rcOut -spef neural_nw_inference.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:09.2  MEM= 3396.3M)
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 20.0
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 50MHz for power calculation.

'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//neural_nw_inference.rpt

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: worst_case.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3394.3)
*** Calculating scaling factor for max_timing_lib libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 54966
AAE_INFO-618: Total number of nets in the design is 54968,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3421.59 CPU=0:00:19.2 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=3421.59 CPU=0:00:21.5 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3421.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3421.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3326.71)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 76. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 54966. 
Total number of fetched objects 54966
AAE_INFO-618: Total number of nets in the design is 54968,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3364.86 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3364.86 CPU=0:00:01.4 REAL=0:00:01.0)

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2642.12MB/4942.42MB/2915.44MB)

Begin Processing Timing Window Data for Power Calculation

clk(50MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2644.50MB/4942.42MB/2915.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2644.56MB/4942.42MB/2915.44MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Apr-14 14:28:56 (2024-Apr-14 14:28:56 GMT)
2024-Apr-14 14:28:56 (2024-Apr-14 14:28:56 GMT): 10%
2024-Apr-14 14:28:56 (2024-Apr-14 14:28:56 GMT): 20%
2024-Apr-14 14:28:57 (2024-Apr-14 14:28:57 GMT): 30%
2024-Apr-14 14:28:57 (2024-Apr-14 14:28:57 GMT): 40%
2024-Apr-14 14:28:57 (2024-Apr-14 14:28:57 GMT): 50%
2024-Apr-14 14:28:57 (2024-Apr-14 14:28:57 GMT): 60%
2024-Apr-14 14:28:57 (2024-Apr-14 14:28:57 GMT): 70%
2024-Apr-14 14:28:57 (2024-Apr-14 14:28:57 GMT): 80%
2024-Apr-14 14:28:57 (2024-Apr-14 14:28:57 GMT): 90%

Finished Levelizing
2024-Apr-14 14:28:57 (2024-Apr-14 14:28:57 GMT)

Starting Activity Propagation
2024-Apr-14 14:28:57 (2024-Apr-14 14:28:57 GMT)
2024-Apr-14 14:28:58 (2024-Apr-14 14:28:58 GMT): 10%
2024-Apr-14 14:28:58 (2024-Apr-14 14:28:58 GMT): 20%
2024-Apr-14 14:28:58 (2024-Apr-14 14:28:58 GMT): 30%
2024-Apr-14 14:28:58 (2024-Apr-14 14:28:58 GMT): 40%
2024-Apr-14 14:28:59 (2024-Apr-14 14:28:59 GMT): 50%
2024-Apr-14 14:28:59 (2024-Apr-14 14:28:59 GMT): 60%
2024-Apr-14 14:28:59 (2024-Apr-14 14:28:59 GMT): 70%
2024-Apr-14 14:28:59 (2024-Apr-14 14:28:59 GMT): 80%
2024-Apr-14 14:28:59 (2024-Apr-14 14:28:59 GMT): 90%

Finished Activity Propagation
2024-Apr-14 14:28:59 (2024-Apr-14 14:28:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2650.14MB/4942.42MB/2915.44MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Apr-14 14:29:00 (2024-Apr-14 14:29:00 GMT)
 ... Calculating switching power
2024-Apr-14 14:29:00 (2024-Apr-14 14:29:00 GMT): 10%
2024-Apr-14 14:29:00 (2024-Apr-14 14:29:00 GMT): 20%
2024-Apr-14 14:29:00 (2024-Apr-14 14:29:00 GMT): 30%
2024-Apr-14 14:29:00 (2024-Apr-14 14:29:00 GMT): 40%
2024-Apr-14 14:29:00 (2024-Apr-14 14:29:00 GMT): 50%
 ... Calculating internal and leakage power
2024-Apr-14 14:29:01 (2024-Apr-14 14:29:01 GMT): 60%
2024-Apr-14 14:29:02 (2024-Apr-14 14:29:02 GMT): 70%
2024-Apr-14 14:29:03 (2024-Apr-14 14:29:03 GMT): 80%
2024-Apr-14 14:29:04 (2024-Apr-14 14:29:04 GMT): 90%

Finished Calculating power
2024-Apr-14 14:29:06 (2024-Apr-14 14:29:06 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2651.33MB/4950.42MB/2915.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2651.38MB/4950.42MB/2915.44MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total/peak)=2651.39MB/4950.42MB/2915.44MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2651.39MB/4950.42MB/2915.44MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        1.48042031 	   53.4018%
Total Switching Power:       1.28869827 	   46.4860%
Total Leakage Power:         0.00311319 	    0.1123%
Total Power:                 2.77223177
-----------------------------------------------------------------------------------------
** WARN:  (VOLTUS_POWR-3424): Cell INVX3 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OR2X4 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell INVX6 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AOI2BB1XL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell CLKBUFX12 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NOR4BBX1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell MX2XL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NOR3XL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OAI2BB1XL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AOI22X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AND2X6 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND2X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BUFX8 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell SDFFHQX8 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell DFFQX4 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NOR4BX2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND4BX1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OR2X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AND4X4 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND4X4 has no power pin defined in LEF/PGV.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2672.19MB/4950.42MB/2915.44MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:03, real=0:00:03,
mem(process/total/peak)=3190.70MB/5728.84MB/3190.71MB)

Output file is .//neural_nw_inference.rpt.
<CMD> streamOut neural_nw_inference.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 54
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          52313

Ports/Pins                           264
    metal layer Metal5               264

Nets                              475989
    metal layer Metal1             18998
    metal layer Metal2            230524
    metal layer Metal3            126546
    metal layer Metal4             51766
    metal layer Metal5             23871
    metal layer Metal6             12383
    metal layer Metal7              6851
    metal layer Metal8              3436
    metal layer Metal9              1267
    metal layer Metal10              315
    metal layer Metal11               32

    Via Instances                 415194

Special Nets                         971
    metal layer Metal1               783
    metal layer Metal10              184
    metal layer Metal11                4

    Via Instances                   5066

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               55180
    metal layer Metal1              3287
    metal layer Metal2             36562
    metal layer Metal3             11916
    metal layer Metal4              2041
    metal layer Metal5               693
    metal layer Metal6               330
    metal layer Metal7                90
    metal layer Metal8               206
    metal layer Metal9                21
    metal layer Metal10               34


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> saveNetlist neural_nw_inference_physical.v -includePowerGround
Writing Netlist "neural_nw_inference_physical.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> write_sdf neural_nw_inference_physical_delay.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: neural_nw_inference
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3323.56)
Total number of fetched objects 54966
AAE_INFO-618: Total number of nets in the design is 54968,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 54966
AAE_INFO-618: Total number of nets in the design is 54968,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3383.07 CPU=0:00:37.3 REAL=0:00:37.0)
End delay calculation (fullDC). (MEM=3383.07 CPU=0:00:39.8 REAL=0:00:40.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3383.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.7, REAL = 0:00:01.0, MEM = 3383.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3349.28)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 54966
AAE_INFO-618: Total number of nets in the design is 54968,  1.0 percent of the nets selected for SI analysis
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 132. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 54966. 
Total number of fetched objects 54966
AAE_INFO-618: Total number of nets in the design is 54968,  10.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3387.51 CPU=0:00:04.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3387.51 CPU=0:00:04.3 REAL=0:00:04.0)
