\hypertarget{group__USART__CR3__Bit__Positions}{}\doxysection{USART\+\_\+\+CR3 Bit Position Definitions}
\label{group__USART__CR3__Bit__Positions}\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}


Bit position definitions for USART\+\_\+\+CR3 register.  


Collaboration diagram for USART\+\_\+\+CR3 Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__USART__CR3__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~0
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~1
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~2
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~3
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~4
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~5
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~6
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~7
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~8
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~9
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~10
\item 
\#define \mbox{\hyperlink{group__USART__CR3__Bit__Positions_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~11
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for USART\+\_\+\+CR3 register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__USART__CR3__Bit__Positions_gaa125f026b1ca2d76eab48b191baed265}\label{group__USART__CR3__Bit__Positions_gaa125f026b1ca2d76eab48b191baed265}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_CTSE@{USART\_CR3\_CTSE}}
\index{USART\_CR3\_CTSE@{USART\_CR3\_CTSE}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_CTSE}{USART\_CR3\_CTSE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+CTSE~9}

CTS Enable \mbox{\Hypertarget{group__USART__CR3__Bit__Positions_ga636d5ec2e9556949fc68d13ad45a1e90}\label{group__USART__CR3__Bit__Positions_ga636d5ec2e9556949fc68d13ad45a1e90}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_CTSIE@{USART\_CR3\_CTSIE}}
\index{USART\_CR3\_CTSIE@{USART\_CR3\_CTSIE}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_CTSIE}{USART\_CR3\_CTSIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+CTSIE~10}

CTS Interrupt Enable \mbox{\Hypertarget{group__USART__CR3__Bit__Positions_gaff130f15493c765353ec2fd605667c5a}\label{group__USART__CR3__Bit__Positions_gaff130f15493c765353ec2fd605667c5a}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_DMAR@{USART\_CR3\_DMAR}}
\index{USART\_CR3\_DMAR@{USART\_CR3\_DMAR}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_DMAR}{USART\_CR3\_DMAR}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+DMAR~6}

DMA Enable Receiver \mbox{\Hypertarget{group__USART__CR3__Bit__Positions_ga5bb515d3814d448f84e2c98bf44f3993}\label{group__USART__CR3__Bit__Positions_ga5bb515d3814d448f84e2c98bf44f3993}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_DMAT@{USART\_CR3\_DMAT}}
\index{USART\_CR3\_DMAT@{USART\_CR3\_DMAT}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_DMAT}{USART\_CR3\_DMAT}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+DMAT~7}

DMA Enable Transmitter \mbox{\Hypertarget{group__USART__CR3__Bit__Positions_gaaed1a39c551b1641128f81893ff558d0}\label{group__USART__CR3__Bit__Positions_gaaed1a39c551b1641128f81893ff558d0}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_EIE@{USART\_CR3\_EIE}}
\index{USART\_CR3\_EIE@{USART\_CR3\_EIE}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_EIE}{USART\_CR3\_EIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+EIE~0}

Error Interrupt Enable \mbox{\Hypertarget{group__USART__CR3__Bit__Positions_gac71129810fab0b46d91161a39e3f8d01}\label{group__USART__CR3__Bit__Positions_gac71129810fab0b46d91161a39e3f8d01}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_HDSEL@{USART\_CR3\_HDSEL}}
\index{USART\_CR3\_HDSEL@{USART\_CR3\_HDSEL}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_HDSEL}{USART\_CR3\_HDSEL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+HDSEL~3}

Half-\/\+Duplex Selection \mbox{\Hypertarget{group__USART__CR3__Bit__Positions_ga31c66373bfbae7724c836ac63b8411dd}\label{group__USART__CR3__Bit__Positions_ga31c66373bfbae7724c836ac63b8411dd}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_IREN@{USART\_CR3\_IREN}}
\index{USART\_CR3\_IREN@{USART\_CR3\_IREN}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_IREN}{USART\_CR3\_IREN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+IREN~1}

Ir\+DA mode Enable \mbox{\Hypertarget{group__USART__CR3__Bit__Positions_ga22af8d399f1adda62e31186f0309af80}\label{group__USART__CR3__Bit__Positions_ga22af8d399f1adda62e31186f0309af80}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_IRLP@{USART\_CR3\_IRLP}}
\index{USART\_CR3\_IRLP@{USART\_CR3\_IRLP}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_IRLP}{USART\_CR3\_IRLP}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+IRLP~2}

Ir\+DA Low-\/\+Power \mbox{\Hypertarget{group__USART__CR3__Bit__Positions_ga3f3b70b2ee9ff0b59e952fd7ab04373c}\label{group__USART__CR3__Bit__Positions_ga3f3b70b2ee9ff0b59e952fd7ab04373c}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_NACK@{USART\_CR3\_NACK}}
\index{USART\_CR3\_NACK@{USART\_CR3\_NACK}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_NACK}{USART\_CR3\_NACK}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+NACK~4}

Smartcard NACK Enable \mbox{\Hypertarget{group__USART__CR3__Bit__Positions_ga9a96fb1a7beab602cbc8cb0393593826}\label{group__USART__CR3__Bit__Positions_ga9a96fb1a7beab602cbc8cb0393593826}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_ONEBIT@{USART\_CR3\_ONEBIT}}
\index{USART\_CR3\_ONEBIT@{USART\_CR3\_ONEBIT}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_ONEBIT}{USART\_CR3\_ONEBIT}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+ONEBIT~11}

One Sample Bit Method Enable \mbox{\Hypertarget{group__USART__CR3__Bit__Positions_ga7c5d6fcd84a4728cda578a0339b4cac2}\label{group__USART__CR3__Bit__Positions_ga7c5d6fcd84a4728cda578a0339b4cac2}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_RTSE@{USART\_CR3\_RTSE}}
\index{USART\_CR3\_RTSE@{USART\_CR3\_RTSE}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_RTSE}{USART\_CR3\_RTSE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+RTSE~8}

RTS Enable \mbox{\Hypertarget{group__USART__CR3__Bit__Positions_ga9180b9249a26988f71d4bb2b0c3eec27}\label{group__USART__CR3__Bit__Positions_ga9180b9249a26988f71d4bb2b0c3eec27}} 
\index{USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}!USART\_CR3\_SCEN@{USART\_CR3\_SCEN}}
\index{USART\_CR3\_SCEN@{USART\_CR3\_SCEN}!USART\_CR3 Bit Position Definitions@{USART\_CR3 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{USART\_CR3\_SCEN}{USART\_CR3\_SCEN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+SCEN~5}

Smartcard Mode Enable 