/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  reg [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_9z ? celloutsig_0_7z : celloutsig_0_1z[6];
  assign celloutsig_1_5z = celloutsig_1_2z[3] ? celloutsig_1_2z[2] : in_data[156];
  assign celloutsig_0_12z = !(in_data[29] ? celloutsig_0_0z : in_data[5]);
  assign celloutsig_1_7z = !(celloutsig_1_5z ? celloutsig_1_4z[1] : in_data[182]);
  assign celloutsig_1_11z = ~celloutsig_1_3z[3];
  assign celloutsig_1_19z = in_data[144] | celloutsig_1_10z;
  assign celloutsig_0_9z = celloutsig_0_5z[3] ^ celloutsig_0_0z;
  assign celloutsig_0_10z = { celloutsig_0_5z[7:6], celloutsig_0_3z, celloutsig_0_9z } === { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[11:8] === in_data[91:88];
  assign celloutsig_0_16z = { celloutsig_0_5z[4], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_0z } >= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_17z[8:6], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_1z } >= { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_12z[3:2], celloutsig_1_4z, celloutsig_1_10z } <= { celloutsig_1_6z[4], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_15z };
  assign celloutsig_0_8z = ! { celloutsig_0_5z[3:2], celloutsig_0_5z };
  assign celloutsig_0_13z = ! { in_data[45:42], celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_6z[3:1], celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_0z } || { celloutsig_1_6z[5:3], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_1_10z = { celloutsig_1_6z[2:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } < { celloutsig_1_6z[5:1], celloutsig_1_6z };
  assign celloutsig_0_15z = celloutsig_0_5z[7:5] < { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_5z = - in_data[80:73];
  assign celloutsig_1_13z = { celloutsig_1_6z[3:2], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_2z } !== { celloutsig_1_12z[6:1], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_4z = { celloutsig_0_1z[5:3], celloutsig_0_2z, celloutsig_0_0z } !== in_data[28:24];
  assign celloutsig_0_7z = celloutsig_0_1z[4:2] !== { in_data[70:69], celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_1z[5:4], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z } !== { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_14z = celloutsig_1_13z & celloutsig_1_9z;
  assign celloutsig_0_3z = | { celloutsig_0_2z, in_data[60:48] };
  assign celloutsig_1_9z = ~^ celloutsig_1_2z[2:0];
  assign celloutsig_0_23z = ~^ { celloutsig_0_22z[0], celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_1_0z = ~^ in_data[119:116];
  assign celloutsig_1_8z = ~^ { celloutsig_1_2z[3:1], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_4z[4:1], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z, 1'h0, celloutsig_1_7z } >> { celloutsig_1_4z[3:1], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[39:33] >> in_data[18:12];
  assign celloutsig_1_3z = { in_data[153:149], 2'h0, celloutsig_1_0z } >> { in_data[191:186], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_5z[7:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_12z } <<< { in_data[93:81], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_1_4z = { celloutsig_1_3z[4:2], celloutsig_1_0z, celloutsig_1_0z } <<< in_data[102:98];
  assign celloutsig_1_2z = { in_data[154:152], celloutsig_1_0z } ^ in_data[132:129];
  assign celloutsig_0_0z = ~((in_data[1] & in_data[28]) | in_data[47]);
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_3z) | celloutsig_0_2z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_22z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_22z = { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_6z = in_data[188:183];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
