Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 25 13:40:40 2019
| Host         : offersen-S550CB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 102 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[0]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[10]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[11]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[12]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[13]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[14]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[15]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[1]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[2]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[3]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[4]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[5]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[6]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[7]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[8]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: prescaler_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 294 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.318        0.000                      0                   16        0.315        0.000                      0                   16        3.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.318        0.000                      0                   16        0.315        0.000                      0                   16        3.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 1.732ns (63.360%)  route 1.002ns (36.640%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.750     5.418    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  prescaler_reg[1]/Q
                         net (fo=2, routed)           1.002     6.938    data14
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.595 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    prescaler_reg[8]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.152 r  prescaler_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.152    prescaler_reg[12]_i_1_n_6
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.575    12.967    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[13]/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.109    13.470    prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         13.470    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.724ns (63.252%)  route 1.002ns (36.748%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.750     5.418    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  prescaler_reg[1]/Q
                         net (fo=2, routed)           1.002     6.938    data14
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.595 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    prescaler_reg[8]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.144 r  prescaler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.144    prescaler_reg[12]_i_1_n_4
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.575    12.967    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[15]/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.109    13.470    prescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         13.470    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.648ns (62.198%)  route 1.002ns (37.802%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.750     5.418    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  prescaler_reg[1]/Q
                         net (fo=2, routed)           1.002     6.938    data14
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.595 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    prescaler_reg[8]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.068 r  prescaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.068    prescaler_reg[12]_i_1_n_5
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.575    12.967    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[14]/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.109    13.470    prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         13.470    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 1.628ns (61.911%)  route 1.002ns (38.089%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.750     5.418    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  prescaler_reg[1]/Q
                         net (fo=2, routed)           1.002     6.938    data14
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.595 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    prescaler_reg[8]_i_1_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.048 r  prescaler_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.048    prescaler_reg[12]_i_1_n_7
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.575    12.967    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[12]/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.109    13.470    prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         13.470    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.615ns (61.722%)  route 1.002ns (38.279%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.750     5.418    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  prescaler_reg[1]/Q
                         net (fo=2, routed)           1.002     6.938    data14
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.595 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.035 r  prescaler_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.035    prescaler_reg[8]_i_1_n_6
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.574    12.966    clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[9]/C
                         clock pessimism              0.429    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.109    13.469    prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 1.607ns (61.604%)  route 1.002ns (38.396%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.750     5.418    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  prescaler_reg[1]/Q
                         net (fo=2, routed)           1.002     6.938    data14
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.595 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.027 r  prescaler_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.027    prescaler_reg[8]_i_1_n_4
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.574    12.966    clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[11]/C
                         clock pessimism              0.429    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.109    13.469    prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.531ns (60.452%)  route 1.002ns (39.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.750     5.418    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  prescaler_reg[1]/Q
                         net (fo=2, routed)           1.002     6.938    data14
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.595 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.951 r  prescaler_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.951    prescaler_reg[8]_i_1_n_5
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.574    12.966    clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[10]/C
                         clock pessimism              0.429    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.109    13.469    prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 1.511ns (60.137%)  route 1.002ns (39.863%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.750     5.418    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  prescaler_reg[1]/Q
                         net (fo=2, routed)           1.002     6.938    data14
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.595 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.712 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.931 r  prescaler_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.931    prescaler_reg[8]_i_1_n_7
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.574    12.966    clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[8]/C
                         clock pessimism              0.429    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.109    13.469    prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.498ns (59.930%)  route 1.002ns (40.070%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.750     5.418    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  prescaler_reg[1]/Q
                         net (fo=2, routed)           1.002     6.938    data14
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.595 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.918 r  prescaler_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.918    prescaler_reg[4]_i_1_n_6
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.574    12.966    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[5]/C
                         clock pessimism              0.429    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)        0.109    13.469    prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 1.490ns (59.801%)  route 1.002ns (40.199%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.750     5.418    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     5.936 r  prescaler_reg[1]/Q
                         net (fo=2, routed)           1.002     6.938    data14
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.595 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.910 r  prescaler_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.910    prescaler_reg[4]_i_1_n_4
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.574    12.966    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[7]/C
                         clock pessimism              0.429    13.395    
                         clock uncertainty           -0.035    13.360    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)        0.109    13.469    prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  5.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 prescaler_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  prescaler_reg[15]/Q
                         net (fo=2, routed)           0.176     1.842    data0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.951 r  prescaler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.951    prescaler_reg[12]_i_1_n_4
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[15]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.134     1.637    prescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 prescaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.502    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 f  prescaler_reg[0]/Q
                         net (fo=2, routed)           0.175     1.841    prescaler_reg_n_0_[0]
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  prescaler[0]_i_2/O
                         net (fo=1, routed)           0.000     1.886    prescaler[0]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.956 r  prescaler_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.956    prescaler_reg[0]_i_1_n_7
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[0]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.134     1.636    prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 prescaler_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.502    clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  prescaler_reg[11]/Q
                         net (fo=2, routed)           0.184     1.849    data4
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.958 r  prescaler_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    prescaler_reg[8]_i_1_n_4
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[11]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.134     1.636    prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.502    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  prescaler_reg[3]/Q
                         net (fo=2, routed)           0.185     1.851    data12
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.960 r  prescaler_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    prescaler_reg[0]_i_1_n_4
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[3]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.134     1.636    prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.279ns (60.736%)  route 0.180ns (39.264%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.502    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.180     1.846    data11
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.961 r  prescaler_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    prescaler_reg[4]_i_1_n_7
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[4]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.134     1.636    prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 prescaler_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  prescaler_reg[12]/Q
                         net (fo=2, routed)           0.183     1.849    data3
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.964 r  prescaler_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    prescaler_reg[12]_i_1_n_7
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  prescaler_reg[12]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.134     1.637    prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 prescaler_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.279ns (60.263%)  route 0.184ns (39.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.502    clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  prescaler_reg[8]/Q
                         net (fo=2, routed)           0.184     1.850    data7
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.965 r  prescaler_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    prescaler_reg[8]_i_1_n_7
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  prescaler_reg[8]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.134     1.636    prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.273ns (57.226%)  route 0.204ns (42.774%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.502    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  prescaler_reg[7]/Q
                         net (fo=2, routed)           0.204     1.870    data8
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.979 r  prescaler_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.979    prescaler_reg[4]_i_1_n_4
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[7]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.134     1.636    prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 prescaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.173%)  route 0.175ns (35.827%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.502    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 f  prescaler_reg[0]/Q
                         net (fo=2, routed)           0.175     1.841    prescaler_reg_n_0_[0]
    SLICE_X42Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  prescaler[0]_i_2/O
                         net (fo=1, routed)           0.000     1.886    prescaler[0]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.991 r  prescaler_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.991    prescaler_reg[0]_i_1_n_6
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  prescaler_reg[1]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.134     1.636    prescaler_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.314ns (63.516%)  route 0.180ns (36.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.502    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  prescaler_reg[4]/Q
                         net (fo=2, routed)           0.180     1.846    data11
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.996 r  prescaler_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.996    prescaler_reg[4]_i_1_n_6
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  prescaler_reg[5]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.134     1.636    prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y34    prescaler_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y36    prescaler_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y36    prescaler_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y37    prescaler_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y37    prescaler_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y37    prescaler_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y37    prescaler_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y34    prescaler_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y34    prescaler_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    prescaler_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    prescaler_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    prescaler_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    prescaler_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    prescaler_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    prescaler_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    prescaler_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    prescaler_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    prescaler_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    prescaler_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    prescaler_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    prescaler_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    prescaler_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    prescaler_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    prescaler_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    prescaler_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y37    prescaler_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    prescaler_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    prescaler_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    prescaler_reg[3]/C



