

================================================================
== Vitis HLS Report for 'sobel_rgb_axis_Pipeline_init_cols'
================================================================
* Date:           Fri Oct 24 15:14:33 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        KhanhTran_Lab3
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.922 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                      |
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+
    |        2|     1026|  20.000 ns|  10.260 us|    1|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- init_cols  |        0|     1024|         2|          1|          1|  0 ~ 1024|       yes|
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     59|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     36|    -|
|Register         |        -|   -|     25|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     25|     95|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_106_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln58_fu_100_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  59|          44|          35|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_2     |   9|          2|   11|         22|
    |x_fu_42                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |x_2_reg_129              |  11|   0|   11|          0|
    |x_fu_42                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|width           |   in|   32|     ap_none|                              width|        scalar|
|line0_address1  |  out|   10|   ap_memory|                              line0|         array|
|line0_ce1       |  out|    1|   ap_memory|                              line0|         array|
|line0_we1       |  out|    1|   ap_memory|                              line0|         array|
|line0_d1        |  out|    8|   ap_memory|                              line0|         array|
|line1_address1  |  out|   10|   ap_memory|                              line1|         array|
|line1_ce1       |  out|    1|   ap_memory|                              line1|         array|
|line1_we1       |  out|    1|   ap_memory|                              line1|         array|
|line1_d1        |  out|    8|   ap_memory|                              line1|         array|
+----------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.92>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [sobel.cpp:58]   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 8 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln58 = store i11 0, i11 %x" [sobel.cpp:58]   --->   Operation 9 'store' 'store_ln58' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_2 = load i11 %x" [sobel.cpp:58]   --->   Operation 11 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i11 %x_2" [sobel.cpp:58]   --->   Operation 12 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.70ns)   --->   "%icmp_ln58 = icmp_slt  i32 %zext_ln58_1, i32 %width_read" [sobel.cpp:58]   --->   Operation 13 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.12ns)   --->   "%add_ln58 = add i11 %x_2, i11 1" [sobel.cpp:58]   --->   Operation 14 'add' 'add_ln58' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %row_loop.exitStub, void %for.inc.split" [sobel.cpp:58]   --->   Operation 15 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln58 = store i11 %add_ln58, i11 %x" [sobel.cpp:58]   --->   Operation 16 'store' 'store_ln58' <Predicate = (icmp_ln58)> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (!icmp_ln58)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i11 %x_2" [sobel.cpp:58]   --->   Operation 17 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [sobel.cpp:59]   --->   Operation 18 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1024, i64 512" [sobel.cpp:58]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [sobel.cpp:58]   --->   Operation 20 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%line0_addr = getelementptr i8 %line0, i64 0, i64 %zext_ln58" [sobel.cpp:60]   --->   Operation 21 'getelementptr' 'line0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln60 = store i8 0, i10 %line0_addr" [sobel.cpp:60]   --->   Operation 22 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%line1_addr = getelementptr i8 %line1, i64 0, i64 %zext_ln58" [sobel.cpp:61]   --->   Operation 23 'getelementptr' 'line1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln61 = store i8 0, i10 %line1_addr" [sobel.cpp:61]   --->   Operation 24 'store' 'store_ln61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc" [sobel.cpp:58]   --->   Operation 25 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ line1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                      (alloca           ) [ 010]
specmemcore_ln0        (specmemcore      ) [ 000]
specmemcore_ln0        (specmemcore      ) [ 000]
width_read             (read             ) [ 000]
store_ln58             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
x_2                    (load             ) [ 011]
zext_ln58_1            (zext             ) [ 000]
icmp_ln58              (icmp             ) [ 010]
add_ln58               (add              ) [ 000]
br_ln58                (br               ) [ 000]
store_ln58             (store            ) [ 000]
zext_ln58              (zext             ) [ 000]
specpipeline_ln59      (specpipeline     ) [ 000]
speclooptripcount_ln58 (speclooptripcount) [ 000]
specloopname_ln58      (specloopname     ) [ 000]
line0_addr             (getelementptr    ) [ 000]
store_ln60             (store            ) [ 000]
line1_addr             (getelementptr    ) [ 000]
store_ln61             (store            ) [ 000]
br_ln58                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="x_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="width_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="line0_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="11" slack="0"/>
<pin id="56" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line0_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln60_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="61" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="10" slack="0"/>
<pin id="65" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="67" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="line1_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="11" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line1_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln61_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="79" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="10" slack="0"/>
<pin id="83" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="85" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln58_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="11" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="x_2_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln58_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln58_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln58_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln58_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln58_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="x_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="129" class="1005" name="x_2_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="1"/>
<pin id="131" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="59" pin=4"/></net>

<net id="69"><net_src comp="52" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="77" pin=4"/></net>

<net id="87"><net_src comp="70" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="46" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="93" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="117" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="125"><net_src comp="42" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="128"><net_src comp="122" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="132"><net_src comp="93" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="117" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line0 | {2 }
	Port: line1 | {2 }
 - Input state : 
	Port: sobel_rgb_axis_Pipeline_init_cols : width | {1 }
	Port: sobel_rgb_axis_Pipeline_init_cols : line0 | {}
	Port: sobel_rgb_axis_Pipeline_init_cols : line1 | {}
  - Chain level:
	State 1
		store_ln58 : 1
		x_2 : 1
		zext_ln58_1 : 2
		icmp_ln58 : 3
		add_ln58 : 2
		br_ln58 : 4
		store_ln58 : 3
	State 2
		line0_addr : 1
		store_ln60 : 2
		line1_addr : 1
		store_ln61 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln58_fu_100   |    0    |    39   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln58_fu_106    |    0    |    18   |
|----------|-----------------------|---------|---------|
|   read   | width_read_read_fu_46 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln58_1_fu_96   |    0    |    0    |
|          |    zext_ln58_fu_117   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    57   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|x_2_reg_129|   11   |
| x_reg_122 |   11   |
+-----------+--------+
|   Total   |   22   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   57   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   22   |    -   |
+-----------+--------+--------+
|   Total   |   22   |   57   |
+-----------+--------+--------+
