xrun(64): 22.09-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s003: Started on Dec 27, 2024 at 09:05:02 IST
xrun
	-f compile_file.f
		../APB_RTL/APB_Master.v
		../uvm_testbench/apb_top/apb_interface.sv
		../uvm_testbench/apb_top/apb_test_pkg.sv
		../uvm_testbench/apb_test/apb_top.sv
	-uvmhome CDNS-1.1d
	+UVM_TESTNAME=apb_write_test
	-seed 66114
	-debug
	-access +rwc
	-covdut p2sc
	-covworkdir cov_work
	-logfile logs/20241227_090303_apb_write_test_66114/apb_write_test_None_20241227_090303.log
	+UVM_VERBOSITY=UVM_NONE
	-coverage all
	-covoverwrite

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_NONE

		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		apb_test_pkg
		apb_top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xmelab: *W,ICTNDU: No design unit selected for FSM extraction.
xmelab: *E,C58DUT: "-COVDUT p2sc", specified on command line, module "p2sc" not found in the design.
xrun: *E,ELBERR: Error (*E) or soft error (*SE) occurred during elaboration (status 1), exiting.
TOOL:	xrun(64)	22.09-s003: Exiting on Dec 27, 2024 at 09:05:03 IST  (total: 00:00:01)
