

================================================================
== Vivado HLS Report for 'sinGen_max'
================================================================
* Date:           Mon Sep 03 14:23:46 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        SineGenerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  769|  769|  769|  769|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  768|  768|         6|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    200|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     132|    478|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        -|      -|     189|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     321|    789|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+-------+----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------------+---------------------------+---------+-------+----+-----+
    |sinGen_fcmp_32ns_32ns_1_1_U19  |sinGen_fcmp_32ns_32ns_1_1  |        0|      0|  66|  239|
    |sinGen_fcmp_32ns_32ns_1_1_U20  |sinGen_fcmp_32ns_32ns_1_1  |        0|      0|  66|  239|
    +-------------------------------+---------------------------+---------+-------+----+-----+
    |Total                          |                           |        0|      0| 132|  478|
    +-------------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_82_p2         |     +    |      0|  0|   8|           8|           1|
    |max_2_fu_234_p3      |  Select  |      0|  0|  32|           1|          32|
    |max_3_fu_273_p3      |  Select  |      0|  0|  32|           1|          32|
    |max_4_fu_267_p3      |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp3_fu_262_p2   |    and   |      0|  0|   1|           1|           1|
    |sel_tmp6_fu_247_p2   |    and   |      0|  0|   1|           1|           1|
    |sel_tmp_fu_229_p2    |    and   |      0|  0|   1|           1|           1|
    |tmp_17_fu_128_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_24_fu_213_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_26_fu_225_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_28_fu_252_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_s_fu_219_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_76_p2    |   icmp   |      0|  0|   3|           8|           9|
    |notlhs1_fu_177_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_195_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_110_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_183_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_201_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_116_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_15_fu_122_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_22_fu_189_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_23_fu_207_p2     |    or    |      0|  0|   1|           1|           1|
    |max_1_neg_fu_134_p2  |    xor   |      0|  0|  45|          32|          33|
    |sel_tmp2_fu_257_p2   |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp5_fu_241_p2   |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 200|         157|         163|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   2|          8|    1|          8|
    |ap_return         |  32|          2|   32|         64|
    |grp_fu_65_opcode  |   5|          3|    5|         15|
    |grp_fu_65_p1      |  32|          3|   32|         96|
    |i_reg_54          |   8|          2|    8|         16|
    |max_1_1_reg_42    |  32|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 111|         20|  110|        263|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   7|   0|    7|          0|
    |ap_return_preg    |  32|   0|   32|          0|
    |i_1_reg_283       |   8|   0|    8|          0|
    |i_reg_54          |   8|   0|    8|          0|
    |max_1_1_reg_42    |  32|   0|   32|          0|
    |max_1_2_reg_307   |  32|   0|   32|          0|
    |max_1_reg_293     |  32|   0|   32|          0|
    |max_2_reg_327     |  32|   0|   32|          0|
    |sel_tmp6_reg_332  |   1|   0|    1|          0|
    |tmp_17_reg_300    |   1|   0|    1|          0|
    |tmp_24_reg_312    |   1|   0|    1|          0|
    |tmp_25_reg_317    |   1|   0|    1|          0|
    |tmp_28_reg_337    |   1|   0|    1|          0|
    |tmp_s_reg_322     |   1|   0|    1|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 189|   0|  189|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  sinGen_max  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  sinGen_max  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  sinGen_max  | return value |
|ap_done        | out |    1| ap_ctrl_hs |  sinGen_max  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  sinGen_max  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  sinGen_max  | return value |
|ap_return      | out |   32| ap_ctrl_hs |  sinGen_max  | return value |
|data_address0  | out |    7|  ap_memory |     data     |     array    |
|data_ce0       | out |    1|  ap_memory |     data     |     array    |
|data_q0        |  in |   32|  ap_memory |     data     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

