set_property SRC_FILE_INFO {cfile:c:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc rfile:../../../project_2.gen/sources_1/bd/swerv_soc/ip/swerv_soc_VGA_v1_0_0_0/edit_VGA_v1_0.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc id:1 order:EARLY scoped_inst:inst/clk_wiz/inst} [current_design]
current_instance inst/clk_wiz/inst
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.200
