# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
MANPATH=/opt/rh/devtoolset-7/root/usr/share/man:/opt/rh/devtoolset-9/root/usr/share/man:/opt/rh/devtoolset-9/root/usr/share/man:
_RDI_DONT_SET_XILINX_AS_PATH=True
HLS_INCLUDE=/opt/xilinx/2022.1/Vitis_HLS/2022.1/include
XDG_SESSION_ID=87379
HOSTNAME=brg-zhang-xcel.ece.cornell.edu
TERM_PROGRAM=vscode
XILINX_DSP=
SHELL=/bin/bash
TERM=xterm-256color
MAKEFLAGS= -j -- PLATFORM=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm TARGET=hw
HISTSIZE=1000
SSH_CLIENT=10.41.250.176 51634 22
PERL5LIB=/opt/rh/devtoolset-7/root//usr/lib64/perl5/vendor_perl:/opt/rh/devtoolset-7/root/usr/lib/perl5:/opt/rh/devtoolset-7/root//usr/share/perl5/vendor_perl
CONDA_SHLVL=1
MYVIVADO=
CONDA_PROMPT_MODIFIER=(base) 
TERM_PROGRAM_VERSION=1.84.2
RDI_TPS_ROOT=/opt/xilinx/2022.1/Vivado/2022.1/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
SYNTH_COMMON=/opt/xilinx/2022.1/Vitis/2022.1/scripts/rt/data
LLVM_BUILD_DIR=/work/shared/users/common/llvm-project-18.x/build-patch
LC_ALL=en_US.UTF-8
RDI_JAVA_VERSION=11.0.11_9
RT_TCL_PATH=/opt/xilinx/2022.1/Vitis/2022.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/xilinx/2022.1/Vitis/2022.1/bin
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
PCP_DIR=/opt/rh/devtoolset-7/root
MAKEOVERRIDES=${-*-command-variables-*-}
USER=jz2292
VITIS=/opt/xilinx/2022.1/Vitis/2022.1
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.axa=00;36:*.oga=00;36:*.spx=00;36:*.xspf=00;36:
LD_LIBRARY_PATH=/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib/:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib//server:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/rh/devtoolset-7/root/usr/lib64/dyninst:/opt/rh/devtoolset-7/root/usr/lib/dyninst:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/work/shared/users/common/hcl-dialect-18.x/build/lib:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/rh/devtoolset-9/root/usr/lib64/dyninst:/opt/rh/devtoolset-9/root/usr/lib/dyninst:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/work/shared/users/common/hcl-dialect-18.x/build/lib:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/rh/devtoolset-9/root/usr/lib64/dyninst:/opt/rh/devtoolset-9/root/usr/lib/dyninst:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64::/opt/xilinx/2022.1/Vitis/2022.1/bin/../lnx64/tools/dot/lib
CONDA_EXE=/home/jz2292/anaconda3/bin/conda
LLVM_SYMBOLIZER_PATH=/work/shared/users/common/llvm-project-18.x/build-patch/bin/llvm-symbolizer
RDI_PATCHROOT=
TCL_LIBRARY=/opt/xilinx/2022.1/Vitis/2022.1/tps/tcl/tcl8.5
MAKE_TERMOUT=/dev/pts/34
XDEVICE=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
RDI_PLATFORM=lnx64
XILINXD_LICENSE_FILE=2100@flex.ece.cornell.edu
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=-j
RT_LIBPATH=/opt/xilinx/2022.1/Vitis/2022.1/scripts/rt/data
_CE_CONDA=
RDI_LIBDIR=/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o
PATH=/opt/xilinx/2022.1/Vivado/2022.1/tps/lnx64/binutils-2.26/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/2022.1/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin:/opt/xilinx/2022.1/Vivado/2022.1/gnu/microblaze/lin/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/jre11.0.11_9/bin:/opt/xilinx/2022.1/Vivado/2022.1/bin:/opt/rh/devtoolset-7/root/usr/bin:/opt/xilinx/xrt/bin:/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin:/opt/xilinx/2022.1/Model_Composer/2022.1/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/microblaze/lin/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/arm/lin/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/cmake-3.3.2/bin:/opt/xilinx/2022.1/Vitis/2022.1/aietools/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/DocNav:/work/shared/users/common/hcl-dialect-18.x/build/bin:/work/shared/users/common/llvm-project-18.x/build-patch/bin:/opt/rh/devtoolset-9/root/usr/bin:/home/jz2292/.vscode-server/bin/1a5daa3a0231a0fbba4f14db7ec463cf99d7768e/bin/remote-cli:/home/jz2292/anaconda3/bin:/home/jz2292/anaconda3/condabin:/usr/lib64/qt-3.3/bin:/usr/local/cuda/bin:/usr/local/cuda:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/var/lib/snapd/snap/bin
MAIL=/var/spool/mail/jz2292
XILINX_VITIS=/opt/xilinx/2022.1/Vitis/2022.1
CONDA_PREFIX=/home/jz2292/anaconda3
PWD=/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/opt/xilinx/2022.1/Vivado/2022.1
LANG=en_US.UTF-8
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
HDI_APPROOT=/opt/xilinx/2022.1/Vitis/2022.1
LOADEDMODULES=
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
XILINX_HLS=/opt/xilinx/2022.1/Vitis_HLS/2022.1
PLATFORM=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
XILINX_VIVADO=/opt/xilinx/2022.1/Vivado/2022.1
XILINX_SDK=/opt/xilinx/2022.1/Vitis/2022.1
HISTCONTROL=ignoreboth
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
_CE_M=
ISL_IOSTREAMS_RSA=/opt/xilinx/2022.1/Vitis/2022.1/tps/isl
HOME=/home/jz2292
SHLVL=7
RDI_BASEROOT=/opt/xilinx/2022.1/Vitis
LANGUAGE=en_US:en
VSCODE_GIT_ASKPASS_MAIN=/home/jz2292/.vscode-server/bin/1a5daa3a0231a0fbba4f14db7ec463cf99d7768e/extensions/git/dist/askpass-main.js
RDI_APPROOT=/opt/xilinx/2022.1/Vitis/2022.1
TARGET=hw
LOGNAME=jz2292
PYTHONPATH=/opt/rh/devtoolset-7/root/usr/lib64/python2.7/site-packages:/opt/rh/devtoolset-7/root/usr/lib/python2.7/site-packages:/opt/xilinx/xrt/python:/work/shared/users/common/hcl-dialect-18.x/build/tools/hcl/python_packages/hcl_core:/work/shared/users/common/llvm-project-18.x/build/tools/mlir/python_packages/mlir_core:/opt/xilinx/xrt/python:/work/shared/users/common/hcl-dialect-18.x/build/tools/hcl/python_packages/hcl_core:/work/shared/users/common/llvm-project-18.x/build/tools/mlir/python_packages/mlir_core:
CONDA_PYTHON_EXE=/home/jz2292/anaconda3/bin/python
RDI_JAVA_PLATFORM=
PREFIX=/work/shared/users/common/llvm-project-18.x
QTLIB=/usr/lib64/qt-3.3/lib
MAKE_TERMERR=/dev/pts/34
XDG_DATA_DIRS=/home/jz2292/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share:/var/lib/snapd/desktop
SSH_CONNECTION=10.41.250.176 51634 128.253.128.40 22
VSCODE_GIT_IPC_HANDLE=/run/user/1700630/vscode-git-99bb87bddb.sock
RDI_BINROOT=/opt/xilinx/2022.1/Vitis/2022.1/bin
VSCODE_IPC_HOOK_CLI=/run/user/1700630/vscode-ipc-fa7b2d3c-f3bf-48ed-8244-347e14d43480.sock
MODULESHOME=/usr/share/Modules
HCL_DIALECT_BUILD_DIR=/work/shared/users/common/hcl-dialect-18.x/build
LESSOPEN=||/usr/bin/lesspipe.sh %s
PKG_CONFIG_PATH=/opt/rh/devtoolset-9/root/usr/lib64/pkgconfig:/opt/rh/devtoolset-9/root/usr/lib64/pkgconfig
CONDA_DEFAULT_ENV=base
BROWSER=/home/jz2292/.vscode-server/bin/1a5daa3a0231a0fbba4f14db7ec463cf99d7768e/bin/helpers/browser.sh
INFOPATH=/opt/rh/devtoolset-7/root/usr/share/info:/opt/rh/devtoolset-9/root/usr/share/info:/opt/rh/devtoolset-9/root/usr/share/info
VSCODE_GIT_ASKPASS_NODE=/home/jz2292/.vscode-server/bin/1a5daa3a0231a0fbba4f14db7ec463cf99d7768e/node
GIT_ASKPASS=/home/jz2292/.vscode-server/bin/1a5daa3a0231a0fbba4f14db7ec463cf99d7768e/extensions/git/dist/askpass.sh
RDI_PROG=/opt/xilinx/2022.1/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1700630
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/xilinx/2022.1/Vitis/2022.1
LLVM_HOME=/work/shared/users/common/llvm-project-18.x
HDIPRELDPATH=/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/rh/devtoolset-7/root/usr/lib64/dyninst:/opt/rh/devtoolset-7/root/usr/lib/dyninst:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/work/shared/users/common/hcl-dialect-18.x/build/lib:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/rh/devtoolset-9/root/usr/lib64/dyninst:/opt/rh/devtoolset-9/root/usr/lib/dyninst:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/work/shared/users/common/hcl-dialect-18.x/build/lib:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/rh/devtoolset-9/root/usr/lib64/dyninst:/opt/rh/devtoolset-9/root/usr/lib/dyninst:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64::/opt/xilinx/2022.1/Vitis/2022.1/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2022.1
RDI_DATADIR=/opt/xilinx/2022.1/Vitis/2022.1/data
COLORTERM=truecolor
RDI_INSTALLROOT=/opt/xilinx/2022.1
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
_=/opt/xilinx/2022.1/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=37389
XILINX_CD_SESSION=62566adb-68b6-4fca-98bd-c7d961af92f2
XILINX_RS_PORT=34110
XILINX_RS_SESSION=1f12278d-ca1e-4fe3-9fba-a52abdd411a1


V++ command line:
------------------------------------------
/opt/xilinx/2022.1/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -c --save-temps -t hw --platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm -k Bert_layer_dataflow_region_2 --temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1 -I. -o_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2.xo bert_region_2.cpp 

FINAL PROGRAM OPTIONS
--compile
--include .
--input_files bert_region_2.cpp
--kernel Bert_layer_dataflow_region_2
--optimize 0
--output _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2.xo
--platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
--report_level 0
--save-temps
--target hw
--temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1

PARSED COMMAND LINE OPTIONS
-c 
--save-temps 
-t hw 
--platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm 
-k Bert_layer_dataflow_region_2 
--temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1 
-I. 
-o_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2.xo 
bert_region_2.cpp 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 08 Dec 2023 02:26:09
------------------------------------------
step: performing high-level synthesis for kernel:Bert_layer_dataflow_region_2
timestamp: 08 Dec 2023 02:53:40
launch dir: /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2
cmd: vitis_hls -f /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2/Bert_layer_dataflow_region_2/Bert_layer_dataflow_region_2.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 08 Dec 2023 02:53:47
output: /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/bert_region_2/system_estimate_bert_region_2.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 08 Dec 2023 02:53:47
