--
-- VHDL ARCHITECTURE ECE411.MUX2_5.UNTITLED
--
-- CREATED:
--          BY - HERSTAD.STDT (EESN25.EWS.UIUC.EDU)
--          AT - 14:39:46 03/12/03
--
-- GENERATED BY MENTOR GRAPHICS' HDL DESIGNER(TM) 2001.5 (BUILD 170)
--
-- HDS INTERFACE_START
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
LIBRARY ECE411;
USE ECE411.LC3B_TYPES.ALL;

ENTITY MUX2_5 IS
PORT( 
	A   : IN     STD_LOGIC_VECTOR (4 DOWNTO 0);
	B   : IN     STD_LOGIC_VECTOR (4 DOWNTO 0);
	SEL : IN     STD_LOGIC;
	F   : OUT    STD_LOGIC_VECTOR (4 DOWNTO 0)
);
-- DECLARATIONS
END MUX2_5 ;

-- HDS INTERFACE_END
ARCHITECTURE UNTITLED OF MUX2_5 IS
BEGIN
	PROCESS (A, B, SEL)
	BEGIN  
		IF SEL = '0' THEN
			F <= A AFTER DELAY_MUX2;
		ELSIF SEL = '1' THEN
			F <= B AFTER DELAY_MUX2;
		ELSE
			F <= (OTHERS => 'X') AFTER DELAY_MUX2;
		END IF;
	END PROCESS;
END UNTITLED;