Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /home/parallels/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 0bfc645d35b2400794774be9bb8b1a11 --incr --debug typical --relax --mt 8 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rvga_tb_behav xil_defaultlib.rvga_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port dddr_dcache_rdata [/home/parallels/Desktop/riscv/riscvga/verilog/rvga_top.sv:48]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port ddr_wdata [/home/parallels/Desktop/riscv/riscvga/verilog/rvga_tb.sv:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ifetch_stage
Compiling module xil_defaultlib.decode_stage
Compiling module xil_defaultlib.rfetch_stage
Compiling module xil_defaultlib.execute_stage
Compiling module xil_defaultlib.memory_stage
Compiling module xil_defaultlib.writeback_stage
Compiling module xil_defaultlib.array(width=1,height=16)
Compiling module xil_defaultlib.array(height=16)
Compiling module xil_defaultlib.array(width=24,height=16)
Compiling module xil_defaultlib.array(width=4,height=16)
Compiling module xil_defaultlib.nmru_default
Compiling module xil_defaultlib.icache_datapath(total_size_bytes...
Compiling module xil_defaultlib.icache_control
Compiling module xil_defaultlib.icache
Compiling module xil_defaultlib.dcache
Compiling module xil_defaultlib.rvga_top
Compiling module xil_defaultlib.test_ddr
Compiling module xil_defaultlib.rvga_tb
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit__home_parallels_Desktop_ri...
Built simulation snapshot rvga_tb_behav
