{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595022451295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595022451295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 15:47:31 2020 " "Processing started: Fri Jul 17 15:47:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595022451295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1595022451295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off asip -c asip --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off asip -c asip --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1595022451295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1595022451978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1595022451978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/memories/data_mem_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/memories/data_mem_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem_test " "Found entity 1: data_mem_test" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/memories/dmem_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/memories/dmem_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_cell " "Found entity 1: dmem_cell" {  } { { "asip/memories/dmem_cell.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/dmem_cell.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/path_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/path_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 path_test " "Found entity 1: path_test" {  } { { "asip/processor/path/path_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/path_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/mem_wb_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/mem_wb_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_pipe " "Found entity 1: mem_wb_pipe" {  } { { "asip/processor/path/mem_wb_pipe.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/mem_wb_pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex_mem_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex_mem_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_pipe " "Found entity 1: ex_mem_pipe" {  } { { "asip/processor/path/ex_mem_pipe.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex_mem_pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461677 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "if_id_pipe.sv(9) " "Verilog HDL information at if_id_pipe.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "asip/processor/path/if_id_pipe.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if_id_pipe.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1595022461681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if_id_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if_id_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_pipe " "Found entity 1: if_id_pipe" {  } { { "asip/processor/path/if_id_pipe.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if_id_pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id_ex_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/id_ex_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_pipe " "Found entity 1: id_ex_pipe" {  } { { "asip/processor/path/id_ex_pipe.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id_ex_pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/mem-stage/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/mem-stage/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "asip/processor/path/mem-stage/data_memory.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/mem-stage/data_memory.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/mem-stage/mem_stage_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/mem-stage/mem_stage_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage_test " "Found entity 1: mem_stage_test" {  } { { "asip/processor/path/mem-stage/mem_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/mem-stage/mem_stage_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/memories/data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/memories/data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "asip/memories/data_mem.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/control_unit/control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/control_unit/control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "asip/processor/control_unit/control_unit_tb.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/control_unit/control_unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/wb-stage/wb_stage_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/wb-stage/wb_stage_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_stage_test " "Found entity 1: wb_stage_test" {  } { { "asip/processor/path/wb-stage/wb_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/wb-stage/wb_stage_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/ex_stage_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/ex_stage_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage_test " "Found entity 1: ex_stage_test" {  } { { "asip/processor/path/ex-stage/ex_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/ex_stage_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/opb_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/opb_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opb_mux " "Found entity 1: opb_mux" {  } { { "asip/processor/path/ex-stage/opb_mux.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/opb_mux.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id-stage/zero_extension_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/id-stage/zero_extension_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extension_test " "Found entity 1: zero_extension_test" {  } { { "asip/processor/path/id-stage/zero_extension_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/zero_extension_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id-stage/zero_extension.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/id-stage/zero_extension.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extension " "Found entity 1: zero_extension" {  } { { "asip/processor/path/id-stage/zero_extension.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/zero_extension.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id-stage/registers_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/id-stage/registers_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers_test " "Found entity 1: registers_test" {  } { { "asip/processor/path/id-stage/registers_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/registers_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id-stage/registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/id-stage/registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "asip/processor/path/id-stage/registers.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id-stage/rb_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/id-stage/rb_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rb_mux " "Found entity 1: rb_mux" {  } { { "asip/processor/path/id-stage/rb_mux.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/rb_mux.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id-stage/id_stage_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/id-stage/id_stage_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage_test " "Found entity 1: id_stage_test" {  } { { "asip/processor/path/id-stage/id_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/id_stage_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/instr_fetch_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/instr_fetch_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch_test " "Found entity 1: instr_fetch_test" {  } { { "asip/processor/path/if-stage/instr_fetch_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/instr_fetch_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/pc_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/pc_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ff " "Found entity 1: pc_ff" {  } { { "asip/processor/path/if-stage/pc_ff.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/pc_ff.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/if_stage_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/if_stage_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage_test " "Found entity 1: if_stage_test" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/memories/instruction_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/memories/instruction_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "asip/memories/instruction_mem.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/instruction_mem.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "asip/processor/path/if-stage/adder.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/adder.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "asip/processor/path/if-stage/pc_mux.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/pc_mux.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "asip/processor/path/ex-stage/alu/alu_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "asip/processor/path/ex-stage/alu/alu.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/processor.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/processor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/data-to-color-converter/data_to_color_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/data-to-color-converter/data_to_color_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/clock-divider/clock_divider.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/clock-divider/clock_divider.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/asip.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/asip.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/wb-stage/wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/wb-stage/wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_stage " "Found entity 1: wb_stage" {  } { { "asip/processor/path/wb-stage/wb_stage.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/wb-stage/wb_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/mem-stage/mem_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/mem-stage/mem_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "asip/processor/path/mem-stage/mem_stage.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/mem-stage/mem_stage.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "asip/processor/path/if-stage/if_stage.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id-stage/id_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/id-stage/id_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_stage " "Found entity 1: id_stage" {  } { { "asip/processor/path/id-stage/id_stage.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/id-stage/id_stage.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/ex_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/ex_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_stage " "Found entity 1: ex_stage" {  } { { "asip/processor/path/ex-stage/ex_stage.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/ex_stage.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/path.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 path " "Found entity 1: path" {  } { { "asip/processor/path/path.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/path.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/hazard_unit/hazard_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/hazard_unit/hazard_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/control_unit/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/control_unit/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "asip/processor/control_unit/control_unit.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/control_unit/control_unit.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595022461855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/vga_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/vga-controller/vga_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595022461859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_mem_test " "Elaborating entity \"data_mem_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1595022461913 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=0, address=00000000, pixel_address=00000000, write_data=00000000, pixel=00, read_data=00000000 data_mem_test.sv(15) " "Verilog HDL Display System Task info at data_mem_test.sv(15): clk=1, write_enable=0, address=00000000, pixel_address=00000000, write_data=00000000, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=0, address=00000000, pixel_address=00000000, write_data=00000000, pixel=00, read_data=00000000\\n data_mem_test.sv(18) " "Verilog HDL Display System Task info at data_mem_test.sv(18): clk=0, write_enable=0, address=00000000, pixel_address=00000000, write_data=00000000, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=0, address=00010000, pixel_address=00000000, write_data=00000000, pixel=00, read_data=00000000 data_mem_test.sv(22) " "Verilog HDL Display System Task info at data_mem_test.sv(22): clk=1, write_enable=0, address=00010000, pixel_address=00000000, write_data=00000000, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=0, address=00010000, pixel_address=00000000, write_data=00000000, pixel=00, read_data=00000000\\n data_mem_test.sv(25) " "Verilog HDL Display System Task info at data_mem_test.sv(25): clk=0, write_enable=0, address=00010000, pixel_address=00000000, write_data=00000000, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=0, address=00010000, pixel_address=00010000, write_data=00000000, pixel=00, read_data=00000000 data_mem_test.sv(29) " "Verilog HDL Display System Task info at data_mem_test.sv(29): clk=1, write_enable=0, address=00010000, pixel_address=00010000, write_data=00000000, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 29 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=0, address=00010000, pixel_address=00010000, write_data=00000000, pixel=00, read_data=00000000\\n data_mem_test.sv(32) " "Verilog HDL Display System Task info at data_mem_test.sv(32): clk=0, write_enable=0, address=00010000, pixel_address=00010000, write_data=00000000, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=0, address=00020000, pixel_address=00010000, write_data=00000000, pixel=00, read_data=00000000 data_mem_test.sv(36) " "Verilog HDL Display System Task info at data_mem_test.sv(36): clk=1, write_enable=0, address=00020000, pixel_address=00010000, write_data=00000000, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 36 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=0, address=00020000, pixel_address=00010000, write_data=00000000, pixel=00, read_data=00000000\\n data_mem_test.sv(39) " "Verilog HDL Display System Task info at data_mem_test.sv(39): clk=0, write_enable=0, address=00020000, pixel_address=00010000, write_data=00000000, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=0, address=00020000, pixel_address=00020000, write_data=00000000, pixel=00, read_data=00000000 data_mem_test.sv(43) " "Verilog HDL Display System Task info at data_mem_test.sv(43): clk=1, write_enable=0, address=00020000, pixel_address=00020000, write_data=00000000, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=0, address=00020000, pixel_address=00020000, write_data=00000000, pixel=00, read_data=00000000\\n data_mem_test.sv(46) " "Verilog HDL Display System Task info at data_mem_test.sv(46): clk=0, write_enable=0, address=00020000, pixel_address=00020000, write_data=00000000, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 46 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=0, address=00040000, pixel_address=00020000, write_data=00000000, pixel=00, read_data=00000000 data_mem_test.sv(50) " "Verilog HDL Display System Task info at data_mem_test.sv(50): clk=1, write_enable=0, address=00040000, pixel_address=00020000, write_data=00000000, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 50 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=0, address=00040000, pixel_address=00020000, write_data=00000000, pixel=00, read_data=00000000\\n data_mem_test.sv(53) " "Verilog HDL Display System Task info at data_mem_test.sv(53): clk=0, write_enable=0, address=00040000, pixel_address=00020000, write_data=00000000, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 53 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=0, address=00040000, pixel_address=00040000, write_data=00000000, pixel=00, read_data=00000000 data_mem_test.sv(57) " "Verilog HDL Display System Task info at data_mem_test.sv(57): clk=1, write_enable=0, address=00040000, pixel_address=00040000, write_data=00000000, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=0, address=00040000, pixel_address=00040000, write_data=00000000, pixel=00, read_data=00000000\\n data_mem_test.sv(60) " "Verilog HDL Display System Task info at data_mem_test.sv(60): clk=0, write_enable=0, address=00040000, pixel_address=00040000, write_data=00000000, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 60 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=1, address=00040000, pixel_address=00000000, write_data=00000002, pixel=00, read_data=00000000 data_mem_test.sv(65) " "Verilog HDL Display System Task info at data_mem_test.sv(65): clk=1, write_enable=1, address=00040000, pixel_address=00000000, write_data=00000002, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 65 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=1, address=00040000, pixel_address=00000000, write_data=00000002, pixel=00, read_data=00000000\\n data_mem_test.sv(68) " "Verilog HDL Display System Task info at data_mem_test.sv(68): clk=0, write_enable=1, address=00040000, pixel_address=00000000, write_data=00000002, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=1, address=00050000, pixel_address=00040000, write_data=00000006, pixel=00, read_data=00000000 data_mem_test.sv(72) " "Verilog HDL Display System Task info at data_mem_test.sv(72): clk=1, write_enable=1, address=00050000, pixel_address=00040000, write_data=00000006, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 72 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=1, address=00050000, pixel_address=00040000, write_data=00000006, pixel=00, read_data=00000000\\n data_mem_test.sv(75) " "Verilog HDL Display System Task info at data_mem_test.sv(75): clk=0, write_enable=1, address=00050000, pixel_address=00040000, write_data=00000006, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 75 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=1, address=00060000, pixel_address=00050000, write_data=0000000e, pixel=00, read_data=00000000 data_mem_test.sv(79) " "Verilog HDL Display System Task info at data_mem_test.sv(79): clk=1, write_enable=1, address=00060000, pixel_address=00050000, write_data=0000000e, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=1, address=00060000, pixel_address=00050000, write_data=0000000e, pixel=00, read_data=00000000\\n data_mem_test.sv(82) " "Verilog HDL Display System Task info at data_mem_test.sv(82): clk=0, write_enable=1, address=00060000, pixel_address=00050000, write_data=0000000e, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 82 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=1, address=00070000, pixel_address=00060000, write_data=0000000e, pixel=00, read_data=00000000 data_mem_test.sv(86) " "Verilog HDL Display System Task info at data_mem_test.sv(86): clk=1, write_enable=1, address=00070000, pixel_address=00060000, write_data=0000000e, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 86 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=1, address=00070000, pixel_address=00060000, write_data=0000000e, pixel=00, read_data=00000000\\n data_mem_test.sv(89) " "Verilog HDL Display System Task info at data_mem_test.sv(89): clk=0, write_enable=1, address=00070000, pixel_address=00060000, write_data=0000000e, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 89 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, write_enable=0, address=00070000, pixel_address=00070000, write_data=0000001e, pixel=00, read_data=00000000 data_mem_test.sv(94) " "Verilog HDL Display System Task info at data_mem_test.sv(94): clk=1, write_enable=0, address=00070000, pixel_address=00070000, write_data=0000001e, pixel=00, read_data=00000000" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 94 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, write_enable=0, address=00070000, pixel_address=00070000, write_data=0000001e, pixel=00, read_data=00000000\\n data_mem_test.sv(97) " "Verilog HDL Display System Task info at data_mem_test.sv(97): clk=0, write_enable=0, address=00070000, pixel_address=00070000, write_data=0000001e, pixel=00, read_data=00000000\\n" {  } { { "asip/memories/data_mem_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 97 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1595022461913 "|data_mem_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:DUT " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:DUT\"" {  } { { "asip/memories/data_mem_test.sv" "DUT" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595022461972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_cell data_mem:DUT\|dmem_cell:dmem0 " "Elaborating entity \"dmem_cell\" for hierarchy \"data_mem:DUT\|dmem_cell:dmem0\"" {  } { { "asip/memories/data_mem.sv" "dmem0" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595022462006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_cell data_mem:DUT\|dmem_cell:dmem1 " "Elaborating entity \"dmem_cell\" for hierarchy \"data_mem:DUT\|dmem_cell:dmem1\"" {  } { { "asip/memories/data_mem.sv" "dmem1" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595022501820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_cell data_mem:DUT\|dmem_cell:dmem2 " "Elaborating entity \"dmem_cell\" for hierarchy \"data_mem:DUT\|dmem_cell:dmem2\"" {  } { { "asip/memories/data_mem.sv" "dmem2" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595022539233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_cell data_mem:DUT\|dmem_cell:dmem3 " "Elaborating entity \"dmem_cell\" for hierarchy \"data_mem:DUT\|dmem_cell:dmem3\"" {  } { { "asip/memories/data_mem.sv" "dmem3" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595022568713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_cell data_mem:DUT\|dmem_cell:dmem4 " "Elaborating entity \"dmem_cell\" for hierarchy \"data_mem:DUT\|dmem_cell:dmem4\"" {  } { { "asip/memories/data_mem.sv" "dmem4" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595022605558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_cell data_mem:DUT\|dmem_cell:dmem5 " "Elaborating entity \"dmem_cell\" for hierarchy \"data_mem:DUT\|dmem_cell:dmem5\"" {  } { { "asip/memories/data_mem.sv" "dmem5" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595022641367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_cell data_mem:DUT\|dmem_cell:dmem6 " "Elaborating entity \"dmem_cell\" for hierarchy \"data_mem:DUT\|dmem_cell:dmem6\"" {  } { { "asip/memories/data_mem.sv" "dmem6" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595022680836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_cell data_mem:DUT\|dmem_cell:dmem7 " "Elaborating entity \"dmem_cell\" for hierarchy \"data_mem:DUT\|dmem_cell:dmem7\"" {  } { { "asip/memories/data_mem.sv" "dmem7" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595022718504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/output_files/asip.map.smsg " "Generated suppressed messages file C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/output_files/asip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1595022756162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595022756212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 15:52:36 2020 " "Processing ended: Fri Jul 17 15:52:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595022756212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:05 " "Elapsed time: 00:05:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595022756212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:18 " "Total CPU time (on all processors): 00:05:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595022756212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1595022756212 ""}
