#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Nov 02 20:18:56 2017
# Process ID: 9312
# Current directory: C:/JPEG_Thesis/RLE/RLE_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5900 C:\JPEG_Thesis\RLE\RLE_TEST\RLE_TEST.xpr
# Log file: C:/JPEG_Thesis/RLE/RLE_TEST/vivado.log
# Journal file: C:/JPEG_Thesis/RLE/RLE_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis/RLE/RLE_TEST/RLE_TEST.xpr


launch_simulation -mode post-synthesis -type timing
launch_simulation -mode post-synthesis -type timing
source rle_tb.tcl
run 50 us
close_project
create_project RLE_Test_PS_PL C:/JPEG_Thesis/RLE/RLE_Test_PS_PL -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "rle_design"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property  ip_repo_paths  C:/JPEG_Thesis/RLE/ip_repo [current_project]
update_ip_catalog
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_RLE:1.0 DARC_RLE_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins DARC_RLE_0/S00_AXI]
save_bd_design
validate_bd_design
set_property synth_checkpoint_mode None [get_files  C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.srcs/sources_1/bd/rle_design/rle_design.bd]
generate_target all [get_files  C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.srcs/sources_1/bd/rle_design/rle_design.bd]
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.srcs/sources_1/bd/rle_design/rle_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.srcs/sources_1/bd/rle_design/rle_design.bd] -directory C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.srcs/sources_1/bd/rle_design/rle_design.bd] -top
add_files -norecurse C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.srcs/sources_1/bd/rle_design/hdl/rle_design_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk
file copy -force C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.sysdef C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf

launch_sdk -workspace C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk -hwspec C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.srcs/sources_1/bd/rle_design/rle_design.bd}
set_property  ip_repo_paths  {c:/JPEG_Thesis/RLE/ip_repo C:/JPEG_Thesis/Huffman/ip_repo} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_Huffman:1.0 DARC_Huffman_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins DARC_Huffman_0/S00_AXI]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.sysdef C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf

set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.srcs/sources_1/bd/rle_design/rle_design.bd}
set_property  ip_repo_paths  {c:/JPEG_Thesis/RLE/ip_repo c:/JPEG_Thesis/Huffman/ip_repo C:/JPEG_Thesis/Quantization/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/JPEG_Thesis/RLE/ip_repo c:/JPEG_Thesis/Huffman/ip_repo c:/JPEG_Thesis/Quantization/ip_repo C:/JPEG_Thesis/ip_repo} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_DCT:1.0 DARC_DCT_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_QUANTZ:1.0 DARC_QUANTZ_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins DARC_DCT_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins DARC_QUANTZ_0/S00_AXI]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.sysdef C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf

file copy -force C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.sysdef C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.sdk/rle_design_wrapper.hdf

set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_run impl_1
open_bd_design {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.srcs/sources_1/bd/rle_design/rle_design.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
set_msg_config -suppress -id {Labtoolstcl 44-513} -string {{ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248782397} } 
set_msg_config -suppress -id {Timing 38-282} -string {{CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.} } 
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
refresh_design
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.runs/impl_1/rle_design_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/JPEG_Thesis/RLE/RLE_Test_PS_PL/RLE_Test_PS_PL.srcs/sources_1/bd/rle_design/rle_design.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells DARC_RLE_0]
save_bd_design
close_sim
