// Seed: 1106295277
module module_0 (
    input tri0 id_0,
    output supply1 id_1
);
  localparam id_3 = 1, id_4 = 1;
  assign id_1 = id_4;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd98,
    parameter id_5  = 32'd2,
    parameter id_6  = 32'd38
) (
    input wire id_0,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    output wand id_4,
    output tri1 _id_5,
    output wire _id_6
);
  logic [id_5 : id_6] id_8, id_9, id_10;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  wire _id_11;
  case (id_1 !== 1)
    id_8: logic id_12["" : id_11];
    1: logic id_13;
  endcase
  wire id_14;
  initial begin : LABEL_0
    $clog2(46);
    ;
  end
  always @(id_9 * -1'd0, posedge id_14) id_8 = id_12;
endmodule
