<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/syscon/apb2tap/periph_axis_mtc_top/periph_axis_mtc_map</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/syscon/apb2tap/periph_axis_mtc_top/periph_axis_mtc_map</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet">This address map contains the complete register set for MTC Module</p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">AddressMap abc_soc_top/syscon/apb2tap/periph_axis_mtc_top/periph_axis_mtc_map</h2>

    <!-- Registers for AddressMap abc_soc_top/syscon/apb2tap/periph_axis_mtc_top/periph_axis_mtc_map -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_51112B9764B15138">MTC_INST_PARAMS0_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Parameter Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9BCCE64DA4142CB0">MTC_SCRATCH0_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Scratch 0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D7A25E9A228E8A0F">MTC_SCRATCH1_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Scratch 1 Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr">0x0000000f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0505015250A8001B">MTC_CONFIG0_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Config 0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_536E6FF61806AEBD">MTC_CONFIG1_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Config 1 Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr">0x0000001f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E253C028CFC70D60">MTC_STATUS1_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Status 1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_74E56D27EC969344">MTC_STATUS2_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Status 2 Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr">0x0000002f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6298CAAB4AB3D1B2">MTC_EXECUTE1_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC EXECUTE Register - One-Shot Registers</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr">0x0000003f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64DF62F85726A02A">MTC_MEM_INIT_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC MEM Init Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_846A82A8916748D3">MTC_ECC_DISABLE_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC MEM Disable ECC Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_872E43EBBA686465">MTC_ECC_INVERT_EN_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC MEM Invert Enable ECC Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_79FF85459150DC19">MTC_ECC_INVERT_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC MEM Invert ECC Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ABA18044158CE076">MTC_TSTGEN_INTR_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_55605442FDA0B804">MTC_TSTGEN_INTR_EN</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Enable Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_211F9FC0C83E44F7">MTC_TSTGEN_INTR_FRC</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Force Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F3878DA9DBF372B">MTC_APB2TAP_ECC_INTR_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0F2E765C83142D3A">MTC_APB2TAP_ECC_INTR_EN</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Enable Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4819617EC7A283B4">MTC_APB2TAP_ECC_INTR_FRC</a>  </b></td>
        <td class="unboxed sdescmap">Interrupt Force Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr">0x0000007f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7C27BDBC7A559131">MTC_DEBUG0_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Debug0 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B2F7B086AC30C98">MTC_DEBUG1_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Debug1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F6A23BE9AF225565">MTC_DEBUG2_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Debug2 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FD3DFF49BF17E513">MTC_DEBUG3_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Debug3 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8C37A71AA1BAB68">MTC_DEBUG4_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Debug4 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A7065E356F4891A1">MTC_DEBUG5_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC Debug5 Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr">0x000000ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C611CD888FAB9496">APB2TAP_CFG0_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC APB2TAP Config 0 Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr">0x00000203</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_57E36F30F4B4845C">APB2TAP_MON_REG_ADDR</a>  </b></td>
        <td class="unboxed sdescmap">MTC APB2TAP Status 0 Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000208</td>
        <td class="unboxed addr">0x00000fff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00001000[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3816176404829868">MTC_PRGM_MEM_START_ADDR[256]</a>  </b></td>
        <td class="unboxed sdescmap">MTC Test Program Memory</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00001400</td>
        <td class="unboxed addr">0x00001fff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00002000[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C9BCE4552A7A1B7">MTC_TDO_CAPTURE_MEM_START_ADDR[256]</a>  </b></td>
        <td class="unboxed sdescmap">MTC MON_TDO capture Memory</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/syscon/apb2tap/periph_axis_mtc_top/periph_axis_mtc_map</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_51112B9764B15138" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) MTC_INST_PARAMS0_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Parameter Register</span><br/>
      <span class="ldescdet">MTC Parameter Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18000</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x03ff03ff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc00fc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc00fc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="10">tdo_memory_size</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="10">tst_prgm_memory_size</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="10">RO</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="10">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdo_memory_size</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Size of MON_TDO record memory in bytes.</span></p>
          <p><b>Reset: </b>hex:0x3ff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tst_prgm_memory_size</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Size of Test Program memory in bytes.</span></p>
          <p><b>Reset: </b>hex:0x3ff;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9BCCE64DA4142CB0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) MTC_SCRATCH0_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Scratch 0 Register</span><br/>
      <span class="ldescdet">MTC Scratch 0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18004</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">scratchpad0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">scratchpad0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SW read/write register - Not used by MTC hardware.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D7A25E9A228E8A0F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) MTC_SCRATCH1_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Scratch 1 Register</span><br/>
      <span class="ldescdet">MTC Scratch 1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18008</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">scratchpad1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">scratchpad1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SW read/write register - Not used by MTC hardware.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0505015250A8001B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) MTC_CONFIG0_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Config 0 Register</span><br/>
      <span class="ldescdet">Configuration/Control Registers for the MTC block
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18010</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0e08</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0e08</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="1">mtc_mpu_tdo_inactive_en</td>
        <td class="fldnorm" colspan="1">loop_en</td>
        <td class="fldnorm" colspan="1">single_step_en</td>
        <td class="fldnorm" colspan="1">start_stopn</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">rate_sel</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">cfg_config_ctl</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtc_mpu_tdo_inactive_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1) When Config mode Includes the Axxia device in the scan chain. &lt;/br&gt; 1'b0 = MTC_TDO_ENB = 1'b1; TDO Output buffer always enabled. &lt;/br&gt; 1'b1 = MTC_TDO_ENB = JTC_TDO_ENB; TDO Output buffer follows the JTC control signal. &lt;/br&gt; 2) When Config mode Excludes the Axxia device in the scan chain. &lt;/br&gt; 1'b0 = MTC_TDO_ENB = 1'b1; TDO Output buffer always enabled. &lt;/br&gt; 1'b1 = MTC_TDO_ENB = Active (1'b1) when in shift-DR or shift-IR states and inactive (1'b0) in all other states (tri-state capable).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">loop_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1'b1 = When an End-of-test command is received the test program will continue to execute from location 0 of the memory instead of halting. &lt;/br&gt; This assumes the test program fits within the 256 x 32 bit memory. &lt;/br&gt; 1'b0 = In normal operation the MTC_TESTGEN block will loop through the 256 location program memory until an end-of-test command is detected. &lt;/br&gt; Once detected the program will stop execution in its current state (Run/Test Idle, pause-IR, or pause-DR).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">single_step_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1'b1 = Single step mode is enabled; &lt;/br&gt; 1'b0 = Single step mode is disabled (ignore writes to single_step one-shot register[br]\n\t\t Note: In single step mode the TAPC state machine cannot stop in the Select-DR-Scan state waiting for the user to write the single_step one-shot register.\n\t\t Therefore, the end-state-bit[28] value is ignored in this mode and always pauses in run-test/idle state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">start_stopn</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1'b1 = Run/Resume [br]\n\t\t 1'b0 = Stop in current task</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rate_sel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TCK clock rate based off the internal clk_per clock rate (nominal value 200 MHz) &lt;/br&gt; 5'd0, others = TCK = Disable &lt;/br&gt; 5'd1\t      = TCK = 20.00 MHz (/10) &lt;/br&gt; 5'd2\t      = TCK = 16.67 MHz (/12) &lt;/br&gt; 5'd3\t      = TCK = 14.28 MHz (/14) &lt;/br&gt; 5'd4\t      = TCK = 12.50 MHz (/16) &lt;/br&gt; 5'd5\t      = TCK = 11.11 MHz (/18) &lt;/br&gt; 5'd6\t      = TCK = 10.00 MHz (/20) &lt;/br&gt; 5'd7\t      = TCK =  9.09 MHz (/22) &lt;/br&gt; 5'd8\t      = TCK =  8.33 MHz (/24) &lt;/br&gt; 5'd9\t      = TCK =  7.14 MHz (/28) &lt;/br&gt; 5'd10\t      = TCK =  6.25 MHz (/32) &lt;/br&gt; 5'd11\t      = TCK =  5.00 MHz (/40) &lt;/br&gt; 5'd12\t      = TCK =  4.00 MHz (/50) &lt;/br&gt; 5'd13\t      = TCK =  3.00 MHz (/66) &lt;/br&gt; 5'd14\t      = TCK =  2.00 MHz (/100)&lt;/br&gt; 5'd15\t      = TCK =  1.00 MHz (/200) &lt;/br&gt; 5'd16\t      = TCK =  0.50 MHz (/400)</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_config_ctl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0=Board Test Mode[br]\n\t         1=MTC Internal Test Mode - Not Supported in Axxia device[br]\n\t         2=MTC External Mode (Axxia Included) - Not Supported in Axxia device[br]\n\t         3=MTC External Mode (Axxia NOT Included)[br]\n\t         4=MTC System Test Mode (Axxia Included) - Not Supported in Axxia device[br]\n\t         5=MTC System Test Mode (Axxia NOT Included)[br]\n\t\t 6,7=Illegal (defaults to Board Test Mode)[br]\n\t\t Note:  The MTC hardware inhibits entering  modes identified as Not Supported when mtc_axm_selftst_disable control bit = 1. \n\t\t \tIf a Not Supported mode is programmed the device will default to the Board Test Mode. \n\t</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_536E6FF61806AEBD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) MTC_CONFIG1_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Config 1 Register</span><br/>
      <span class="ldescdet">Capture MON_TDO and TCK Gapped Clock Control Signals
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18014</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffcc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffcc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">record_TDO_in_shift_ir_state</td>
        <td class="fldnorm" colspan="1">record_TDO_in_shift_dr_state</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">sw_gate_tck_test_logic_reset</td>
        <td class="fldnorm" colspan="1">sw_gate_tck</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">record_TDO_in_shift_ir_state</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1'b1=Capture MON_TDO Input data when in shift-IR state,[br] \n\t\t 1'b0=Don't Capture data in shift-IR state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">record_TDO_in_shift_dr_state</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1'b1=Capture MON_TDO Input data when in shift-DR state,[br] \n\t\t 1'b0=Don't Capture data in shift-DR state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sw_gate_tck_test_logic_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1'b1=Gap TCK output clock in Test-Logic-Reset State and start_stopn = STOP(1'b0) Only; [br]\n\t\t 1'b0=Don't Gap TCK clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sw_gate_tck</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1'b1=Gap TCK output clock in all TAPC states; [br]\n\t\t 1'b0=Don't Gap TCK clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E253C028CFC70D60" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) MTC_STATUS1_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Status 1 Register</span><br/>
      <span class="ldescdet">MTC Status 1 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18020</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="14">tdo_record_ram_bit_counter</td>
        <td class="fldnorm" colspan="8">tdo_record_ram_last_addr</td>
        <td class="fldnorm" colspan="8">prgm_mem_rd_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="14">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdo_record_ram_bit_counter</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of Valid Bits in the MON_TDO capture memory</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdo_record_ram_last_addr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Last address within the MON_TDO capture memory that contains valid data. &lt;/br&gt; Addresses are filled started at bit location 0 (MSB) &lt;/br&gt; 31(LSB); address 1, bit 0 &lt;/br&gt; 31, ...</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">prgm_mem_rd_addr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Next Address to be read from program memory &lt;/br&gt; In the pause state this address should be written with the next task to be processed</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_74E56D27EC969344" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) MTC_STATUS2_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Status 2 Register</span><br/>
      <span class="ldescdet">MTC Status 2 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18024</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x40000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x3ffc8008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x3ffc8008</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">mtc_cmpl_enablen</td>
        <td class="fldnorm" colspan="1">mtc_axm_selftst_disable</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">nxt_task_error</td>
        <td class="fldnorm" colspan="1">tst_gen_state_error</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">pause_in_shiftir_tck_off</td>
        <td class="fldnorm" colspan="1">pause_in_shiftdr_tck_off</td>
        <td class="fldnorm" colspan="1">pause_in_run_test_idle_tck_off</td>
        <td class="fldnorm" colspan="1">pause_in_test_logic_reset_tck_off</td>
        <td class="fldnorm" colspan="1">testgen_state_machine_paused</td>
        <td class="fldnorm" colspan="1">pause_in_shiftir</td>
        <td class="fldnorm" colspan="1">pause_in_shiftdr</td>
        <td class="fldnorm" colspan="4">curr_task_inst_i</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">curr_task_end_of_test</td>
        <td class="fldnorm" colspan="1">curr_task_pause_in_run_test_idle_state</td>
        <td class="fldnorm" colspan="1">start_stopn</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtc_cmpl_enablen</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1'b0=Disable MTC Block from Driving JTAG primary IO,[br]\n\t\t 1'b1=Allow cfg_config_ctl[2:0] register to select the mode of the MTC block.[br]\n\t\t Note: Control signal from primary device input pin.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtc_axm_selftst_disable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1'b1=Disable all MTC configuration modes that allow access to the internal JTC controller.[br]\n\t\t 1'b0=Allow all modes.[br]\n\t\t Note: Control signal from internal EFUSE module.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">nxt_task_error</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Fatal Error Detected while Processing a Task resulting in the MTC block halting. \n\t\t Once the program is fixed a SW reset is needed to restart the block.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tst_gen_state_error</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Fatal Error Detected while Processing a Task resulting in the MTC block halting. \n\t\t Once the program is fixed a SW reset is needed to restart the block.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_shiftir_tck_off</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TAPC paused in pause-IR state with the TCK clock off to allow reloading of TESTGEN memory with more instruction data.\n                 The one-shot cont_after_pause, single_step or the sw_reset register must be written to exit this state.[br][br]\n                 pause_in_shiftir = [br]\n                 [sp][sp][sp][sp][sp](curr_task_load_jtag_instr_reg_and_pause_in_pause_ir |[br]\n                 [sp][sp][sp][sp][sp][sp]curr_task_load_jtag_instr_reg_continue_from_pause_ir |[br]\n                 [sp][sp][sp][sp][sp][sp]curr_task_load_jtag_instr_reg_continue_from_pause_ir_and_stop_in_pause_ir) &amp;&amp; curr_tapc_pause_IR) &amp; curr_task_gap_tck_en;[br]\n        </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_shiftdr_tck_off</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TAPC paused in pause-DR state with the TCK clock off to allow reloading of TESTGEN memory with more data.\n                 The one-shot cont_after_pause, single_step or the sw_reset register must be written to exit this state.[br][br]\n                 pause_in_shiftdr = [br]\n                 [sp][sp][sp][sp][sp](curr_task_load_jtag_data_reg_and_pause_in_pause_dr |[br]\n                 [sp][sp][sp][sp][sp][sp]curr_task_load_jtag_data_reg_continue_from_pause_dr |[br]\n                 [sp][sp][sp][sp][sp][sp]curr_task_load_jtag_data_reg_continue_from_pause_dr_and_stop_in_pause_dr) &amp;&amp; curr_tapc_pause_DR) &amp; curr_task_gap_tck_en;[br]\n                </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_run_test_idle_tck_off</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TESTGEN State Machine is Paused in the Run-Test/Idle state because TCK clock is gapped.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_test_logic_reset_tck_off</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TESTGEN State Machine is Paused in the Test-Logic-Reset state because TCK clock is gapped.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">testgen_state_machine_paused</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TESTGEN state machine is paused - valid in single step mode and pause modes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_shiftir</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TAPC paused in pause-IR state to allow reloading of TESTGEN memory with more instruction data. \n\t\t The one-shot cont_after_pause, single_step or the sw_reset register must be written to exit this state.[br][br]\n\t\t pause_in_shiftir = [br]\n\t\t [sp][sp][sp][sp][sp](curr_task_load_jtag_instr_reg_and_pause_in_pause_ir |[br]\n                 [sp][sp][sp][sp][sp][sp]curr_task_load_jtag_instr_reg_continue_from_pause_ir |[br]\n                 [sp][sp][sp][sp][sp][sp]curr_task_load_jtag_instr_reg_continue_from_pause_ir_and_stop_in_pause_ir) &amp;&amp; curr_tapc_pause_IR);[br]\n\t</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_shiftdr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TAPC paused in pause-DR state to allow reloading of TESTGEN memory with more data. \n\t\t The one-shot cont_after_pause, single_step or the sw_reset register must be written to exit this state.[br][br]\n\t\t pause_in_shiftdr = [br] \n\t\t [sp][sp][sp][sp][sp](curr_task_load_jtag_data_reg_and_pause_in_pause_dr |[br]\n                 [sp][sp][sp][sp][sp][sp]curr_task_load_jtag_data_reg_continue_from_pause_dr |[br]\n                 [sp][sp][sp][sp][sp][sp]curr_task_load_jtag_data_reg_continue_from_pause_dr_and_stop_in_pause_dr) &amp;&amp; curr_tapc_pause_DR);[br]\n\t\t</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_inst_i</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_end_of_test</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Test Finished</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_pause_in_run_test_idle_state</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Pause Bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">start_stopn</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Busy Bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6298CAAB4AB3D1B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) MTC_EXECUTE1_REG_ADDR</span><br/>
      <span class="sdescdet">MTC EXECUTE Register - One-Shot Registers</span><br/>
      <span class="ldescdet">Self Clearing Bits
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18030</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff20</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff20</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">ext_prgm_mem_window_cnt_rst</td>
        <td class="fldnorm" colspan="1">ext_prgm_mem_cfg_init</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">tdo_flush_capture_data</td>
        <td class="fldnorm" colspan="1">tdo_capture_reset</td>
        <td class="fldnorm" colspan="1">sw_reset</td>
        <td class="fldnorm" colspan="1">cont_after_pause</td>
        <td class="fldnorm" colspan="1">single_step</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ext_prgm_mem_window_cnt_rst</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write to 1 to will reset the window count registers in the MTC_TDO_RECORD block.[br]\n\t\t Self clearing bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ext_prgm_mem_cfg_init</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write to 1 to force the MTC_AXI_MSTR module to reset. Same action as a sw_reset but only this module is affected.[br]\n\t\t Self clearing bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdo_flush_capture_data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write to 1 to force the MTC MON_TDO CAPTURE state machine to write any remaining data to memory. [br]\n\t\t(Wait &gt; 1 TCK clock period after pause_in_shiftdr alarm goes active before writing this register). [br]\n\t\t This signal should be written before the tdo_capture_reset bit is set.[br]\n\t\t Self clearing bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdo_capture_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write to 1 to reset the MTC MON_TDO CAPTURE state machine. All variables set to zero (memory write address, tdo capture bit count, etc).[br]\n\t\t Self clearing bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sw_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write to 1 to reset the MTC TESTGEN, MTC MON_TDO CAPTURE state machines and to recover from the state machine halting due to a command error.[br]\n\t\t Self clearing bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cont_after_pause</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write to 1 to allow the MTC TESTGEN state machine to continue from the pause-IR or pause-DR states.[br]\n\t\t Self clearing bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">single_step</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write to 1 to allow the MTC_TESTGEN state machine to process the next command. \n\t         In the single step mode the state machine will stop after each task is processed.[br]\n\t\t Self clearing bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64DF62F85726A02A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) MTC_MEM_INIT_REG_ADDR</span><br/>
      <span class="sdescdet">MTC MEM Init Register</span><br/>
      <span class="ldescdet">Registers to Control Initializing the MON_TDO Capture and TESTPROG memories
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18040</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff8f8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff8f8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="1">tdo_capture_mem_ini_value</td>
        <td class="fldnorm" colspan="1">tdo_capture_mem_do_mem_init</td>
        <td class="fldnorm" colspan="1">tdo_capture_mem_init_done</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">tst_prgm_mem_ini_value</td>
        <td class="fldnorm" colspan="1">tst_prgm_mem_do_mem_init</td>
        <td class="fldnorm" colspan="1">tst_prgm_mem_init_done</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdo_capture_mem_ini_value</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Memory init value for capture memory</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdo_capture_mem_do_mem_init</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Do memory initialization. When set, the capture memory is initialized to either zero or one depending \n\t\t       on tdo_capture_mem_ini_value value by hardware. This bit clears itself one cycle after being set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdo_capture_mem_init_done</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Memory initialization done. When set, the program memory has been initialized to zero or one by hardware following setting\n         \tthe tst_prgm_mem_do_mem_init bit and tst_prgm_mem_ini_value of this register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tst_prgm_mem_ini_value</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Memory init value for program memory</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tst_prgm_mem_do_mem_init</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Do memory initialization. When set, the program memory is initialized to either all zero or ones depending\n                       on tst_prgm_mem_ini_value value by hardware. This bit clears itself one cycle after being set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tst_prgm_mem_init_done</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Memory initialization done. When set, the program memory has been initialized to zero or one by hardware following setting \n\t\t the tst_prgm_mem_do_mem_init bit and tst_prgm_mem_ini_value of this register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_846A82A8916748D3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) MTC_ECC_DISABLE_REG_ADDR</span><br/>
      <span class="sdescdet">MTC MEM Disable ECC Register</span><br/>
      <span class="ldescdet">MTC MEM Disable ECC Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18044</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">disable_ecc_mtc_tst_prgm_mem</td>
        <td class="fldnorm" colspan="1">disable_ecc_mtc_tdo_record_mem</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">disable_ecc_mtc_tst_prgm_mem</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit disables the ECC correction for mtc_tst_prgm_mem memory.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">disable_ecc_mtc_tdo_record_mem</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit disables the ECC correction for mtc_mon_tdo_record_mem memory.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_872E43EBBA686465" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) MTC_ECC_INVERT_EN_REG_ADDR</span><br/>
      <span class="sdescdet">MTC MEM Invert Enable ECC Register</span><br/>
      <span class="ldescdet">MTC MEM Invert Enable ECC Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18048</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">ecc_invert_en_mtc_tst_prgm_mem</td>
        <td class="fldnorm" colspan="1">ecc_invert_en_tc_tdo_record_mem</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_invert_en_mtc_tst_prgm_mem</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC invert enable for mtc_tst_prgm_mem memory.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_invert_en_tc_tdo_record_mem</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC invert enable for mtc_mon_tdo_record memory.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_79FF85459150DC19" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) MTC_ECC_INVERT_REG_ADDR</span><br/>
      <span class="sdescdet">MTC MEM Invert ECC Register</span><br/>
      <span class="ldescdet">MTC MEM Invert ECC Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1804c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="7">ecc_invert_reg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="7">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_invert_reg</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Each memory type uses appropriate number of bits in this field starting from right to left. \n\t  \t Set one bit to cause a single bit error, two bits to cause a double bit error.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ABA18044158CE076" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) MTC_TSTGEN_INTR_STATUS</span><br/>
      <span class="sdescdet">Interrupt Status Register</span><br/>
      <span class="ldescdet">This register holds interrupt status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18050</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/1C/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">tdo_record_ram_addr_overflow_os</td>
        <td class="fldnorm" colspan="1">nxt_task_error_os</td>
        <td class="fldnorm" colspan="1">tst_gen_state_error_os</td>
        <td class="fldnorm" colspan="1">cont_after_pause_os</td>
        <td class="fldnorm" colspan="1">pause_in_pauseir_os</td>
        <td class="fldnorm" colspan="1">pause_in_pausedr_os</td>
        <td class="fldnorm" colspan="1">curr_task_end_of_test_os</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdo_record_ram_addr_overflow_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The MON_TDO Capture memory overflowed. Data is lost when this alarm occurs. Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">nxt_task_error_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Fatal Error Occurred while processing a TASK. TESTGEN state machine is halted at that failure. \n\t\t\t        The errored task must be fixed and the sw_reset signal written to restart the test. Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tst_gen_state_error_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Fatal Error Occurred while processing a TASK. TESTGEN state machine is halted at the failure. \n\t\t\t        The errored task must be fixed and the sw_reset signal written to restart the test. Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cont_after_pause_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Active anytime the TESTGEN state machine is paused. A write to cont_after_pause or \n\t\t\t\tsingle_step one-shot registers will release the state machine from the paused state. Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_pauseir_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Paused in Pause-IR state Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_pausedr_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Paused in Pause-DR state Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_end_of_test_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">In End-of-Test Task or External Program Memory Done (mtc_done) Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_55605442FDA0B804" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) MTC_TSTGEN_INTR_EN</span><br/>
      <span class="sdescdet">Interrupt Enable Register</span><br/>
      <span class="ldescdet">This register enables interrupts for interrupt 0 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18054</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">tdo_record_ram_addr_overflow_os</td>
        <td class="fldnorm" colspan="1">nxt_task_error_os</td>
        <td class="fldnorm" colspan="1">tst_gen_state_error_os</td>
        <td class="fldnorm" colspan="1">cont_after_pause_os</td>
        <td class="fldnorm" colspan="1">pause_in_pauseir_os</td>
        <td class="fldnorm" colspan="1">pause_in_pausedr_os</td>
        <td class="fldnorm" colspan="1">curr_task_end_of_test_os</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdo_record_ram_addr_overflow_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The MON_TDO Capture memory overflowed. Data is lost when this alarm occurs. Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">nxt_task_error_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Fatal Error Occurred while processing a TASK. TESTGEN state machine is halted at that failure. \n\t\t\t        The errored task must be fixed and the sw_reset signal written to restart the test. Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tst_gen_state_error_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Fatal Error Occurred while processing a TASK. TESTGEN state machine is halted at the failure. \n\t\t\t        The errored task must be fixed and the sw_reset signal written to restart the test. Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cont_after_pause_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Active anytime the TESTGEN state machine is paused. A write to cont_after_pause or \n\t\t\t\tsingle_step one-shot registers will release the state machine from the paused state. Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_pauseir_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Paused in Pause-IR state Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_pausedr_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Paused in Pause-DR state Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_end_of_test_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">In End-of-Test Task or External Program Memory Done (mtc_done) Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_211F9FC0C83E44F7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) MTC_TSTGEN_INTR_FRC</span><br/>
      <span class="sdescdet">Interrupt Force Register</span><br/>
      <span class="ldescdet">This address is an alias for the Interrupt Status register\n\t\tthat allows normal CFG writes (as opposed to the Clear-On-Write-One\n\t\tbehavior if the Interrupt Status register address is used).  This\n\t\tallows CFG to set interrupt bits for testing purposes.  Reading this\n\t\taddress returns the current value of the Interrupt Status Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18058</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">tdo_record_ram_addr_overflow_os</td>
        <td class="fldnorm" colspan="1">nxt_task_error_os</td>
        <td class="fldnorm" colspan="1">tst_gen_state_error_os</td>
        <td class="fldnorm" colspan="1">cont_after_pause_os</td>
        <td class="fldnorm" colspan="1">pause_in_pauseir_os</td>
        <td class="fldnorm" colspan="1">pause_in_pausedr_os</td>
        <td class="fldnorm" colspan="1">curr_task_end_of_test_os</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdo_record_ram_addr_overflow_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The MON_TDO Capture memory overflowed. Data is lost when this alarm occurs. Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">nxt_task_error_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Fatal Error Occurred while processing a TASK. TESTGEN state machine is halted at that failure. \n\t\t\t        The errored task must be fixed and the sw_reset signal written to restart the test. Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tst_gen_state_error_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Fatal Error Occurred while processing a TASK. TESTGEN state machine is halted at the failure. \n\t\t\t        The errored task must be fixed and the sw_reset signal written to restart the test. Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cont_after_pause_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Active anytime the TESTGEN state machine is paused. A write to cont_after_pause or \n\t\t\t\tsingle_step one-shot registers will release the state machine from the paused state. Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_pauseir_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Paused in Pause-IR state Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pause_in_pausedr_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Paused in Pause-DR state Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_end_of_test_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">In End-of-Test Task or External Program Memory Done (mtc_done) Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F3878DA9DBF372B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) MTC_APB2TAP_ECC_INTR_STATUS</span><br/>
      <span class="sdescdet">Interrupt Status Register</span><br/>
      <span class="ldescdet">APB2TAP and ECC Status Registers
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1805c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW/1C/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">ecc_mult_tstgen_mem_os</td>
        <td class="fldnorm" colspan="1">ecc_single_mem_os</td>
        <td class="fldnorm" colspan="1">apb2tap_request_access_done_fsm_os</td>
        <td class="fldnorm" colspan="1">apb2tap_access_granted_os</td>
        <td class="fldnorm" colspan="1">cltap_request_access_done_fsm_os</td>
        <td class="fldnorm" colspan="1">cltap_request_access_os</td>
        <td class="fldnorm" colspan="1">cltap_access_granted_os</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_mult_tstgen_mem_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Multi-bit ECC Error in TESTGEN Program Memory or Capture Memory Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_single_mem_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Single-bit ECC Error in Program Memory or Capture Memory Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb2tap_request_access_done_fsm_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">APB2TAP Access Granted Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb2tap_access_granted_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">APB2TAP Access Granted to TAP Network Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_request_access_done_fsm_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Reuest Access Access Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_request_access_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Requested Access to TAP Network Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_access_granted_os</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Acess Granted to TAP Network Status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0F2E765C83142D3A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) MTC_APB2TAP_ECC_INTR_EN</span><br/>
      <span class="sdescdet">Interrupt Enable Register</span><br/>
      <span class="ldescdet">This register enables interrupts for interrupt 0 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18060</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">ecc_mult_tstgen_mem_en</td>
        <td class="fldnorm" colspan="1">ecc_single_mem_en</td>
        <td class="fldnorm" colspan="1">apb2tap_request_access_done_fsm_en</td>
        <td class="fldnorm" colspan="1">apb2tap_access_granted_en</td>
        <td class="fldnorm" colspan="1">cltap_request_access_done_fsm_en</td>
        <td class="fldnorm" colspan="1">cltap_request_access_en</td>
        <td class="fldnorm" colspan="1">cltap_access_granted_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_mult_tstgen_mem_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Multi-bit ECC Error in TESTGEN Program Memory or Capture Memory Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_single_mem_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Single-bit ECC Error in Program Memory or Capture Memory Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb2tap_request_access_done_fsm_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">APB2TAP Access Granted Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb2tap_access_granted_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">APB2TAP Access Granted to TAP Network Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_request_access_done_fsm_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Reuest Access Access Done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_request_access_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Requested Access to TAP Network Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_access_granted_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Acess Granted to TAP Network Enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4819617EC7A283B4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) MTC_APB2TAP_ECC_INTR_FRC</span><br/>
      <span class="sdescdet">Interrupt Force Register</span><br/>
      <span class="ldescdet">This address is an alias for the Interrupt Status register that allows normal CFG writes (as opposed to the Clear-On-Write-One behavior if the Interrupt Status register address is used).  This allows CFG to set interrupt bits for testing purposes.  Reading this address returns the current value of the Interrupt Status Register.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18064</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">ecc_mult_tstgen_mem_frc</td>
        <td class="fldnorm" colspan="1">ecc_single_mem_frc</td>
        <td class="fldnorm" colspan="1">apb2tap_request_access_done_fsm_frc</td>
        <td class="fldnorm" colspan="1">apb2tap_access_granted_frc</td>
        <td class="fldnorm" colspan="1">cltap_request_access_done_fsm_frc</td>
        <td class="fldnorm" colspan="1">cltap_request_access_frc</td>
        <td class="fldnorm" colspan="1">cltap_access_granted_frc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_mult_tstgen_mem_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Multi-bit ECC Error in TESTGEN Program Memory or Capture Memory Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_single_mem_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Single-bit ECC Error in Program Memory or Capture Memory Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb2tap_request_access_done_fsm_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">APB2TAP Access Granted Done Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb2tap_access_granted_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">APB2TAP Access Granted to TAP Network Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_request_access_done_fsm_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Reuest Access Access Done Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_request_access_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Requested Access to TAP Network Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_access_granted_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Acess Granted to TAP Network Force</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7C27BDBC7A559131" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) MTC_DEBUG0_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Debug0 Register</span><br/>
      <span class="ldescdet">DEBUG0: Current Task Values
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18080</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x02000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0ce0f0f0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0ce0f0f0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">mtc_testgen_tdo_inactive_enb</td>
        <td class="fldnorm" colspan="1">curr_task_gap_tck_en</td>
        <td class="fldnorm" colspan="1">curr_task_tck_ctl_i</td>
        <td class="fldnorm" colspan="1">curr_task_end_state_ctl_i</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">curr_task_ctl_i</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="5">nxt_tstgen_tdi_cnt30</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">task_sub_state</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">nxt_task_inst_i</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mtc_testgen_tdo_inactive_enb</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When mtc_mpu_tdo_inactive_en control signal is active (1'b1) this signal is used to control the TDO output buffer tri-state control input. &lt;/br&gt; 1'b1 = TDO Output Buffer Active; &lt;/br&gt;1'b0 = TDO Output Buffer Inactive</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_gap_tck_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1'b1 = Gap TCK clock in end state;[br] \n\t\t 1'b0 = Don't Gap TCK clock in end state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_tck_ctl_i</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current Task TCK Control Value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_end_state_ctl_i</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1'b1 = Start Next Command from the Select-DR-Scan State (Clock cannot be stopped)[br]\n\t\t 1'b0 = Go to Run-test/Idle State - Pause only if Gap TCK Clock active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_ctl_i</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current Task control values</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">nxt_tstgen_tdi_cnt30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Next Shift Count value</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">task_sub_state</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TESTGEN state Machine subtask counter</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">nxt_task_inst_i</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Next Task Command Value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B2F7B086AC30C98" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) MTC_DEBUG1_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Debug1 Register</span><br/>
      <span class="ldescdet">DEBUG1: Current Task Being Processed
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18084</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000f000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000f000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">curr_task_no_operation</td>
        <td class="fldnorm" colspan="1">curr_task_test_reset_1</td>
        <td class="fldnorm" colspan="1">curr_task_test_reset_2</td>
        <td class="fldnorm" colspan="1">curr_task_load_jtag_inst_reg</td>
        <td class="fldnorm" colspan="1">curr_task_load_jtag_data_reg</td>
        <td class="fldnorm" colspan="1">curr_task_mtc_reserved_task_id_5</td>
        <td class="fldnorm" colspan="1">curr_task_mtc_reserved_task_id_6</td>
        <td class="fldnorm" colspan="1">curr_task_wait_in_run_test_idle_state_xTCK_cycles</td>
        <td class="fldnorm" colspan="1">curr_task_pause_in_run_test_idle_state</td>
        <td class="fldnorm" colspan="1">curr_task_end_of_test</td>
        <td class="fldnorm" colspan="1">curr_task_load_jtag_data_reg_and_pause_in_pause_dr</td>
        <td class="fldnorm" colspan="1">curr_task_load_jtag_data_reg_continue_from_pause_dr</td>
        <td class="fldnorm" colspan="1">curr_task_load_jtag_data_reg_continue_from_pause_dr_and_stop_in_pause_dr</td>
        <td class="fldnorm" colspan="1">curr_task_load_jtag_inst_reg_and_pause_in_pause_ir</td>
        <td class="fldnorm" colspan="1">curr_task_load_jtag_inst_reg_continue_from_pause_ir</td>
        <td class="fldnorm" colspan="1">curr_task_load_jtag_inst_reg_continue_from_pause_ir_and_stop_in_pause_ir</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">curr_task_inst_i</td>
        <td class="fldnorm" colspan="8">prgm_mem_rd_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_no_operation</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is No Operation (4'b0000)</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_test_reset_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Test reset 1 (TRSTZ low for x TCK cycles - 4'b0001)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_test_reset_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Test reset 2 (TMS high for x TCK cycles) - 4'b0010</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_load_jtag_inst_reg</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Load JTAG instruction register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_load_jtag_data_reg</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Load JTAG data register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_mtc_reserved_task_id_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved Task value - Illegal - 4'b0101</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_mtc_reserved_task_id_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved Task value - Illegal - 4'b0110</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_wait_in_run_test_idle_state_xTCK_cycles</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Wait in Run-Test-Idle state a number of TCK cycles - 4'b1010</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_pause_in_run_test_idle_state</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Pause in Run-Test-Idle State - 4'b1011</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_end_of_test</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is End of Test - 4'b1100</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_load_jtag_data_reg_and_pause_in_pause_dr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Load JTAG Data Register and pause in pause-DR state - 4'b0111</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_load_jtag_data_reg_continue_from_pause_dr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Load JTAG Data Register (continue from pause-DR state) - 4'b1000</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_load_jtag_data_reg_continue_from_pause_dr_and_stop_in_pause_dr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Load JTAG Data Register (continue from pause-DR state and end in pause-DR state - 4'b1001</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_load_jtag_inst_reg_and_pause_in_pause_ir</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Load JTAG Instruction Register and pause in pause-IR state - 4'b1101</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_load_jtag_inst_reg_continue_from_pause_ir</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Load JTAG Instruction Register (continue from pause-IR state) - 4'b1110</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_load_jtag_inst_reg_continue_from_pause_ir_and_stop_in_pause_ir</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current task being processed is Load JTAG Instruction Register (continue from pause-IR state and end in pause-IR state - 4'b1111</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_task_inst_i</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value of current task being processed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">prgm_mem_rd_addr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Address of memory location to be read from program memory</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F6A23BE9AF225565" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) MTC_DEBUG2_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Debug2 Register</span><br/>
      <span class="ldescdet">Current TAPC
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18088</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00010000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000fff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000fff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">curr_tapc_update_IR</td>
        <td class="fldnorm" colspan="1">curr_tapc_exit2_IR</td>
        <td class="fldnorm" colspan="1">curr_tapc_pause_IR</td>
        <td class="fldnorm" colspan="1">curr_tapc_exit1_IR</td>
        <td class="fldnorm" colspan="1">curr_tapc_shift_IR</td>
        <td class="fldnorm" colspan="1">curr_tapc_capture_IR</td>
        <td class="fldnorm" colspan="1">curr_tapc_update_DR</td>
        <td class="fldnorm" colspan="1">curr_tapc_exit2_DR</td>
        <td class="fldnorm" colspan="1">curr_tapc_pause_DR</td>
        <td class="fldnorm" colspan="1">curr_tapc_exit1_DR</td>
        <td class="fldnorm" colspan="1">curr_tapc_shift_DR</td>
        <td class="fldnorm" colspan="1">curr_tapc_capture_DR</td>
        <td class="fldnorm" colspan="1">curr_tapc_select_IR_scan</td>
        <td class="fldnorm" colspan="1">curr_tapc_select_DR_scan</td>
        <td class="fldnorm" colspan="1">curr_tapc_run_test_idle</td>
        <td class="fldnorm" colspan="1">curr_tapc_test_logic_reset</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="4">tapc_state</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_update_IR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is UPDATE-IR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_exit2_IR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is EXIT2-IR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_pause_IR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is PAUSE-IR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_exit1_IR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is EXIT1-IR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_shift_IR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is SHIFT-IR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_capture_IR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is CAPTURE-IR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_update_DR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is UPDATE-DR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_exit2_DR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is EXIT2-DR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_pause_DR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is PAUSE-DR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_exit1_DR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is EXIT1-DR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_shift_DR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is SHIFT-DR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_capture_DR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is CAPTURE-DR</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_select_IR_scan</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is SELECT-IR-SCAN</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_select_DR_scan</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is SELECT-DR-SCAN</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_run_test_idle</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is RUN-TEST_IDLE</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">curr_tapc_test_logic_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC State is TEST-LOGIC-RESET</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tapc_state</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current TAPC state value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FD3DFF49BF17E513" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) MTC_DEBUG3_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Debug3 Register</span><br/>
      <span class="ldescdet">TDO Data
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1808c</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x40000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x40000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">nxt_tdi_shift_data_d</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="30">nxt_tdi_shift_data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="30">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">nxt_tdi_shift_data_d</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TDO value output on the next falling edge of the TCK clock - nxt_tdi_shift_data_d[0]</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">nxt_tdi_shift_data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Next Data to be shifted out</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8C37A71AA1BAB68" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) MTC_DEBUG4_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Debug4 Register</span><br/>
      <span class="ldescdet">Next Task Value
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18090</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">nxt_task_inst_i</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">nxt_task_inst_i</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Next Task to be processed</span></p>
          <p><b>Reset: </b>hex:0x80000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A7065E356F4891A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) MTC_DEBUG5_REG_ADDR</span><br/>
      <span class="sdescdet">MTC Debug5 Register</span><br/>
      <span class="ldescdet">Shift Count Value
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18094</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="26">delay_shift_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="26">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">delay_shift_cnt</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Data shift value</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C611CD888FAB9496" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) APB2TAP_CFG0_REG_ADDR</span><br/>
      <span class="sdescdet">MTC APB2TAP Config 0 Register</span><br/>
      <span class="ldescdet">APB2TAP request TAP Access
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18100</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">apb2tap_request_access_done</td>
        <td class="fldnorm" colspan="1">apb2tap_request_access</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb2tap_request_access_done</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write to 1 when apb2tap is done using the TAP network. Clear once FSM has detected interface is done (apb2tap_request_access_done_fsm=1)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb2tap_request_access</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write to 1 when apb2tap wants access to the TAP Func/DDT internal networks.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_57E36F30F4B4845C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000204</span> Register(32 bit) APB2TAP_MON_REG_ADDR</span><br/>
      <span class="sdescdet">MTC APB2TAP Status 0 Register</span><br/>
      <span class="ldescdet">MTC APB2TAP Status Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e18204</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000024</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">syscon_mbox_tap_sel</td>
        <td class="fldnorm" colspan="1">tap_tapnw_disable</td>
        <td class="fldnorm" colspan="1">apb2tap_request_access_done_fsm</td>
        <td class="fldnorm" colspan="1">apb2tap_request_access</td>
        <td class="fldnorm" colspan="1">apb2tap_access_granted</td>
        <td class="fldnorm" colspan="1">cltap_request_access_done_fsm</td>
        <td class="fldnorm" colspan="1">cltap_request_access</td>
        <td class="fldnorm" colspan="1">cltap_access_granted</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">syscon_mbox_tap_sel</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Mux selection between MBOX and APB having access to syscon_ctrl registers. 1=MBOX Access, 0=APB Access<br/>                If the tap_tapnw_disable=1 then the value of this signal is ignoreed and the APB interface always has access to the registers.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tap_tapnw_disable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Internal TAP network Disabled from CLTAP access.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb2tap_request_access_done_fsm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">APB2TAP Requests access done using TAP network. 1=done, 0=In use</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb2tap_request_access</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">APB2TAP Requests access to the internal TAP Network</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb2tap_access_granted</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">APB2TAP Access request has been granted. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_request_access_done_fsm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Request access done fsm state. 1=done, 0=In use</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_request_access</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Requests access to the internal TAP Network</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cltap_access_granted</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">CLTAP Access Granted to the internal TAP Network</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3816176404829868" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00001000[+=0x4]</span> Register(32 bit) MTC_PRGM_MEM_START_ADDR[256]</span><br/>
      <span class="sdescdet">MTC Test Program Memory</span><br/>
      <span class="ldescdet">MTC Test Program Memory
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=256, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e19000[+=0x4]</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tst_prgm</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tst_prgm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TESTGEN program memory - Tasks, Reading of this memory is only allowed when the MTC block is not running a program.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C9BCE4552A7A1B7" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00002000[+=0x4]</span> Register(32 bit) MTC_TDO_CAPTURE_MEM_START_ADDR[256]</span><br/>
      <span class="sdescdet">MTC MON_TDO capture Memory</span><br/>
      <span class="ldescdet">MTC MON_TDO capture Memory
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=256, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01e1a000[+=0x4]</span> at NOC.syscon__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">tdi_capture</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tdi_capture</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MON_TDO capture memory - Data is right justified when written to the memory</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_syscon_apb2tap_periph_axis_mtc_top_periph_axis_mtc_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
