// This system is similar to a 6-core, 2.4GHz Westmere with 10 Niagara-like cores attached to the L3

sys = {
    lineSize = 64;
    frequency = 3400;

    cores = {
        core = {
            type = "Timing";
            cores = 8;
            icache = "l1i";
            dcache = "l1d";
        };
    };

    caches = {
        l1d = {
            caches = 8;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l1i = {
            caches = 8;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 3;
        };

#		l2prefetcher = {
#			prefetchers = 1;
#			isPrefetcher = true;
#			children = "l1d";
#		};

        l2 = {
            caches = 8;
            size = 262144;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i | l1d";
        };

        l3 = {
            caches = 1;
            banks = 8;
            size = 2097152;
            latency = 27;

            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 16;
            };
            children = "l2";
        };
    };

    mem = {
#		type = "DDR";
		type = "Simple";
		controllers = 8;
#		tech = "DDR3-1066-CL8";
    };
};

sim = {
    phaseLength = 10000;
    // maxTotalInstrs = 5000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
    // attachDebugger = True;
};

process0 = {
    command = "python3 ./app/BASIC/conv_hvy.py";
};

