[2025-09-16 21:03:43] START suite=cs trace=classification_phase4_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2361869 heartbeat IPC: 4.234 cumulative IPC: 4.234 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4955747 cumulative IPC: 4.036 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4955747 cumulative IPC: 4.036 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4955748 heartbeat IPC: 3.855 cumulative IPC: 5 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 16766868 heartbeat IPC: 0.8467 cumulative IPC: 0.8467 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 28364323 heartbeat IPC: 0.8623 cumulative IPC: 0.8544 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 40463031 heartbeat IPC: 0.8265 cumulative IPC: 0.8449 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 53229819 heartbeat IPC: 0.7833 cumulative IPC: 0.8286 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 66397152 heartbeat IPC: 0.7595 cumulative IPC: 0.8138 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 80411399 heartbeat IPC: 0.7136 cumulative IPC: 0.7952 (Simulation time: 00 hr 08 min 22 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 94780426 heartbeat IPC: 0.6959 cumulative IPC: 0.7793 (Simulation time: 00 hr 09 min 38 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000024 cycles: 109298098 heartbeat IPC: 0.6888 cumulative IPC: 0.7667 (Simulation time: 00 hr 11 min 01 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 119627637 heartbeat IPC: 0.9681 cumulative IPC: 0.7848 (Simulation time: 00 hr 12 min 07 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 123720798 cumulative IPC: 0.8083 (Simulation time: 00 hr 13 min 03 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 123720798 cumulative IPC: 0.8083 (Simulation time: 00 hr 13 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8083 instructions: 100000003 cycles: 123720798
CPU 0 Branch Prediction Accuracy: 99.95% MPKI: 0.00189 Average ROB Occupancy at Mispredict: 1.056e+06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00084
BRANCH_INDIRECT: 0.0003
BRANCH_CONDITIONAL: 0.00075
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1542493
LQ_STALL: 4306
SQ_STALL: 181511


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 175.8263
REPLAY_LOAD: 81.11188
NON_REPLAY_LOAD: 15.898538

== Total ==
ADDR_TRANS: 607304
REPLAY_LOAD: 506787
NON_REPLAY_LOAD: 428402

== Counts ==
ADDR_TRANS: 3454
REPLAY_LOAD: 6248
NON_REPLAY_LOAD: 26946

cpu0->cpu0_STLB TOTAL        ACCESS:     567015 HIT:     414663 MISS:     152352 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     567015 HIT:     414663 MISS:     152352 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 162.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1156891 HIT:     438255 MISS:     718636 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     667121 HIT:     226411 MISS:     440710 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      66395 HIT:      43029 MISS:      23366 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      86527 HIT:      86333 MISS:        194 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     336848 HIT:      82482 MISS:     254366 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 82.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5710932 HIT:    5702595 MISS:       8337 MSHR_MERGE:       3025
cpu0->cpu0_L1I LOAD         ACCESS:    5710932 HIT:    5702595 MISS:       8337 MSHR_MERGE:       3025
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 76.22 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11054923 HIT:    9629986 MISS:    1424937 MSHR_MERGE:     359885
cpu0->cpu0_L1D LOAD         ACCESS:    9022826 HIT:    8158596 MISS:     864230 MSHR_MERGE:     202421
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1675589 HIT:    1452101 MISS:     223488 MSHR_MERGE:     157093
cpu0->cpu0_L1D TRANSLATION  ACCESS:     356508 HIT:      19289 MISS:     337219 MSHR_MERGE:        371
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 64.13 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4761044 HIT:    4759326 MISS:       1718 MSHR_MERGE:       1032
cpu0->cpu0_ITLB LOAD         ACCESS:    4761044 HIT:    4759326 MISS:       1718 MSHR_MERGE:       1032
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 118.3 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10642679 HIT:    9962968 MISS:     679711 MSHR_MERGE:     113382
cpu0->cpu0_DTLB LOAD         ACCESS:   10642679 HIT:    9962968 MISS:     679711 MSHR_MERGE:     113382
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 47.88 cycles
cpu0->LLC TOTAL        ACCESS:     753538 HIT:     242599 MISS:     510939 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     440710 HIT:     121053 MISS:     319657 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      23366 HIT:        167 MISS:      23199 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      35096 HIT:      34974 MISS:        122 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     254366 HIT:      86405 MISS:     167961 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.46 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12971
  ROW_BUFFER_MISS:     497846
  AVG DBUS CONGESTED CYCLE: 7.511
Channel 0 WQ ROW_BUFFER_HIT:       8140
  ROW_BUFFER_MISS:      25223
  FULL:          0
Channel 0 REFRESHES ISSUED:      10311

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       292736        76407        39099        51515
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          933         6490         8481        26131
  STLB miss resolved @ L2C                0         2590        33252        20489        71491
  STLB miss resolved @ LLC                0         1985        16031        24273        76877
  STLB miss resolved @ MEM                0         1054        10974        53706       149000

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                401           36          377           11          226
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            0            2            1           73
  STLB miss resolved @ L2C                5            2            2            0           24
  STLB miss resolved @ LLC                4            1            3            6           17
  STLB miss resolved @ MEM               33            2           14           18          482
[2025-09-16 21:16:47] END   suite=cs trace=classification_phase4_core0 (rc=0)
