# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 800 3.2e-05 1024 90 480 546816 54.1373 26.8989 340.768 837.827 1259.83 1259.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1900 0.000256 512 300 560 71936 2.22208 1.72237 22.2529 90.7418 117.041 117.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 0.000512 512 220 330 33024 1.1575 0.831104 6.15798 26.2931 34.5418 34.6357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 810 0.001024 4096 210 2560 14016 2.72182 128.556 105.104 236.429 236.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1720 0.001024 512 240 200 18048 0.366272 1.67757 13.1998 15.2864 15.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1930 0.000128 1024 80 750 153344 6.8471 104.904 209.586 321.401 321.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 0.000128 1024 160 630 126976 13.137 6.82896 95.4967 208.954 324.576 324.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1340 0.001024 512 130 140 18176 0.36352 1.19194 20.2756 21.8756 21.9331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 3.2e-05 1024 430 440 434176 74.0831 26.8206 248.716 835.042 1184.88 1185.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 0.000128 2048 110 6740 150784 14.4345 1773.94 421.551 2209.97 2210.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 800 3.2e-05 1024 90 480 546048 54.3069 26.9578 385.467 838.205 1305.13 1305.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1900 0.000256 512 300 560 72288 2.23712 1.73043 26.0221 90.8633 120.952 121.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 0.000512 512 220 330 32832 1.15507 0.831488 7.00534 26.2865 35.3754 35.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 810 0.001024 4096 210 2560 13968 2.71731 150.298 104.62 257.678 257.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1720 0.001024 512 240 200 18072 0.364896 1.90307 13.2301 15.5406 15.5979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1930 0.000128 1024 80 750 153360 6.85398 120.359 209.801 337.075 337.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 0.000128 1024 160 630 126720 13.1944 6.84442 108.72 208.968 337.88 338.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1340 0.001024 512 130 140 18216 0.362496 1.36563 20.114 21.8857 21.9423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 3.2e-05 1024 430 440 433152 74.2429 27.0242 282.889 835.096 1219.47 1219.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 0.000128 2048 110 6740 150768 14.3916 2159.2 419.4 2593.04 2593.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 800 3.2e-05 1024 90 480 547840 53.9987 26.9395 402.92 838.503 1322.56 1322.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1900 0.000256 512 300 560 72000 2.21856 1.72102 27.0677 90.6883 121.793 121.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 0.000512 512 220 330 32640 1.15194 0.827392 7.28016 26.1796 35.5345 35.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 810 0.001024 4096 210 2560 14000 2.71162 156.824 104.823 264.402 264.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1720 0.001024 512 240 200 18000 0.362144 1.99686 13.189 15.5905 15.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1930 0.000128 1024 80 750 153280 6.84979 125.528 209.675 342.112 342.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 0.000128 1024 160 630 126720 13.2499 6.8447 113.882 209.816 343.949 344.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1340 0.001024 512 130 140 18160 0.364032 1.4089 21.2685 23.0822 23.1385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 3.2e-05 1024 430 440 435200 74.3582 26.9231 296.448 838.447 1236.39 1236.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 0.000128 2048 110 6740 150800 14.3874 2247.49 419.403 2681.33 2681.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 800 3.2e-05 1024 90 480 546816 53.918 26.8834 376.7 837.187 1294.9 1295.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1900 0.000256 512 300 560 72192 2.22525 1.73123 25.2454 90.8644 120.167 120.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 0.000512 512 220 330 32640 1.15014 0.828064 6.83501 26.2401 35.1519 35.2457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 810 0.001024 4096 210 2560 13920 2.71155 145.77 104.487 253.01 253.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1720 0.001024 512 240 200 18048 0.368352 1.87194 13.2303 15.5114 15.5676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1930 0.000128 1024 80 750 153312 6.85078 117.186 209.761 333.857 333.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 0.000128 1024 160 630 125952 13.1618 6.82029 105.474 208.483 334.095 334.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1340 0.001024 512 130 140 18144 0.362304 1.31494 21.1698 22.8905 22.9458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 3.2e-05 1024 430 440 430080 74.1163 26.7237 273.92 833.044 1208.01 1208.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 0.000128 2048 110 6740 150720 14.3709 2100.62 419.281 2534.32 2534.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 800 3.2e-05 1024 90 480 547200 54.1663 26.9637 380.984 837.811 1300.12 1300.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1900 0.000256 512 300 560 72000 2.2441 1.73206 25.5542 90.8663 120.495 120.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 0.000512 512 220 330 32800 1.15469 0.82784 6.95421 26.254 35.292 35.3833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 810 0.001024 4096 210 2560 14000 2.72384 147.773 104.95 255.49 255.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1720 0.001024 512 240 200 18000 0.366112 1.87856 13.2071 15.4939 15.5486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1930 0.000128 1024 80 750 153300 6.85274 118.337 209.769 335.021 335.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 0.000128 1024 160 630 126400 13.2229 6.85341 107.37 208.599 336.204 336.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1340 0.001024 512 130 140 18200 0.365984 1.35158 21.1423 22.9025 22.9581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 3.2e-05 1024 430 440 435200 73.6029 26.8114 280.448 833.479 1214.56 1214.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 0.000128 2048 110 6740 150700 14.4118 2113.4 419.336 2547.19 2547.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 800 3.2e-05 1024 90 480 544768 54.2258 26.9087 390.444 837.322 1309.1 1309.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1900 0.000256 512 300 560 72128 2.22947 1.73027 26.5165 90.7574 121.334 121.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 0.000512 512 220 330 32256 1.15046 0.819456 7.07702 26.0761 35.2236 35.3158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 810 0.001024 4096 210 2560 13888 2.71158 150.735 104.419 257.91 257.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1720 0.001024 512 240 200 18032 0.364448 1.96275 13.2364 15.6055 15.6635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1930 0.000128 1024 80 750 153216 6.85504 121.735 209.681 338.335 338.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 0.000128 1024 160 630 127232 13.1738 6.83622 111.228 209.563 340.958 341.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1340 0.001024 512 130 140 18144 0.362848 1.39664 21.1693 22.9731 23.0291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 3.2e-05 1024 430 440 437248 73.7423 26.8943 289.729 837.862 1228.45 1228.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 0.000128 2048 110 6740 150752 14.3807 2169.4 419.462 2603.29 2603.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 800 3.2e-05 1024 90 480 545280 54.0394 26.8841 391.728 835.239 1308.08 1308.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1900 0.000256 512 300 560 72000 2.23386 1.72787 26.5184 90.4252 121 121.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 0.000512 512 220 330 32640 1.1624 0.82944 7.12589 26.3194 35.5334 35.6252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 810 0.001024 4096 210 2560 13920 2.7105 151.466 104.627 258.846 258.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1720 0.001024 512 240 200 18000 0.362496 1.97222 13.217 15.5925 15.6465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1930 0.000128 1024 80 750 153240 6.84851 121.838 209.826 338.575 338.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 0.000128 1024 160 630 126720 13.1928 6.84237 110.773 209.059 340.021 340.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1340 0.001024 512 130 140 18120 0.36272 1.40858 21.1076 22.9227 22.9765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 3.2e-05 1024 430 440 430080 74.6453 26.8598 285.801 835.225 1222.75 1222.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 0.000128 2048 110 6740 150720 14.3995 2181.6 419.539 2615.58 2615.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 800 3.2e-05 1024 90 480 544768 54.0138 26.8476 379.083 835.845 1295.99 1296.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1900 0.000256 512 300 560 71680 2.23312 1.72557 25.5676 90.695 120.321 120.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 0.000512 512 220 330 32768 1.15997 0.83296 6.96691 26.3422 35.3996 35.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 810 0.001024 4096 210 2560 13952 2.71936 146.992 104.833 254.587 254.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1720 0.001024 512 240 200 17920 0.362496 1.90134 13.1638 15.4707 15.5279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1930 0.000128 1024 80 750 153216 6.85357 118.057 209.672 334.645 334.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 910 0.000128 1024 160 630 126976 13.1628 6.83149 107.501 209.22 336.869 337.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1340 0.001024 512 130 140 18048 0.362784 1.35782 20.1198 21.8845 21.9402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 3.2e-05 1024 430 440 434176 74.0183 26.8226 278.994 835.832 1215.88 1216.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 0.000128 2048 110 6740 150656 14.3936 2107.15 419.19 2540.78 2540.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 800 3.2e-05 1024 90 480 540672 54.0728 26.7492 378.807 833.12 1292.95 1293.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1900 0.000256 512 300 560 71424 2.22349 1.72195 25.6705 91.2056 120.925 121.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 0.000512 512 220 330 32256 1.1512 0.82064 6.90368 26.0402 35.014 35.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 810 0.001024 4096 210 2560 13824 2.7095 147.778 104.478 255.009 255.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1720 0.001024 512 240 200 17856 0.362368 1.91078 13.1651 15.4826 15.5382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1930 0.000128 1024 80 750 153216 6.85261 118.887 209.744 335.547 335.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 0.000128 1024 160 630 122880 13.1671 6.79731 104.944 206.539 331.607 331.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1340 0.001024 512 130 140 18048 0.362496 1.36861 20.9779 22.7512 22.8117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 3.2e-05 1024 430 440 417792 74.7896 26.4356 270.788 824.866 1197.1 1197.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 0.000128 2048 110 6740 150528 14.3833 2141.15 418.982 2574.56 2574.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 800 3.2e-05 1024 90 480 544000 53.8764 26.8381 407.311 833.562 1321.79 1321.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1900 0.000256 512 300 560 71200 2.23738 1.72614 27.6944 90.0393 121.796 121.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 0.000512 512 220 330 32000 1.15536 0.821248 7.33485 26.0487 35.4595 35.5505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 810 0.001024 4096 210 2560 13800 2.71011 158.085 104.405 265.246 265.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1720 0.001024 512 240 200 17800 0.362496 2.04208 13.1341 15.5809 15.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1930 0.000128 1024 80 750 153200 6.85213 127.177 209.754 343.843 343.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 0.000128 1024 160 630 124800 13.0803 6.81136 113.571 206.567 340.182 340.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1340 0.001024 512 130 140 18000 0.360448 1.45469 20.813 22.6682 22.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 3.2e-05 1024 430 440 422400 74.1141 26.4957 292.418 824.975 1218.22 1218.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 0.000128 2048 110 6740 150600 14.4337 2302.07 419.248 2735.8 2735.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 800 3.2e-05 1024 90 480 540672 54.3932 26.8452 475.371 835.446 1392.25 1392.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1900 0.000256 512 300 560 71680 2.23126 1.73088 32.6496 91.4774 128.192 128.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 0.000512 512 220 330 31744 1.14227 0.808928 8.69606 25.7242 36.4691 36.5612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 810 0.001024 4096 210 2560 13824 2.7177 184.832 104.768 292.365 292.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1720 0.001024 512 240 200 17664 0.360448 2.38995 13.0708 15.8636 15.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1930 0.000128 1024 80 750 153088 6.8527 148.923 209.532 365.374 365.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 0.000128 1024 160 630 126976 13.1714 6.83014 135.746 209.238 365.143 365.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1340 0.001024 512 130 140 17920 0.36224 1.71082 21.0166 23.1327 23.1891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 3.2e-05 1024 430 440 425984 75.2275 26.8331 345.897 835.421 1283.6 1283.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 0.000128 2048 110 6740 150528 14.3964 2649.5 418.898 3082.84 3082.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 800 3.2e-05 1024 90 480 547840 54.3057 26.8983 641.67 837.842 1560.92 1561.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1900 0.000256 512 300 570 72192 2.22794 1.70998 22.3176 92.1422 118.498 118.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1130 0.000512 512 220 330 32896 1.15101 0.83328 6.29766 26.2597 34.6434 34.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 810 0.001024 4096 210 2565 14048 2.72342 129.748 104.802 237.318 237.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1720 0.001024 512 240 195 18144 0.36592 3.00038 13.2216 16.6293 16.6807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1930 0.000128 1024 80 750 153376 6.84816 102.437 209.587 318.918 318.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 910 0.000128 1024 160 630 128512 13.1279 6.82944 114.323 209.598 344.039 344.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1340 0.001024 512 130 150 18176 0.368512 2.31834 22.2516 24.9817 25.0386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1160 3.2e-05 1024 430 450 432128 75.2676 26.9966 481.86 837.756 1422.11 1422.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 0.000128 2048 110 6735 150848 14.3932 1836.99 419.264 2270.69 2270.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 800 3.2e-05 1024 90 480 547840 54.4257 26.9553 670.921 837.785 1590.28 1590.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1900 0.000256 512 300 570 72160 2.23846 1.70931 22.6153 91.4131 118.079 118.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1130 0.000512 512 220 330 32800 1.15578 0.827616 6.35382 26.2437 34.6816 34.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 810 0.001024 4096 210 2565 14040 2.72166 130.678 104.811 238.256 238.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1720 0.001024 512 240 195 18120 0.363488 1.61587 13.216 15.2393 15.2966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1930 0.000128 1024 80 750 153360 6.85312 104.13 209.576 320.604 320.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 910 0.000128 1024 160 630 128640 13.1816 6.84045 108.25 209.614 338.04 338.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1340 0.001024 512 130 150 18160 0.36448 2.39104 21.9461 24.7452 24.8029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1160 3.2e-05 1024 430 450 430080 75.6244 26.9429 510.164 837.769 1450.72 1450.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 0.000128 2048 110 6735 150840 14.4761 1857.7 419.091 2291.31 2291.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 800 3.2e-05 1024 90 480 546816 54.106 26.9108 331.333 836.422 1248.97 1249.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1900 0.000256 512 300 570 72000 2.22816 1.72646 22.467 90.745 117.268 117.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 0.000512 512 220 330 33024 1.15414 0.831392 6.11693 26.321 34.5261 34.6152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 810 0.001024 4096 210 2565 14016 2.7177 129.38 104.718 236.863 236.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1720 0.001024 512 240 195 18096 0.364544 1.61094 13.2003 15.2172 15.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1930 0.000128 1024 80 750 153360 6.8655 103.133 209.586 319.646 319.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 0.000128 1024 160 630 128256 13.1276 6.83891 95.1492 209.277 324.549 324.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1340 0.001024 512 130 150 18144 0.363872 1.22973 20.326 21.9606 22.0182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1160 3.2e-05 1024 430 450 430080 75.2805 26.9001 429.033 836.413 1367.85 1368.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 0.000128 2048 110 6735 150816 14.4118 1844.51 419.048 2278.01 2278.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 800 3.2e-05 1024 90 480 546560 54.2338 26.9358 343.106 837.312 1261.78 1261.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1900 0.000256 512 300 570 71904 2.2345 1.72989 23.0924 91.9173 119.072 119.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 0.000512 512 220 330 32928 1.16336 0.835424 6.24803 26.3456 34.6895 34.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 810 0.001024 4096 210 2565 14000 2.7176 132.927 104.763 240.451 240.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1720 0.001024 512 240 195 18088 0.364928 1.65683 13.2118 15.2749 15.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1930 0.000128 1024 80 750 153328 6.8528 105.705 209.728 322.351 322.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 0.000128 1024 160 630 128128 13.176 7.52701 97.2435 209.459 327.564 327.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1340 0.001024 512 130 150 18144 0.362496 1.27747 20.2935 21.9771 22.0341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 3.2e-05 1024 430 450 430080 75.1897 26.923 255.869 837.133 1195.34 1195.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 0.000128 2048 110 6735 150808 14.3759 1889.41 419.394 2323.23 2323.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 800 3.2e-05 1024 90 480 546816 54.0837 26.8972 351.422 837.807 1270.41 1270.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1900 0.000256 512 300 570 71936 2.22413 1.72838 23.551 90.8814 118.489 118.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 0.000512 512 220 330 32768 1.15578 0.83152 6.41526 26.2954 34.802 34.8978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 810 0.001024 4096 210 2565 14016 2.72058 132.661 104.802 240.228 240.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1720 0.001024 512 240 195 18112 0.366208 1.70803 13.22 15.339 15.3955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1930 0.000128 1024 80 750 153344 6.85981 107.384 209.582 323.886 323.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 0.000128 1024 160 630 128000 13.0846 6.83152 99.4998 208.951 328.525 328.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1340 0.001024 512 130 150 18112 0.362752 1.3169 21.2938 23.0189 23.0769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 3.2e-05 1024 430 450 430080 74.6868 26.8308 261.736 835.023 1198.5 1198.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 0.000128 2048 110 6735 150784 14.4045 1829.35 418.994 2262.79 2262.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 800 3.2e-05 1024 90 480 546048 54.302 26.9605 393.964 837.62 1313.04 1313.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1900 0.000256 512 300 570 72000 2.24202 1.72842 27.2982 90.7041 122.073 122.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 0.000512 512 220 330 32832 1.1575 0.831552 7.29581 26.2702 35.658 35.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 810 0.001024 4096 210 2565 13968 2.71005 153.715 104.609 261.076 261.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1720 0.001024 512 240 195 18072 0.36256 1.91488 13.1994 15.5183 15.5725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1930 0.000128 1024 80 750 153360 6.85056 122.837 209.656 339.402 339.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 0.000128 1024 160 630 127872 13.104 6.84515 112.74 208.825 341.673 341.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1340 0.001024 512 130 150 18072 0.362656 1.4791 20.0806 21.9643 22.0202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 3.2e-05 1024 430 450 428544 74.9578 26.8729 293.782 834.992 1230.82 1230.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 0.000128 2048 110 6735 150768 14.463 2191.29 419.042 2624.84 2624.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 800 3.2e-05 1024 90 480 547840 54.0014 26.9326 385.731 837.638 1304.49 1304.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1900 0.000256 512 300 570 71680 2.2185 1.72304 26.5063 90.8112 121.361 121.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 0.000512 512 220 330 32640 1.15373 0.825696 7.07728 26.1565 35.3136 35.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 810 0.001024 4096 210 2565 14000 2.72176 150.346 104.777 257.888 257.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1720 0.001024 512 240 195 18080 0.362496 1.88685 13.2096 15.5012 15.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1930 0.000128 1024 80 750 153280 6.84685 119.857 209.472 336.236 336.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 0.000128 1024 160 630 128000 13.1667 6.83978 110.423 209.611 340.191 340.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1340 0.001024 512 130 150 18080 0.361504 1.45994 20.1459 22.0083 22.0671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 3.2e-05 1024 430 450 430080 75.0583 26.9245 287.709 837.607 1227.51 1227.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 0.000128 2048 110 6735 150800 14.3995 2141.29 418.983 2574.71 2574.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 800 3.2e-05 1024 90 480 546816 53.8103 26.8769 412.536 837.282 1330.7 1330.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1900 0.000256 512 300 570 71808 2.22992 1.73008 28.4206 91.6023 124.081 124.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 0.000512 512 220 330 32640 1.14986 0.829728 7.55837 26.2412 35.8808 35.9752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 810 0.001024 4096 210 2565 13920 2.71174 158.777 104.557 266.09 266.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1720 0.001024 512 240 195 18048 0.36336 1.98861 13.2076 15.6032 15.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1930 0.000128 1024 80 750 153312 6.98182 127.844 209.787 344.678 344.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 0.000128 1024 160 630 127488 13.0244 6.82592 117.174 208.503 345.689 345.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1340 0.001024 512 130 150 18048 0.362176 1.54611 19.9399 21.889 21.9497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 3.2e-05 1024 430 450 423936 75.0056 26.7307 303.077 833.139 1238.17 1238.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 0.000128 2048 110 6735 150720 14.4103 2278.94 419.31 2712.71 2712.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 800 3.2e-05 1024 90 480 547200 54.1005 26.9751 408.667 837.137 1327.08 1327.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1900 0.000256 512 300 570 72000 2.24323 1.73581 28.282 90.5447 122.903 122.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 0.000512 512 220 330 32800 1.15933 0.831488 7.60554 26.2325 35.9275 36.0186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 810 0.001024 4096 210 2565 13900 2.70928 157.011 104.392 264.156 264.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1720 0.001024 512 240 195 18000 0.362496 1.98042 13.1665 15.5514 15.6086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1930 0.000128 1024 80 750 153300 6.92906 126.744 209.616 343.352 343.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 0.000128 1024 160 630 126400 13.2091 6.85165 115.056 208.436 343.71 343.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1340 0.001024 512 130 150 18100 0.362496 1.53862 19.9662 21.9103 21.9687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 3.2e-05 1024 430 450 422400 75.5813 26.8181 299.385 832.837 1234.83 1235.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 0.000128 2048 110 6735 150700 14.4172 2249.24 418.949 2682.65 2682.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 800 3.2e-05 1024 90 480 544768 54.1992 26.911 409.693 836.342 1327.34 1327.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1900 0.000256 512 300 570 71680 2.23117 1.72851 28.3501 90.5083 122.917 123.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 0.000512 512 220 330 32256 1.1503 0.821248 7.52851 26.0474 35.6463 35.7396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 810 0.001024 4096 210 2565 13888 2.71341 158.592 104.374 265.722 265.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1720 0.001024 512 240 195 18032 0.362912 1.99622 13.1923 15.5958 15.6517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1930 0.000128 1024 80 750 153216 6.85405 127.38 209.432 343.727 343.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 910 0.000128 1024 160 630 127232 13.1732 6.83818 116.769 209.313 346.253 346.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1340 0.001024 512 130 150 18032 0.359296 1.54054 19.9974 21.9408 21.9904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 3.2e-05 1024 430 450 430080 74.9906 27.0295 307.527 836.318 1246.08 1246.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 0.000128 2048 110 6735 150752 14.3979 2276.47 418.951 2709.86 2709.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 800 3.2e-05 1024 90 480 545280 53.9707 26.88 401.771 835.269 1318.08 1318.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1900 0.000256 512 300 570 71520 2.23504 1.72442 27.7687 90.2409 122.068 122.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 0.000512 512 220 330 32640 1.15981 0.833536 7.42787 26.3211 35.8395 35.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 810 0.001024 4096 210 2565 13920 2.71565 156.492 104.69 263.94 263.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1720 0.001024 512 240 195 18000 0.363936 1.96797 13.1952 15.5682 15.6242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1930 0.000128 1024 80 750 153240 6.94106 125.029 209.73 341.761 341.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 0.000128 1024 160 630 126720 13.1785 6.84394 113.874 209.061 343.112 343.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1340 0.001024 512 130 150 18000 0.36112 1.54691 19.9211 21.8722 21.9297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 3.2e-05 1024 430 450 422400 75.992 26.8696 296.36 835.249 1234.69 1234.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 0.000128 2048 110 6735 150720 14.4583 2235.43 419.448 2669.38 2669.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 800 3.2e-05 1024 90 480 544768 53.9273 26.8431 384.564 835.352 1300.88 1301.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1900 0.000256 512 300 570 71680 2.2304 1.72346 26.6402 90.3271 121.018 121.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 0.000512 512 220 330 32768 1.15888 0.831904 7.20557 26.3292 35.6252 35.7151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 810 0.001024 4096 210 2565 13952 2.72125 149.922 104.819 257.505 257.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1720 0.001024 512 240 195 18048 0.364864 1.87965 13.2232 15.5078 15.5673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1930 0.000128 1024 80 750 153216 6.84854 119.699 209.536 336.144 336.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 0.000128 1024 160 630 126976 13.153 6.83626 109.427 209.075 338.648 338.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1340 0.001024 512 130 150 18048 0.362496 1.45328 21.0808 22.9385 22.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 3.2e-05 1024 430 450 425984 75.2566 26.8188 286.125 835.278 1223.69 1223.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 0.000128 2048 110 6735 150656 14.4029 2138.93 418.896 2572.27 2572.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 800 3.2e-05 1024 90 480 540672 54.0572 26.7484 448.468 832.631 1362.1 1362.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1900 0.000256 512 300 570 71424 2.22778 1.72419 31.3259 89.9706 125.353 125.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 0.000512 512 220 330 32256 1.14842 0.82032 8.3351 26.0236 36.4233 36.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 810 0.001024 4096 210 2565 13824 2.70976 173.859 104.475 281.09 281.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1720 0.001024 512 240 195 17856 0.362464 2.1975 13.1318 15.7343 15.7902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1930 0.000128 1024 80 750 153216 6.85363 140.655 209.621 357.192 357.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 0.000128 1024 160 630 125952 12.9295 6.80195 127.599 206.414 353.9 354.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1340 0.001024 512 130 150 17856 0.359744 1.70787 18.6573 20.7647 20.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 3.2e-05 1024 430 450 417792 74.7529 26.4369 328.811 824.38 1254.59 1254.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 0.000128 2048 110 6735 150528 14.3759 2497.03 418.724 2930.17 2930.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 800 3.2e-05 1024 90 480 544000 53.8483 26.814 451.781 833.549 1366.18 1366.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1900 0.000256 512 300 570 71200 2.23741 1.72646 31.4351 90.0392 125.539 125.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 0.000512 512 220 330 32000 1.15302 0.819168 8.36333 26.0517 36.4864 36.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 810 0.001024 4096 210 2565 13800 2.7119 175.549 104.461 282.768 282.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1720 0.001024 512 240 195 17800 0.360448 2.26509 13.1093 15.7761 15.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1930 0.000128 1024 80 750 153200 6.85658 140.98 209.753 357.654 357.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 0.000128 1024 160 630 124800 13.0776 6.81984 126.514 206.565 353.14 353.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1340 0.001024 512 130 150 18000 0.36144 1.7665 20.8774 23.047 23.1049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 3.2e-05 1024 430 450 409600 76.1195 26.5574 323.128 824.955 1250.98 1251.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 0.000128 2048 110 6735 150600 14.4238 2529.63 419.211 2963.31 2963.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 800 3.2e-05 1024 90 480 540672 54.3772 26.8368 409.264 835.147 1325.82 1325.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1900 0.000256 512 300 570 71680 2.23424 1.72618 28.6576 90.4039 123.118 123.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 0.000512 512 220 330 31744 1.14554 0.807552 7.61494 25.7147 35.3839 35.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 810 0.001024 4096 210 2565 13824 2.72179 159.644 104.779 267.188 267.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1720 0.001024 512 240 195 17920 0.364128 2.0448 13.214 15.665 15.7225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1930 0.000128 1024 80 750 153088 6.85075 128.112 209.449 344.471 344.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 0.000128 1024 160 630 126976 13.1758 6.83181 117.134 209.164 346.465 346.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1340 0.001024 512 130 150 17920 0.364032 1.61792 21.076 23.1002 23.1554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 3.2e-05 1024 430 450 425984 75.219 26.8514 305.552 835.123 1242.96 1243.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 0.000128 2048 110 6735 150528 14.4953 2282.01 418.73 2715.28 2715.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 800 3.2e-05 1024 90 480 546816 54.3372 26.8943 624.563 837.897 1543.89 1544.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1900 0.000256 512 300 560 72192 2.23155 1.70883 20.7802 91.6061 116.427 116.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1130 0.000512 512 220 340 32512 1.15693 0.829728 6.07747 26.2659 34.4331 34.5271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 810 0.001024 4096 210 2560 14048 2.71974 121.785 104.761 229.31 229.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1720 0.001024 512 240 200 18112 0.366752 2.92576 13.2272 16.562 16.6175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1930 0.000128 1024 80 760 153344 6.85888 98.1793 209.626 314.706 314.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 910 0.000128 1024 160 640 126976 13.2226 6.83776 108.36 209.63 338.211 338.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1340 0.001024 512 130 140 18240 0.36432 2.03776 20.9113 23.3567 23.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1160 3.2e-05 1024 430 440 434176 74.7426 26.88 466.579 838.395 1406.83 1407.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 0.000128 2048 110 6740 150848 14.4154 1737.64 419.159 2171.26 2171.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 800 3.2e-05 1024 90 480 546560 54.4451 26.955 678.744 837.775 1598.12 1598.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1900 0.000256 512 300 560 72160 2.2408 1.70998 23.5663 91.2983 118.914 119.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 0.000512 512 220 340 32480 1.15549 0.826528 6.54454 26.2404 34.8667 34.9556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 810 0.001024 4096 210 2560 14040 2.71958 137.357 104.745 244.865 244.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1720 0.001024 512 240 200 18080 0.3664 1.75376 13.2035 15.3669 15.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1930 0.000128 1024 80 760 153320 6.87267 111.175 209.567 327.659 327.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 0.000128 1024 160 640 126720 13.2675 6.84365 100.868 209.607 330.741 330.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1340 0.001024 512 130 140 18240 0.364128 2.37027 21.3044 24.0817 24.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1160 3.2e-05 1024 430 440 435200 74.6236 26.9435 451.244 837.814 1390.85 1391.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 0.000128 2048 110 6740 150840 14.4117 1955.7 419.094 2389.25 2389.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 800 3.2e-05 1024 90 480 545280 54.2248 26.9045 327.598 836.428 1245.34 1245.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1900 0.000256 512 300 560 72000 2.22918 1.7264 21.8666 90.8653 116.789 116.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 0.000512 512 220 340 32640 1.16109 0.830848 6.14032 26.3123 34.5432 34.6357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 810 0.001024 4096 210 2560 14016 2.71565 127.328 104.661 234.749 234.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1720 0.001024 512 240 200 18096 0.3648 1.63018 13.22 15.2572 15.3149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1930 0.000128 1024 80 760 153312 6.85446 102.984 209.579 319.477 319.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 0.000128 1024 160 640 126720 13.2374 7.01213 93.673 209.28 323.357 323.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1340 0.001024 512 130 140 18240 0.364544 1.16493 21.3193 22.8905 22.9484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 3.2e-05 1024 430 440 433152 74.5007 26.8888 245.081 836.407 1183.1 1183.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 0.000128 2048 110 6740 150816 14.421 1820.6 419.535 2254.6 2254.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 800 3.2e-05 1024 90 480 546560 54.186 26.9343 337.384 837.283 1255.98 1256.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1900 0.000256 512 300 560 71904 2.23834 1.73261 22.5044 90.8035 117.379 117.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 0.000512 512 220 340 32480 1.16317 0.83376 6.3049 26.3516 34.7565 34.8467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 810 0.001024 4096 210 2560 14000 2.71424 129.534 104.714 237.008 237.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1720 0.001024 512 240 200 18088 0.36448 1.68803 13.2381 15.333 15.3874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1930 0.000128 1024 80 760 153328 6.85859 105.164 209.803 321.887 321.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 0.000128 1024 160 640 126336 13.2847 6.84454 95.6961 209.488 325.466 325.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1340 0.001024 512 130 140 18200 0.364544 1.19894 21.2211 22.8277 22.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 3.2e-05 1024 430 440 433664 74.5213 26.9237 250.317 837.208 1189.19 1189.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 0.000128 2048 110 6740 150808 14.3941 1841.99 419.457 2275.88 2275.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 800 3.2e-05 1024 90 480 546816 54.0336 26.8984 341.206 837.815 1260.15 1260.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1900 0.000256 512 300 560 71936 2.22397 1.72141 22.3741 91.8551 118.271 118.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 0.000512 512 220 340 32512 1.15738 0.830304 6.38259 26.2908 34.7639 34.8582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 810 0.001024 4096 210 2560 14016 2.71738 128.131 104.742 235.633 235.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1720 0.001024 512 240 200 18048 0.364544 1.69779 13.2033 15.3076 15.3642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1930 0.000128 1024 80 760 153280 6.85552 105.402 209.548 321.867 321.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 0.000128 1024 160 640 125952 13.214 6.82816 96.2192 208.954 325.38 325.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1340 0.001024 512 130 140 18176 0.362496 1.21446 21.199 22.8193 22.8766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 3.2e-05 1024 430 440 430080 74.6521 26.8206 249.464 835.049 1186.2 1186.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 0.000128 2048 110 6740 150784 14.3941 1761.13 419.01 2194.59 2194.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 800 3.2e-05 1024 90 480 546048 54.2646 26.9626 416.01 837.484 1334.92 1335.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1900 0.000256 512 300 560 72000 2.24202 1.73219 28.2243 91.6488 123.951 124.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 0.000512 512 220 340 32544 1.16016 0.830656 7.86582 26.2617 36.2161 36.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 810 0.001024 4096 210 2560 13968 2.71222 160.614 104.532 267.902 267.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1720 0.001024 512 240 200 18072 0.362848 2.05642 13.2242 15.6872 15.7451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1930 0.000128 1024 80 760 153288 6.84954 130.731 209.568 347.211 347.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 0.000128 1024 160 640 125568 13.2829 6.84749 118.14 208.789 347.216 347.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1340 0.001024 512 130 140 18216 0.361248 1.48992 19.966 21.8591 21.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 3.2e-05 1024 430 440 428544 74.9342 26.8715 304.746 834.358 1241.13 1241.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 0.000128 2048 110 6740 150768 14.4549 2293.92 419.459 2727.88 2727.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 800 3.2e-05 1024 90 480 543744 54.0596 26.855 289.421 835.189 1205.72 1205.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1900 0.000256 512 300 560 71424 2.23098 1.72851 19.7534 90.2657 114.077 114.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 0.000512 512 220 340 32256 1.15514 0.825344 5.58451 26.1385 33.8026 33.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 810 0.001024 4096 210 2560 13824 2.7095 110.742 104.233 217.728 217.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1720 0.001024 512 240 200 18000 0.364128 1.48688 13.2314 15.1241 15.1806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1930 0.000128 1024 80 760 153216 6.85344 91.3486 209.754 308.017 308.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 0.000128 1024 160 640 124416 13.1792 7.39123 81.9765 207.522 310.222 310.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1340 0.001024 512 130 140 18144 0.3624 1.03424 19.8639 21.3052 21.3615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 3.2e-05 1024 430 440 423936 74.4021 26.5866 210.979 829.181 1141.36 1141.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 0.000128 2048 110 6740 150624 14.3805 1594.85 419.15 2028.43 2028.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 800 3.2e-05 1024 90 480 545280 54.2206 26.9353 397.473 838.678 1317.5 1317.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1900 0.000256 512 300 560 71680 2.22182 1.72381 26.9404 91.5832 122.57 122.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 0.000512 512 220 340 32320 1.15536 0.827008 7.49258 26.1813 35.7527 35.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 810 0.001024 4096 210 2560 14000 2.71235 154.488 104.838 262.079 262.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1720 0.001024 512 240 200 18000 0.363648 2.01117 13.1878 15.6067 15.6667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1930 0.000128 1024 80 760 153280 6.8585 125.218 209.758 341.896 341.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 0.000128 1024 160 640 126720 13.2434 6.84442 114.099 209.843 344.183 344.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1340 0.001024 512 130 140 18160 0.363296 1.41926 21.1109 22.9361 22.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 3.2e-05 1024 430 440 435200 74.2735 26.9189 297.416 838.538 1237.36 1237.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 0.000128 2048 110 6740 150800 14.3963 2218.53 419.454 2652.43 2652.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 800 3.2e-05 1024 90 480 542720 54.4351 26.9049 278.461 837.74 1197.74 1197.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1900 0.000256 512 300 560 71040 2.21981 1.71782 18.97 90.3067 113.313 113.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 0.000512 512 220 340 32000 1.15053 0.817312 5.29587 25.9923 33.3528 33.4452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 810 0.001024 4096 210 2560 13920 2.72179 108.308 104.729 215.802 215.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1720 0.001024 512 240 200 17920 0.36288 1.42746 13.1768 15.0112 15.0675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1930 0.000128 1024 80 760 153120 6.8808 88.0997 209.418 304.46 304.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 0.000128 1024 160 640 122880 13.1638 6.8055 78.3266 206.356 304.805 304.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1340 0.001024 512 130 140 18080 0.363232 1.01645 19.7777 21.2017 21.2592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 3.2e-05 1024 430 440 430080 74.8727 26.8942 206.428 837.724 1146.14 1146.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 0.000128 2048 110 6740 150720 14.3933 1552.34 418.995 1985.78 1985.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 800 3.2e-05 1024 90 480 543744 54.2237 26.874 372.038 836.592 1289.93 1290.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1900 0.000256 512 300 560 71808 2.22902 1.73056 25.3593 90.8042 120.223 120.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 0.000512 512 220 340 32256 1.16122 0.82944 7.072 26.2251 35.3899 35.4856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 810 0.001024 4096 210 2560 13920 2.70797 144.814 104.415 251.981 252.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1720 0.001024 512 240 200 18048 0.365824 1.86899 13.2233 15.5003 15.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1930 0.000128 1024 80 760 153216 6.84883 117.813 209.541 334.268 334.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 0.000128 1024 160 640 125952 13.1562 6.84032 106.902 208.345 335.4 335.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1340 0.001024 512 130 140 18144 0.363808 1.34333 20.0839 21.8335 21.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 3.2e-05 1024 430 440 430080 74.0263 27.4698 275.714 832.463 1209.9 1210.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 0.000128 2048 110 6740 150720 14.4364 2091.35 419.082 2524.92 2524.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 800 3.2e-05 1024 90 480 540672 54.0627 26.7464 266.898 833.184 1181.09 1181.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1900 0.000256 512 300 560 71424 2.22294 1.72237 18.2572 90.0089 112.314 112.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 0.000512 512 220 340 31488 1.15955 0.820672 5.07891 26.0431 33.2013 33.2943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 810 0.001024 4096 210 2560 13824 2.7095 103.621 104.497 210.871 210.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1720 0.001024 512 240 200 17856 0.362336 1.35168 13.166 14.9216 14.9785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1930 0.000128 1024 80 760 153024 6.85043 84.2929 209.551 300.753 300.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 0.000128 1024 160 640 122880 13.1639 6.80093 74.9419 206.555 301.617 301.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1340 0.001024 512 130 140 18048 0.362688 0.974848 20.8443 22.2248 22.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 3.2e-05 1024 430 440 417792 74.7659 26.4366 192.629 824.924 1118.97 1119.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 0.000128 2048 110 6740 150528 14.385 1490.66 419.404 1924.5 1924.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 800 3.2e-05 1024 90 480 544000 54.4435 26.9701 390.163 837.714 1309.48 1309.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1900 0.000256 512 300 560 72000 2.24435 1.73043 26.5617 90.5815 121.214 121.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 0.000512 512 220 340 32400 1.16362 0.82912 7.41616 26.2478 35.7565 35.8479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 810 0.001024 4096 210 2560 14000 2.72179 151.595 104.942 259.301 259.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1720 0.001024 512 240 200 18000 0.362496 1.9744 13.1991 15.5774 15.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1930 0.000128 1024 80 760 153200 6.85517 122.968 209.669 339.552 339.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 0.000128 1024 160 640 124800 13.2968 6.8504 110.644 208.579 339.528 339.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1340 0.001024 512 130 140 18200 0.362656 1.39142 21.0358 22.835 22.8924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 3.2e-05 1024 430 440 428800 74.4862 26.8144 286.855 833.93 1222.3 1222.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 0.000128 2048 110 6740 150700 14.3905 2162.54 419.242 2596.22 2596.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 800 3.2e-05 1024 90 480 537600 54.579 26.8124 272.932 833.562 1188.08 1188.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1900 0.000256 512 300 560 71200 2.23414 1.72899 18.7892 88.9847 111.833 111.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 0.000512 512 220 340 32000 1.15453 0.821504 5.28867 26.0564 33.4161 33.5057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 810 0.001024 4096 210 2560 13800 2.7111 105.844 104.411 213.008 213.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1720 0.001024 512 240 200 17800 0.36224 1.42483 13.1318 14.9603 15.0156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1930 0.000128 1024 80 760 153000 6.8583 86.9908 209.534 303.443 303.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 0.000128 1024 160 640 121600 13.3093 6.8152 76.6519 206.566 303.497 303.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1340 0.001024 512 130 140 18000 0.36256 1.04038 20.816 22.2614 22.3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 3.2e-05 1024 430 440 422400 74.1258 26.4944 200.64 825.021 1126.49 1126.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 0.000128 2048 110 6740 150600 14.3991 1521.68 419.236 1955.36 1955.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 800 3.2e-05 1024 90 480 544768 54.2029 26.9086 499.863 837.212 1418.38 1418.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1900 0.000256 512 300 560 71680 2.2359 1.72851 33.9838 90.5582 128.606 128.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 0.000512 512 220 340 31808 1.15642 0.823488 9.41158 26.0741 37.5636 37.6584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 810 0.001024 4096 210 2560 13888 2.70848 192.439 104.403 299.592 299.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1720 0.001024 512 240 200 18032 0.36496 2.51901 13.2327 16.16 16.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1930 0.000128 1024 80 760 153216 6.84896 157.541 209.709 374.161 374.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 0.000128 1024 160 640 125440 13.3056 6.83766 142.025 209.543 371.866 371.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1340 0.001024 512 130 140 18144 0.363424 1.78995 21.0863 23.2821 23.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 3.2e-05 1024 430 440 430080 74.9814 26.8984 368.3 837.368 1307.76 1307.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 0.000128 2048 110 6740 150752 14.3946 2748.9 419.408 3182.74 3182.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 800 3.2e-05 1024 90 480 544768 54.1559 26.8836 326.386 836.669 1244.29 1244.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1900 0.000256 512 300 560 70784 2.21053 1.71213 22.2814 89.9971 116.302 116.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 0.000512 512 220 340 31360 1.16371 0.828 6.24189 26.1261 34.4606 34.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 810 0.001024 4096 210 2560 13664 2.69926 123.904 103.715 230.361 230.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1720 0.001024 512 240 200 17920 0.362496 1.66182 13.2217 15.2907 15.3457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1930 0.000128 1024 80 760 152992 6.85187 102.434 209.382 318.728 318.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 0.000128 1024 160 640 121856 13.3131 6.80957 90.44 207.108 317.83 317.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1340 0.001024 512 130 140 17920 0.359136 1.21571 20.8073 22.4235 22.4807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 3.2e-05 1024 430 440 415744 75.4018 26.722 232.978 827.045 1162.36 1162.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 0.000128 2048 110 6740 150528 14.3823 1798.29 419.027 2231.75 2231.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 800 3.2e-05 1024 90 480 541440 54.4528 26.8846 474.614 834.452 1390.6 1390.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1900 0.000256 512 300 560 71520 2.23504 1.72733 32.5535 91.259 127.875 127.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 0.000512 512 220 340 32160 1.16707 0.831488 9.05421 26.2954 37.4509 37.5433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 810 0.001024 4096 210 2560 13920 2.71229 185.165 104.533 292.453 292.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1720 0.001024 512 240 200 18000 0.364224 2.44886 13.2035 16.0584 16.1157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1930 0.000128 1024 80 760 153240 6.85261 150.431 209.572 366.916 366.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 0.000128 1024 160 640 124800 13.3377 6.90176 135.142 208.853 364.384 364.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1340 0.001024 512 130 140 18120 0.362496 1.72099 19.9364 22.0621 22.1184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 3.2e-05 1024 430 440 430080 74.6268 26.8657 352.113 834.439 1288.26 1288.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 0.000128 2048 110 6740 150720 14.3831 2637.53 418.989 3070.94 3071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 800 3.2e-05 1024 90 480 537600 54.856 26.8637 320.006 835.319 1237.25 1237.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1900 0.000256 512 300 560 71040 2.23578 1.72646 22.0102 90.3269 116.4 116.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 0.000512 512 220 340 31680 1.16019 0.820832 6.18208 26.0757 34.3412 34.4351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 810 0.001024 4096 210 2560 13680 2.7007 123.548 103.976 230.267 230.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1720 0.001024 512 240 200 17760 0.360544 1.64054 13.1338 15.1788 15.2359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1930 0.000128 1024 80 760 153120 6.85542 102.056 209.75 318.724 318.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 0.000128 1024 160 640 122880 13.1862 6.8137 90.8843 206.618 317.659 317.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1340 0.001024 512 130 140 18000 0.363232 1.16986 19.7906 21.3683 21.4282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 3.2e-05 1024 430 440 414720 75.2525 26.4745 230.765 825.077 1157.78 1157.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 0.000128 2048 110 6740 150480 14.4015 1782.81 419.024 2216.28 2216.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 800 3.2e-05 1024 90 480 544768 53.9301 26.843 462.032 835.18 1378.18 1378.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1900 0.000256 512 300 560 71680 2.22694 1.7271 31.6973 90.3298 126.084 126.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 0.000512 512 220 340 32256 1.16397 0.833472 8.90694 26.3229 37.3268 37.4174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 810 0.001024 4096 210 2560 13952 2.71565 180.542 104.747 288.048 288.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1720 0.001024 512 240 200 17920 0.360992 2.33267 13.1536 15.8892 15.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1930 0.000128 1024 80 760 153216 6.8569 145.717 209.558 362.195 362.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 910 0.000128 1024 160 640 124928 13.3003 6.83254 130.974 209.045 360.313 360.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1340 0.001024 512 130 140 18048 0.362112 1.6745 19.9624 22.0408 22.0994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 3.2e-05 1024 430 440 425984 75.2045 26.8247 337.469 835.175 1274.88 1275.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 0.000128 2048 110 6740 150656 14.4508 2562.41 418.85 2995.76 2995.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 800 3.2e-05 1024 90 480 540672 54.4151 26.841 309.537 835.456 1226.44 1226.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1900 0.000256 512 300 560 71680 2.2312 1.72784 21.4498 90.4228 115.929 116.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 0.000512 512 220 340 30720 1.15152 0.8112 5.89987 25.7268 33.6908 33.7811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 810 0.001024 4096 210 2560 13824 2.71382 120.738 104.761 228.255 228.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1720 0.001024 512 240 200 17664 0.358752 1.63677 13.0715 15.11 15.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1930 0.000128 1024 80 760 153088 6.85226 98.0785 209.588 314.579 314.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 0.000128 1024 160 640 122880 13.4983 6.82803 87.7917 209.243 317.52 317.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1340 0.001024 512 130 140 17920 0.362048 1.18179 21.0182 22.605 22.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 3.2e-05 1024 430 440 425984 75.2367 26.8616 228.358 835.439 1166.11 1166.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 0.000128 2048 110 6740 150528 14.4302 1716.38 418.898 2149.76 2149.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 800 3.2e-05 1024 90 480 540672 54.056 26.7446 399.74 833.115 1313.86 1314.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1900 0.000256 512 300 560 71424 2.2256 1.72442 27.4395 90.0086 121.499 121.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 0.000512 512 220 340 31488 1.16246 0.819232 7.65754 26.0434 35.783 35.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 810 0.001024 4096 210 2560 13824 2.71069 156.757 104.479 263.991 264.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1720 0.001024 512 240 200 17856 0.3608 2.01933 13.1618 15.5838 15.6409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1930 0.000128 1024 80 760 153024 6.85117 126.595 209.539 343.046 343.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 0.000128 1024 160 640 122880 13.1619 6.7983 112.358 206.533 339.007 339.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1340 0.001024 512 130 140 18048 0.362464 1.43542 20.8445 22.6874 22.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 3.2e-05 1024 430 440 417792 74.7462 26.4377 288.815 824.964 1215.18 1215.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 0.000128 2048 110 6740 150528 14.4568 2253.42 418.986 2686.91 2686.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 800 3.2e-05 1024 90 480 528384 54.3779 26.4496 277.308 824.598 1182.93 1183.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1900 0.000256 512 300 560 70656 2.21238 1.71184 19.2301 88.8965 112.148 112.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 0.000512 512 220 340 30720 1.1711 0.82592 5.28518 26.1488 33.5303 33.6201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 810 0.001024 4096 210 2560 13440 2.68787 104.989 103.385 211.105 211.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1720 0.001024 512 240 200 17664 0.3624 1.40925 13.1536 14.9684 15.0258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1930 0.000128 1024 80 760 152832 6.85466 89.6025 209.382 305.9 305.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 0.000128 1024 160 640 122880 13.1894 6.80483 80.0589 206.641 306.846 306.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1340 0.001024 512 130 140 17664 0.360448 1.01376 19.6506 21.0672 21.1251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 3.2e-05 1024 430 440 417792 74.7387 26.4417 204.786 824.812 1130.99 1131.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 0.000128 2048 110 6740 150144 14.3928 1573.7 418.154 2006.29 2006.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 800 3.2e-05 1024 90 480 537600 54.5642 26.822 414.946 833.488 1330.01 1330.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1900 0.000256 512 300 560 71200 2.23514 1.7264 28.6196 90.0412 122.723 122.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 0.000512 512 220 340 32000 1.15587 0.81776 7.9249 26.0502 36.0482 36.1426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 810 0.001024 4096 210 2560 13800 2.70934 161.436 104.394 268.582 268.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1720 0.001024 512 240 200 17800 0.36016 2.16154 13.1349 15.6979 15.7561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1930 0.000128 1024 80 760 153000 6.85744 132.266 209.513 348.7 348.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 0.000128 1024 160 640 121600 13.3054 6.81418 116.253 206.611 343.142 343.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1340 0.001024 512 130 140 18000 0.359424 1.55786 20.8151 22.7739 22.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 3.2e-05 1024 430 440 422400 74.1026 26.5036 304.862 824.869 1230.56 1230.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 0.000128 2048 110 6740 150600 14.3742 2336.49 419.201 2770.11 2770.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 800 3.2e-05 1024 90 480 524800 54.7805 26.4933 288.849 825.157 1195.47 1195.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1900 0.000256 512 300 560 70400 2.22208 1.71213 20.2829 88.9474 113.265 113.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 0.000512 512 220 340 32000 1.16054 0.825536 5.74989 26.1796 34.0188 34.1115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 810 0.001024 4096 210 2560 13600 2.71155 114.755 104.397 221.905 221.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1720 0.001024 512 240 200 17600 0.362496 1.53805 13.1307 15.0726 15.1327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1930 0.000128 1024 80 760 152800 6.85382 94.3145 209.51 310.741 310.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 0.000128 1024 160 640 121600 13.3003 6.80947 82.6284 206.809 309.703 309.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1340 0.001024 512 130 140 17600 0.356736 1.10746 20.6758 22.181 22.2312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1160 3.2e-05 1024 430 440 409600 76.009 26.4772 211.019 825.131 1138.85 1139.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 0.000128 2048 110 6740 150400 14.4097 1701.1 419.195 2134.75 2134.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 800 3.2e-05 1024 90 480 544768 54.6408 27.07 598.917 837.853 1518.69 1518.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1900 0.000256 512 300 576 71936 2.22867 1.70931 21.2141 91.4949 116.749 116.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1130 0.000512 512 220 336 32640 1.15507 0.83184 6.00154 26.2641 34.3544 34.4487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 810 0.001024 4096 210 2568 14048 2.72589 121 104.833 228.603 228.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1720 0.001024 512 240 216 17984 0.367072 1.69779 13.2144 15.323 15.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1930 0.000128 1024 80 744 153408 6.85686 95.3822 209.603 311.889 311.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 910 0.000128 1024 160 648 125952 13.2971 6.8329 108.849 209.598 338.737 338.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1340 0.001024 512 130 144 18208 0.370112 2.08077 20.1277 22.6205 22.6802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1160 3.2e-05 1024 430 456 438272 74.1885 27.0883 463.139 837.774 1402.42 1402.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 0.000128 2048 110 6744 150848 14.4177 1715.58 419.449 2149.5 2149.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 800 3.2e-05 1024 90 480 545280 54.6897 26.9588 533.721 837.674 1453.24 1453.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1900 0.000256 512 300 576 71840 2.24253 1.73466 22.5455 90.9313 117.555 117.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 0.000512 512 220 336 32640 1.15843 0.828192 6.0577 26.2397 34.3837 34.4729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 810 0.001024 4096 210 2568 14040 2.724 127.782 104.817 235.364 235.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1720 0.001024 512 240 216 17960 0.364512 1.7449 13.196 15.3465 15.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1930 0.000128 1024 80 744 153400 6.87923 101.294 209.572 317.788 317.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 0.000128 1024 160 648 126080 13.3431 6.84112 95.4432 209.581 325.361 325.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1340 0.001024 512 130 144 18200 0.364352 2.08486 21.4622 23.9531 24.0069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1160 3.2e-05 1024 430 456 437760 74.2922 26.9448 411.969 837.649 1351.07 1351.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 0.000128 2048 110 6744 150840 14.4206 1818.03 419.045 2251.54 2251.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 800 3.2e-05 1024 90 480 543744 54.4131 26.9169 322.681 836.454 1240.66 1240.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1900 0.000256 512 300 576 71808 2.2304 1.72419 22.5251 90.7012 117.278 117.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 0.000512 512 220 336 32640 1.15667 0.833088 6.07549 26.3141 34.4779 34.5705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 810 0.001024 4096 210 2568 14016 2.7177 126.276 104.754 233.789 233.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1720 0.001024 512 240 216 17952 0.366624 1.73261 13.1979 15.3415 15.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1930 0.000128 1024 80 744 153408 6.85818 99.8294 209.629 316.381 316.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 0.000128 1024 160 648 125952 13.2672 6.88128 94.2327 209.28 323.818 323.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1340 0.001024 512 130 144 18192 0.362496 1.18413 20.222 21.8102 21.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 3.2e-05 1024 430 456 436224 73.8788 26.8929 246.631 836.419 1184.04 1184.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 0.000128 2048 110 6744 150816 14.3978 1790.72 419.072 2224.24 2224.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 800 3.2e-05 1024 90 480 543744 54.5939 27.0421 595.224 837.094 1514.16 1514.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1900 0.000256 512 300 576 71808 2.22845 1.70736 14.7865 91.1648 109.985 110.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 0.000512 512 220 336 32256 1.15834 0.829024 3.97171 26.2322 32.2897 32.3794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 810 0.001024 4096 210 2568 13920 2.71309 80.7386 104.572 188.068 188.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1720 0.001024 512 240 216 17856 0.362496 1.14278 13.1801 14.7286 14.7845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1930 0.000128 1024 80 744 153312 6.86851 64.4816 209.712 281.106 281.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 910 0.000128 1024 160 648 124416 13.2541 6.82307 76.5621 208.468 305.264 305.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1340 0.001024 512 130 144 18144 0.36304 2.19315 21.5166 24.1155 24.1725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1160 3.2e-05 1024 430 456 430080 74.2685 26.751 386.488 832.963 1320.69 1320.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 0.000128 2048 110 6744 150720 14.4062 1155.24 419.245 1588.94 1588.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 800 3.2e-05 1024 90 480 542976 54.4898 26.9325 374.34 836.422 1292.38 1292.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1900 0.000256 512 300 576 71680 2.24211 1.73203 26.2263 90.6405 120.944 121.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 0.000512 512 220 336 32704 1.16291 0.833984 7.08739 26.3172 35.5017 35.5957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 810 0.001024 4096 210 2568 14000 2.71965 145.41 104.708 252.881 252.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1720 0.001024 512 240 216 17976 0.362944 2.01114 13.2226 15.6388 15.6963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1930 0.000128 1024 80 744 153384 6.85507 115.254 209.598 331.77 331.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 0.000128 1024 160 648 125440 13.3464 6.84758 108.352 209.284 337.987 338.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1340 0.001024 512 130 144 18200 0.362272 1.3817 21.2357 23.0245 23.0767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 3.2e-05 1024 430 456 437248 73.7884 27.007 285.709 836.553 1223.27 1223.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 0.000128 2048 110 6744 150808 14.3831 2082.12 419.065 2515.62 2515.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 800 3.2e-05 1024 90 480 541184 54.592 26.9095 239.267 836.527 1157.49 1157.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1900 0.000256 512 300 576 71680 2.23437 1.72723 16.7777 90.509 111.351 111.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 0.000512 512 220 336 32256 1.15677 0.819552 4.54221 26.0526 32.6687 32.7627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 810 0.001024 4096 210 2568 13888 2.71011 91.4412 104.418 198.612 198.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1720 0.001024 512 240 216 17920 0.364992 1.3305 13.2169 14.9541 15.0098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1930 0.000128 1024 80 744 153328 6.85085 73.1273 209.602 289.644 289.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 0.000128 1024 160 648 125440 13.3139 6.83667 69.3814 209.36 299.045 299.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1340 0.001024 512 130 144 18144 0.364128 0.919584 20.0425 21.3678 21.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1160 3.2e-05 1024 430 456 437248 73.7568 26.8984 466.584 836.504 1403.96 1404.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 0.000128 2048 110 6744 150752 14.381 1307.19 419.072 1740.69 1740.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 800 3.2e-05 1024 90 480 544768 54.266 26.9241 362.027 838.095 1281.51 1281.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1900 0.000256 512 300 576 71680 2.22381 1.72099 25.0065 90.5146 119.566 119.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 0.000512 512 220 336 32512 1.15741 0.83056 6.78122 26.2828 35.1532 35.2457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 810 0.001024 4096 210 2568 14016 2.71866 137.968 104.85 245.58 245.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1720 0.001024 512 240 216 17920 0.3624 1.93917 13.1932 15.5372 15.5929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1930 0.000128 1024 80 744 153344 7.05622 110.805 209.59 327.513 327.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 0.000128 1024 160 648 124928 13.2723 6.82906 104.072 208.988 333.32 333.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1340 0.001024 512 130 144 18176 0.362336 1.3353 21.2337 22.9741 23.0283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 3.2e-05 1024 430 456 434176 73.9215 26.8228 275.872 835.19 1212.02 1212.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 0.000128 2048 110 6744 150784 14.4133 1892.36 419.088 2325.91 2325.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 800 3.2e-05 1024 90 480 540672 54.391 26.8468 244.715 835.037 1161.19 1161.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1900 0.000256 512 300 576 71680 2.23066 1.72688 16.7872 90.3108 111.157 111.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 0.000512 512 220 336 32256 1.16733 0.833536 4.58704 26.3231 33.006 33.1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 810 0.001024 4096 210 2568 13952 2.72384 89.4293 104.827 197.022 197.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1720 0.001024 512 240 216 17792 0.36096 1.34122 13.1411 14.8849 14.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1930 0.000128 1024 80 744 153216 6.85875 73.1325 209.435 289.492 289.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 0.000128 1024 160 648 124928 13.3138 6.82691 70.3046 209.013 299.613 299.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1340 0.001024 512 130 144 18048 0.361888 0.929952 19.9844 21.3188 21.3771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 3.2e-05 1024 430 456 434176 73.9537 26.83 184.824 835.025 1120.85 1121.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 0.000128 2048 110 6744 150656 14.4167 1211.51 418.781 1644.76 1644.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 800 3.2e-05 1024 90 480 543744 54.534 26.9606 394.674 838.194 1314.56 1314.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1900 0.000256 512 300 576 71712 2.24362 1.73261 27.7787 90.6236 122.479 122.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 0.000512 512 220 336 32544 1.16077 0.83088 7.4472 26.2866 35.8275 35.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 810 0.001024 4096 210 2568 13968 2.70928 154.278 104.714 261.746 261.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1720 0.001024 512 240 216 17928 0.362368 2.09715 13.2069 15.712 15.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1930 0.000128 1024 80 744 153360 6.85216 122.056 209.764 338.732 338.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 0.000128 1024 160 648 125568 13.2725 7.83072 114.917 208.976 345.154 345.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1340 0.001024 512 130 144 18144 0.363136 1.45613 19.946 21.8074 21.8626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 3.2e-05 1024 430 456 433152 74.1633 26.8674 298.954 835.081 1235.28 1235.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 0.000128 2048 110 6744 150768 14.4145 2202.09 419.353 2635.9 2635.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 800 3.2e-05 1024 90 480 539136 54.5365 26.8512 275.378 835.308 1192.26 1192.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1900 0.000256 512 300 576 71424 2.23123 1.72282 19.5887 90.2575 113.902 113.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 0.000512 512 220 336 32256 1.15712 0.824704 5.35274 26.1443 33.5781 33.6671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 810 0.001024 4096 210 2568 13824 2.70682 107.69 104.343 214.783 214.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1720 0.001024 512 240 216 17856 0.362368 1.52355 13.2087 15.1361 15.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1930 0.000128 1024 80 744 153216 6.85184 85.8003 209.697 302.41 302.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 0.000128 1024 160 648 124416 13.1788 6.82525 80.2666 207.548 307.972 308.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1340 0.001024 512 130 144 18000 0.36112 1.07008 20.8385 22.3135 22.3726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 3.2e-05 1024 430 456 423936 74.4383 26.5769 205.543 829.118 1135.89 1136.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 0.000128 2048 110 6744 150624 14.3845 1543.4 419.21 1977.04 1977.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 800 3.2e-05 1024 90 480 545280 54.2074 26.9334 374.19 837.972 1293.49 1293.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1900 0.000256 512 300 576 71360 2.22691 1.72339 26.2538 90.4791 120.784 120.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 0.000512 512 220 336 32320 1.15523 0.827392 6.99952 26.1675 35.2503 35.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 810 0.001024 4096 210 2568 14000 2.72179 146.807 104.852 254.422 254.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1720 0.001024 512 240 216 17920 0.36272 2.01146 13.1996 15.6168 15.6728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1930 0.000128 1024 80 744 153360 6.85549 115.548 209.635 332.103 332.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 0.000128 1024 160 648 125440 13.3651 6.83994 109.247 209.696 339.303 339.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1340 0.001024 512 130 144 18160 0.364544 1.40698 20.1245 21.9396 21.9943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1160 3.2e-05 1024 430 456 435200 74.2827 26.9432 284.637 837.963 1224.04 1224.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 0.000128 2048 110 6744 150800 14.4425 2099.51 419.176 2533.17 2533.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 800 3.2e-05 1024 90 480 542720 54.446 27.1073 268.802 838.574 1189.12 1189.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1900 0.000256 512 300 576 71040 2.22582 1.71798 18.9691 90.3534 113.364 113.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 0.000512 512 220 336 32000 1.15232 0.819776 5.10627 26.0202 33.1973 33.2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 810 0.001024 4096 210 2568 13920 2.72346 105.334 104.921 213.021 213.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1720 0.001024 512 240 216 17760 0.362752 1.4639 13.1534 15.0223 15.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1930 0.000128 1024 80 744 153280 6.8511 83.397 209.755 300.067 300.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 0.000128 1024 160 648 122880 13.1509 6.80128 77.335 206.491 303.935 304.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1340 0.001024 512 130 144 18080 0.36464 0.986496 20.8657 22.2584 22.3171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 3.2e-05 1024 430 456 430080 74.8965 26.8881 202.34 838.555 1142.9 1143.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 0.000128 2048 110 6744 150720 14.3783 1502.4 419.586 1936.4 1936.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 800 3.2e-05 1024 90 480 543744 54.222 26.8766 485.015 836.311 1402.62 1402.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1900 0.000256 512 300 576 71808 2.22614 1.72682 34.0988 90.485 128.637 128.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 0.000512 512 220 336 32256 1.1551 0.827264 9.08544 26.2074 37.3765 37.4722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 810 0.001024 4096 210 2568 13920 2.7136 186.957 104.47 294.183 294.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1720 0.001024 512 240 216 17856 0.361984 2.6009 13.1646 16.1705 16.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1930 0.000128 1024 80 744 153312 6.85261 149.868 209.537 366.322 366.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 0.000128 1024 160 648 124416 13.2598 6.82301 139.874 208.265 368.375 368.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1340 0.001024 512 130 144 18144 0.362496 1.76947 21.0067 23.1793 23.2347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 3.2e-05 1024 430 456 430080 73.9948 26.7354 363.67 832.178 1296.79 1296.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 0.000128 2048 110 6744 150720 14.3609 2666.9 418.839 3100.15 3100.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 800 3.2e-05 1024 90 480 540672 54.0573 26.7469 308.247 833.11 1222.36 1222.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1900 0.000256 512 300 576 71424 2.2288 1.72192 22.1818 89.9931 116.222 116.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 0.000512 512 220 336 31488 1.15818 0.820992 5.8991 26.0393 34.0161 34.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 810 0.001024 4096 210 2568 13824 2.71462 120.146 104.573 227.476 227.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1720 0.001024 512 240 216 17664 0.363584 1.72768 13.1093 15.2395 15.2986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1930 0.000128 1024 80 744 153216 6.85056 95.5156 209.711 312.137 312.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 0.000128 1024 160 648 122880 13.1672 6.80019 88.6587 206.526 315.306 315.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1340 0.001024 512 130 144 18048 0.363136 1.20086 20.8671 22.4737 22.5312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 3.2e-05 1024 430 456 417792 74.7597 26.4323 225.819 824.91 1152.13 1152.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 0.000128 2048 110 6744 150528 14.3937 1717.98 418.986 2151.41 2151.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 800 3.2e-05 1024 90 480 544000 54.4607 27.2978 474.657 836.902 1393.51 1393.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1900 0.000256 512 300 576 71600 2.24902 1.73133 33.5625 90.522 128.165 128.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 0.000512 512 220 336 32400 1.15933 0.826624 8.96838 26.2212 37.2751 37.3668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 810 0.001024 4096 210 2568 13900 2.70541 184.581 104.395 291.724 291.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1720 0.001024 512 240 216 17900 0.36144 2.56064 13.1966 16.161 16.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1930 0.000128 1024 80 744 153300 7.13414 146.693 209.521 363.409 363.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 0.000128 1024 160 648 124800 13.3042 6.84685 137.459 208.371 366.139 366.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1340 0.001024 512 130 144 18100 0.363008 1.73405 19.9302 22.0689 22.1257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 3.2e-05 1024 430 456 428800 74.5141 26.8211 354.355 832.6 1288.51 1288.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 0.000128 2048 110 6744 150700 14.3847 2623.55 418.843 3056.82 3056.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 800 3.2e-05 1024 90 480 537600 54.5778 26.8206 318.164 833.557 1233.31 1233.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1900 0.000256 512 300 576 71200 2.23706 1.73056 22.6633 90.0264 116.756 116.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 0.000512 512 220 336 32000 1.15398 0.820576 6.09283 26.0469 34.2121 34.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 810 0.001024 4096 210 2568 13800 2.70794 124.705 104.499 231.955 232.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1720 0.001024 512 240 216 17800 0.360864 1.75968 13.206 15.367 15.4255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1930 0.000128 1024 80 744 153200 6.84541 99.5009 209.732 316.143 316.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 0.000128 1024 160 648 121600 13.3107 6.8137 91.4652 206.569 318.311 318.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1340 0.001024 512 130 144 18000 0.360448 1.18989 20.8375 22.4312 22.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 3.2e-05 1024 430 456 422400 74.119 26.5052 237.367 825.198 1163.4 1163.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 0.000128 2048 110 6744 150600 14.3801 1778.73 419.252 2212.41 2212.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 800 3.2e-05 1024 90 480 541184 54.586 26.9128 462.174 837.304 1381.17 1381.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1900 0.000256 512 300 576 71680 2.2327 1.73056 32.914 90.5545 127.532 127.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 0.000512 512 220 336 32256 1.1479 0.821152 8.82605 26.0757 36.9716 37.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 810 0.001024 4096 210 2568 13888 2.71152 180.906 104.507 288.167 288.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1720 0.001024 512 240 216 17920 0.362496 2.55978 13.2304 16.1948 16.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1930 0.000128 1024 80 744 153328 6.85293 143.172 209.802 359.887 359.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 0.000128 1024 160 648 125440 13.2996 6.83754 135.404 209.558 365.255 365.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1340 0.001024 512 130 144 18144 0.361408 1.75616 21.1079 23.2677 23.3251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1160 3.2e-05 1024 430 456 437248 73.6719 26.8965 353.603 837.285 1291.68 1291.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 0.000128 2048 110 6744 150752 14.4978 2585.83 419.462 3019.83 3019.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 800 3.2e-05 1024 90 480 537600 55.055 26.881 305.071 837.258 1224.46 1224.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1900 0.000256 512 300 576 70784 2.21261 1.71213 21.5026 90.0151 115.543 115.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 0.000512 512 220 336 32256 1.1553 0.825696 6.00061 26.1484 34.2276 34.3199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 810 0.001024 4096 210 2568 13664 2.69728 117.73 103.881 224.354 224.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1720 0.001024 512 240 216 17696 0.36304 1.69165 13.1504 15.2478 15.3069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1930 0.000128 1024 80 744 153216 6.85504 95.2791 209.747 311.942 311.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 0.000128 1024 160 648 121856 13.3241 6.8137 87.3215 207.256 314.871 314.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1340 0.001024 512 130 144 17920 0.36048 1.2049 20.8392 22.4482 22.5075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 3.2e-05 1024 430 456 430080 73.0213 26.5134 231.39 827.628 1158.77 1158.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 0.000128 2048 110 6744 150528 14.379 1701.01 419.145 2134.58 2134.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 800 3.2e-05 1024 90 480 541440 54.4582 26.8797 451.218 835.252 1368.01 1368.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1900 0.000256 512 300 576 71520 2.23578 1.72538 31.9963 90.2488 126.306 126.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 0.000512 512 220 336 32640 1.16176 0.829952 8.5113 26.3219 36.9284 37.0196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 810 0.001024 4096 210 2568 13920 2.7095 174.866 104.719 282.336 282.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1720 0.001024 512 240 216 17880 0.363872 2.42944 13.2076 16.0419 16.0999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1930 0.000128 1024 80 744 153240 6.85104 140.098 209.694 356.705 356.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 0.000128 1024 160 648 124800 13.3238 6.83939 131.239 209.057 360.614 360.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1340 0.001024 512 130 144 18120 0.362592 1.70189 19.9704 22.0789 22.1349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 3.2e-05 1024 430 456 430080 74.6148 26.8621 339.749 835.232 1276.67 1276.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 0.000128 2048 110 6744 150720 14.3978 2496.95 419.408 2930.81 2930.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 800 3.2e-05 1024 90 480 537600 54.8703 26.858 290.346 834.632 1206.9 1207.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1900 0.000256 512 300 576 71040 2.23648 1.72566 20.6774 91.3285 116.073 116.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 0.000512 512 220 336 31680 1.15795 0.822304 5.48659 26.056 33.6199 33.7121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 810 0.001024 4096 210 2568 13680 2.70211 111.162 103.987 217.896 217.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1720 0.001024 512 240 216 17760 0.36144 1.58106 13.198 15.183 15.2406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1930 0.000128 1024 80 744 153120 6.852 90.4997 209.496 306.909 306.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 0.000128 1024 160 648 122880 13.1866 6.8096 83.8935 206.442 310.487 310.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1340 0.001024 512 130 144 18000 0.360512 1.11194 20.8601 22.3745 22.4302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 3.2e-05 1024 430 456 414720 75.2429 26.4703 212.429 824.33 1138.68 1138.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 0.000128 2048 110 6744 150480 14.3761 1605.74 418.685 2038.84 2038.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 800 3.2e-05 1024 90 480 540672 54.3682 26.8399 430.313 835.157 1346.87 1347.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1900 0.000256 512 300 576 71680 2.23114 1.72912 30.6347 90.3248 125.019 125.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 0.000512 512 220 336 32256 1.16614 0.83216 8.13917 26.324 36.5586 36.6514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 810 0.001024 4096 210 2568 13952 2.72605 167.634 104.837 275.24 275.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1720 0.001024 512 240 216 17792 0.360448 2.33882 13.1433 15.8849 15.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1930 0.000128 1024 80 744 153216 6.85814 133.735 209.473 350.128 350.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 0.000128 1024 160 648 124928 13.3013 6.83021 125.363 209.042 354.69 354.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1340 0.001024 512 130 144 18048 0.361248 1.61213 21.0413 23.0585 23.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 3.2e-05 1024 430 456 434176 73.9312 26.8227 327.948 835.147 1264.06 1264.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 0.000128 2048 110 6744 150656 14.4138 2384.18 418.849 2817.49 2817.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 800 3.2e-05 1024 90 480 540672 54.3904 26.8425 289.855 835.269 1206.56 1206.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1900 0.000256 512 300 576 71680 2.23322 1.73056 20.8557 90.3951 115.318 115.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 0.000512 512 220 336 30720 1.15126 0.806912 5.36096 25.7213 33.1359 33.2286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 810 0.001024 4096 210 2568 13824 2.72586 112.613 104.829 220.213 220.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1720 0.001024 512 240 216 17664 0.36128 1.64326 13.1424 15.1917 15.2474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1930 0.000128 1024 80 744 153088 6.85661 90.0714 209.452 306.44 306.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 0.000128 1024 160 648 122880 13.5026 6.83008 83.3068 209.191 312.987 313.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1340 0.001024 512 130 144 17920 0.362176 1.1689 21.0391 22.6117 22.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 3.2e-05 1024 430 456 425984 75.2288 26.8289 216.958 835.238 1154.47 1154.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 0.000128 2048 110 6744 150528 14.4156 1609.88 418.806 2043.14 2043.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 800 3.2e-05 1024 90 475 542720 54.7877 26.8984 650.373 837.764 1570.03 1570.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1900 0.000256 512 300 575 72320 2.22717 1.70803 23.9101 91.1134 119.062 119.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1130 0.000512 512 220 325 32512 1.15654 0.829984 6.71971 26.2639 35.0691 35.1658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 810 0.001024 4096 210 2575 14016 2.71536 136.566 104.746 244.073 244.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1720 0.001024 512 240 200 18112 0.364736 1.76941 13.2214 15.3983 15.4557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1930 0.000128 1024 80 750 153376 6.85261 109.023 209.584 325.507 325.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 910 0.000128 1024 160 650 126976 13.2201 6.8305 114.597 209.595 344.406 344.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1340 0.001024 512 130 150 18176 0.365696 2.49856 20.8251 23.7336 23.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1160 3.2e-05 1024 430 450 434176 74.6503 26.877 508.495 837.757 1448.01 1448.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 0.000128 2048 110 6750 150848 14.4241 1945.72 419.119 2379.31 2379.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 800 3.2e-05 1024 90 475 542720 54.7656 26.9578 313.017 837.921 1232.86 1233.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1900 0.000256 512 300 575 72320 2.23978 1.7321 21.4234 90.9596 116.452 116.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 0.000512 512 220 325 32480 1.16 0.831424 5.69066 26.2499 34.0328 34.1197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 810 0.001024 4096 210 2575 14000 2.7177 123.026 104.716 230.503 230.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1720 0.001024 512 240 200 18080 0.366272 1.5831 13.2072 15.2 15.2561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1930 0.000128 1024 80 750 153360 6.88707 97.6896 209.609 314.247 314.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 0.000128 1024 160 650 126720 13.2882 6.84109 91.8926 209.64 321.82 321.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1340 0.001024 512 130 150 18160 0.364288 2.08448 21.4196 23.911 23.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1160 3.2e-05 1024 430 450 432640 75.1046 26.938 391.746 837.906 1331.92 1332.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 0.000128 2048 110 6750 150840 14.4425 1749.09 419.191 2182.77 2182.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 800 3.2e-05 1024 90 475 542720 55.0665 26.9332 559.119 838.55 1479.86 1480.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1900 0.000256 512 300 575 72000 2.21914 1.70381 14.0947 91.3281 109.445 109.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1130 0.000512 512 220 325 32320 1.15533 0.825568 4.18922 26.1818 32.4526 32.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 810 0.001024 4096 210 2575 13920 2.7136 78.939 104.577 186.272 186.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1720 0.001024 512 240 200 18000 0.361504 1.04134 13.1895 14.6339 14.6903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1930 0.000128 1024 80 750 153280 6.85254 63.1767 209.697 279.77 279.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 910 0.000128 1024 160 650 126720 13.2532 6.84013 73.4068 209.845 303.502 303.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1340 0.001024 512 130 150 18080 0.366592 2.12429 21.8752 24.4081 24.4645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1160 3.2e-05 1024 430 450 430080 75.6578 26.927 438.338 839.07 1380.21 1380.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 0.000128 2048 110 6750 150800 14.3912 1131.01 419.475 1564.92 1564.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 800 3.2e-05 1024 90 475 542208 54.5307 26.9108 331.37 836.329 1249.34 1249.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1900 0.000256 512 300 575 72192 2.22448 1.72646 22.9332 90.7861 117.773 117.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 0.000512 512 220 325 32640 1.15917 0.8312 6.1423 26.3141 34.5444 34.6385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 810 0.001024 4096 210 2575 14016 2.72182 131.047 104.821 238.637 238.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1720 0.001024 512 240 200 18096 0.366624 1.6888 13.2166 15.3156 15.3761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1930 0.000128 1024 80 750 153360 6.85226 104.2 209.567 320.678 320.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 0.000128 1024 160 650 126720 13.2073 6.84477 97.4668 209.254 326.93 327.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1340 0.001024 512 130 150 18144 0.362496 1.27235 20.2017 21.8802 21.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 3.2e-05 1024 430 450 433152 74.4132 26.8949 253.333 836.313 1191.17 1191.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 0.000128 2048 110 6750 150816 14.3913 1861 419.026 2294.47 2294.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 800 3.2e-05 1024 90 475 540672 54.9545 26.8785 525.912 836.618 1444.57 1444.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1900 0.000256 512 300 575 72192 2.22134 1.72784 15.0906 91.3535 110.494 110.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 0.000512 512 220 325 32256 1.16019 0.827456 4.02499 26.2172 32.3308 32.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 810 0.001024 4096 210 2575 13920 2.71338 84.3592 104.588 191.709 191.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1720 0.001024 512 240 200 18048 0.362944 1.12506 13.2239 14.7552 14.8158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1930 0.000128 1024 80 750 153312 6.87514 67.5279 209.626 284.074 284.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 910 0.000128 1024 160 650 125952 13.1625 6.82394 63.0746 208.344 291.564 291.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1340 0.001024 512 130 150 18048 0.363648 2.27936 20.054 22.7397 22.7976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1160 3.2e-05 1024 430 450 430080 74.3255 26.7313 383.658 832.475 1317.41 1317.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 0.000128 2048 110 6750 150720 14.3872 1202.95 419.574 1636.96 1637.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 800 3.2e-05 1024 90 475 541184 54.7248 26.9362 356.275 837.232 1275.37 1275.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1900 0.000256 512 300 575 72128 2.23613 1.72851 24.8935 90.7706 119.726 119.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 0.000512 512 220 325 32480 1.16909 0.831488 6.64365 26.3498 35.0941 35.1881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 810 0.001024 4096 210 2575 14000 2.71978 140.914 104.889 248.568 248.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1720 0.001024 512 240 200 18088 0.368128 1.81862 13.234 15.4648 15.5238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1930 0.000128 1024 80 750 153328 7.18438 111.318 209.756 328.32 328.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 0.000128 1024 160 650 126336 13.2578 6.84237 104.519 209.488 334.26 334.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1340 0.001024 512 130 150 18144 0.364352 1.3816 20.1428 21.9311 21.9852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 3.2e-05 1024 430 450 433664 74.4084 26.9225 272.221 837.211 1210.98 1211.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 0.000128 2048 110 6750 150808 14.3872 2001.11 419.467 2435.01 2435.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 800 3.2e-05 1024 90 475 541184 54.5484 26.9093 230.309 836.513 1148.48 1148.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1900 0.000256 512 300 575 72128 2.22787 1.72787 15.8796 90.5066 110.441 110.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 0.000512 512 220 325 31808 1.15357 0.823328 4.25334 26.0572 32.389 32.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 810 0.001024 4096 210 2575 13888 2.71155 87.9438 104.497 195.195 195.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1720 0.001024 512 240 200 18032 0.36192 1.16685 13.2209 14.7907 14.8479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1930 0.000128 1024 80 750 153216 6.85254 70.7799 209.476 287.172 287.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 0.000128 1024 160 650 125440 13.3184 6.83776 66.413 209.367 296.087 296.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1340 0.001024 512 130 150 18032 0.362336 0.925344 21.0539 22.3846 22.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1160 3.2e-05 1024 430 450 430080 75.1348 26.896 439.523 836.513 1378.29 1378.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 0.000128 2048 110 6750 150752 14.3855 1258.08 419.08 1691.59 1691.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 800 3.2e-05 1024 90 475 542720 54.4623 26.8954 373.546 838.443 1293.54 1293.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1900 0.000256 512 300 575 71936 2.22211 1.72646 25.6916 90.71 120.446 120.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 0.000512 512 220 325 32512 1.15626 0.835648 6.88147 26.3001 35.2706 35.3612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 810 0.001024 4096 210 2575 13952 2.71155 143.73 104.651 251.138 251.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1720 0.001024 512 240 200 18048 0.364928 1.89613 13.2091 15.5117 15.5669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1930 0.000128 1024 80 750 153344 6.85261 116.281 209.742 332.935 332.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 0.000128 1024 160 650 125952 13.2231 6.82848 108.402 209.111 337.717 337.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1340 0.001024 512 130 150 18112 0.362496 1.41309 20.0342 21.8517 21.9066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 3.2e-05 1024 430 450 430080 74.591 26.8206 280.895 835.663 1218.18 1218.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 0.000128 2048 110 6750 150784 14.3852 1993.39 419.347 2427.17 2427.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 800 3.2e-05 1024 90 475 540672 54.4154 26.8358 250.258 843.346 1175.06 1175.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1900 0.000256 512 300 575 71680 2.23056 1.72893 17.0294 90.814 111.905 111.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 0.000512 512 220 325 32256 1.16736 0.833632 4.67808 26.5793 33.3613 33.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 810 0.001024 4096 210 2575 13824 2.70131 92.3956 105.259 200.399 200.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1720 0.001024 512 240 200 17920 0.362496 1.29005 13.2882 14.9821 15.0405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1930 0.000128 1024 80 750 153216 6.85046 76.6362 211.552 295.098 295.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 910 0.000128 1024 160 650 124928 13.3229 6.83424 72.0215 211.1 303.438 303.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1340 0.001024 512 130 150 18048 0.362368 0.995168 20.1537 21.5529 21.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 3.2e-05 1024 430 450 425984 75.2335 26.8265 186.782 843.326 1132.39 1132.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 0.000128 2048 110 6750 150656 14.3887 1257.55 422.976 1694.96 1695.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 800 3.2e-05 1024 90 475 541440 54.8332 26.956 390.456 837.476 1309.91 1310.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1900 0.000256 512 300 575 72288 2.23558 1.72992 27.5101 90.5797 122.16 122.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 0.000512 512 220 325 32544 1.15917 0.830112 7.30029 26.2618 35.6514 35.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 810 0.001024 4096 210 2575 13968 2.71674 155.157 104.699 262.618 262.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1720 0.001024 512 240 200 18072 0.365664 1.98899 13.222 15.6175 15.6746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1930 0.000128 1024 80 750 153360 6.8567 122.884 209.614 339.416 339.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 0.000128 1024 160 650 125568 13.2636 6.88102 113.717 208.785 342.807 342.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1340 0.001024 512 130 150 18072 0.362496 1.51731 20.9802 22.9012 22.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 3.2e-05 1024 430 450 428544 74.9664 26.8691 295.604 834.355 1232.01 1232.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 0.000128 2048 110 6750 150768 14.3936 2208.55 419.002 2641.99 2642.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 800 3.2e-05 1024 90 475 539136 54.5276 26.853 281.126 834.489 1197.19 1197.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1900 0.000256 512 300 575 72000 2.22451 1.72646 19.911 90.2064 114.168 114.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 0.000512 512 220 325 32256 1.15363 0.826592 5.34048 26.12 33.5416 33.6323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 810 0.001024 4096 210 2575 13824 2.7095 110.744 104.322 217.819 217.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1720 0.001024 512 240 200 18000 0.36336 1.45171 13.226 15.0843 15.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1930 0.000128 1024 80 750 153216 6.98739 88.576 209.521 305.149 305.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 0.000128 1024 160 650 124416 13.1852 6.8209 81.7764 207.344 309.28 309.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1340 0.001024 512 130 150 18000 0.36176 1.13731 19.816 21.357 21.4169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 3.2e-05 1024 430 450 423936 74.4157 26.5791 210.557 828.287 1140.06 1140.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 0.000128 2048 110 6750 150624 14.3807 1585.14 418.808 2018.38 2018.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 800 3.2e-05 1024 90 475 542720 54.5192 26.9312 380.616 837.836 1300.1 1300.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1900 0.000256 512 300 575 72000 2.22397 1.72544 26.5825 90.4746 121.108 121.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 0.000512 512 220 325 32320 1.15565 0.829376 7.04746 26.1617 35.2956 35.3874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 810 0.001024 4096 210 2575 13920 2.71152 150.008 104.49 257.254 257.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1720 0.001024 512 240 200 18000 0.362208 1.92733 13.1786 15.5104 15.5688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1930 0.000128 1024 80 750 153280 6.85261 119.428 209.529 335.872 335.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 0.000128 1024 160 650 126720 13.237 6.84237 112.206 209.665 342.108 342.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1340 0.001024 512 130 150 18080 0.359776 1.43606 20.0558 21.8932 21.9522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 3.2e-05 1024 430 450 430080 74.9978 26.9776 287.085 837.82 1227.1 1227.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 0.000128 2048 110 6750 150800 14.3797 2144.89 419.113 2578.43 2578.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 800 3.2e-05 1024 90 475 542720 54.4316 26.9005 269.218 838.576 1189.32 1189.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1900 0.000256 512 300 575 71680 2.21331 1.71574 18.8747 90.3498 113.252 113.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 0.000512 512 220 325 32000 1.14947 0.817152 5.03773 26.0201 33.1213 33.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 810 0.001024 4096 210 2575 13760 2.70435 104.795 104.144 211.689 211.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1720 0.001024 512 240 200 17920 0.362528 1.40643 13.1862 14.998 15.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1930 0.000128 1024 80 750 153120 6.84666 84.4861 209.57 300.962 301.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 0.000128 1024 160 650 122880 13.1448 6.8055 77.217 206.49 303.814 303.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1340 0.001024 512 130 150 17920 0.362496 1.02941 19.7386 21.1723 21.2318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 3.2e-05 1024 430 450 430080 74.8645 26.8841 203.295 838.558 1143.82 1143.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 0.000128 2048 110 6750 150720 14.392 1506.91 419.432 1940.79 1940.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 800 3.2e-05 1024 90 475 540672 54.5838 26.8854 464.651 836.546 1382.86 1383.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1900 0.000256 512 300 575 72192 2.22403 1.728 32.8059 90.4987 127.357 127.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 0.000512 512 220 325 32256 1.15907 0.827392 8.71155 26.2163 37.0119 37.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 810 0.001024 4096 210 2575 13920 2.71322 182.855 104.573 290.187 290.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1720 0.001024 512 240 200 18048 0.362496 2.41459 13.2201 16.0384 16.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1930 0.000128 1024 80 750 153312 6.85056 146.16 209.592 362.662 362.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 0.000128 1024 160 650 125952 13.1478 6.83027 136.349 208.314 364.794 364.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1340 0.001024 512 130 150 18048 0.36 1.8024 19.9207 22.1254 22.1798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 3.2e-05 1024 430 450 430080 74.0022 26.741 351.924 832.928 1285.81 1285.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 0.000128 2048 110 6750 150720 14.4344 2599.95 418.949 3033.38 3033.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 800 3.2e-05 1024 90 475 534528 54.8328 26.7492 308.445 832.31 1222.53 1222.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1900 0.000256 512 300 575 71424 2.22749 1.72269 21.8444 89.946 115.842 115.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 0.000512 512 220 325 31488 1.16122 0.82288 5.86614 26.0155 33.965 34.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 810 0.001024 4096 210 2575 13824 2.71219 122.321 104.549 229.629 229.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1720 0.001024 512 240 200 17856 0.362496 1.57082 13.1523 15.1283 15.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1930 0.000128 1024 80 750 153216 6.85274 97.9523 209.537 314.407 314.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 0.000128 1024 160 650 122880 13.1688 6.80352 89.6067 206.332 316.071 316.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1340 0.001024 512 130 150 17856 0.36192 1.26157 20.7592 22.4259 22.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 3.2e-05 1024 430 450 417792 74.7613 26.4387 229.587 824.068 1155.07 1155.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 0.000128 2048 110 6750 150528 14.3909 1751.61 418.595 2184.64 2184.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 800 3.2e-05 1024 90 475 540800 54.9282 26.9695 463.377 837.813 1383.29 1383.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1900 0.000256 512 300 575 72000 2.24531 1.73261 32.8699 90.5789 127.525 127.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 0.000512 512 220 325 32400 1.16326 0.829024 8.72621 26.2587 37.0774 37.1693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 810 0.001024 4096 210 2575 13900 2.71104 183.006 104.588 290.349 290.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1720 0.001024 512 240 200 18000 0.3624 2.41926 13.2047 16.0289 16.0846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1930 0.000128 1024 80 750 153300 6.8536 145.887 209.777 362.578 362.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 0.000128 1024 160 650 124800 13.3147 6.84646 134.983 208.602 363.899 364.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1340 0.001024 512 130 150 18100 0.362304 1.81248 21.0302 23.2492 23.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 3.2e-05 1024 430 450 428800 74.5367 26.8195 349.85 833.5 1284.92 1285.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 0.000128 2048 110 6750 150700 14.5253 2602.37 419.359 3036.3 3036.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 800 3.2e-05 1024 90 475 537600 54.5931 26.8182 309.914 833.651 1225.17 1225.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1900 0.000256 512 300 575 71200 2.23581 1.72925 21.8816 90.0355 115.981 116.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 0.000512 512 220 325 32000 1.15286 0.81776 5.9321 26.0501 34.0515 34.1432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 810 0.001024 4096 210 2575 13800 2.71702 123.264 104.589 230.612 230.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1720 0.001024 512 240 200 17800 0.362208 1.62976 13.1323 15.165 15.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1930 0.000128 1024 80 750 153200 6.85466 97.9522 209.773 314.645 314.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 0.000128 1024 160 650 121600 13.3053 6.8153 89.1387 206.585 315.999 316.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1340 0.001024 512 130 150 18000 0.362496 1.24438 19.8271 21.4744 21.5316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 3.2e-05 1024 430 450 422400 74.1142 26.4994 232.148 825.061 1158.03 1158.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 0.000128 2048 110 6750 150600 14.3831 1740.49 419.686 2174.61 2174.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 800 3.2e-05 1024 90 475 541184 54.5773 26.9102 452.894 836.506 1371.08 1371.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1900 0.000256 512 300 575 72128 2.23002 1.73261 31.5893 90.5038 126.157 126.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 0.000512 512 220 325 31808 1.15658 0.821248 8.41574 26.0596 36.5527 36.6469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 810 0.001024 4096 210 2575 13888 2.7136 176.994 104.488 284.238 284.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1720 0.001024 512 240 200 18032 0.364544 2.27629 13.2189 15.9019 15.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1930 0.000128 1024 80 750 153216 6.85453 142.012 209.48 358.41 358.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 0.000128 1024 160 650 125440 13.3063 6.83686 132.139 209.358 361.796 361.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1340 0.001024 512 130 150 18032 0.360448 1.77834 20.0065 22.1876 22.2432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 3.2e-05 1024 430 450 430080 74.9847 26.8939 342.929 836.492 1281.51 1281.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 0.000128 2048 110 6750 150752 14.3906 2525.81 419.08 2959.33 2959.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 800 3.2e-05 1024 90 475 537600 55.0558 26.882 295.647 836.754 1214.54 1214.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1900 0.000256 512 300 575 70784 2.21494 1.71232 20.5778 89.9906 114.593 114.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 0.000512 512 220 325 31360 1.16832 0.825408 5.59578 26.1365 33.826 33.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 810 0.001024 4096 210 2575 13664 2.69677 114.575 103.899 221.218 221.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1720 0.001024 512 240 200 17920 0.363168 1.56573 13.2232 15.1939 15.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1930 0.000128 1024 80 750 152992 6.84733 93.4087 209.353 309.67 309.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 0.000128 1024 160 650 121856 13.3156 6.81366 84.3684 207.131 311.783 311.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1340 0.001024 512 130 150 17920 0.363424 1.22266 20.8686 22.4968 22.5505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 3.2e-05 1024 430 450 415744 75.415 26.5196 217.799 827.339 1147.29 1147.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 0.000128 2048 110 6750 150528 14.4199 1650.55 418.869 2083.89 2083.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 800 3.2e-05 1024 90 475 537600 54.8968 26.8836 436.152 834.357 1352.48 1352.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1900 0.000256 512 300 575 72000 2.23053 1.72925 30.8591 90.1898 125.11 125.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 0.000512 512 220 325 32160 1.16867 0.830944 8.12803 26.2937 36.5191 36.6125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 810 0.001024 4096 210 2575 13920 2.71754 171.344 104.687 278.791 278.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1720 0.001024 512 240 200 18000 0.362496 2.22157 13.2035 15.8299 15.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1930 0.000128 1024 80 750 153240 6.85171 137.885 209.494 354.293 354.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 0.000128 1024 160 650 124800 13.3288 6.84253 127.394 208.833 356.551 356.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1340 0.001024 512 130 150 18000 0.360256 1.71149 20.9584 23.071 23.1223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 3.2e-05 1024 430 450 430080 74.6263 26.8679 332.364 834.544 1268.61 1268.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 0.000128 2048 110 6750 150720 14.3788 2443.54 418.955 2876.92 2876.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 800 3.2e-05 1024 90 475 537600 54.8553 26.8602 289.116 834.763 1205.79 1205.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1900 0.000256 512 300 575 72000 2.2336 1.72851 20.5925 90.2808 114.935 115.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 0.000512 512 220 325 31680 1.15818 0.821504 5.4081 26.057 33.5449 33.6397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 810 0.001024 4096 210 2575 13680 2.70307 111.352 104.077 218.176 218.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1720 0.001024 512 240 200 17760 0.362176 1.48051 13.1253 15.0101 15.0672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1930 0.000128 1024 80 750 153120 6.84688 91.3039 209.559 307.772 307.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 0.000128 1024 160 650 122880 13.1826 6.8055 83.3278 206.481 309.955 310.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1340 0.001024 512 130 150 17760 0.356768 1.14906 20.7311 22.2783 22.3314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 3.2e-05 1024 430 450 414720 75.2777 26.472 212.569 824.462 1138.99 1139.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 0.000128 2048 110 6750 150480 14.377 1622.4 418.766 2055.59 2055.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 800 3.2e-05 1024 90 475 540672 54.3884 26.837 417.943 835.098 1334.46 1334.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1900 0.000256 512 300 575 71680 2.22966 1.72762 29.375 90.3212 123.753 123.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 0.000512 512 220 325 32256 1.16595 0.832832 7.92678 26.3173 36.3453 36.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 810 0.001024 4096 210 2575 13824 2.70336 163.134 104.229 270.109 270.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1720 0.001024 512 240 200 17920 0.363744 2.1528 13.1525 15.7122 15.7708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1930 0.000128 1024 80 750 153216 6.84442 131.509 209.486 347.901 347.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 910 0.000128 1024 160 650 124928 13.31 6.8321 121.858 209.028 351.183 351.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1340 0.001024 512 130 150 18048 0.36384 1.65299 21.0801 23.1395 23.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 3.2e-05 1024 430 450 425984 75.2227 26.8192 314.022 835.085 1251.37 1251.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 0.000128 2048 110 6750 150656 14.4118 2328.69 418.832 2761.99 2762.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 800 3.2e-05 1024 90 475 540672 54.3846 27.0124 294.513 835.312 1211.41 1211.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1900 0.000256 512 300 575 71680 2.23309 1.72646 20.8884 90.4036 115.349 115.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 0.000512 512 220 325 30720 1.15078 0.808192 5.34806 25.721 33.1245 33.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 810 0.001024 4096 210 2575 13568 2.68902 113.442 103.551 219.726 219.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1720 0.001024 512 240 200 17664 0.36096 1.56682 13.067 15.0378 15.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1930 0.000128 1024 80 750 153088 6.8553 92.6055 209.495 309.014 309.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 0.000128 1024 160 650 122880 13.4922 6.83136 84.3592 209.202 314.037 314.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1340 0.001024 512 130 150 17920 0.362496 1.21242 21.0819 22.6995 22.7563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 3.2e-05 1024 430 450 425984 75.2361 26.8246 221.725 835.294 1159.29 1159.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 0.000128 2048 110 6750 150528 14.426 1648.05 419.196 2081.72 2081.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 800 3.2e-05 1024 90 480 542720 55.0117 26.8886 554.084 838.577 1474.77 1474.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1900 0.000256 512 300 576 72064 2.22835 1.70742 21.2104 92.5469 117.793 117.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1130 0.000512 512 220 352 32512 1.15677 0.830528 6.16221 26.285 34.5298 34.6213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 810 0.001024 4096 210 2560 14048 2.71926 119.585 104.848 227.195 227.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1720 0.001024 512 240 224 17920 0.365184 1.71213 13.2207 15.3401 15.3966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1930 0.000128 1024 80 768 153312 6.85235 97.3825 209.791 314.07 314.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 910 0.000128 1024 160 640 124416 13.4171 6.83008 96.1555 209.801 326.362 326.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1340 0.001024 512 130 160 18080 0.363008 2.12947 21.6924 24.2277 24.2831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1160 3.2e-05 1024 430 448 434176 74.9188 26.8745 429.884 838.574 1370.47 1370.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 0.000128 2048 110 6752 150848 14.4282 1707.04 419.529 2141.04 2141.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 800 3.2e-05 1024 90 480 542720 55.0444 26.9023 559.802 838.613 1480.56 1480.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1900 0.000256 512 300 576 71680 2.22867 1.70131 13.9045 91.9388 109.873 109.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1130 0.000512 512 220 352 32512 1.15757 0.831104 4.28582 26.3044 32.678 32.7679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 810 0.001024 4096 210 2560 14016 2.72125 76.8234 104.913 184.508 184.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1720 0.001024 512 240 224 17856 0.36208 2.92701 13.1973 16.5283 16.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1930 0.000128 1024 80 768 153280 6.85456 62.8128 209.792 279.502 279.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 910 0.000128 1024 160 640 123904 13.3915 6.82742 79.1545 209.152 308.685 308.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1340 0.001024 512 130 160 18048 0.366592 2.14426 21.0368 23.5883 23.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1160 3.2e-05 1024 430 448 430080 75.1807 26.8206 425.068 835.857 1363.15 1363.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 0.000128 2048 110 6752 150784 14.4222 1098.55 419.437 1532.45 1532.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 800 3.2e-05 1024 90 480 542720 54.7269 26.9632 315.558 837.928 1235.37 1235.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1900 0.000256 512 300 576 72160 2.23898 1.7329 21.8853 90.9621 116.917 117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 0.000512 512 220 352 32480 1.15712 0.831488 6.09389 26.2456 34.4282 34.5211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 810 0.001024 4096 210 2560 14040 2.71565 122.239 104.76 229.759 229.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1720 0.001024 512 240 224 17920 0.366656 1.76947 13.2117 15.3919 15.4481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1930 0.000128 1024 80 768 153320 6.85885 100.017 209.651 316.589 316.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 0.000128 1024 160 640 124160 13.489 6.84237 88.7072 209.696 318.894 319.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1340 0.001024 512 130 160 18080 0.36432 1.28163 21.3025 22.9892 23.0441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1160 3.2e-05 1024 430 448 435200 74.7039 26.9435 395.647 837.907 1335.42 1335.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 0.000128 2048 110 6752 150840 14.4061 1742.72 419.192 2176.36 2176.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 800 3.2e-05 1024 90 480 542720 54.9951 26.9331 565.031 837.644 1484.81 1484.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1900 0.000256 512 300 576 71680 2.22218 1.70624 14.2442 92.207 110.481 110.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1130 0.000512 512 220 352 32320 1.1576 0.823776 4.3912 26.1543 32.6271 32.7205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 810 0.001024 4096 210 2560 14000 2.7177 78.4693 104.727 185.955 186.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1720 0.001024 512 240 224 17840 0.364544 1.13459 13.1808 14.7212 14.7789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1930 0.000128 1024 80 768 153280 6.85056 64.3092 209.564 280.765 280.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 910 0.000128 1024 160 640 124160 13.4681 6.8649 70.9086 209.614 301.012 301.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1340 0.001024 512 130 160 18000 0.364544 2.21549 21.7414 24.362 24.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1160 3.2e-05 1024 430 448 435200 74.8174 26.915 447.446 837.623 1387.02 1387.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 0.000128 2048 110 6752 150800 14.473 1125.49 419.025 1559.04 1559.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 800 3.2e-05 1024 90 480 542208 54.4556 26.9148 339.483 836.548 1257.6 1257.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1900 0.000256 512 300 576 72000 2.22822 1.7265 24.0635 91.6502 119.772 119.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 0.000512 512 220 352 32448 1.16112 0.831424 6.64208 26.321 35.0566 35.1475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 810 0.001024 4096 210 2560 14016 2.7177 132.118 104.677 239.557 239.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1720 0.001024 512 240 224 17904 0.366208 1.89866 13.2038 15.5122 15.5722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1930 0.000128 1024 80 768 153312 6.85261 108.787 209.65 325.347 325.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 0.000128 1024 160 640 123648 13.4664 6.83802 95.7535 209.31 325.527 325.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1340 0.001024 512 130 160 18048 0.364448 1.37546 21.2312 23.013 23.0708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 3.2e-05 1024 430 448 433152 74.4136 26.9851 258.637 836.567 1196.82 1196.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 0.000128 2048 110 6752 150816 14.4261 1886.69 419.147 2320.31 2320.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 800 3.2e-05 1024 90 480 540672 54.5935 26.88 218.828 837.3 1137.8 1137.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1900 0.000256 512 300 576 71808 2.2304 1.72992 15.593 90.5482 110.199 110.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 0.000512 512 220 352 32256 1.16544 0.82752 4.37034 26.2369 32.6977 32.7886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 810 0.001024 4096 210 2560 13920 2.7136 84.1849 104.512 191.452 191.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1720 0.001024 512 240 224 17856 0.360704 1.27168 13.2153 14.8895 14.9463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1930 0.000128 1024 80 768 153216 6.8535 69.9856 209.754 286.651 286.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 0.000128 1024 160 640 122880 13.3821 6.8256 61.8789 208.518 290.76 290.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1340 0.001024 512 130 160 17952 0.360448 0.897888 20.9862 22.2865 22.3429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1160 3.2e-05 1024 430 448 430080 74.1846 26.7218 396.941 833.151 1331.22 1331.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 0.000128 2048 110 6752 150720 14.3937 1207.19 419.352 1640.98 1641.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 800 3.2e-05 1024 90 480 541184 54.7309 27.0705 337.183 836.635 1255.82 1255.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1900 0.000256 512 300 576 71904 2.23946 1.73034 23.476 91.5292 119.074 119.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 0.000512 512 220 352 32480 1.16323 0.83312 6.60864 26.3272 35.0325 35.1239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 810 0.001024 4096 210 2560 14000 2.71974 130.259 104.632 237.655 237.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1720 0.001024 512 240 224 17920 0.364352 1.8543 13.2204 15.4817 15.5417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1930 0.000128 1024 80 768 153272 6.85603 107.102 209.606 323.623 323.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 0.000128 1024 160 640 123648 13.5033 6.83859 95.2234 209.322 325.047 325.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1340 0.001024 512 130 160 18032 0.363968 1.35997 20.1008 21.8656 21.9235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 3.2e-05 1024 430 448 433664 74.4659 26.9271 257.884 836.545 1196.05 1196.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 0.000128 2048 110 6752 150808 14.5409 1856.47 419.14 2290.21 2290.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 800 3.2e-05 1024 90 480 541184 54.5912 26.9148 218.751 837.216 1137.67 1137.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1900 0.000256 512 300 576 71680 2.23152 1.72672 15.1221 90.5483 109.729 109.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 0.000512 512 220 352 31808 1.15712 0.823296 4.25248 26.0745 32.4057 32.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 810 0.001024 4096 210 2560 13888 2.70931 82.2857 104.409 189.447 189.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1720 0.001024 512 240 224 17808 0.363392 1.24362 13.1916 14.842 14.9007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1930 0.000128 1024 80 768 153216 6.84883 68.1811 209.752 284.841 284.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 0.000128 1024 160 640 123648 13.4765 6.8368 61.1394 209.538 291.148 291.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1340 0.001024 512 130 160 17920 0.362752 0.896768 21.0485 22.3505 22.4056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 3.2e-05 1024 430 448 430080 74.9878 26.8902 165.682 837.207 1104.99 1105.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 0.000128 2048 110 6752 150752 14.3797 1186.46 419.431 1620.32 1620.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 800 3.2e-05 1024 90 480 537600 55.2481 26.9391 181.225 836.372 1099.98 1100.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1900 0.000256 512 300 576 71904 2.24442 1.73021 12.7031 90.5337 107.313 107.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 0.000512 512 220 352 31584 1.15882 0.8192 3.6023 25.9356 31.6132 31.7069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 810 0.001024 4096 210 2560 13776 2.69722 67.3526 103.988 174.083 174.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1720 0.001024 512 240 224 17808 0.365216 1.02195 13.217 14.6457 14.7043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1930 0.000128 1024 80 768 153048 6.84842 56.1208 209.367 272.398 272.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 0.000128 1024 160 640 123648 13.5093 6.84442 50.5775 209.383 280.47 280.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1340 0.001024 512 130 160 17808 0.361728 0.759744 20.9986 22.1613 22.2208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1160 3.2e-05 1024 430 448 430080 75.342 26.923 376.738 836.499 1315.72 1315.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 0.000128 2048 110 6752 150696 14.3654 972.413 418.972 1405.8 1405.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 800 3.2e-05 1024 90 480 542720 54.5196 26.8951 343.778 837.832 1263.23 1263.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1900 0.000256 512 300 576 71680 2.22995 1.72346 23.5919 90.5055 118.148 118.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 0.000512 512 220 352 32512 1.15853 0.831488 6.69661 26.2872 35.0759 35.1698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 810 0.001024 4096 210 2560 14016 2.71565 128.899 104.747 236.406 236.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1720 0.001024 512 240 224 17856 0.362784 1.90096 13.1813 15.4888 15.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1930 0.000128 1024 80 768 153280 6.8617 107.699 209.598 324.23 324.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 0.000128 1024 160 640 123904 13.3839 6.82822 96.5672 208.964 325.901 326.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1340 0.001024 512 130 160 18048 0.36336 1.39254 21.1809 22.9809 23.0393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 3.2e-05 1024 430 448 430080 74.5944 26.822 259.225 835.061 1195.92 1196.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 0.000128 2048 110 6752 150784 14.5039 1796.6 419.043 2230.19 2230.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 800 3.2e-05 1024 90 480 540672 54.3574 26.8449 234.417 834.944 1150.76 1150.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1900 0.000256 512 300 576 71680 2.23437 1.72614 16.0257 90.3045 110.389 110.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 0.000512 512 220 352 32256 1.16371 0.833952 4.5985 26.3157 33.0142 33.1072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 810 0.001024 4096 210 2560 13952 2.72173 84.9316 104.73 192.427 192.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1720 0.001024 512 240 224 17792 0.364544 1.3455 13.1769 14.9281 14.9869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1930 0.000128 1024 80 768 153216 6.85814 72.2067 209.537 288.661 288.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 0.000128 1024 160 640 122880 13.454 6.83213 64.9563 208.99 294.388 294.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1340 0.001024 512 130 160 17920 0.361248 0.987936 19.9932 21.3855 21.4426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 3.2e-05 1024 430 448 425984 75.2065 27.2641 174.097 834.916 1111.7 1111.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 0.000128 2048 110 6752 150656 14.4404 1146.76 418.756 1580.01 1580.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 800 3.2e-05 1024 90 480 534528 54.8194 26.7456 193.521 833.258 1108.53 1108.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1900 0.000256 512 300 576 71424 2.22806 1.72227 13.397 90.008 107.453 107.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 0.000512 512 220 352 31488 1.16032 0.821312 3.76506 26.0425 31.891 31.9813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 810 0.001024 4096 210 2560 13824 2.70598 70.2862 104.483 177.521 177.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1720 0.001024 512 240 224 17664 0.360448 1.13229 13.1537 14.6869 14.7433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1930 0.000128 1024 80 768 153024 6.85194 59.9021 209.592 276.405 276.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 0.000128 1024 160 640 119808 13.4193 6.8063 53.169 206.557 280.105 280.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1340 0.001024 512 130 160 17856 0.360448 0.81088 20.8315 22.0452 22.1026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 3.2e-05 1024 430 448 417792 74.7821 26.4332 142.476 824.951 1068.86 1069.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 0.000128 2048 110 6752 150528 14.3647 956.731 419.047 1390.19 1390.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 800 3.2e-05 1024 90 480 541440 54.847 26.9926 486.231 837.482 1405.76 1405.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1900 0.000256 512 300 576 72000 2.24544 1.73085 34.1013 90.5876 128.767 128.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 0.000512 512 220 352 32256 1.16522 0.82944 9.47162 26.2668 37.8302 37.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 810 0.001024 4096 210 2560 13968 2.71885 187.883 104.53 295.175 295.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1720 0.001024 512 240 224 17856 0.36352 2.68902 13.1849 16.2807 16.3393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1930 0.000128 1024 80 768 153288 6.85267 155.058 209.615 371.591 371.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 0.000128 1024 160 640 123264 13.4571 6.83808 137.235 208.792 366.483 366.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1340 0.001024 512 130 160 18000 0.360576 1.9696 19.939 22.3113 22.3708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 3.2e-05 1024 430 448 433152 74.1268 26.8657 371.027 834.375 1306.61 1306.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 0.000128 2048 110 6752 150768 14.3732 2673.56 419.007 3106.99 3107.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 800 3.2e-05 1024 90 480 539136 54.5349 26.8599 305.517 835.297 1222.41 1222.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1900 0.000256 512 300 576 71424 2.23037 1.72448 22.0813 90.2556 116.392 116.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 0.000512 512 220 352 31680 1.16435 0.824512 6.14886 26.1426 34.3751 34.4717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 810 0.001024 4096 210 2560 13824 2.70358 118.422 104.243 225.412 225.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1720 0.001024 512 240 224 17712 0.36032 1.74899 13.148 15.3019 15.3581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1930 0.000128 1024 80 768 153216 6.8543 97.6824 209.814 314.412 314.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 0.000128 1024 160 640 122112 13.3446 6.81901 85.6871 207.545 313.549 313.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1340 0.001024 512 130 160 17856 0.360384 1.32406 20.8416 22.5684 22.6234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 3.2e-05 1024 430 448 423936 74.4137 27.0592 229.536 829.098 1160.32 1160.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 0.000128 2048 110 6752 150624 14.3678 1698.06 419.229 2131.71 2131.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 800 3.2e-05 1024 90 480 539136 54.6351 26.8844 250.889 834.731 1167.33 1167.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1900 0.000256 512 300 576 71712 2.24208 1.72883 18.5441 72.5661 95.1782 95.2646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 0.000512 512 220 352 31104 1.15744 0.809888 5.12813 25.7868 32.9825 33.0732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 810 0.001024 4096 210 2560 13824 2.71565 97.3987 104.562 204.718 204.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1720 0.001024 512 240 224 17712 0.362176 1.49299 13.1889 15.0887 15.1443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1930 0.000128 1024 80 768 153144 6.85229 81.0363 209.649 297.599 297.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 0.000128 1024 160 640 120960 13.6497 6.84384 70.7416 209.025 300.419 300.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1340 0.001024 512 130 160 17712 0.359392 1.12179 19.9188 21.4429 21.5004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1160 3.2e-05 1024 430 448 428544 74.9546 26.8722 192.546 834.704 1129.29 1129.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 0.000128 2048 110 6752 150552 14.3743 1399.97 418.893 1833.29 1833.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 800 3.2e-05 1024 90 480 542720 54.5216 26.9351 451.792 838.602 1372.05 1372.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1900 0.000256 512 300 576 71680 2.22221 1.72749 32.0423 90.5169 126.609 126.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 0.000512 512 220 352 32320 1.15549 0.8256 8.97664 26.1836 37.2438 37.3375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 810 0.001024 4096 210 2560 14000 2.72352 175.798 104.835 283.398 283.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1720 0.001024 512 240 224 17840 0.3624 2.51923 13.1925 16.1164 16.1713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1930 0.000128 1024 80 768 153280 6.85203 143.727 209.791 360.432 360.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 0.000128 1024 160 640 124160 13.4546 6.84362 128.14 209.838 358.432 358.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1340 0.001024 512 130 160 18000 0.363584 1.85194 21.123 23.3795 23.4364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1160 3.2e-05 1024 430 448 435200 74.2726 26.9233 345.408 838.532 1285.35 1285.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 0.000128 2048 110 6752 150800 14.3669 2507.53 419.473 2941.42 2941.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 800 3.2e-05 1024 90 480 542720 54.3756 26.8958 303.381 838.758 1223.6 1223.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1900 0.000256 512 300 576 71040 2.22064 1.71802 21.3296 90.4673 115.833 115.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 0.000512 512 220 352 32000 1.15008 0.8192 6.06826 26.0244 34.1603 34.2542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 810 0.001024 4096 210 2560 13920 2.71606 118.522 104.842 226.126 226.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1720 0.001024 512 240 224 17760 0.361376 1.7511 13.1901 15.3463 15.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1930 0.000128 1024 80 768 153120 6.84864 96.2273 209.709 312.848 312.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 0.000128 1024 160 640 120320 13.3504 6.7952 83.9194 206.534 310.759 310.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1340 0.001024 512 130 160 17920 0.362304 1.31104 19.8042 21.5201 21.5781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 3.2e-05 1024 430 448 430080 74.9039 26.8894 229.329 838.731 1170.06 1170.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 0.000128 2048 110 6752 150720 14.3735 1674.18 419.522 2108.13 2108.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 800 3.2e-05 1024 90 480 537600 54.8144 26.8593 251.494 835.435 1168.79 1168.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1900 0.000256 512 300 576 71040 2.23648 1.73008 18.1136 75.8051 97.9847 98.0685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 0.000512 512 220 352 31680 1.15872 0.82192 5.13894 26.0775 33.2993 33.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 810 0.001024 4096 210 2560 13680 2.69798 97.8985 103.992 204.631 204.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1720 0.001024 512 240 224 17520 0.35856 1.45254 13.0855 14.9402 14.9993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1930 0.000128 1024 80 768 153120 6.85683 80.9389 209.819 297.675 297.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 0.000128 1024 160 640 119040 13.4716 6.8104 69.8713 206.643 296.955 297.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1340 0.001024 512 130 160 17760 0.362496 1.09158 19.7445 21.2425 21.2986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 3.2e-05 1024 430 448 414720 75.2517 26.4751 186.355 825.105 1113.4 1113.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 0.000128 2048 110 6752 150480 14.3786 1406.56 419.088 1840.07 1840.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 3.2e-05 1024 90 480 540672 54.5731 26.8782 429.561 836.776 1347.98 1348.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1900 0.000256 512 300 576 71808 2.23091 1.72854 30.3613 90.5154 124.934 125.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 0.000512 512 220 352 32256 1.15789 0.827392 8.45232 26.2203 36.7555 36.8436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 810 0.001024 4096 210 2560 13920 2.71123 165.193 104.417 272.363 272.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1720 0.001024 512 240 224 17856 0.362432 2.43917 13.2053 16.0488 16.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1930 0.000128 1024 80 768 153216 6.8552 137.017 209.58 353.514 353.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 0.000128 1024 160 640 122880 13.3754 6.82387 120.762 208.347 349.462 349.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1340 0.001024 512 130 160 17952 0.360544 1.72298 20.9701 23.0997 23.1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 3.2e-05 1024 430 448 430080 73.9971 26.7326 326.006 832.488 1259.44 1259.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 0.000128 2048 110 6752 150720 14.3666 2374.92 419.011 2808.34 2808.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 800 3.2e-05 1024 90 480 534528 54.831 26.8738 276.032 833.209 1191.14 1191.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1900 0.000256 512 300 576 71424 2.22573 1.72237 19.8757 90.0034 113.927 114.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 0.000512 512 220 352 31488 1.16122 0.819008 5.45309 26.0454 33.5759 33.6691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 810 0.001024 4096 210 2560 13824 2.71056 107.111 104.495 214.359 214.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1720 0.001024 512 240 224 17664 0.360448 1.59949 13.1462 15.1477 15.2064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1930 0.000128 1024 80 768 153024 6.84778 88.6743 209.598 305.179 305.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 0.000128 1024 160 640 119808 13.4061 6.79747 77.0839 206.557 304.002 304.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1340 0.001024 512 130 160 17856 0.362176 1.1264 20.8333 22.3666 22.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 3.2e-05 1024 430 448 417792 74.75 26.4362 205.716 825.296 1132.41 1132.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 0.000128 2048 110 6752 150528 14.3612 1551.36 419.046 1984.82 1984.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 800 3.2e-05 1024 90 480 534528 54.0877 27.0861 239.976 828.367 1149.71 1149.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1900 0.000256 512 300 576 70272 2.22496 1.71622 16.9995 72.62 93.6623 93.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 0.000512 512 220 352 31104 1.15126 0.814592 4.95446 25.8201 32.8419 32.9324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 810 0.001024 4096 210 2560 13536 2.68637 91.5342 103.353 197.617 197.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1720 0.001024 512 240 224 17568 0.361376 1.46019 13.1305 14.9963 15.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1930 0.000128 1024 80 768 152928 6.97552 77.3693 209.371 293.777 293.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 0.000128 1024 160 640 119808 13.205 6.77562 67.4153 204.393 291.947 292.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1340 0.001024 512 130 160 17568 0.3584 1.04653 19.4455 20.8951 20.9533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 3.2e-05 1024 430 448 405504 75.3206 27.6431 174.454 815.94 1093.57 1093.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 0.000128 2048 110 6752 150336 14.3685 1333.52 418.334 1766.27 1766.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 800 3.2e-05 1024 90 480 540800 54.9176 26.9692 422.205 837.726 1342.01 1342.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1900 0.000256 512 300 576 72000 2.2447 1.73475 30.0869 90.5761 124.74 124.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 0.000512 512 220 352 32400 1.16467 0.82944 8.42698 26.2492 36.7696 36.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 810 0.001024 4096 210 2560 14000 2.7232 163.746 104.945 271.456 271.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1720 0.001024 512 240 224 17800 0.36272 2.39459 13.178 15.9769 16.0317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1930 0.000128 1024 80 768 153200 6.85437 134.641 209.713 351.268 351.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 0.000128 1024 160 640 123200 13.4374 6.8487 119.343 208.579 348.361 348.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1340 0.001024 512 130 160 18000 0.362208 1.76157 21.0194 23.1844 23.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 3.2e-05 1024 430 448 428800 74.5336 26.8228 319.108 833.416 1254.09 1254.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 0.000128 2048 110 6752 150700 14.4481 2327.55 419.26 2761.31 2761.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 800 3.2e-05 1024 90 480 537600 54.6096 26.8163 291.214 833.548 1206.39 1206.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1900 0.000256 512 300 576 71200 2.23846 1.72643 20.9171 90.0264 115.01 115.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 0.000512 512 220 352 32000 1.1567 0.820736 5.82656 26.0479 33.9479 34.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 810 0.001024 4096 210 2560 13800 2.70909 112.798 104.405 219.954 220.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1720 0.001024 512 240 224 17600 0.360448 1.71232 13.1102 15.2266 15.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1930 0.000128 1024 80 768 153000 6.84768 93.2791 209.577 309.765 309.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 0.000128 1024 160 640 121600 13.314 6.81658 81.874 206.565 308.724 308.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1340 0.001024 512 130 160 17800 0.36048 1.22266 19.7501 21.3767 21.4323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 3.2e-05 1024 430 448 422400 74.1296 26.5011 218.492 824.95 1144.29 1144.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 0.000128 2048 110 6752 150600 14.4776 1623.71 419.258 2057.49 2057.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 800 3.2e-05 1024 90 480 537600 55.2739 26.9763 243.772 837.902 1164.12 1164.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1900 0.000256 512 300 576 70800 2.22118 1.71334 17.4259 89.9353 111.393 111.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 0.000512 512 220 352 31200 1.17638 0.820704 4.95478 26.1135 33.1647 33.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 810 0.001024 4096 210 2560 13800 2.72352 94.3382 104.934 202.039 202.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1720 0.001024 512 240 224 17400 0.358304 1.32883 13.0396 14.7669 14.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1930 0.000128 1024 80 768 153000 6.84659 77.8891 209.692 294.487 294.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 0.000128 1024 160 640 120000 13.4777 6.82598 67.8124 206.681 294.954 295.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1340 0.001024 512 130 160 17700 0.362496 1.11821 20.7997 22.3226 22.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1160 3.2e-05 1024 430 448 422400 74.1849 26.5175 183.058 825.009 1108.98 1109.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 0.000128 2048 110 6752 150300 14.3278 1344.08 418.683 1777.13 1777.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 800 3.2e-05 1024 90 480 541184 54.6222 26.9087 409.225 836.311 1327.27 1327.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1900 0.000256 512 300 576 71680 2.23846 1.72995 28.9784 90.5017 123.555 123.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 0.000512 512 220 352 31808 1.15715 0.821248 8.07821 26.0517 36.2087 36.3082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 810 0.001024 4096 210 2560 13888 2.70746 158.277 104.29 265.317 265.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1720 0.001024 512 240 224 17808 0.362496 2.31834 13.177 15.8996 15.9582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1930 0.000128 1024 80 768 153216 6.85414 130.148 209.52 346.585 346.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 0.000128 1024 160 640 123648 13.455 6.84109 115.86 209.311 345.626 345.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1340 0.001024 512 130 160 17920 0.362496 1.64842 19.9821 22.0347 22.0952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1160 3.2e-05 1024 430 448 430080 74.9852 26.8898 309.574 836.292 1247.97 1248.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 0.000128 2048 110 6752 150752 14.4544 2284.77 418.976 2718.24 2718.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 800 3.2e-05 1024 90 480 537600 55.0698 26.8882 284.3 837.373 1203.83 1203.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1900 0.000256 512 300 576 70784 2.21232 1.7104 20.1279 90.0243 114.178 114.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 0.000512 512 220 352 31360 1.16941 0.826688 5.7168 26.1499 33.9582 34.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 810 0.001024 4096 210 2560 13664 2.69629 109.213 103.809 215.76 215.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1720 0.001024 512 240 224 17696 0.364544 1.67629 13.1904 15.2731 15.3311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1930 0.000128 1024 80 768 152992 6.84867 90.9251 209.599 307.433 307.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 0.000128 1024 160 640 121856 13.3252 6.81366 79.9477 207.285 307.526 307.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1340 0.001024 512 130 160 17696 0.362496 1.156 20.7853 22.3464 22.4048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 3.2e-05 1024 430 448 415744 75.4087 26.5182 210.082 827.731 1139.95 1140.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 0.000128 2048 110 6752 150528 14.371 1595.9 419.128 2029.45 2029.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 800 3.2e-05 1024 90 480 537600 55.1995 26.9194 235.423 836.661 1154.4 1154.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1900 0.000256 512 300 576 69888 2.21437 1.70323 16.5668 89.7533 110.337 110.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 0.000512 512 220 352 30912 1.14307 0.802816 4.70275 25.598 32.3458 32.4363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 810 0.001024 4096 210 2560 13440 2.67846 89.0307 103.11 194.865 194.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1720 0.001024 512 240 224 17472 0.360448 1.41558 13.1012 14.9199 14.9782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1930 0.000128 1024 80 768 152880 6.85402 75.1959 209.383 291.493 291.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 0.000128 1024 160 640 123648 13.4984 6.84429 67.6077 209.621 297.726 297.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1340 0.001024 512 130 160 17472 0.356352 0.956416 20.9267 22.2799 22.3374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 3.2e-05 1024 430 448 430080 75.0589 26.9046 179.93 836.652 1118.76 1118.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 0.000128 2048 110 6752 150528 14.3667 1305.15 419.002 1738.57 1738.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 800 3.2e-05 1024 90 480 537600 54.9117 26.8812 396.356 834.483 1312.83 1312.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1900 0.000256 512 300 576 71520 2.23683 1.72995 28.1463 90.1937 122.407 122.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 0.000512 512 220 352 32160 1.16563 0.8296 7.89971 26.2974 36.2906 36.3807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 810 0.001024 4096 210 2560 13920 2.70922 156.754 104.532 264.038 264.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1720 0.001024 512 240 224 17760 0.361184 2.29338 13.1533 15.8516 15.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1930 0.000128 1024 80 768 153240 6.85302 126.705 209.619 343.237 343.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 0.000128 1024 160 640 122880 13.4808 6.84237 112.005 208.866 341.35 341.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1340 0.001024 512 130 160 18000 0.363072 1.71552 19.9741 22.0944 22.1512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 3.2e-05 1024 430 448 430080 74.6032 26.8616 300.873 834.461 1237.01 1237.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 0.000128 2048 110 6752 150720 14.4097 2230.45 419.043 2663.95 2664.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 800 3.2e-05 1024 90 480 537600 54.8725 26.8618 286.839 835.325 1204.1 1204.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1900 0.000256 512 300 576 71040 2.23702 1.72739 20.4605 90.3132 114.839 114.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 0.000512 512 220 352 31680 1.15958 0.820224 5.7575 26.0785 33.9147 34.0089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 810 0.001024 4096 210 2560 13680 2.69907 110.141 103.983 216.867 216.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1720 0.001024 512 240 224 17520 0.360384 1.64672 13.0829 15.1345 15.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1930 0.000128 1024 80 768 153120 6.85517 92.0395 209.793 308.75 308.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 0.000128 1024 160 640 119040 13.4866 6.81114 79.1587 206.617 306.235 306.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1340 0.001024 512 130 160 17760 0.361568 1.23763 20.8011 22.4436 22.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 3.2e-05 1024 430 448 414720 75.2711 26.6457 212.153 824.999 1139.28 1139.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 0.000128 2048 110 6752 150480 14.3606 1589.06 419.052 2022.52 2022.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 800 3.2e-05 1024 90 480 529920 55.7153 26.9001 234.039 834.913 1151.77 1151.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1900 0.000256 512 300 576 70560 2.25693 1.73075 16.8564 90.3578 111.302 111.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 0.000512 512 220 352 30240 1.14723 0.799232 4.61021 25.4946 32.1538 32.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 810 0.001024 4096 210 2560 13680 2.71286 91.1831 104.556 198.495 198.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1720 0.001024 512 240 224 17280 0.35904 1.29968 12.9925 14.6942 14.7502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1930 0.000128 1024 80 768 153000 6.85677 75.956 209.649 292.521 292.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 0.000128 1024 160 640 120960 13.6865 6.92429 66.6262 209.213 296.609 296.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1340 0.001024 512 130 160 17640 0.363776 1.02653 21.017 22.4483 22.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 3.2e-05 1024 430 448 414720 77.0968 26.8771 175.119 834.902 1114.21 1114.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 0.000128 2048 110 6752 150480 14.3653 1317.51 419.083 1751 1751.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 800 3.2e-05 1024 90 480 540672 54.3911 26.8427 405.239 835.269 1321.94 1322.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1900 0.000256 512 300 576 71680 2.22822 1.72803 28.6521 91.3871 124.098 124.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 0.000512 512 220 352 32256 1.16822 0.835008 7.99443 26.3296 36.4275 36.5226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 810 0.001024 4096 210 2560 13952 2.72006 156.949 104.761 264.475 264.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1720 0.001024 512 240 224 17792 0.364256 2.30349 13.1842 15.8925 15.9515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1930 0.000128 1024 80 768 153216 6.85664 129.078 209.624 345.62 345.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 0.000128 1024 160 640 122880 13.4661 6.83398 114.19 209.073 343.721 343.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1340 0.001024 512 130 160 17920 0.360896 1.6896 19.9984 22.0925 22.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 3.2e-05 1024 430 448 425984 75.2256 26.8206 304.397 835.257 1241.92 1242.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 0.000128 2048 110 6752 150656 14.3887 2237.75 418.916 2671.11 2671.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 800 3.2e-05 1024 90 480 540672 54.4106 26.8472 275.457 836.131 1193.04 1193.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1900 0.000256 512 300 576 71680 2.23424 1.72851 19.6804 90.4468 114.189 114.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 0.000512 512 220 352 30720 1.14909 0.810112 5.38128 25.7466 33.1815 33.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 810 0.001024 4096 210 2560 13824 2.7152 105.371 104.853 212.983 213.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1720 0.001024 512 240 224 17664 0.360384 1.6264 13.1945 15.2244 15.2825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1930 0.000128 1024 80 768 153088 7.11782 87.5316 209.789 304.5 304.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 0.000128 1024 160 640 122880 13.4991 6.83437 77.9728 209.408 307.869 307.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1340 0.001024 512 130 160 17664 0.362496 1.21312 20.9762 22.5937 22.6529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 3.2e-05 1024 430 448 425984 75.2249 26.8344 206.971 836.121 1145.36 1145.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 0.000128 2048 110 6752 150528 14.4397 1513.72 419.262 1947.47 1947.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 800 3.2e-05 1024 90 480 528384 54.4011 26.4582 241.186 825.294 1147.54 1147.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1900 0.000256 512 300 576 70656 2.21814 1.71008 17.4004 89.9884 111.417 111.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 0.000512 512 220 352 30720 1.1713 0.825696 4.86662 26.1799 33.1435 33.2371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 810 0.001024 4096 210 2560 13440 2.68688 93.6442 103.478 199.851 199.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1720 0.001024 512 240 224 17280 0.3584 1.39242 13.019 14.8109 14.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1930 0.000128 1024 80 768 152832 8.59456 78.4466 209.626 296.728 296.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 0.000128 1024 160 640 116736 13.6732 6.80442 66.5268 206.828 293.99 294.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1340 0.001024 512 130 160 17664 0.359616 1.13021 20.8313 22.3644 22.4215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 3.2e-05 1024 430 448 417792 74.7445 26.4664 182.725 825.301 1109.45 1109.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 0.000128 2048 110 6752 150144 14.4345 1367.64 418.574 1800.7 1800.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 800 3.2e-05 1024 90 480 542720 54.8281 27.3997 563.454 837.6 1483.49 1483.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1900 0.000256 512 300 560 71808 2.23098 1.70749 21.1001 91.2346 116.374 116.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1130 0.000512 512 220 360 31744 1.16736 0.831488 6.38787 26.2549 34.7415 34.8359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 810 0.001024 4096 210 2560 14048 2.71645 121.592 104.72 229.075 229.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1720 0.001024 512 240 200 18112 0.364544 1.58176 13.2202 15.2088 15.2658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1930 0.000128 1024 80 760 153344 6.85062 98.1585 209.55 314.604 314.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 910 0.000128 1024 160 640 123904 13.4611 6.82995 99.3407 209.556 329.349 329.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1340 0.001024 512 130 160 18080 0.365536 2.18317 21.769 24.3627 24.4218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1160 3.2e-05 1024 430 440 419840 77.099 26.9009 423.02 837.585 1364.83 1365.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 0.000128 2048 110 6760 150816 14.3955 1732.74 418.959 2166.14 2166.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 800 3.2e-05 1024 90 480 542720 54.9577 26.8923 553.984 838.423 1474.45 1474.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1900 0.000256 512 300 560 71424 2.23082 1.70464 13.7249 92.4141 110.171 110.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1130 0.000512 512 220 360 31744 1.16861 0.82944 4.43162 26.2964 32.8218 32.9139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 810 0.001024 4096 210 2560 14016 2.7137 78.0777 104.969 185.806 185.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1720 0.001024 512 240 200 18048 0.362752 2.74022 13.2104 16.356 16.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1930 0.000128 1024 80 760 153280 6.8471 63.2377 209.701 279.829 279.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 910 0.000128 1024 160 640 122880 13.4833 6.83069 81.7526 209.109 311.333 311.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1340 0.001024 512 130 160 18048 0.366592 2.18022 21.9882 24.5756 24.6333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1160 3.2e-05 1024 430 440 417792 77.1118 26.8218 420.154 835.642 1359.95 1360.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 0.000128 2048 110 6760 150784 14.4233 1117.08 419.973 1551.52 1551.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 800 3.2e-05 1024 90 480 542720 54.6051 26.9666 354.111 838.581 1274.47 1274.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1900 0.000256 512 300 560 71840 2.24346 1.73261 24.0553 90.7137 118.851 118.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 0.000512 512 220 360 31680 1.16714 0.828096 6.9112 26.2718 35.2807 35.3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 810 0.001024 4096 210 2560 14040 2.71827 138.846 104.845 246.453 246.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1720 0.001024 512 240 200 18080 0.364384 1.792 13.2179 15.4168 15.4751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1930 0.000128 1024 80 760 153320 6.85056 111.478 209.769 328.159 328.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 0.000128 1024 160 640 123520 13.5264 6.86141 101.541 209.808 331.898 332.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1340 0.001024 512 130 160 18080 0.363808 1.44179 20.2056 22.0542 22.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1160 3.2e-05 1024 430 440 419840 76.9556 26.9429 423.638 838.564 1366.33 1366.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 0.000128 2048 110 6760 150800 14.4056 1959.34 419.428 2393.22 2393.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 800 3.2e-05 1024 90 480 542720 54.8697 27.3265 623.922 837.659 1543.97 1544.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1900 0.000256 512 300 560 71360 2.22406 1.70189 15.6283 90.9742 110.629 110.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 0.000512 512 220 360 31360 1.16787 0.827584 4.5383 26.1539 32.7853 32.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 810 0.001024 4096 210 2560 14000 2.72 87.6807 104.72 195.164 195.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1720 0.001024 512 240 200 18000 0.362496 1.17318 13.1752 14.7537 14.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1930 0.000128 1024 80 760 153280 6.86899 71.5124 209.531 287.955 288.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 910 0.000128 1024 160 640 122880 13.5562 6.84442 80.9804 209.618 311.155 311.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1340 0.001024 512 130 160 18000 0.36352 2.38227 21.7134 24.5023 24.5589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1160 3.2e-05 1024 430 440 419840 76.8851 26.9189 390.197 837.646 1331.86 1332.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 0.000128 2048 110 6760 150720 14.377 1253.92 418.827 1687.16 1687.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 800 3.2e-05 1024 90 480 537600 55.2191 26.886 615.378 834.416 1532.1 1532.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1900 0.000256 512 300 560 71520 2.2353 1.7064 12.958 90.7905 107.791 107.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1130 0.000512 512 220 360 31680 1.17562 0.82912 4.34278 26.2932 32.7415 32.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 810 0.001024 4096 210 2560 13920 2.71379 71.7844 104.525 179.066 179.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1720 0.001024 512 240 200 18000 0.362688 1.03165 13.2014 14.6401 14.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1930 0.000128 1024 80 760 153240 6.84733 58.7907 209.562 275.244 275.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 910 0.000128 1024 160 640 122880 13.4945 6.84346 70.0877 208.844 299.429 299.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1340 0.001024 512 130 160 18000 0.364544 2.5111 21.5309 24.4486 24.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1160 3.2e-05 1024 430 440 414720 77.481 26.8716 474.65 834.387 1413.61 1413.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 0.000128 2048 110 6760 150720 14.4364 1022.96 419.009 1456.44 1456.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 800 3.2e-05 1024 90 480 542208 54.4632 26.9148 326.646 836.422 1244.64 1244.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1900 0.000256 512 300 560 71616 2.23437 1.72582 22.0713 91.7337 117.866 117.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 0.000512 512 220 360 31872 1.16938 0.832704 6.40301 26.3148 34.8199 34.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 810 0.001024 4096 210 2560 14016 2.71594 127.154 104.655 234.569 234.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1720 0.001024 512 240 200 18096 0.3664 1.63021 13.2214 15.2591 15.3147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1930 0.000128 1024 80 760 153312 6.85466 102.695 209.57 319.182 319.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 0.000128 1024 160 640 123648 13.4518 6.83824 93.3644 209.274 323.091 323.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1340 0.001024 512 130 160 18048 0.362496 1.33696 21.2393 22.9801 23.0367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 3.2e-05 1024 430 440 417792 76.9182 26.898 241.848 836.427 1182.3 1182.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 0.000128 2048 110 6760 150816 14.4791 1817.12 419.427 2251.07 2251.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 800 3.2e-05 1024 90 480 540672 54.5995 26.8734 214.131 837.286 1133.08 1133.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1900 0.000256 512 300 560 71424 2.23712 1.72979 14.6841 90.6217 109.373 109.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 0.000512 512 220 360 31488 1.16899 0.82944 4.29936 26.2396 32.6334 32.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 810 0.001024 4096 210 2560 13920 2.71203 83.0982 104.506 190.361 190.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1720 0.001024 512 240 200 18048 0.362624 1.08909 13.232 14.7259 14.7845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1930 0.000128 1024 80 760 153216 6.84531 67.6075 209.709 284.224 284.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 0.000128 1024 160 640 122880 13.3824 6.8224 61.4261 208.514 290.302 290.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1340 0.001024 512 130 160 17952 0.362912 0.86624 19.9339 21.2076 21.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1160 3.2e-05 1024 430 440 411648 77.0759 26.7252 339.203 833.161 1276.38 1276.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 0.000128 2048 110 6760 150720 14.379 1186.97 419.377 1620.77 1620.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 800 3.2e-05 1024 90 480 539136 54.8329 26.8575 462.082 835.197 1379.17 1379.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1900 0.000256 512 300 560 71424 2.2367 1.72806 12.322 90.4309 106.817 106.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 0.000512 512 220 360 31104 1.16963 0.826912 3.56611 26.1396 31.8038 31.9012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 810 0.001024 4096 210 2560 13824 2.70541 67.7439 104.231 174.725 174.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1720 0.001024 512 240 200 18000 0.366432 0.966656 13.2298 14.6073 14.6643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1930 0.000128 1024 80 760 153216 6.87754 55.8102 209.748 272.483 272.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 0.000128 1024 160 640 122112 13.3498 6.81792 50.3754 207.53 278.239 278.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1340 0.001024 512 130 160 17856 0.36208 2.16474 20.8352 23.4085 23.4663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1160 3.2e-05 1024 430 440 405504 77.4392 26.5789 332.172 828.994 1265.4 1265.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 0.000128 2048 110 6760 150624 14.3972 972.021 419.19 1405.65 1405.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 800 3.2e-05 1024 90 480 541184 54.7078 26.9353 476.673 837.151 1395.67 1395.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1900 0.000256 512 300 560 71680 2.24058 1.7312 31.7238 90.5196 126.318 126.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 0.000512 512 220 360 31808 1.17174 0.835584 9.23312 26.342 37.6808 37.7734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 810 0.001024 4096 210 2560 14000 2.71523 180.617 104.709 288.084 288.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1720 0.001024 512 240 200 18088 0.362912 2.35494 13.2302 15.9897 16.0478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1930 0.000128 1024 80 760 153328 6.85139 149.886 209.788 366.589 366.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 0.000128 1024 160 640 123648 13.4962 6.85824 136.067 209.467 366.043 366.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1340 0.001024 512 130 160 18032 0.36272 1.87469 21.0903 23.3694 23.4269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 3.2e-05 1024 430 440 419328 76.812 26.9296 353.715 837.418 1295.09 1295.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 0.000128 2048 110 6760 150808 14.4004 2590.75 419.459 3024.66 3024.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 800 3.2e-05 1024 90 480 541184 54.571 26.9107 297.826 837.199 1216.69 1216.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1900 0.000256 512 300 560 71680 2.23638 1.72646 20.55 91.7329 116.344 116.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 0.000512 512 220 360 31360 1.16214 0.821888 6.05818 26.076 34.2202 34.3122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 810 0.001024 4096 210 2560 13888 2.71136 113.671 104.402 220.828 220.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1720 0.001024 512 240 200 18032 0.367808 1.49981 13.2302 15.1389 15.1978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1930 0.000128 1024 80 760 153216 6.8513 93.7859 209.703 310.401 310.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 0.000128 1024 160 640 123648 13.4609 6.84547 85.6185 209.546 315.622 315.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1340 0.001024 512 130 160 17920 0.36016 1.24723 21.0451 22.6947 22.7456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 3.2e-05 1024 430 440 415744 77.0537 26.8984 219.202 837.183 1160.55 1160.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 0.000128 2048 110 6760 150752 14.3951 1632.08 419.446 2065.97 2066.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 800 3.2e-05 1024 90 480 537600 55.215 26.9375 242.373 837.338 1162.06 1162.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1900 0.000256 512 300 560 71232 2.2527 1.73104 16.8428 84.4322 105.359 105.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 0.000512 512 220 360 30912 1.16592 0.8192 4.98314 25.965 33.0328 33.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 810 0.001024 4096 210 2560 13776 2.70262 92.0047 104.112 198.862 198.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1720 0.001024 512 240 200 17976 0.364224 1.23501 13.2319 14.8723 14.9299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1930 0.000128 1024 80 760 153216 6.86374 76.2766 209.831 293.034 293.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 0.000128 1024 160 640 123648 13.4916 6.84746 70.1992 209.62 300.315 300.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1340 0.001024 512 130 160 17808 0.360384 1.06701 21.0128 22.4844 22.5403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 3.2e-05 1024 430 440 419328 76.8213 26.9211 181.438 837.266 1122.66 1122.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 0.000128 2048 110 6760 150696 14.3943 1326.01 419.457 1759.9 1759.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 800 3.2e-05 1024 90 480 542720 54.4675 26.8917 443.049 837.803 1362.41 1362.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1900 0.000256 512 300 560 71424 2.22986 1.72563 29.6993 90.5131 124.266 124.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 0.000512 512 220 360 31744 1.16765 0.831488 8.69318 26.2798 37.0692 37.1607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 810 0.001024 4096 210 2560 14016 2.71904 168.63 104.745 276.137 276.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1720 0.001024 512 240 200 18048 0.364608 2.20774 13.1968 15.8116 15.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1930 0.000128 1024 80 760 153280 6.85456 139.494 209.549 355.959 356.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 0.000128 1024 160 640 122880 13.4521 7.19792 125.732 208.954 355.493 355.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1340 0.001024 512 130 160 18048 0.364352 1.78973 21.0952 23.2947 23.3492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 3.2e-05 1024 430 440 417792 76.5467 26.8209 325.916 835.052 1264.55 1264.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 0.000128 2048 110 6760 150784 14.3852 2389.36 419.05 2822.84 2822.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 800 3.2e-05 1024 90 480 540672 54.3737 26.8393 282.685 835.859 1199.96 1200.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1900 0.000256 512 300 560 71168 2.23635 1.72461 19.2756 90.3697 113.704 113.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 0.000512 512 220 360 31744 1.17248 0.831488 5.66189 26.3438 34.1073 34.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 810 0.001024 4096 210 2560 13952 2.7136 105.163 104.841 212.763 212.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1720 0.001024 512 240 200 17920 0.361568 1.48093 13.1642 15.0488 15.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1930 0.000128 1024 80 760 153216 6.85261 87.2032 209.732 303.85 303.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 910 0.000128 1024 160 640 122880 13.466 6.83037 80.2197 209.218 309.888 310.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1340 0.001024 512 130 160 17920 0.361248 1.21837 20.0076 21.6301 21.6876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 3.2e-05 1024 430 440 417792 76.5612 26.8288 206.916 836.125 1146.65 1146.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 0.000128 2048 110 6760 150656 14.3838 1454.76 419.238 1888.43 1888.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 800 3.2e-05 1024 90 480 534528 54.7967 26.7964 227.175 832.638 1141.6 1141.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1900 0.000256 512 300 560 70656 2.22925 1.72067 15.5298 89.9764 109.557 109.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 0.000512 512 220 360 30720 1.16867 0.819872 4.60083 26.0261 32.7152 32.8069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 810 0.001024 4096 210 2560 13824 2.7095 85.5038 104.422 192.678 192.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1720 0.001024 512 240 200 17856 0.362496 1.15894 13.1546 14.7181 14.7775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1930 0.000128 1024 80 760 153024 6.85248 70.9591 209.415 287.286 287.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 0.000128 1024 160 640 119808 13.4179 6.79866 63.3188 206.411 290.103 290.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1340 0.001024 512 130 160 17856 0.362496 0.99568 20.8225 22.2242 22.2822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 3.2e-05 1024 430 440 405504 76.4187 26.4397 162.991 824.38 1090.45 1090.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 0.000128 2048 110 6760 150528 14.3737 1199.71 418.775 1632.9 1632.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 800 3.2e-05 1024 90 480 541440 54.8132 26.9572 449.791 837.487 1369.25 1369.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1900 0.000256 512 300 560 71712 2.24253 1.7305 30.9449 90.5983 125.615 125.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 0.000512 512 220 360 31680 1.16877 0.829024 8.89075 26.265 37.2507 37.3448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 810 0.001024 4096 210 2560 13968 2.71376 173.568 104.53 280.855 280.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1720 0.001024 512 240 200 18072 0.363936 2.29011 13.2197 15.9161 15.9724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1930 0.000128 1024 80 760 153288 6.85203 141.729 209.573 358.213 358.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 0.000128 1024 160 640 123264 13.4617 6.84109 128.115 208.792 357.363 357.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1340 0.001024 512 130 160 18000 0.362496 1.81126 20.9903 23.2062 23.2629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 3.2e-05 1024 430 440 414720 77.0799 26.8643 329.32 834.385 1267.86 1268.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 0.000128 2048 110 6760 150768 14.3796 2483.99 419.035 2917.46 2917.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 800 3.2e-05 1024 90 480 539136 54.5242 26.8481 291.24 835.106 1207.91 1208.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1900 0.000256 512 300 560 71424 2.23562 1.72237 20.142 90.2552 114.455 114.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 0.000512 512 220 360 31104 1.16768 0.824992 5.77594 26.1384 34.0089 34.0993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 810 0.001024 4096 210 2560 13824 2.70214 112.308 104.225 219.278 219.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1720 0.001024 512 240 200 18000 0.363296 1.56058 13.2304 15.1973 15.2562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1930 0.000128 1024 80 760 153216 6.8567 92.2523 209.73 308.905 308.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 0.000128 1024 160 640 122112 13.3534 6.81853 82.972 207.498 310.799 310.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1340 0.001024 512 130 160 17856 0.35856 1.25546 20.8313 22.4891 22.5446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 3.2e-05 1024 430 440 405504 77.0875 26.5848 209.583 828.913 1142.39 1142.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 0.000128 2048 110 6760 150624 14.4113 1607.67 419.148 2041.28 2041.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 800 3.2e-05 1024 90 480 539136 54.6568 26.8785 255.341 834.586 1171.66 1171.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1900 0.000256 512 300 560 70848 2.24646 1.732 17.6482 72.6088 94.3366 94.4216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 0.000512 512 220 360 30240 1.16723 0.8128 5.12698 25.7813 32.9896 33.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 810 0.001024 4096 210 2560 13824 2.71395 99.6888 104.539 206.985 207.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1720 0.001024 512 240 200 17928 0.363424 1.40291 13.2198 15.0287 15.0839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1930 0.000128 1024 80 760 153144 6.87242 81.2288 209.574 297.732 297.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 910 0.000128 1024 160 640 120960 13.6532 6.98131 72.8213 208.988 302.605 302.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1340 0.001024 512 130 160 17712 0.360448 1.04125 20.9717 22.4153 22.4719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1160 3.2e-05 1024 430 440 414720 77.1122 26.8636 189.275 834.581 1128.04 1128.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 0.000128 2048 110 6760 150552 14.4348 1417.3 418.838 1850.61 1850.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 800 3.2e-05 1024 90 480 534528 54.0922 26.6955 227.112 829.122 1137.21 1137.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1900 0.000256 512 300 560 70272 2.22486 1.71446 15.7067 89.4686 109.218 109.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 0.000512 512 220 360 29952 1.16634 0.814368 4.58019 25.8508 32.51 32.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 810 0.001024 4096 210 2560 13536 2.68698 87.0044 103.527 193.26 193.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1720 0.001024 512 240 200 17856 0.364224 1.23485 13.2307 14.8719 14.9299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1930 0.000128 1024 80 760 152928 6.8567 72.2763 209.537 288.731 288.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 0.000128 1024 160 640 119808 13.1958 6.80445 64.4701 204.597 289.221 289.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1340 0.001024 512 130 160 17568 0.358144 0.981216 19.4577 20.8368 20.8978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 3.2e-05 1024 430 440 387072 77.838 26.2425 157.71 816.732 1078.74 1078.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 0.000128 2048 110 6760 150336 14.4161 1263.28 418.765 1696.5 1696.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 800 3.2e-05 1024 90 480 542720 54.5535 26.9434 420.87 838.546 1341.11 1341.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1900 0.000256 512 300 560 71360 2.22774 1.7231 28.821 90.5324 123.402 123.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 0.000512 512 220 360 31360 1.17053 0.827328 8.31539 26.1837 36.5963 36.6858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 810 0.001024 4096 210 2560 14000 2.72326 163.628 104.835 271.229 271.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1720 0.001024 512 240 200 18000 0.364128 2.13568 13.1892 15.7302 15.7886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1930 0.000128 1024 80 760 153280 6.85069 132.758 209.809 349.479 349.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 0.000128 1024 160 640 122880 13.5377 6.84397 119.812 209.838 350.184 350.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1340 0.001024 512 130 160 18000 0.362496 1.75718 21.1228 23.286 23.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 3.2e-05 1024 430 440 419840 76.6954 26.9236 312.04 838.533 1254.41 1254.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 0.000128 2048 110 6760 150720 14.3824 2320.52 419.272 2754.22 2754.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 800 3.2e-05 1024 90 480 542720 54.4422 26.9006 285.37 838.556 1205.48 1205.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1900 0.000256 512 300 560 71040 2.21866 1.71632 19.8273 90.4661 114.328 114.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 0.000512 512 220 360 30720 1.16931 0.818624 5.79146 26.0183 33.897 33.9924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 810 0.001024 4096 210 2560 13920 2.72022 110.979 104.824 218.566 218.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1720 0.001024 512 240 200 17920 0.363616 1.51894 13.187 15.1093 15.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1930 0.000128 1024 80 760 153120 6.85466 90.1693 209.616 306.703 306.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 0.000128 1024 160 640 120320 13.3525 6.8039 80.4233 206.492 307.226 307.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1340 0.001024 512 130 160 17920 0.362496 1.20528 20.8547 22.4628 22.5235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 3.2e-05 1024 430 440 419840 76.5675 26.8934 212.382 838.538 1154.6 1154.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 0.000128 2048 110 6760 150560 14.4035 1582.27 419.026 2015.74 2015.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 800 3.2e-05 1024 90 480 537600 54.8395 26.8579 238.81 834.622 1155.32 1155.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1900 0.000256 512 300 560 71040 2.24083 1.7288 16.6094 90.2777 110.957 111.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 0.000512 512 220 360 30720 1.17146 0.820064 4.76483 26.0514 32.9096 33.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 810 0.001024 4096 210 2560 13680 2.70349 91.5223 103.961 198.229 198.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1720 0.001024 512 240 200 17760 0.361024 1.29024 13.1208 14.8142 14.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1930 0.000128 1024 80 760 153120 6.84646 75.8185 209.572 292.295 292.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 0.000128 1024 160 640 119040 13.4856 6.80963 66.6778 206.444 293.571 293.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1340 0.001024 512 130 160 17760 0.36144 1.07235 20.7901 22.2641 22.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 3.2e-05 1024 430 440 399360 77.4662 26.5035 170.121 824.307 1098.61 1098.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 0.000128 2048 110 6760 150480 14.3886 1327.64 418.716 1760.78 1760.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 800 3.2e-05 1024 90 480 542720 54.5208 26.9067 230.105 838.298 1150.02 1150.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1900 0.000256 512 300 560 70400 2.2145 1.71062 16.3522 76.418 96.7984 96.8813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 0.000512 512 220 360 30720 1.17306 0.825344 4.98301 26.112 33.193 33.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 810 0.001024 4096 210 2560 13760 2.71427 92.1591 104.767 199.684 199.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1720 0.001024 512 240 200 17600 0.360512 1.29782 13.0701 14.7698 14.8246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1930 0.000128 1024 80 760 152960 6.85418 73.8673 209.496 290.276 290.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 0.000128 1024 160 640 117760 13.5716 6.7944 65.0156 206.584 292.121 292.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1340 0.001024 512 130 160 17600 0.360864 1.08902 20.7364 22.2293 22.2863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1160 3.2e-05 1024 430 440 409600 75.9963 26.4382 168.418 824.551 1095.62 1095.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 0.000128 2048 110 6760 150400 14.3788 1310.3 418.773 1743.5 1743.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 800 3.2e-05 1024 90 480 540672 54.5841 27.2398 392.32 837.103 1311.45 1311.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1900 0.000256 512 300 560 71424 2.23418 1.72589 27.106 90.5496 121.714 121.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 0.000512 512 220 360 31488 1.16522 0.82944 7.93158 26.2323 36.2576 36.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 810 0.001024 4096 210 2560 13920 2.7095 152.816 104.479 260.051 260.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1720 0.001024 512 240 200 18048 0.364544 1.99885 13.2332 15.6381 15.6897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1930 0.000128 1024 80 760 153216 6.85136 123.742 209.665 340.32 340.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 0.000128 1024 160 640 122880 13.3891 6.82634 112.378 208.468 341.22 341.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1340 0.001024 512 130 160 17952 0.362496 1.58784 19.9331 21.9265 21.9858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 3.2e-05 1024 430 440 411648 76.7865 26.7284 285.662 832.969 1222.37 1222.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 0.000128 2048 110 6760 150720 14.4041 2193.71 419.28 2627.44 2627.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 800 3.2e-05 1024 90 480 534528 54.823 26.7456 278.019 833.113 1192.9 1193.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1900 0.000256 512 300 560 70656 2.23446 1.72442 19.2872 91.2607 114.605 114.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 0.000512 512 220 360 30720 1.16781 0.817312 5.61018 26.0423 33.74 33.8321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 810 0.001024 4096 210 2560 13824 2.71104 108.238 104.485 215.478 215.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1720 0.001024 512 240 200 17856 0.361376 1.41558 13.1645 14.9851 15.0405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1930 0.000128 1024 80 760 153024 6.8567 88.7624 209.529 305.211 305.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 0.000128 1024 160 640 119808 13.4157 6.82454 78.6145 206.532 305.546 305.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1340 0.001024 512 130 160 17856 0.360448 1.20627 20.8308 22.4407 22.4973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 3.2e-05 1024 430 440 405504 76.4556 26.4378 202.626 824.839 1130.58 1130.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 0.000128 2048 110 6760 150528 14.3849 1564.22 419.017 1997.67 1997.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 800 3.2e-05 1024 90 480 534528 54.0837 26.5707 231.257 829.191 1141.29 1141.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1900 0.000256 512 300 560 70272 2.22614 1.71645 15.8693 89.4794 109.393 109.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 0.000512 512 220 360 29952 1.1648 0.813408 4.69658 25.851 32.6271 32.7197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 810 0.001024 4096 210 2560 13536 2.68646 88.3162 103.466 194.512 194.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1720 0.001024 512 240 200 17856 0.362496 1.25146 13.2371 14.8947 14.9541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1930 0.000128 1024 80 760 152928 6.86899 73.448 209.554 289.934 289.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 0.000128 1024 160 640 119808 13.2052 6.7761 65.6147 204.621 290.374 290.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1340 0.001024 512 130 160 17568 0.35968 1.01059 19.4576 20.8854 20.9436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 3.2e-05 1024 430 440 387072 77.7708 26.2314 160.36 816.816 1081.39 1081.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 0.000128 2048 110 6760 150336 14.3908 1288.99 418.804 1722.23 1722.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 800 3.2e-05 1024 90 480 528384 54.3866 26.4614 215.257 824.507 1120.81 1120.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1900 0.000256 512 300 560 69120 2.22688 1.71008 14.9045 88.9013 107.845 107.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 0.000512 512 220 360 30720 1.1776 0.826368 4.39709 26.1553 32.6521 32.7478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 810 0.001024 4096 210 2560 13440 2.68902 81.4582 103.378 187.569 187.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1720 0.001024 512 240 200 17664 0.362464 1.18886 13.1529 14.7462 14.8029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1930 0.000128 1024 80 760 152832 6.8512 69.2355 209.383 285.533 285.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 0.000128 1024 160 640 116736 13.6763 6.80502 60.5297 206.634 287.798 287.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1340 0.001024 512 130 160 17664 0.362496 0.94272 20.8204 22.1672 22.2249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 3.2e-05 1024 430 440 393216 78.2722 26.7614 153.44 824.49 1083.18 1083.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 0.000128 2048 110 6760 150144 14.3974 1202.46 418.196 1635.1 1635.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 800 3.2e-05 1024 90 480 540800 54.9434 26.9624 410.955 837.706 1330.77 1330.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1900 0.000256 512 300 560 71600 2.25085 1.73466 28.3526 90.5769 123.017 123.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 0.000512 512 220 360 31600 1.17466 0.82992 8.09971 26.2472 36.4535 36.5463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 810 0.001024 4096 210 2560 14000 2.72384 159.708 104.936 267.412 267.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1720 0.001024 512 240 200 18000 0.362496 2.11814 13.2016 15.7244 15.7819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1930 0.000128 1024 80 760 153200 6.85408 129.64 209.65 346.209 346.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 0.000128 1024 160 640 121600 13.5645 6.8551 116.086 208.557 345.219 345.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1340 0.001024 512 130 160 18000 0.364384 1.67936 21.0186 23.1068 23.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 3.2e-05 1024 430 440 416000 76.6367 26.8149 302.025 833.326 1239.02 1239.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 0.000128 2048 110 6760 150700 14.4068 2277.18 419.231 2710.86 2710.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 800 3.2e-05 1024 90 480 537600 54.5791 26.8174 279.118 833.481 1194.19 1194.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1900 0.000256 512 300 560 71200 2.23779 1.72739 19.4308 90.0261 113.519 113.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 0.000512 512 220 360 31200 1.16941 0.82288 5.5928 26.0485 33.733 33.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 810 0.001024 4096 210 2560 13800 2.7063 107.008 104.393 214.152 214.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1720 0.001024 512 240 200 17800 0.360992 1.4687 13.1297 15.0028 15.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1930 0.000128 1024 80 760 153000 6.85718 88.3904 209.502 304.812 304.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 0.000128 1024 160 640 118400 13.5837 6.81664 77.8445 206.531 304.932 305.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1340 0.001024 512 130 160 17800 0.364032 1.25997 20.7983 22.4657 22.5198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 3.2e-05 1024 430 440 409600 76.1308 26.503 203.883 824.821 1131.55 1131.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 0.000128 2048 110 6760 150600 14.4056 1546.05 419.217 1979.73 1979.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 800 3.2e-05 1024 90 480 537600 55.2843 26.9711 240.867 837.418 1160.73 1160.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1900 0.000256 512 300 560 69600 2.23514 1.71418 16.5104 90.9666 111.527 111.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 0.000512 512 220 360 31200 1.17555 0.826656 5.11248 26.1002 33.314 33.4073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 810 0.001024 4096 210 2560 13800 2.72234 94.5828 104.877 202.227 202.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1720 0.001024 512 240 200 17700 0.360448 1.35872 13.124 14.8876 14.9443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1930 0.000128 1024 80 760 153000 6.8567 76.4518 209.525 292.893 292.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 0.000128 1024 160 640 120000 13.4899 6.82448 68.2622 206.561 295.294 295.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1340 0.001024 512 130 160 17700 0.362496 1.10266 20.7903 22.2987 22.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1160 3.2e-05 1024 430 440 403200 76.997 26.519 173.643 824.541 1101.92 1102.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 0.000128 2048 110 6760 150300 14.3831 1341.13 418.465 1774.02 1774.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 800 3.2e-05 1024 90 480 524800 54.772 26.4868 218.435 824.335 1124.22 1124.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1900 0.000256 512 300 560 70400 2.22093 1.70982 15.5451 88.8951 108.472 108.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 0.000512 512 220 360 30400 1.17622 0.828096 4.6721 26.1556 32.9305 33.0256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 810 0.001024 4096 210 2560 13600 2.71021 85.095 104.296 192.146 192.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1720 0.001024 512 240 200 17600 0.36144 1.32998 13.1196 14.8542 14.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1930 0.000128 1024 80 760 152800 6.85024 70.3309 209.305 286.546 286.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 0.000128 1024 160 640 115200 13.7972 6.8137 61.1854 206.604 288.553 288.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1340 0.001024 512 130 160 17600 0.360768 1.01261 20.7868 22.2022 22.2602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1160 3.2e-05 1024 430 440 409600 76.0139 26.4745 163.154 824.324 1090.18 1090.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 0.000128 2048 110 6760 150400 14.408 1225.94 418.822 1659.22 1659.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 800 3.2e-05 1024 90 480 542720 54.6618 26.8925 607.216 837.776 1526.75 1526.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1900 0.000256 512 300 576 71680 2.2361 1.70819 23.9745 92.1839 120.206 120.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1130 0.000512 512 220 336 32384 1.15696 0.831904 6.81238 26.2599 35.1606 35.2486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 810 0.001024 4096 210 2592 13984 2.71974 132.899 104.77 240.432 240.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1720 0.001024 512 240 240 17824 0.365888 2.0153 13.2137 15.642 15.6984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1930 0.000128 1024 80 768 153312 6.85299 106.834 209.593 323.323 323.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 910 0.000128 1024 160 672 122368 13.5595 6.83805 109.716 209.6 339.867 339.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1340 0.001024 512 130 144 18208 0.364032 2.20726 21.377 23.9897 24.0437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1160 3.2e-05 1024 430 480 430080 75.158 26.8782 499.766 837.76 1439.78 1439.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 0.000128 2048 110 6768 150816 14.3892 1873.55 419.072 2307.06 2307.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 800 3.2e-05 1024 90 480 542720 54.7561 26.9005 592.384 838.507 1512.75 1512.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1900 0.000256 512 300 576 71424 2.23114 1.70198 15.6167 91.0513 110.7 110.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1130 0.000512 512 220 336 32256 1.16346 0.830752 4.69798 26.3048 33.0961 33.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 810 0.001024 4096 210 2592 13952 2.71808 85.4525 104.857 193.069 193.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1720 0.001024 512 240 240 17792 0.362528 3.38451 13.2261 17.015 17.0738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1930 0.000128 1024 80 768 153280 6.90803 69.4116 209.763 286.126 286.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 910 0.000128 1024 160 672 121856 13.543 6.83139 91.603 209.127 321.26 321.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1340 0.001024 512 130 144 18176 0.362368 2.19136 21.6895 24.2844 24.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1160 3.2e-05 1024 430 480 425984 75.5562 26.8273 493.843 835.768 1432.22 1432.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 0.000128 2048 110 6768 150784 14.4343 1200.14 419.422 1634.04 1634.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 800 3.2e-05 1024 90 480 540672 54.8132 26.8781 609.02 837.103 1528.01 1528.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1900 0.000256 512 300 576 71424 2.23859 1.70803 13.0271 91.2806 108.355 108.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1130 0.000512 512 220 336 32256 1.15651 0.827872 4.03254 26.2328 32.3524 32.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 810 0.001024 4096 210 2592 13920 2.71814 70.7718 104.842 178.374 178.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1720 0.001024 512 240 240 17760 0.364128 3.36083 13.2224 16.9896 17.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1930 0.000128 1024 80 768 153216 6.86608 57.3402 209.699 273.948 274.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 910 0.000128 1024 160 672 121344 13.4916 6.82262 83.5933 208.462 312.527 312.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1340 0.001024 512 130 144 18144 0.366016 2.19485 20.437 23.0394 23.0952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1160 3.2e-05 1024 430 480 423936 75.2627 26.724 492.234 833.113 1427.55 1427.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 0.000128 2048 110 6768 150720 14.4011 993.757 419.284 1427.5 1427.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 800 3.2e-05 1024 90 480 542720 54.6536 26.9598 330.891 837.798 1250.5 1250.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1900 0.000256 512 300 576 71680 2.24435 1.73091 23.0577 90.9562 118.091 118.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 0.000512 512 220 336 32320 1.15923 0.82704 6.22208 26.2478 34.5575 34.6541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 810 0.001024 4096 210 2592 13960 2.71488 128.174 104.679 235.611 235.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1720 0.001024 512 240 240 17800 0.362528 1.91162 13.2099 15.5283 15.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1930 0.000128 1024 80 768 153320 6.85632 103.751 209.616 320.284 320.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 0.000128 1024 160 672 122240 13.6193 6.85056 95.823 209.609 326.063 326.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1340 0.001024 512 130 144 18200 0.362496 1.22186 20.2303 21.8581 21.9156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1160 3.2e-05 1024 430 480 430080 75.4146 26.9418 417.899 837.777 1358.25 1358.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 0.000128 2048 110 6768 150800 14.3833 1814.89 419.046 2248.37 2248.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 800 3.2e-05 1024 90 480 542720 54.8723 26.9349 513.621 837.694 1433.33 1433.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1900 0.000256 512 300 576 71360 2.232 1.72419 15.3176 91.2884 110.664 110.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 0.000512 512 220 336 32000 1.16224 0.825184 4.16912 26.1572 32.413 32.5059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 810 0.001024 4096 210 2592 13920 2.71613 84.1902 104.666 191.614 191.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1720 0.001024 512 240 240 17760 0.362368 1.31229 13.2009 14.9176 14.9751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1930 0.000128 1024 80 768 153280 6.87798 68.193 209.577 284.692 284.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 910 0.000128 1024 160 672 121600 13.649 6.84237 62.7022 209.632 292.984 293.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1340 0.001024 512 130 144 18160 0.362144 1.95584 21.1197 23.4817 23.5397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1160 3.2e-05 1024 430 480 430080 75.3754 26.9162 388.371 837.69 1328.58 1328.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 0.000128 2048 110 6768 150720 14.3831 1186.28 418.868 1619.58 1619.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 800 3.2e-05 1024 90 480 537600 55.2737 26.886 558.7 835.169 1476.23 1476.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1900 0.000256 512 300 576 71040 2.24541 1.70896 12.7534 91.0602 107.866 107.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1130 0.000512 512 220 336 32160 1.16736 0.829952 3.87098 26.3168 32.2865 32.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 810 0.001024 4096 210 2592 13800 2.70944 67.8764 104.341 174.969 175.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1720 0.001024 512 240 240 17640 0.360608 1.06598 13.1579 14.6264 14.6824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1930 0.000128 1024 80 768 153240 6.85213 56.0133 209.795 272.701 272.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 910 0.000128 1024 160 672 120960 13.6485 6.84582 65.2932 209.035 294.974 295.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1340 0.001024 512 130 144 18120 0.366464 1.9953 22.1167 24.5199 24.5773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1160 3.2e-05 1024 430 480 422400 76.4979 26.8718 456.913 835.163 1395.66 1395.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 0.000128 2048 110 6768 150720 14.42 968.382 419.407 1402.25 1402.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 800 3.2e-05 1024 90 480 542208 54.4605 26.9121 465.372 837.207 1384.14 1384.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1900 0.000256 512 300 576 71616 2.23242 1.72976 32.0984 90.5144 126.674 126.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 0.000512 512 220 336 32448 1.16294 0.829792 8.68067 26.3349 37.1042 37.1952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 810 0.001024 4096 210 2592 13968 2.7177 177.711 104.855 285.326 285.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1720 0.001024 512 240 240 17808 0.362496 2.6889 13.2205 16.3142 16.3692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1930 0.000128 1024 80 768 153312 6.92429 147.493 209.795 364.273 364.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 0.000128 1024 160 672 122112 13.5525 6.83827 135.407 209.455 365.407 365.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1340 0.001024 512 130 144 18192 0.362848 1.65824 20.0437 22.1065 22.1631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 3.2e-05 1024 430 480 430080 74.9259 26.894 372.564 837.12 1311.71 1311.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 0.000128 2048 110 6768 150816 14.4012 2523.94 419.467 2957.85 2957.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 800 3.2e-05 1024 90 480 540672 54.5946 27.0569 290.428 837.191 1209.46 1209.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1900 0.000256 512 300 576 71424 2.23651 1.72646 20.8648 90.5379 115.464 115.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 0.000512 512 220 336 32256 1.15939 0.82992 5.70032 26.2342 34.0215 34.1136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 810 0.001024 4096 210 2592 13920 2.71827 112.421 104.85 220.032 220.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1720 0.001024 512 240 240 17760 0.361728 1.73677 13.2238 15.3634 15.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1930 0.000128 1024 80 768 153216 6.85152 91.9193 209.725 308.557 308.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 0.000128 1024 160 672 121344 13.4954 6.8208 84.5358 208.483 313.487 313.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1340 0.001024 512 130 144 18144 0.36192 1.11213 19.9676 21.4851 21.5417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 3.2e-05 1024 430 480 423936 74.9597 26.7223 228.939 833.048 1163.89 1164.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 0.000128 2048 110 6768 150720 14.379 1586.86 419.335 2020.62 2020.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 800 3.2e-05 1024 90 480 539136 54.5155 26.8783 233.461 835.278 1150.33 1150.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1900 0.000256 512 300 576 71424 2.23366 1.72749 17.0962 74.5559 95.7106 95.7993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 0.000512 512 220 336 31680 1.16429 0.824704 4.53674 26.1377 32.7632 32.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 810 0.001024 4096 210 2592 13824 2.70944 90.0243 104.609 197.386 197.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1720 0.001024 512 240 240 17712 0.361728 1.49808 13.2259 15.1262 15.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1930 0.000128 1024 80 768 153216 6.8567 74.5764 209.789 291.285 291.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 0.000128 1024 160 672 119808 13.5278 6.81875 67.7601 207.52 295.782 295.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1340 0.001024 512 130 144 18000 0.360448 0.907136 20.8375 22.1453 22.2038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1160 3.2e-05 1024 430 480 423936 74.4575 26.5871 524.017 829.004 1454.28 1454.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 0.000128 2048 110 6768 150624 14.4282 1278.48 419.268 1712.23 1712.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 800 3.2e-05 1024 90 480 534528 54.8698 26.7492 729.624 833.552 1645 1645.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1900 0.000256 512 300 576 70656 2.23386 1.70413 14.3167 91.0795 109.435 109.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 0.000512 512 220 336 31488 1.1553 0.821088 3.92502 26.0458 32.0473 32.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 810 0.001024 4096 210 2592 13824 2.71738 76.4114 104.858 184.029 184.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1720 0.001024 512 240 240 17664 0.362496 1.19088 13.2243 14.8216 14.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1930 0.000128 1024 80 768 153024 6.87309 62.8678 209.599 279.382 279.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 910 0.000128 1024 160 672 119808 13.4221 6.80403 79.6975 206.557 306.637 306.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1340 0.001024 512 130 144 18048 0.363168 2.90816 21.008 24.3219 24.3812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1160 3.2e-05 1024 430 480 417792 74.8096 26.448 482.158 824.951 1408.59 1408.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 0.000128 2048 110 6768 150528 14.3913 1081.35 419.082 1514.87 1514.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 800 3.2e-05 1024 90 480 541184 54.7189 26.9302 432.586 836.576 1351.01 1351.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1900 0.000256 512 300 576 71456 2.24144 1.72989 29.9763 90.4811 124.53 124.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 0.000512 512 220 336 32480 1.16589 0.833056 8.21104 26.3218 36.6302 36.7226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 810 0.001024 4096 210 2592 13944 2.71715 163.739 104.698 271.199 271.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1720 0.001024 512 240 240 17808 0.364576 2.54502 13.2198 16.1699 16.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1930 0.000128 1024 80 768 153272 6.85056 136.186 209.609 352.706 352.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 0.000128 1024 160 672 121856 13.6194 6.83827 124.883 209.47 354.967 355.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1340 0.001024 512 130 144 18200 0.363616 1.60573 21.0973 23.1103 23.1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 3.2e-05 1024 430 480 430080 75.0594 26.9213 345.752 836.56 1284.51 1284.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 0.000128 2048 110 6768 150808 14.379 2335.66 419.175 2769.26 2769.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 800 3.2e-05 1024 90 480 541184 54.6062 26.9076 275.163 837.218 1194.09 1194.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1900 0.000256 512 300 576 71232 2.23642 1.73104 19.7067 90.5479 114.321 114.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 0.000512 512 220 336 31808 1.15904 0.8192 5.43402 26.0741 33.5889 33.6787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 810 0.001024 4096 210 2592 13888 2.71565 103.542 104.778 211.079 211.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1720 0.001024 512 240 240 17696 0.361056 1.65152 13.1898 15.247 15.3041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1930 0.000128 1024 80 768 153216 6.8513 85.7218 209.746 302.381 302.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 0.000128 1024 160 672 121856 13.5839 6.83715 78.8738 209.541 308.984 309.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1340 0.001024 512 130 144 18144 0.36096 1.10182 21.1079 22.6134 22.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1160 3.2e-05 1024 430 480 430080 74.9795 26.9006 219.255 837.451 1158.79 1158.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 0.000128 2048 110 6768 150752 14.3973 1476.93 419.473 1910.84 1910.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 800 3.2e-05 1024 90 480 537600 55.2164 26.9394 222.475 836.599 1141.42 1141.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1900 0.000256 512 300 576 71232 2.24618 1.73213 16.0706 90.5029 110.651 110.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 0.000512 512 220 336 31584 1.15677 0.817152 4.49558 25.9443 32.5133 32.6056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 810 0.001024 4096 210 2592 13776 2.71386 84.9818 104.388 192.127 192.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1720 0.001024 512 240 240 17640 0.363552 1.34893 13.1819 14.9345 14.9924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1930 0.000128 1024 80 768 153048 6.85325 70.2625 209.422 286.599 286.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 0.000128 1024 160 672 120960 13.7124 6.84442 64.9216 209.44 295.076 295.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1340 0.001024 512 130 144 17976 0.360448 0.852672 21.0173 22.2731 22.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 3.2e-05 1024 430 480 430080 75.0993 26.923 179.815 836.582 1118.64 1118.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 0.000128 2048 110 6768 150696 14.3834 1211.58 419.121 1645.13 1645.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 800 3.2e-05 1024 90 480 537600 55.055 26.9367 202.923 836.673 1121.78 1121.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1900 0.000256 512 300 576 69888 2.22576 1.71008 14.4344 89.8253 108.294 108.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 0.000512 512 220 336 31360 1.17091 0.825376 4.19949 26.1301 32.4239 32.5153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 810 0.001024 4096 210 2592 13664 2.70509 75.3116 104.087 182.146 182.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1720 0.001024 512 240 240 17472 0.3616 1.21722 13.101 14.7211 14.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1930 0.000128 1024 80 768 152992 6.85027 63.3394 209.42 279.669 279.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 0.000128 1024 160 672 118272 13.5975 6.81504 57.5756 207.106 285.249 285.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1340 0.001024 512 130 144 17920 0.360448 0.8192 20.8281 22.0486 22.1049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1160 3.2e-05 1024 430 480 415744 75.5198 26.5188 445.773 827.04 1375.07 1375.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 0.000128 2048 110 6768 150528 14.3995 1088.07 418.816 1521.33 1521.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 800 3.2e-05 1024 90 480 542720 54.4723 26.9331 419.433 837.829 1338.86 1339.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1900 0.000256 512 300 576 71424 2.22666 1.72032 29.4637 90.509 124.018 124.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 0.000512 512 220 336 32256 1.16416 0.8312 8.01082 26.2801 36.3867 36.4773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 810 0.001024 4096 210 2592 13952 2.71974 156.748 104.77 264.28 264.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1720 0.001024 512 240 240 17792 0.3632 2.48429 13.2133 16.104 16.1624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1930 0.000128 1024 80 768 153280 6.85642 130.781 209.594 347.291 347.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 0.000128 1024 160 672 121856 13.5214 7.02669 120.364 208.957 350.021 350.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1340 0.001024 512 130 144 18176 0.360704 1.55091 21.0867 23.0417 23.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 3.2e-05 1024 430 480 425984 75.1982 26.8206 329.198 835.075 1266.5 1266.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 0.000128 2048 110 6768 150784 14.3838 2199.39 419.432 2633.26 2633.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 800 3.2e-05 1024 90 480 540672 54.4032 26.8433 269.64 835.904 1186.98 1187.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1900 0.000256 512 300 576 71168 2.23466 1.72749 19.0328 90.3674 113.463 113.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 0.000512 512 220 336 32256 1.16531 0.830816 5.18336 26.3474 33.6248 33.7162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 810 0.001024 4096 210 2592 13824 2.7095 99.7983 104.521 207.072 207.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1720 0.001024 512 240 240 17664 0.360256 1.66144 13.1807 15.2447 15.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1930 0.000128 1024 80 768 153216 6.8559 85.0367 209.78 301.73 301.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 0.000128 1024 160 672 120832 13.637 6.8303 77.7776 209.228 307.629 307.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1340 0.001024 512 130 144 18048 0.360736 1.05686 21.0534 22.5154 22.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 3.2e-05 1024 430 480 425984 75.2412 26.8224 212.669 835.895 1150.84 1151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 0.000128 2048 110 6768 150656 14.3729 1383.45 419.807 1817.67 1817.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 800 3.2e-05 1024 90 480 534528 54.8363 26.7405 225.705 832.632 1140.11 1140.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1900 0.000256 512 300 576 70656 2.23603 1.7223 15.9355 91.0174 111.014 111.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 0.000512 512 220 336 31488 1.15907 0.819296 4.39408 26.0258 32.4952 32.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 810 0.001024 4096 210 2592 13824 2.71786 83.8429 104.789 191.392 191.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1720 0.001024 512 240 240 17664 0.362496 1.35782 13.214 14.9758 15.0315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1930 0.000128 1024 80 768 153024 6.84998 70.5284 209.453 286.891 286.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 0.000128 1024 160 672 119808 13.415 6.79917 64.9241 206.416 291.707 291.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1340 0.001024 512 130 144 18048 0.362496 0.948224 20.8578 22.2094 22.2659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 3.2e-05 1024 430 480 417792 74.7761 26.4344 175.685 824.375 1101.48 1101.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 0.000128 2048 110 6768 150528 14.3758 1134.78 418.789 1567.99 1568.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 800 3.2e-05 1024 90 480 540672 54.4026 26.8429 200.63 835.378 1117.45 1117.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1900 0.000256 512 300 576 70656 2.24557 1.72646 14.1181 90.4047 108.595 108.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 0.000512 512 220 336 30720 1.15427 0.809344 3.81267 25.7251 31.5984 31.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 810 0.001024 4096 210 2592 13568 2.69402 73.4346 103.74 179.911 179.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1720 0.001024 512 240 240 17408 0.35888 1.14198 13.0818 14.6252 14.6808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1930 0.000128 1024 80 768 153088 6.85517 61.9745 209.602 278.489 278.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 0.000128 1024 160 672 118784 13.8214 6.82426 57.1534 209.218 287.179 287.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1340 0.001024 512 130 144 17920 0.361984 0.892896 21.0429 22.3403 22.3949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1160 3.2e-05 1024 430 480 425984 75.2235 26.8322 157.967 835.346 1095.58 1095.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 0.000128 2048 110 6768 150528 14.3868 1004.21 418.912 1437.55 1437.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 800 3.2e-05 1024 90 480 541440 54.8264 26.9522 401.031 837.554 1320.56 1320.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1900 0.000256 512 300 576 71712 2.24096 1.73168 28.859 90.5902 123.52 123.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 0.000512 512 220 336 32256 1.16218 0.829856 7.92624 26.26 36.2796 36.3745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 810 0.001024 4096 210 2592 13896 2.71165 156.645 104.509 263.908 263.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1720 0.001024 512 240 240 17784 0.36336 2.48387 13.2137 16.1033 16.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1930 0.000128 1024 80 768 153288 6.85072 126.578 209.613 343.103 343.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 0.000128 1024 160 672 122112 13.5463 6.84442 117.46 208.789 346.797 346.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1340 0.001024 512 130 144 18144 0.361696 1.56192 19.9414 21.9085 21.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 3.2e-05 1024 430 480 428544 74.9374 26.8648 318.436 834.385 1254.84 1255.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 0.000128 2048 110 6768 150768 14.3872 2230.48 419.047 2663.96 2664.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 800 3.2e-05 1024 90 480 539136 54.5207 26.8554 280.522 834.499 1196.59 1196.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1900 0.000256 512 300 576 71424 2.23242 1.72442 20.1487 90.208 114.416 114.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 0.000512 512 220 336 31680 1.16214 0.823296 5.42077 26.1144 33.6214 33.7108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 810 0.001024 4096 210 2592 13824 2.70976 108.8 104.516 216.069 216.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1720 0.001024 512 240 240 17712 0.362336 1.77194 13.2176 15.394 15.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1930 0.000128 1024 80 768 153216 6.85466 88.9368 209.617 305.468 305.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 0.000128 1024 160 672 119808 13.5268 6.81574 80.8065 207.341 308.647 308.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1340 0.001024 512 130 144 18000 0.360288 1.09722 19.7723 21.2708 21.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 3.2e-05 1024 430 480 423936 74.419 26.583 221.652 828.312 1151.18 1151.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 0.000128 2048 110 6768 150624 14.4247 1543.46 418.849 1976.78 1976.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 800 3.2e-05 1024 90 480 539136 54.6706 26.8876 237.741 834.736 1154.23 1154.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1900 0.000256 512 300 576 70848 2.24874 1.72851 17.0481 90.2641 111.391 111.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 0.000512 512 220 336 31104 1.15846 0.811008 4.70813 25.7827 32.5573 32.6482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 810 0.001024 4096 210 2592 13608 2.69722 91.6307 103.762 198.134 198.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1720 0.001024 512 240 240 17496 0.360096 1.38035 13.1185 14.8992 14.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1930 0.000128 1024 80 768 153144 6.85763 75.3766 209.646 291.941 291.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 0.000128 1024 160 672 120960 13.6523 6.84902 69.72 209.024 299.397 299.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1340 0.001024 512 130 144 17928 0.360448 0.930912 21.0205 22.3524 22.4092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1160 3.2e-05 1024 430 480 428544 74.9644 26.8719 190.244 834.712 1127 1127.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 0.000128 2048 110 6768 150552 14.3913 1306.59 418.925 1739.95 1740.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 800 3.2e-05 1024 90 480 534528 54.1127 26.5789 234.998 828.44 1144.32 1144.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1900 0.000256 512 300 576 70272 2.2287 1.71424 16.9555 90.4995 111.502 111.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 0.000512 512 220 336 31104 1.15142 0.812 4.81014 25.8295 32.702 32.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 810 0.001024 4096 210 2592 13536 2.69984 91.5825 103.731 198.057 198.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1720 0.001024 512 240 240 17568 0.362432 1.51994 13.2116 15.1358 15.1922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1930 0.000128 1024 80 768 152928 6.84848 75.4383 209.404 291.751 291.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 0.000128 1024 160 672 115200 13.5653 6.77683 66.5642 204.431 291.494 291.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1340 0.001024 512 130 144 17856 0.360448 0.927456 20.5991 21.9287 21.9873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 3.2e-05 1024 430 480 405504 75.3149 26.2267 180.315 816.076 1098.15 1098.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 0.000128 2048 110 6768 150336 14.4762 1311.76 418.433 1744.72 1744.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 800 3.2e-05 1024 90 480 542720 54.5132 26.9351 397.327 837.972 1316.95 1317.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1900 0.000256 512 300 576 71360 2.2249 1.72154 28.246 90.4823 122.773 122.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 0.000512 512 220 336 32000 1.15894 0.825344 7.68464 26.1678 35.9347 36.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 810 0.001024 4096 210 2592 13920 2.71398 155.531 104.701 262.987 263.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1720 0.001024 512 240 240 17760 0.360704 2.43891 13.2027 16.0453 16.1017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1930 0.000128 1024 80 768 153280 6.85254 125.165 209.646 341.727 341.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 0.000128 1024 160 672 121600 13.6506 6.84237 115.4 209.702 345.749 345.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1340 0.001024 512 130 144 18160 0.3632 1.5584 20.0737 22.0377 22.0925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1160 3.2e-05 1024 430 480 430080 75.0184 26.919 315.865 837.962 1255.97 1256.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 0.000128 2048 110 6768 150720 14.3985 2200.12 419.009 2633.58 2633.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 800 3.2e-05 1024 90 480 542720 54.4211 26.9042 286.67 838.647 1206.84 1206.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1900 0.000256 512 300 576 71040 2.22173 1.71558 20.4148 90.3522 114.805 114.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 0.000512 512 220 336 31360 1.15773 0.817984 5.63146 26.0221 33.7303 33.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 810 0.001024 4096 210 2592 13760 2.70368 110.207 104.349 217.303 217.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1720 0.001024 512 240 240 17600 0.360448 1.77971 13.1561 15.3393 15.3928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1930 0.000128 1024 80 768 153120 6.85002 90.3762 209.682 306.972 307.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 0.000128 1024 160 672 117760 13.5581 6.80755 80.9543 206.514 307.988 308.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1340 0.001024 512 130 144 18080 0.362272 1.02202 20.8676 22.2945 22.3498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 3.2e-05 1024 430 480 430080 74.9077 26.8855 228.253 838.643 1168.9 1169.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 0.000128 2048 110 6768 150560 14.5257 1579.17 419.082 2012.82 2012.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 800 3.2e-05 1024 90 480 537600 54.8519 26.8595 235.063 835.304 1152.27 1152.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1900 0.000256 512 300 576 71040 2.24195 1.72851 17.0127 90.3525 111.434 111.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 0.000512 512 220 336 31680 1.15725 0.82 4.53226 26.0732 32.6828 32.7747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 810 0.001024 4096 210 2592 13680 2.70643 91.1636 104.341 198.253 198.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1720 0.001024 512 240 240 17520 0.362336 1.5111 13.1564 15.0725 15.1297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1930 0.000128 1024 80 768 153120 6.85834 74.9976 209.783 291.702 291.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 0.000128 1024 160 672 119040 13.4838 6.80717 68.3849 206.616 295.445 295.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1340 0.001024 512 130 144 18000 0.360448 1.01126 20.8684 22.2807 22.3385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 3.2e-05 1024 430 480 414720 75.282 26.4772 182.256 824.993 1109.22 1109.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 0.000128 2048 110 6768 150480 14.4567 1296.8 419.066 1730.37 1730.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 800 3.2e-05 1024 90 480 542720 54.4816 26.9104 222.384 838.171 1142.14 1142.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1900 0.000256 512 300 576 70400 2.2207 1.70742 15.9307 89.9726 109.931 110.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 0.000512 512 220 336 30720 1.17366 0.826912 4.32157 26.1064 32.5285 32.6207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 810 0.001024 4096 210 2592 13440 2.68947 83.9845 103.403 190.12 190.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1720 0.001024 512 240 240 17280 0.358688 1.26886 13.0369 14.706 14.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1930 0.000128 1024 80 768 152960 6.85517 69.9402 209.508 286.364 286.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 0.000128 1024 160 672 117760 13.5861 6.79731 63.11 206.549 290.198 290.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1340 0.001024 512 130 144 17920 0.363424 0.956416 20.8544 22.2171 22.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1160 3.2e-05 1024 430 480 409600 76.018 26.4422 169.025 824.412 1096.11 1096.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 0.000128 2048 110 6768 150400 14.3791 1207.33 418.823 1640.57 1640.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 800 3.2e-05 1024 90 500 541696 54.8601 26.8959 634.045 838.473 1554.48 1554.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1900 0.000256 512 300 600 71936 2.23146 1.70739 25.3057 91.0375 120.382 120.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1130 0.000512 512 220 350 32128 1.1617 0.831712 7.29587 26.2804 35.6697 35.7613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 810 0.001024 4096 210 2600 13984 2.72208 139.443 104.942 247.152 247.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1720 0.001024 512 240 200 18112 0.364384 1.8039 13.2311 15.4412 15.4969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1930 0.000128 1024 80 750 153376 6.84954 109.139 209.761 325.794 325.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 910 0.000128 1024 160 650 121344 13.6544 6.83293 112.265 209.774 342.688 342.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1340 0.001024 512 130 150 18176 0.364832 2.33267 20.719 23.4596 23.5151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1160 3.2e-05 1024 430 450 432128 74.9367 26.8757 490.046 838.466 1430.55 1430.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 0.000128 2048 110 6750 150848 14.3895 1958.73 419.461 2392.62 2392.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 800 3.2e-05 1024 90 500 540672 55.0442 26.8944 620.571 838.671 1541.39 1541.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1900 0.000256 512 300 600 71680 2.23027 1.7039 16.3935 91.043 111.469 111.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1130 0.000512 512 220 350 32000 1.16902 0.82944 5.01504 26.3014 33.4119 33.5053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 810 0.001024 4096 210 2600 13952 2.72326 88.2283 104.946 195.94 196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1720 0.001024 512 240 200 18048 0.363072 3.01034 13.2109 16.6254 16.6851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1930 0.000128 1024 80 750 153344 6.85056 70.1686 209.767 286.83 286.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 910 0.000128 1024 160 650 120832 13.6494 6.82957 92.8883 209.133 322.657 322.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1340 0.001024 512 130 150 18112 0.368672 2.3159 21.9264 24.6561 24.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1160 3.2e-05 1024 430 450 430080 74.9189 26.8269 484.629 835.763 1422.37 1422.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 0.000128 2048 110 6750 150784 14.379 1243.22 419.384 1677.03 1677.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 800 3.2e-05 1024 90 500 540672 54.903 26.8753 640.009 837.294 1559.28 1559.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1900 0.000256 512 300 600 71808 2.22742 1.70749 13.6612 91.5021 109.194 109.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1130 0.000512 512 220 350 31872 1.16582 0.82864 4.30634 26.2391 32.641 32.7312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 810 0.001024 4096 210 2600 13920 2.72205 72.3332 104.959 180.056 180.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1720 0.001024 512 240 200 18048 0.36496 3.03104 13.2314 16.67 16.7278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1930 0.000128 1024 80 750 153312 6.85261 57.6802 209.787 274.366 274.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 910 0.000128 1024 160 650 119808 13.6373 7.09808 83.7515 208.513 313.159 313.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1340 0.001024 512 130 150 18048 0.364544 2.32803 21.7926 24.528 24.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1160 3.2e-05 1024 430 450 423936 75.3096 26.7211 479.557 833.153 1414.96 1415.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 0.000128 2048 110 6750 150720 14.4097 1017.56 419.34 1451.36 1451.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 800 3.2e-05 1024 90 500 541440 54.8075 26.9603 340.285 838.59 1260.84 1260.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1900 0.000256 512 300 600 71840 2.24522 1.72922 23.5231 90.8066 118.405 118.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 0.000512 512 220 350 32160 1.16298 0.830752 6.48202 26.2739 34.8486 34.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 810 0.001024 4096 210 2600 13960 2.71744 129.032 104.87 236.663 236.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1720 0.001024 512 240 200 18080 0.366592 1.65274 13.2157 15.2765 15.3335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1930 0.000128 1024 80 750 153360 6.85558 102.217 209.787 318.919 318.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 0.000128 1024 160 650 121600 13.6735 6.8449 94.494 209.812 324.984 325.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1340 0.001024 512 130 150 18160 0.363552 1.28842 20.2733 21.966 22.0242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1160 3.2e-05 1024 430 450 430080 75.444 26.9394 393.99 838.574 1335.18 1335.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 0.000128 2048 110 6750 150840 14.3877 1821.96 419.525 2255.92 2255.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 800 3.2e-05 1024 90 500 540160 55.2788 26.939 513.783 837.798 1434 1434.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1900 0.000256 512 300 600 71360 2.22851 1.71984 15.3375 91.375 110.762 110.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 0.000512 512 220 350 32000 1.16304 0.825344 4.30998 26.1593 32.555 32.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 810 0.001024 4096 210 2600 13920 2.71811 83.3076 104.768 190.838 190.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1720 0.001024 512 240 200 18000 0.362496 1.11962 13.1769 14.7018 14.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1930 0.000128 1024 80 750 153280 6.86899 65.7777 209.514 282.203 282.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 0.000128 1024 160 650 121600 13.6449 6.84352 61.081 209.655 291.371 291.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1340 0.001024 512 130 150 18080 0.362144 2.05654 18.9995 21.4611 21.5184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1160 3.2e-05 1024 430 450 430080 75.3799 26.9263 363.411 837.805 1303.74 1303.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 0.000128 2048 110 6750 150800 14.3785 1169.27 419.103 1602.79 1602.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 800 3.2e-05 1024 90 500 537600 55.3777 26.8862 563.581 835.274 1481.32 1481.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1900 0.000256 512 300 600 71520 2.23968 1.7041 13.0126 92.3044 109.361 109.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1130 0.000512 512 220 350 32160 1.16931 0.829952 4.04099 26.3225 32.4651 32.5552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 810 0.001024 4096 210 2600 13800 2.71514 68.9254 104.445 176.129 176.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1720 0.001024 512 240 200 18000 0.3632 0.91968 13.2137 14.5404 14.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1930 0.000128 1024 80 750 153240 6.85261 55.1281 209.725 271.747 271.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 910 0.000128 1024 160 650 120960 13.6627 6.9161 65.5067 209.057 295.302 295.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1340 0.001024 512 130 150 18000 0.364544 2.04448 22.0577 24.5095 24.5678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1160 3.2e-05 1024 430 450 422400 76.5533 26.8664 434.883 835.254 1373.78 1373.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 0.000128 2048 110 6750 150720 14.3975 973.401 419.414 1407.26 1407.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 800 3.2e-05 1024 90 500 537600 55.4852 26.8979 553.212 838.754 1474.55 1474.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1900 0.000256 512 300 600 71040 2.22848 1.69632 11.2048 91.1339 106.362 106.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1130 0.000512 512 220 350 31360 1.1688 0.817152 3.6287 26.0232 31.7374 31.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 810 0.001024 4096 210 2600 13760 2.71002 58.8739 104.444 166.072 166.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1720 0.001024 512 240 200 17920 0.362976 0.82944 13.187 14.4258 14.4831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1930 0.000128 1024 80 750 153120 6.85261 47.399 209.613 263.908 263.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 910 0.000128 1024 160 650 117760 13.5501 6.80138 70.6402 206.535 297.683 297.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1340 0.001024 512 130 150 17920 0.363616 2.0697 20.6314 23.1068 23.1634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1160 3.2e-05 1024 430 450 430080 75.405 26.8822 438.036 838.733 1379.27 1379.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 0.000128 2048 110 6750 150720 14.4215 835.576 419.537 1269.58 1269.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 800 3.2e-05 1024 90 500 540672 54.6757 26.9052 466.91 836.424 1385.11 1385.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1900 0.000256 512 300 600 71808 2.23226 1.72646 31.8653 90.4536 126.378 126.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 0.000512 512 220 350 32256 1.16445 0.82992 8.8209 26.3133 37.2271 37.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 810 0.001024 4096 210 2600 13968 2.71837 175.111 104.858 282.731 282.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1720 0.001024 512 240 200 18096 0.364544 2.26474 13.2198 15.89 15.9481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1930 0.000128 1024 80 750 153360 6.85056 141.566 209.591 358.069 358.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 0.000128 1024 160 650 121344 13.6328 6.83661 130.452 209.277 360.356 360.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1340 0.001024 512 130 150 18144 0.362176 1.6897 20.0378 22.1295 22.1897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 3.2e-05 1024 430 450 430080 74.9217 26.8906 352.687 836.415 1291.13 1291.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 0.000128 2048 110 6750 150816 14.3845 2479.39 419.068 2912.89 2912.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 800 3.2e-05 1024 90 500 540672 54.5798 26.8796 288.897 836.776 1207.33 1207.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1900 0.000256 512 300 600 71808 2.23155 1.72442 20.3881 90.6227 115.065 115.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 0.000512 512 220 350 31872 1.16614 0.82944 5.76397 26.2153 34.0721 34.1663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 810 0.001024 4096 210 2600 13920 2.72112 109.402 104.856 217.022 217.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1720 0.001024 512 240 200 18048 0.364096 1.50323 13.2198 15.13 15.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1930 0.000128 1024 80 750 153312 6.8528 87.5254 209.585 304.027 304.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 0.000128 1024 160 650 119808 13.6074 6.82394 79.8846 208.311 308.783 308.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1340 0.001024 512 130 150 18048 0.362368 1.13469 20.979 22.5199 22.5784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 3.2e-05 1024 430 450 423936 74.9383 26.7284 215.177 832.374 1149.43 1149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 0.000128 2048 110 6750 150720 14.3951 1540.32 418.953 1973.71 1973.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 800 3.2e-05 1024 90 500 539136 54.523 26.8534 236.278 834.501 1152.35 1152.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1900 0.000256 512 300 600 71424 2.22992 1.72758 16.7219 90.1958 110.973 111.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 0.000512 512 220 350 31680 1.16205 0.825344 4.62205 26.1174 32.8269 32.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 810 0.001024 4096 210 2600 13824 2.71334 88.9792 104.612 196.346 196.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1720 0.001024 512 240 200 18000 0.362496 1.23363 13.2187 14.8583 14.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1930 0.000128 1024 80 750 153216 6.84851 71.4117 209.523 287.843 287.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 0.000128 1024 160 650 119808 13.5357 6.81984 65.598 207.346 293.454 293.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1340 0.001024 512 130 150 18000 0.362496 0.925952 20.8636 22.1929 22.2515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1160 3.2e-05 1024 430 450 423936 74.491 26.5834 479.045 828.346 1408.68 1408.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 0.000128 2048 110 6750 150624 14.3825 1258.39 418.821 1691.64 1691.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 800 3.2e-05 1024 90 500 534528 54.9008 27.3636 724.017 832.505 1638.99 1639.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1900 0.000256 512 300 600 71424 2.22614 1.70541 14.3581 90.1413 108.53 108.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 0.000512 512 220 350 31488 1.16298 0.821248 4.05261 26.022 32.1558 32.2499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 810 0.001024 4096 210 2600 13824 2.7232 75.9236 104.862 183.552 183.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1720 0.001024 512 240 200 17856 0.363712 1.05373 13.154 14.6106 14.6696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1930 0.000128 1024 80 750 153216 6.94477 60.879 209.59 277.457 277.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 910 0.000128 1024 160 650 116736 13.6568 6.79936 76.2168 206.38 303.213 303.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1340 0.001024 512 130 150 17856 0.362496 3.04125 20.9633 24.4085 24.4655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1160 3.2e-05 1024 430 450 417792 74.8201 27.1478 439.602 824.259 1366.04 1366.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 0.000128 2048 110 6750 150528 14.3835 1068.33 418.692 1501.46 1501.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 800 3.2e-05 1024 90 500 539392 55.0249 26.9397 432.537 837.228 1351.93 1352.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1900 0.000256 512 300 600 71680 2.24422 1.73197 29.4399 90.5051 124.022 124.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 0.000512 512 220 350 32256 1.17107 0.834816 8.31869 26.3394 36.7629 36.8566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 810 0.001024 4096 210 2600 13944 2.7177 159.465 104.864 267.089 267.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1720 0.001024 512 240 200 18088 0.363904 2.07306 13.2309 15.7131 15.7693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1930 0.000128 1024 80 750 153328 6.85104 130.368 209.733 347.016 347.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 0.000128 1024 160 650 120960 13.7094 6.84442 119.75 209.462 349.922 350.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1340 0.001024 512 130 150 18144 0.363808 1.63184 20.0536 22.0923 22.1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 3.2e-05 1024 430 450 430080 75.066 26.9204 326.87 837.132 1266.2 1266.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 0.000128 2048 110 6750 150808 14.4161 2281.03 419.433 2714.93 2714.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 800 3.2e-05 1024 90 500 537600 55.1193 26.9073 274.488 836.552 1193.26 1193.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1900 0.000256 512 300 600 71680 2.23478 1.72851 19.5069 90.4906 114.059 114.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 0.000512 512 220 350 31808 1.15754 0.821248 5.56992 26.0557 33.6993 33.7961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 810 0.001024 4096 210 2600 13888 2.71456 102.152 104.782 209.692 209.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1720 0.001024 512 240 200 18032 0.36592 1.40893 13.2199 15.0357 15.0917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1930 0.000128 1024 80 750 153216 6.85261 82.2629 209.486 298.662 298.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 0.000128 1024 160 650 120064 13.7401 6.83606 75.5298 209.368 305.627 305.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1340 0.001024 512 130 150 18032 0.362048 1.12656 21.0596 22.5914 22.6506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1160 3.2e-05 1024 430 450 430080 74.9872 26.8985 207.658 836.53 1146.29 1146.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 0.000128 2048 110 6750 150752 14.3817 1448.99 419.096 1882.52 1882.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 800 3.2e-05 1024 90 500 537600 55.2128 26.9424 223.832 836.709 1142.9 1143.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1900 0.000256 512 300 600 71232 2.2487 1.73139 15.8494 75.8502 95.781 95.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 0.000512 512 220 350 31584 1.15891 0.817664 4.58355 25.9461 32.606 32.6968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 810 0.001024 4096 210 2600 13776 2.7081 82.9887 104.497 190.236 190.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1720 0.001024 512 240 200 17976 0.363904 1.1976 13.2235 14.8268 14.8852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1930 0.000128 1024 80 750 153216 6.85059 67.3511 209.583 283.848 283.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 0.000128 1024 160 650 120960 13.7134 6.88813 62.6921 209.465 292.916 293.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1340 0.001024 512 130 150 17976 0.362016 0.868384 21.0578 22.3317 22.3899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 3.2e-05 1024 430 450 430080 75.1067 26.9296 170.357 836.692 1109.31 1109.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 0.000128 2048 110 6750 150696 14.3954 1184.11 419.137 1617.69 1617.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 800 3.2e-05 1024 90 500 537600 55.022 26.9249 202.059 837.374 1121.58 1121.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1900 0.000256 512 300 600 70784 2.21437 1.71258 14.2489 90.9493 109.224 109.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 0.000512 512 220 350 31360 1.17248 0.825344 4.24973 26.1498 32.4969 32.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 810 0.001024 4096 210 2600 13664 2.70944 74.1995 104.266 181.218 181.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1720 0.001024 512 240 200 17920 0.362496 1.0279 13.2309 14.6624 14.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1930 0.000128 1024 80 750 152992 6.84851 60.5431 209.509 276.961 277.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 0.000128 1024 160 650 118272 13.6071 6.81558 55.2648 207.286 283.13 283.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1340 0.001024 512 130 150 17920 0.360448 0.82848 20.8734 22.1026 22.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1160 3.2e-05 1024 430 450 415744 75.5329 26.5157 407.462 827.732 1337.47 1337.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 0.000128 2048 110 6750 150528 14.3852 1065.18 419.131 1498.75 1498.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 800 3.2e-05 1024 90 500 540672 54.7291 26.8916 424.167 838.583 1344.56 1344.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1900 0.000256 512 300 600 71680 2.22813 1.72442 29.5482 90.5354 124.133 124.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 0.000512 512 220 350 32000 1.16666 0.82944 8.30742 26.3021 36.705 36.7964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 810 0.001024 4096 210 2600 13952 2.7184 157.094 104.952 264.81 264.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1720 0.001024 512 240 200 18048 0.363616 2.0912 13.2077 15.7037 15.7594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1930 0.000128 1024 80 750 153344 6.84973 127.097 209.765 343.777 343.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 0.000128 1024 160 650 120832 13.6111 6.83027 117.181 209.135 346.916 347.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1340 0.001024 512 130 150 18112 0.364544 1.5959 21.0867 23.0897 23.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 3.2e-05 1024 430 450 430080 74.5861 26.8285 318.128 835.774 1255.53 1255.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 0.000128 2048 110 6750 150784 14.3785 2196 419.384 2629.81 2629.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 800 3.2e-05 1024 90 500 536576 54.9732 26.838 274.584 835.87 1192.47 1192.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1900 0.000256 512 300 600 71680 2.22902 1.72662 19.4262 90.3444 113.828 113.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 0.000512 512 220 350 31744 1.17242 0.834144 5.42918 26.3458 33.8818 33.9745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 810 0.001024 4096 210 2600 13824 2.71341 102.136 104.609 209.503 209.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1720 0.001024 512 240 200 17920 0.361472 1.4352 13.1682 15.0038 15.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1930 0.000128 1024 80 750 153216 6.85466 82.2313 209.678 298.822 298.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 910 0.000128 1024 160 650 120832 13.635 6.83421 76.4859 209.216 306.327 306.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1340 0.001024 512 130 150 18048 0.360928 1.11651 21.0869 22.6062 22.6591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 3.2e-05 1024 430 450 425984 75.2502 26.8288 204.939 835.868 1143.1 1143.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 0.000128 2048 110 6750 150656 14.3729 1423.1 419.856 1857.38 1857.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 800 3.2e-05 1024 90 500 534528 54.846 26.7469 232.404 832.624 1146.84 1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1900 0.000256 512 300 600 71424 2.23232 1.72032 16.4073 90.997 111.458 111.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 0.000512 512 220 350 31488 1.16163 0.821248 4.63395 26.028 32.7475 32.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 810 0.001024 4096 210 2600 13824 2.72138 86.0996 104.867 193.731 193.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1720 0.001024 512 240 200 17856 0.36112 1.21475 13.1551 14.7753 14.8337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1930 0.000128 1024 80 750 153216 6.85261 70.4128 209.586 286.913 286.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 0.000128 1024 160 650 116736 13.6606 6.79926 63.5618 206.382 290.563 290.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1340 0.001024 512 130 150 17856 0.358528 0.994112 20.761 22.1559 22.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 3.2e-05 1024 430 450 417792 74.7746 26.4356 171.328 824.264 1097.01 1097.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 0.000128 2048 110 6750 150528 14.4218 1163.85 418.69 1597.01 1597.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 800 3.2e-05 1024 90 500 532480 55.3116 26.8426 204.948 836.122 1123.41 1123.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1900 0.000256 512 300 600 71680 2.23376 1.7263 14.8034 90.3071 109.17 109.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 0.000512 512 220 350 30720 1.15082 0.807936 4.05686 25.7426 31.8597 31.9528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 810 0.001024 4096 210 2600 13568 2.70426 73.0097 103.937 179.696 179.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1720 0.001024 512 240 200 17664 0.360672 1.16867 13.0811 14.6531 14.7087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1930 0.000128 1024 80 750 153088 6.85117 61.898 209.699 278.507 278.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 0.000128 1024 160 650 118784 13.8123 6.83418 57.3588 209.414 287.579 287.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1340 0.001024 512 130 150 17920 0.364192 0.967488 21.0928 22.4668 22.5258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1160 3.2e-05 1024 430 450 425984 75.236 26.8616 155.67 836.113 1094.1 1094.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 0.000128 2048 110 6750 150528 14.394 1015.89 419.259 1449.6 1449.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 800 3.2e-05 1024 90 500 541440 54.8371 26.9634 430.803 838.191 1350.99 1351.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1900 0.000256 512 300 600 71712 2.24461 1.7345 30.3033 90.6231 125.003 125.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 0.000512 512 220 350 31968 1.16666 0.833536 8.45098 26.2862 36.8405 36.9333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 810 0.001024 4096 210 2600 13896 2.7095 163.596 104.687 271.035 271.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1720 0.001024 512 240 200 18072 0.362912 2.12173 13.2322 15.7587 15.8184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1930 0.000128 1024 80 750 153360 6.85331 130.398 209.794 347.112 347.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 0.000128 1024 160 650 120960 13.6441 6.85786 120.144 208.97 349.77 349.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1340 0.001024 512 130 150 18072 0.3608 1.68122 19.9414 22.0279 22.0836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 3.2e-05 1024 430 450 428544 74.9374 26.8669 322.546 835.087 1259.65 1259.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 0.000128 2048 110 6750 150768 14.4462 2310.91 419.566 2744.97 2745.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 800 3.2e-05 1024 90 500 539136 54.5365 26.8534 304.815 835.205 1221.61 1221.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1900 0.000256 512 300 600 71424 2.23232 1.72237 21.6727 90.4217 116.147 116.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 0.000512 512 220 350 31680 1.16346 0.82384 5.98906 26.1401 34.2155 34.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 810 0.001024 4096 210 2600 13824 2.7095 116.46 104.691 223.905 223.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1720 0.001024 512 240 200 18000 0.362208 1.5775 13.2321 15.2133 15.2678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1930 0.000128 1024 80 750 153216 6.85261 92.6418 209.7 309.254 309.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 0.000128 1024 160 650 119808 13.5288 6.8183 84.9566 207.518 312.979 313.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1340 0.001024 512 130 150 18000 0.360448 1.20189 20.8754 22.4793 22.5362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 3.2e-05 1024 430 450 423936 74.386 26.5836 227.874 829.003 1158.05 1158.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 0.000128 2048 110 6750 150624 14.4197 1643.48 419.177 2077.12 2077.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 800 3.2e-05 1024 90 500 539136 54.6365 26.8849 251.004 835.392 1168.11 1168.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1900 0.000256 512 300 600 70848 2.24928 1.73034 17.8328 90.483 112.395 112.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 0.000512 512 220 350 31104 1.16048 0.81104 5.1999 25.8038 33.0725 33.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 810 0.001024 4096 210 2600 13608 2.69722 95.0088 103.937 201.684 201.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1720 0.001024 512 240 200 17928 0.364608 1.22829 13.2336 14.868 14.9239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1930 0.000128 1024 80 750 153144 6.85261 76.4309 209.725 293.069 293.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 0.000128 1024 160 650 120960 13.6595 6.84586 71.3572 209.189 301.21 301.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1340 0.001024 512 130 150 17928 0.360448 1.00154 21.0626 22.4681 22.5195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1160 3.2e-05 1024 430 450 428544 74.9786 26.8693 190.446 835.385 1127.89 1128.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 0.000128 2048 110 6750 150552 14.3834 1354.6 419.216 1788.25 1788.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 800 3.2e-05 1024 90 500 534528 54.1152 26.5727 239.071 828.502 1148.46 1148.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1900 0.000256 512 300 600 70272 2.22342 1.71622 17.015 89.4302 110.488 110.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 0.000512 512 220 350 31104 1.1543 0.813312 4.93187 25.8299 32.8285 32.9237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 810 0.001024 4096 210 2600 13536 2.70131 88.8519 103.836 195.431 195.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1720 0.001024 512 240 200 17856 0.36432 1.25338 13.2192 14.8801 14.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1930 0.000128 1024 80 750 152928 6.85386 72.7847 209.329 289.03 289.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 0.000128 1024 160 650 115200 13.5581 6.84851 64.8249 204.456 289.838 289.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1340 0.001024 512 130 150 17856 0.36144 0.943392 20.636 21.9826 22.0404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 3.2e-05 1024 430 450 405504 75.3353 26.2287 171.906 816.14 1089.83 1090
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 0.000128 2048 110 6750 150336 14.3886 1279.66 418.434 1712.54 1712.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 800 3.2e-05 1024 90 500 529920 55.6742 26.8962 216.148 835.494 1134.4 1134.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1900 0.000256 512 300 600 70560 2.25779 1.73219 15.7216 88.226 108.04 108.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 0.000512 512 220 350 30240 1.1471 0.802208 4.31798 25.5105 31.8773 31.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 810 0.001024 4096 210 2600 13320 2.67674 81.8094 103.147 187.674 187.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1720 0.001024 512 240 200 17640 0.360576 1.12435 13.1299 14.6572 14.7143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1930 0.000128 1024 80 750 153000 6.84851 66.6211 209.702 283.228 283.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 0.000128 1024 160 650 120960 13.6858 6.84461 63.4301 209.351 293.467 293.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1340 0.001024 512 130 150 17640 0.359072 1.0752 19.9182 21.3941 21.4523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1160 3.2e-05 1024 430 450 414720 77.1138 26.878 162.183 835.476 1101.86 1102.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 0.000128 2048 110 6750 150480 14.4137 1174.83 419.357 1608.65 1608.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 800 3.2e-05 1024 90 500 540160 54.9206 26.9414 417.038 838.359 1337.46 1337.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1900 0.000256 512 300 600 71360 2.22525 1.72237 29.3808 90.4909 123.92 124.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 0.000512 512 220 350 32000 1.15981 0.826304 8.14586 26.1752 36.4078 36.4993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 810 0.001024 4096 210 2600 13920 2.71629 158.48 104.839 266.081 266.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1720 0.001024 512 240 200 18000 0.362336 2.09725 13.183 15.6857 15.7428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1930 0.000128 1024 80 750 153280 6.85261 126.342 209.779 343.039 343.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 0.000128 1024 160 650 121600 13.6643 6.83862 116.757 209.791 347.21 347.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1340 0.001024 512 130 150 18080 0.361792 1.5175 20.0601 21.9817 22.0367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 3.2e-05 1024 430 450 430080 74.9722 26.921 313.972 838.331 1254.4 1254.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 0.000128 2048 110 6750 150800 14.3825 2252.99 419.378 2686.8 2686.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 800 3.2e-05 1024 90 500 537600 55.0138 26.9066 287.139 837.96 1207.21 1207.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1900 0.000256 512 300 600 71040 2.22314 1.71718 20.2037 90.5095 114.751 114.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 0.000512 512 220 350 31360 1.15901 0.818528 5.7599 26.0002 33.8372 33.9272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 810 0.001024 4096 210 2600 13760 2.70998 108.593 104.342 215.69 215.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1720 0.001024 512 240 200 17920 0.362496 1.46141 13.1778 15.0413 15.0979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1930 0.000128 1024 80 750 153120 6.85168 87.2163 209.417 303.545 303.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 0.000128 1024 160 650 117760 13.5409 6.81712 78.6357 206.391 305.537 305.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1340 0.001024 512 130 150 17920 0.360448 1.0433 19.7303 21.1762 21.2337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1160 3.2e-05 1024 430 450 430080 74.9068 26.8841 217.345 837.948 1157.3 1157.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 0.000128 2048 110 6750 150720 14.4058 1539.47 419.125 1973.05 1973.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 800 3.2e-05 1024 90 500 537600 54.8519 26.8529 242.814 835.34 1160.05 1160.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1900 0.000256 512 300 600 71040 2.23997 1.7304 17.3376 90.3004 111.707 111.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 0.000512 512 220 350 31680 1.16467 0.822816 4.77734 26.0718 32.9395 33.0299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 810 0.001024 4096 210 2600 13680 2.7095 91.7955 104.437 198.987 199.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1720 0.001024 512 240 200 17760 0.361088 1.3233 13.1394 14.8655 14.9227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1930 0.000128 1024 80 750 153120 6.85235 73.6938 209.701 290.308 290.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 0.000128 1024 160 650 119040 13.4828 6.8096 67.829 206.627 294.907 295.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1340 0.001024 512 130 150 17760 0.360448 1.06086 20.7397 22.2044 22.2597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 3.2e-05 1024 430 450 414720 75.288 26.4725 177.635 825.025 1104.63 1104.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 0.000128 2048 110 6750 150480 14.4445 1314 419.042 1747.54 1747.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 800 3.2e-05 1024 90 500 532480 55.5782 26.9042 221.58 838.868 1143.12 1143.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1900 0.000256 512 300 600 70400 2.22195 1.71021 16.0246 90.0836 110.138 110.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 0.000512 512 220 350 30720 1.17328 0.825344 4.5824 26.1308 32.8077 32.8998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 810 0.001024 4096 210 2600 13440 2.69299 84.5556 103.578 190.87 190.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1720 0.001024 512 240 200 17600 0.359616 1.30886 13.0802 14.7906 14.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1930 0.000128 1024 80 750 152960 6.85421 68.1243 209.589 284.626 284.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 0.000128 1024 160 650 117760 13.5861 6.80013 62.2003 206.727 289.47 289.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1340 0.001024 512 130 150 17600 0.3584 0.987232 20.6873 22.0762 22.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1160 3.2e-05 1024 430 450 409600 75.9673 26.4417 162.48 825.111 1090.22 1090.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 0.000128 2048 110 6750 150400 14.3969 1209.83 419.487 1643.76 1643.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 800 3.2e-05 1024 90 500 524800 54.7946 26.5277 210.475 824.667 1116.66 1116.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1900 0.000256 512 300 600 70400 2.22 1.70925 15.4814 88.8873 108.398 108.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 0.000512 512 220 350 30400 1.17843 0.82464 4.31834 26.1632 32.582 32.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 810 0.001024 4096 210 2600 13600 2.71299 81.1787 104.796 188.731 188.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1720 0.001024 512 240 200 17600 0.360448 1.17722 13.1227 14.7009 14.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1930 0.000128 1024 80 750 152800 6.85216 65.2466 209.339 281.495 281.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 0.000128 1024 160 650 115200 13.8044 6.80595 59.0257 206.69 286.482 286.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1340 0.001024 512 130 150 17600 0.360448 0.786432 20.7318 21.9208 21.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1160 3.2e-05 1024 430 450 409600 76.0212 26.4697 155.563 824.644 1082.91 1083.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 0.000128 2048 110 6750 150400 14.3713 1165.43 418.971 1598.82 1598.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 800 3.2e-05 1024 90 480 543744 54.6652 26.8879 594.482 837.925 1514.17 1514.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1900 0.000256 512 300 600 71040 2.23974 1.71046 23.8148 92.4433 120.308 120.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1130 0.000512 512 220 360 31744 1.16742 0.827648 6.62467 26.2614 34.9826 35.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 810 0.001024 4096 210 2580 14016 2.72125 127.232 104.823 234.819 234.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1720 0.001024 512 240 240 17824 0.364544 1.92512 13.2137 15.5456 15.6021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1930 0.000128 1024 80 780 153280 6.85488 104.714 209.65 321.264 321.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 910 0.000128 1024 160 660 121344 13.6442 6.83702 102.268 209.641 332.544 332.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1340 0.001024 512 130 180 17888 0.364384 2.42688 21.6124 24.447 24.5056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1160 3.2e-05 1024 430 480 399360 79.9463 26.9132 426.635 837.92 1371.64 1371.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 0.000128 2048 110 6780 150816 14.3895 1806.68 419.174 2240.3 2240.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 800 3.2e-05 1024 90 480 542720 54.8949 26.8987 583.246 837.821 1503.06 1503.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1900 0.000256 512 300 600 70656 2.2359 1.70605 15.8114 91.2914 111.143 111.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1130 0.000512 512 220 360 31744 1.17078 0.830272 4.69418 26.2802 33.0756 33.1674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 810 0.001024 4096 210 2580 13952 2.71168 83.1936 104.632 190.581 190.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1720 0.001024 512 240 240 17792 0.362304 1.3257 13.2096 14.9391 14.9955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1930 0.000128 1024 80 780 153216 6.85008 68.9152 209.573 285.382 285.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 910 0.000128 1024 160 660 120832 13.6408 6.82992 74.4452 208.959 304.032 304.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1340 0.001024 512 130 180 17856 0.366592 2.43696 21.8788 24.724 24.7807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1160 3.2e-05 1024 430 480 397312 79.9653 26.8206 423.077 835.055 1365.13 1365.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 0.000128 2048 110 6780 150784 14.4201 1182.08 419.49 1616.03 1616.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 800 3.2e-05 1024 90 480 540672 54.9896 26.8777 580.838 837.207 1500.11 1500.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1900 0.000256 512 300 600 70656 2.24051 1.70794 13.1997 91.2986 108.547 108.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1130 0.000512 512 220 360 31488 1.1735 0.827424 3.95686 26.2336 32.295 32.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 810 0.001024 4096 210 2580 13920 2.71402 67.1253 104.72 174.604 174.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1720 0.001024 512 240 240 17760 0.364544 3.0425 13.225 16.6736 16.7302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1930 0.000128 1024 80 780 153216 6.85389 56.3392 209.788 273.026 273.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 910 0.000128 1024 160 660 119808 13.6333 6.83008 75.9329 208.49 305.043 305.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1340 0.001024 512 130 180 17760 0.365248 2.44019 21.9914 24.8403 24.8999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1160 3.2e-05 1024 430 480 393216 79.9507 26.7229 419.698 833.064 1359.66 1359.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 0.000128 2048 110 6780 150720 14.3896 957.518 419.365 1391.32 1391.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 800 3.2e-05 1024 90 480 540672 54.8247 26.8575 593.407 836.037 1511.32 1511.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1900 0.000256 512 300 600 70656 2.24243 1.70803 11.4934 91.466 107.007 107.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1130 0.000512 512 220 360 31744 1.17357 0.836864 3.58266 26.3458 32.0348 32.1285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 810 0.001024 4096 210 2580 13824 2.70483 58.2264 104.389 165.363 165.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1720 0.001024 512 240 240 17664 0.361824 3.0265 13.1794 16.6092 16.6666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1930 0.000128 1024 80 780 153088 6.85997 48.6298 209.678 265.212 265.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 910 0.000128 1024 160 660 120832 13.648 6.89347 70.3268 209.243 300.271 300.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1340 0.001024 512 130 180 17792 0.365376 2.41139 21.9757 24.7972 24.8545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1160 3.2e-05 1024 430 480 393216 80.5654 26.8247 417.584 835.95 1361.14 1361.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1650 0.000128 2048 110 6780 150656 14.385 827.885 419.33 1261.64 1261.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 800 3.2e-05 1024 90 480 544000 54.4982 26.9581 475.711 837.925 1395.3 1395.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1900 0.000256 512 300 600 71040 2.24624 1.72851 32.5176 90.6473 127.239 127.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 0.000512 512 220 360 31680 1.16758 0.831488 8.65283 26.2468 36.996 37.0891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 810 0.001024 4096 210 2580 14000 2.71869 174.576 104.779 282.118 282.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1720 0.001024 512 240 240 17800 0.3616 2.63366 13.2039 16.2405 16.2997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1930 0.000128 1024 80 780 153280 6.85466 147.163 209.66 363.737 363.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 0.000128 1024 160 660 120960 13.7091 6.85069 130.489 209.639 360.843 360.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1340 0.001024 512 130 180 17880 0.363136 1.98688 20.0706 22.4634 22.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1160 3.2e-05 1024 430 480 399360 79.7191 26.9435 532.985 837.914 1477.78 1477.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 0.000128 2048 110 6780 150800 14.4209 2491.39 419.133 2924.99 2925.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 800 3.2e-05 1024 90 480 542720 54.5329 26.9432 293.82 838.414 1213.91 1214.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1900 0.000256 512 300 600 70720 2.2401 1.72637 20.7686 90.4878 115.329 115.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 0.000512 512 220 360 31360 1.16499 0.826144 5.54925 26.1797 33.8167 33.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 810 0.001024 4096 210 2580 13920 2.71814 109.395 104.618 216.777 216.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1720 0.001024 512 240 240 17760 0.36336 1.75181 13.2168 15.3755 15.4349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1930 0.000128 1024 80 780 153200 6.85501 91.0746 209.709 307.707 307.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 0.000128 1024 160 660 120320 13.7534 7.48262 80.9671 209.803 312.165 312.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1340 0.001024 512 130 180 17840 0.362496 1.27437 21.1306 22.8103 22.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1160 3.2e-05 1024 430 480 399360 79.6364 26.9514 484.889 838.398 1430.1 1430.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 0.000128 2048 110 6780 150720 14.4112 1549.04 419.254 1982.75 1982.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 800 3.2e-05 1024 90 480 541440 54.5922 26.8902 778.586 835.183 1695.46 1695.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1900 0.000256 512 300 600 70560 2.24582 1.70893 17.2369 90.4345 111.725 111.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1130 0.000512 512 220 360 31680 1.17555 0.8296 5.40605 26.3164 33.8281 33.9149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 810 0.001024 4096 210 2580 13920 2.72141 89.0041 104.85 196.622 196.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1720 0.001024 512 240 240 17640 0.359136 1.39693 13.158 14.9562 15.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1930 0.000128 1024 80 780 153120 6.85072 74.2113 209.694 290.802 290.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 910 0.000128 1024 160 660 119040 13.7974 6.84166 84.3357 209.033 314.164 314.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1340 0.001024 512 130 180 17760 0.363232 3.5591 21.1968 25.1624 25.2184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1160 3.2e-05 1024 430 480 391680 80.5161 26.8733 471.415 835.179 1414.21 1414.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 0.000128 2048 110 6780 150720 14.4438 1262.93 419.432 1696.85 1696.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 800 3.2e-05 1024 90 480 542720 54.5007 26.9042 753.7 838.726 1674.02 1674.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1900 0.000256 512 300 600 70400 2.22806 1.69645 14.5556 91.6146 110.193 110.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1130 0.000512 512 220 360 30720 1.16822 0.821088 4.58445 26.0209 32.6945 32.7848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 810 0.001024 4096 210 2580 13760 2.70512 74.549 104.209 181.504 181.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1720 0.001024 512 240 240 17600 0.3624 1.2313 13.1556 14.7914 14.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1930 0.000128 1024 80 780 153120 6.85018 63.0888 209.746 279.728 279.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 910 0.000128 1024 160 660 117760 13.5485 6.79955 77.5958 206.514 304.612 304.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1340 0.001024 512 130 180 17760 0.364544 3.51027 20.9755 24.8921 24.9503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1160 3.2e-05 1024 430 480 399360 79.6072 26.8861 561.393 838.629 1506.73 1506.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 0.000128 2048 110 6780 150560 14.3988 1067.74 419.11 1501.29 1501.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 800 3.2e-05 1024 90 480 542208 54.4388 26.9094 436.739 836.428 1354.71 1354.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1900 0.000256 512 300 600 70848 2.23856 1.72976 29.8132 90.4418 124.325 124.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 0.000512 512 220 360 31872 1.16752 0.831488 8.00317 26.3111 36.4119 36.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 810 0.001024 4096 210 2580 13968 2.7136 159.212 104.635 266.604 266.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1720 0.001024 512 240 240 17808 0.36432 2.39821 13.2137 16.0191 16.0755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1930 0.000128 1024 80 780 153264 6.85638 135.309 209.609 351.838 351.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 0.000128 1024 160 660 120576 13.6548 6.84032 119.425 209.274 349.355 349.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1340 0.001024 512 130 180 17856 0.362496 1.85162 21.0725 23.3293 23.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1160 3.2e-05 1024 430 480 399360 79.4238 26.8908 310.577 836.404 1253.51 1253.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 0.000128 2048 110 6780 150768 14.4056 2296.92 419.006 2730.38 2730.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 800 3.2e-05 1024 90 480 540672 54.6104 26.8771 272.713 837.195 1191.59 1191.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1900 0.000256 512 300 600 70656 2.24144 1.72682 19.8998 90.5195 114.491 114.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 0.000512 512 220 360 31488 1.17267 0.829952 5.288 26.2372 33.6289 33.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 810 0.001024 4096 210 2580 13920 2.71155 100.422 104.728 207.904 207.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1720 0.001024 512 240 240 17760 0.366176 1.57853 13.2219 15.2081 15.2678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1930 0.000128 1024 80 780 153216 6.85206 84.8466 209.785 301.543 301.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 0.000128 1024 160 660 119808 13.63 6.82368 74.9156 208.486 304.01 304.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1340 0.001024 512 130 180 17760 0.362624 1.27795 20.9743 22.6608 22.7156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1160 3.2e-05 1024 430 480 393216 79.4508 26.7268 193.373 833.076 1132.84 1133.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 0.000128 2048 110 6780 150720 14.4905 1436.67 419.365 1870.57 1870.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 800 3.2e-05 1024 90 480 539136 54.5293 26.8554 223.07 835.26 1139.91 1140.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1900 0.000256 512 300 600 70272 2.24307 1.72646 16.0695 91.2897 111.431 111.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 0.000512 512 220 360 31104 1.17299 0.825344 4.49677 26.1409 32.7303 32.8246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 810 0.001024 4096 210 2580 13824 2.71386 82.0005 104.467 189.225 189.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1720 0.001024 512 240 240 17712 0.362784 1.38282 13.222 15.0117 15.0683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1930 0.000128 1024 80 780 153072 6.85645 69.3289 209.659 285.905 285.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 0.000128 1024 160 660 117504 13.7134 6.82426 59.711 207.514 287.916 288.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1340 0.001024 512 130 180 17712 0.362976 1.04448 19.8075 21.2567 21.3217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1160 3.2e-05 1024 430 480 387072 79.991 26.5852 411.228 828.992 1347.02 1347.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 0.000128 2048 110 6780 150624 14.3788 1179.7 419.234 1613.36 1613.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 800 3.2e-05 1024 90 480 534528 54.85 26.7444 198.884 833.199 1113.87 1114.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1900 0.000256 512 300 600 69888 2.23878 1.72227 14.3769 91.0451 109.482 109.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 0.000512 512 220 360 30720 1.16781 0.821088 4.10643 26.0423 32.2342 32.3291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 810 0.001024 4096 210 2580 13824 2.71411 74.634 104.729 182.121 182.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1720 0.001024 512 240 240 17664 0.362368 1.24154 13.2265 14.8764 14.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1930 0.000128 1024 80 780 153024 6.8567 62.4536 209.654 279.023 279.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 0.000128 1024 160 660 116736 13.6668 6.79824 53.9499 206.557 281.126 281.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1340 0.001024 512 130 180 17664 0.362112 1.02525 19.7704 21.1982 21.2564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1160 3.2e-05 1024 430 480 380928 80.2748 26.4417 385.305 824.929 1317.17 1317.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 0.000128 2048 110 6780 150528 14.4821 1061.37 419.103 1495 1495.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 800 3.2e-05 1024 90 480 537600 54.9643 26.8565 686.642 834.424 1603.09 1603.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1900 0.000256 512 300 600 70080 2.25334 1.70698 12.5648 90.6969 107.323 107.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1130 0.000512 512 220 360 30720 1.17203 0.8192 4.03152 26.0463 32.1694 32.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 810 0.001024 4096 210 2580 13680 2.70336 63.4803 104.09 170.321 170.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1720 0.001024 512 240 240 17520 0.361856 1.11853 13.1461 14.6681 14.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1930 0.000128 1024 80 780 152880 6.85005 54.1658 209.303 270.364 270.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 910 0.000128 1024 160 660 115200 13.8027 6.8041 66.3849 206.396 293.547 293.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1340 0.001024 512 130 180 17520 0.362496 3.05562 19.9661 23.4262 23.4865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1160 3.2e-05 1024 430 480 384000 79.7883 26.5789 399.64 824.213 1330.44 1330.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 0.000128 2048 110 6780 150480 14.4979 920.077 418.647 1353.27 1353.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 800 3.2e-05 1024 90 480 542976 54.4905 26.9363 416.017 837.139 1334.78 1334.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1900 0.000256 512 300 600 70784 2.24666 1.73283 29.2802 90.4946 123.853 123.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 0.000512 512 220 360 31808 1.17475 0.834496 8.01072 26.3394 36.4557 36.5486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 810 0.001024 4096 210 2580 14000 2.7264 153.593 104.934 261.298 261.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1720 0.001024 512 240 240 17808 0.364544 2.35629 13.2289 15.9905 16.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1930 0.000128 1024 80 780 153216 6.84931 128.426 210.251 345.587 345.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 0.000128 1024 160 660 120960 13.7082 6.8567 113.798 209.519 344.039 344.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1340 0.001024 512 130 180 17864 0.35904 1.85261 21.0909 23.3438 23.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1160 3.2e-05 1024 430 480 397824 79.89 26.9242 294.124 837.135 1238.28 1238.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 0.000128 2048 110 6780 150752 14.4373 2188.18 419.348 2622.01 2622.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 800 3.2e-05 1024 90 480 541184 54.5816 26.91 264.346 836.388 1182.43 1182.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1900 0.000256 512 300 600 70784 2.2409 1.73024 18.7417 90.4897 113.302 113.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 0.000512 512 220 360 31360 1.16506 0.822464 5.2183 26.0501 33.3552 33.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 810 0.001024 4096 210 2580 13888 2.71638 97.6369 104.537 204.937 204.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1720 0.001024 512 240 240 17696 0.362368 1.5945 13.1778 15.18 15.2382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1930 0.000128 1024 80 780 153104 6.8504 81.5004 209.445 297.858 297.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 0.000128 1024 160 660 120064 13.7393 6.83635 72.0491 209.332 302.116 302.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1340 0.001024 512 130 180 17808 0.364672 1.27661 20.0294 21.7148 21.7706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1160 3.2e-05 1024 430 480 394240 80.2056 27.3956 185.205 836.367 1129.4 1129.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 0.000128 2048 110 6780 150640 14.3998 1385.44 418.802 1818.69 1818.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 800 3.2e-05 1024 90 480 542976 54.7577 26.9393 225.083 837.375 1144.36 1144.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1900 0.000256 512 300 600 70560 2.25296 1.73258 16.0223 90.6045 110.71 110.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 0.000512 512 220 360 30912 1.16595 0.817408 4.39296 25.9665 32.4425 32.5326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 810 0.001024 4096 210 2580 13776 2.7063 80.5149 104.349 187.619 187.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1720 0.001024 512 240 240 17640 0.361824 1.39882 13.1925 14.9951 15.0547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1930 0.000128 1024 80 780 153048 6.85053 68.5097 209.675 285.097 285.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 0.000128 1024 160 660 120960 13.7055 6.8423 61.8651 209.629 292.2 292.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1340 0.001024 512 130 180 17640 0.360512 1.01712 19.9676 21.3873 21.4446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1160 3.2e-05 1024 430 480 397824 79.8739 26.9244 159.977 837.371 1104.36 1104.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 0.000128 2048 110 6780 150528 14.5132 1159.5 419.083 1593.14 1593.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 800 3.2e-05 1024 90 480 537600 55.0339 26.8812 195.032 836.535 1113.67 1113.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1900 0.000256 512 300 600 69888 2.2199 1.71622 13.9667 89.7864 107.789 107.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 0.000512 512 220 360 31360 1.17066 0.825152 4.16154 26.1245 32.3812 32.4787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 810 0.001024 4096 210 2580 13664 2.70541 69.109 103.937 175.794 175.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1720 0.001024 512 240 240 17472 0.360992 1.1696 13.1072 14.682 14.7393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1930 0.000128 1024 80 780 152992 6.9207 59.9337 209.447 276.36 276.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 0.000128 1024 160 660 118272 13.6063 6.94893 52.8416 207.149 280.696 280.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1340 0.001024 512 130 180 17696 0.362496 0.942336 19.8396 21.1857 21.2439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1160 3.2e-05 1024 430 480 387072 79.5454 26.6091 136.545 826.908 1069.82 1069.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 0.000128 2048 110 6780 150528 14.3941 1019.8 418.781 1453.02 1453.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 800 3.2e-05 1024 90 480 537600 54.1977 26.6803 176.002 829.546 1086.62 1086.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1900 0.000256 512 300 600 69440 2.24547 1.72026 12.2874 89.6287 105.978 106.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 0.000512 512 220 360 30240 1.17034 0.814048 3.33933 25.866 31.2917 31.3844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 810 0.001024 4096 210 2580 13720 2.71638 61.3548 104.548 168.663 168.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1720 0.001024 512 240 240 17360 0.360512 1.04419 13.0741 14.5203 14.5796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1930 0.000128 1024 80 780 152880 6.84634 53.1968 209.402 269.509 269.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 0.000128 1024 160 660 116480 13.5644 6.79974 47.292 204.785 272.596 272.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1340 0.001024 512 130 180 17640 0.362912 0.79824 20.741 21.9468 22.0051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1160 3.2e-05 1024 430 480 376320 80.104 26.3225 369.244 817.486 1293.37 1293.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 0.000128 2048 110 6780 150360 14.4538 901.837 418.542 1334.88 1334.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 800 3.2e-05 1024 90 480 542720 54.4609 26.894 397.555 838.622 1317.73 1317.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1900 0.000256 512 300 600 70656 2.23696 1.72525 28.0115 91.5902 123.666 123.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 0.000512 512 220 360 31744 1.16912 0.830208 7.60771 26.3024 36.0072 36.0984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 810 0.001024 4096 210 2580 13952 2.7136 141.854 104.734 249.345 249.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1720 0.001024 512 240 240 17792 0.362496 2.30934 13.225 15.9382 15.9959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1930 0.000128 1024 80 780 153216 6.90432 121.639 209.835 338.441 338.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 0.000128 1024 160 660 120832 13.6089 6.82365 108.337 209.157 338.085 338.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1340 0.001024 512 130 180 17856 0.363648 1.77738 21.0953 23.2786 23.3349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1160 3.2e-05 1024 430 480 397312 79.4218 26.8307 279.694 835.876 1222.03 1222.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 0.000128 2048 110 6780 150784 14.4296 1996.05 419.498 2430.03 2430.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 800 3.2e-05 1024 90 480 540672 54.3954 26.8392 269.701 835.277 1186.41 1186.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1900 0.000256 512 300 600 70656 2.24339 1.72646 19.1474 89.2562 112.472 112.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 0.000512 512 220 360 31744 1.16963 0.831328 5.15571 26.3285 33.5827 33.6752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 810 0.001024 4096 210 2580 13824 2.70682 96.1746 104.313 203.237 203.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1720 0.001024 512 240 240 17664 0.360352 1.64003 13.1707 15.2125 15.2699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1930 0.000128 1024 80 780 153088 6.84973 82.0236 209.507 298.442 298.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 0.000128 1024 160 660 120832 13.634 6.83226 73.5648 209.07 303.251 303.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1340 0.001024 512 130 180 17792 0.364544 1.27882 21.0865 22.7719 22.8279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1160 3.2e-05 1024 430 480 393216 80.0474 26.8186 188.127 835.267 1130.47 1130.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 0.000128 2048 110 6780 150656 14.4435 1325.07 418.991 1758.55 1758.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 800 3.2e-05 1024 90 480 534528 54.8431 26.7677 222.233 832.481 1136.52 1136.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1900 0.000256 512 300 600 69888 2.24134 1.72234 15.7388 89.9403 109.741 109.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 0.000512 512 220 360 30720 1.16678 0.8192 4.51699 26.0215 32.6208 32.7125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 810 0.001024 4096 210 2580 13824 2.71424 79.8843 104.641 187.284 187.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1720 0.001024 512 240 240 17664 0.362144 1.37626 13.2169 14.9989 15.0546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1930 0.000128 1024 80 780 153024 6.8544 68.3726 209.471 284.757 284.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 0.000128 1024 160 660 116736 13.655 6.79734 59.6404 206.378 286.624 286.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1340 0.001024 512 130 180 17664 0.362688 1.13254 20.8085 22.3452 22.4007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1160 3.2e-05 1024 430 480 380928 80.1692 26.4356 152.31 824.235 1083.36 1083.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 0.000128 2048 110 6780 150528 14.3791 1092.63 418.745 1525.8 1525.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 800 3.2e-05 1024 90 480 540672 54.3867 26.8359 209.235 836.157 1126.81 1126.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1900 0.000256 512 300 600 70656 2.2432 1.72842 14.9179 90.3333 109.324 109.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 0.000512 512 220 360 30720 1.15574 0.80896 3.93603 25.7449 31.7466 31.8385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 810 0.001024 4096 210 2580 13568 2.68998 71.1119 103.709 177.553 177.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1720 0.001024 512 240 240 17408 0.360128 1.14886 13.0937 14.6447 14.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1930 0.000128 1024 80 780 152832 6.8479 63.1644 209.513 279.585 279.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 0.000128 1024 160 660 118784 13.8084 6.82957 56.7845 209.422 286.998 287.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1340 0.001024 512 130 180 17664 0.361312 1.09424 21.0969 22.5961 22.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1160 3.2e-05 1024 430 480 393216 80.0878 26.8227 146.154 836.146 1089.42 1089.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 0.000128 2048 110 6780 150528 14.3872 971.334 419.332 1405.1 1405.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 800 3.2e-05 1024 90 480 542720 54.5188 26.9081 190.869 838.866 1111.35 1111.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1900 0.000256 512 300 600 69120 2.22778 1.71021 13.3278 89.8725 107.24 107.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 0.000512 512 220 360 30720 1.17331 0.82432 3.82563 26.1263 32.0486 32.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 810 0.001024 4096 210 2580 13440 2.68275 64.1454 103.353 170.225 170.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1720 0.001024 512 240 240 17280 0.358624 1.28864 13.0524 14.7422 14.7968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1930 0.000128 1024 80 780 152960 6.85066 57.6143 209.742 274.267 274.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 0.000128 1024 160 660 117760 13.5948 6.79322 51.5544 206.723 278.817 278.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1340 0.001024 512 130 180 17600 0.362496 0.963584 18.7572 20.126 20.1818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1160 3.2e-05 1024 430 480 389120 78.9508 26.4376 132.272 825.094 1062.97 1063.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 0.000128 2048 110 6780 150400 14.3969 893.174 419.363 1326.98 1327.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 800 3.2e-05 1024 90 512 539648 55.3659 26.8959 577.668 838.57 1498.71 1498.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1900 0.000256 512 300 576 71808 2.23437 1.71008 22.8873 92.4578 119.391 119.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1130 0.000512 512 220 384 31232 1.16643 0.829344 6.90042 26.2878 35.2845 35.3792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 810 0.001024 4096 210 2560 14048 2.71856 124.886 104.843 232.494 232.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1720 0.001024 512 240 256 17696 0.363904 2.02752 13.2177 15.6517 15.7081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1930 0.000128 1024 80 768 153312 6.8567 101.906 209.789 318.599 318.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 910 0.000128 1024 160 640 119296 13.7879 6.83248 98.7841 209.798 329.363 329.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1340 0.001024 512 130 192 17792 0.367776 2.5392 20.724 23.6754 23.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1160 3.2e-05 1024 430 448 405504 79.0968 26.8765 404.397 838.603 1349.19 1349.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 0.000128 2048 110 6784 150816 14.4245 1782.42 419.502 2216.39 2216.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 800 3.2e-05 1024 90 512 538624 55.4832 26.8943 566.335 837.696 1486.61 1486.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1900 0.000256 512 300 576 71424 2.23184 1.70438 14.9053 91.2674 110.209 110.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1130 0.000512 512 220 384 31232 1.17136 0.82944 4.83706 26.2805 33.2185 33.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 810 0.001024 4096 210 2560 14016 2.71565 80.0434 104.732 187.535 187.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1720 0.001024 512 240 256 17664 0.36272 1.37654 13.2067 14.9905 15.0487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1930 0.000128 1024 80 768 153280 6.85875 65.6204 209.561 282.085 282.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 910 0.000128 1024 160 640 118784 13.7949 6.82813 71.0498 208.928 300.759 300.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1340 0.001024 512 130 192 17728 0.365376 2.53584 20.8041 23.7484 23.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1160 3.2e-05 1024 430 448 401408 79.3717 26.8165 398.253 834.951 1339.61 1339.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 0.000128 2048 110 6784 150784 14.3892 1142.87 419.046 1576.36 1576.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 800 3.2e-05 1024 90 512 537600 55.4203 26.8774 565.281 836.511 1484.29 1484.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1900 0.000256 512 300 576 71424 2.23494 1.7056 12.5476 91.1496 107.739 107.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1130 0.000512 512 220 384 31104 1.17523 0.828032 4.12752 26.2131 32.4433 32.5341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 810 0.001024 4096 210 2560 13920 2.71155 65.9417 104.407 173.103 173.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1720 0.001024 512 240 256 17568 0.362496 3.20102 13.1624 16.7672 16.8223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1930 0.000128 1024 80 768 153216 6.85594 54.5129 209.56 270.971 271.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 910 0.000128 1024 160 640 118272 13.7544 6.82211 74.4533 208.316 303.503 303.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1340 0.001024 512 130 192 17664 0.365344 2.53939 21.0323 23.9808 24.0357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1160 3.2e-05 1024 430 448 399360 79.0732 26.726 397.088 832.777 1335.88 1336.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 0.000128 2048 110 6784 150720 14.4282 942.156 419.037 1375.67 1375.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 800 3.2e-05 1024 90 512 536576 55.4212 26.8428 578.382 835.946 1496.79 1496.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1900 0.000256 512 300 576 71168 2.23696 1.70534 10.8929 91.3536 106.29 106.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1130 0.000512 512 220 384 31232 1.17542 0.835424 3.7191 26.3443 32.1709 32.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 810 0.001024 4096 210 2560 13952 2.7208 57.5631 104.83 165.154 165.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1720 0.001024 512 240 256 17536 0.363552 3.19056 13.1707 16.7662 16.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1930 0.000128 1024 80 768 153216 6.85872 47.0517 209.767 263.721 263.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 910 0.000128 1024 160 640 118784 13.8104 6.83213 69.2123 209.216 299.227 299.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1340 0.001024 512 130 192 17664 0.367008 2.51712 22.1634 25.0914 25.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1160 3.2e-05 1024 430 448 401408 79.3712 26.8276 396.735 835.865 1339.02 1339.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 0.000128 2048 110 6784 150656 14.3949 813.034 419.291 1246.76 1246.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 800 3.2e-05 1024 90 512 540160 55.0045 26.9595 462.734 838.572 1383.47 1383.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1900 0.000256 512 300 576 71840 2.24787 1.73261 30.4555 90.7111 125.244 125.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 0.000512 512 220 384 31200 1.17453 0.831712 8.75318 26.2659 37.1286 37.2225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 810 0.001024 4096 210 2560 14040 2.71667 167.914 104.849 275.524 275.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1720 0.001024 512 240 256 17680 0.361792 2.63782 13.2084 16.2523 16.3097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1930 0.000128 1024 80 768 153320 6.8545 138.864 209.815 355.598 355.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 0.000128 1024 160 640 119040 13.8615 6.84768 122.016 209.809 352.688 352.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1340 0.001024 512 130 192 17800 0.362496 2.02403 21.1566 23.5855 23.6401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1160 3.2e-05 1024 430 448 407040 78.597 26.9435 497.801 838.549 1442.11 1442.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 0.000128 2048 110 6784 150800 14.4323 2404.47 419.607 2838.55 2838.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 800 3.2e-05 1024 90 512 540160 54.9156 26.9353 282.907 838.459 1203.41 1203.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1900 0.000256 512 300 576 71360 2.22822 1.72202 19.5625 90.6591 114.275 114.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 0.000512 512 220 384 31040 1.17325 0.827168 5.6559 26.1851 33.9364 34.0285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 810 0.001024 4096 210 2560 14000 2.71549 102.101 104.831 209.689 209.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1720 0.001024 512 240 256 17600 0.36368 1.67962 13.1753 15.2605 15.3179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1930 0.000128 1024 80 768 153280 6.85226 85.2661 209.766 301.944 301.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 0.000128 1024 160 640 119040 13.8484 6.84237 75.0081 209.82 305.673 305.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1340 0.001024 512 130 192 17760 0.365408 1.30048 21.1478 22.8564 22.9144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1160 3.2e-05 1024 430 448 404480 78.8508 26.9178 446.562 838.456 1391 1391.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 0.000128 2048 110 6784 150720 14.403 1462.48 419.287 1896.22 1896.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 800 3.2e-05 1024 90 512 537600 55.0353 26.8861 749.468 834.349 1665.94 1666.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1900 0.000256 512 300 576 71520 2.23757 1.70541 15.9529 90.4312 110.424 110.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 0.000512 512 220 384 31200 1.1776 0.829824 4.56794 26.2901 32.9625 33.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 810 0.001024 4096 210 2560 13920 2.71309 84.9735 104.506 192.236 192.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1720 0.001024 512 240 256 17520 0.36032 1.42131 13.1372 14.9618 15.0186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1930 0.000128 1024 80 768 153240 6.87718 70.0068 209.568 286.496 286.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 910 0.000128 1024 160 640 117120 13.9421 6.83898 79.9544 208.806 309.697 309.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1340 0.001024 512 130 192 17640 0.364416 3.64618 20.1441 24.1968 24.2545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1160 3.2e-05 1024 430 448 399360 79.3296 26.8698 434.38 834.26 1375.06 1375.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 0.000128 2048 110 6784 150720 14.3892 1208.27 418.986 1641.69 1641.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 800 3.2e-05 1024 90 512 537600 55.0973 26.9015 726.601 838.255 1647.06 1647.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1900 0.000256 512 300 576 71040 2.22426 1.69779 13.9434 90.5263 108.493 108.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1130 0.000512 512 220 384 30720 1.16883 0.817152 4.73069 26.0036 32.8164 32.9102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 810 0.001024 4096 210 2560 13920 2.71546 72.9846 104.761 180.504 180.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1720 0.001024 512 240 256 17440 0.361824 1.27626 13.1162 14.7948 14.8521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1930 0.000128 1024 80 768 153120 6.85226 60.143 209.539 276.577 276.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 910 0.000128 1024 160 640 115200 13.7572 6.79946 74.2792 206.371 301.361 301.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1340 0.001024 512 130 192 17600 0.36336 3.64339 19.8979 23.9469 24.0039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1160 3.2e-05 1024 430 448 399360 79.628 26.8844 518.532 838.067 1463.34 1463.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 0.000128 2048 110 6784 150560 14.3749 1036.55 418.826 1469.81 1469.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 800 3.2e-05 1024 90 512 531200 55.4359 26.8174 768.082 832.834 1683.38 1683.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1900 0.000256 512 300 576 71200 2.24365 1.70803 12.6836 91.2216 107.955 108.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1130 0.000512 512 220 384 30400 1.1735 0.8192 4.54989 26.028 32.6681 32.7616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 810 0.001024 4096 210 2560 13800 2.7095 65.7347 104.313 172.801 172.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1720 0.001024 512 240 256 17400 0.362496 1.21667 13.1133 14.7353 14.7912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1930 0.000128 1024 80 768 153000 6.85213 54.6718 209.397 270.966 271.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 910 0.000128 1024 160 640 115200 13.8153 6.81101 71.9303 206.395 299.109 299.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1340 0.001024 512 130 192 17600 0.361728 3.26928 19.7959 23.4691 23.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1160 3.2e-05 1024 430 448 396800 78.0216 26.497 551.571 824.301 1480.61 1480.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 0.000128 2048 110 6784 150600 14.4695 945.799 418.987 1379.3 1379.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 800 3.2e-05 1024 90 512 539136 54.9466 26.911 427.732 837.305 1347.09 1347.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1900 0.000256 512 300 576 71616 2.23501 1.72899 27.979 90.5174 122.563 122.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 0.000512 512 220 384 31296 1.17277 0.831808 8.18432 26.338 36.6268 36.7204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 810 0.001024 4096 210 2560 14016 2.71974 153.258 104.758 260.781 260.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1720 0.001024 512 240 256 17664 0.361984 2.47482 13.2036 16.0812 16.1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1930 0.000128 1024 80 768 153312 6.85558 128.723 209.816 345.458 345.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 0.000128 1024 160 640 119040 13.8065 6.84339 113.302 209.482 343.589 343.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1340 0.001024 512 130 192 17760 0.361504 1.9081 21.0924 23.404 23.4604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 3.2e-05 1024 430 448 405504 78.5432 26.8945 296.152 837.205 1239.01 1239.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 0.000128 2048 110 6784 150768 14.428 2214.59 419.42 2648.49 2648.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 800 3.2e-05 1024 90 512 537600 55.038 26.8743 268.027 836.506 1186.64 1186.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1900 0.000256 512 300 576 71424 2.23213 1.72646 18.6342 90.494 113.188 113.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 0.000512 512 220 384 31104 1.17498 0.827744 5.42413 26.2138 33.7379 33.8289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 810 0.001024 4096 210 2560 13920 2.71347 95.8387 104.416 203.016 203.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1720 0.001024 512 240 256 17568 0.361344 1.61933 13.1575 15.1799 15.2366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1930 0.000128 1024 80 768 153216 6.85523 80.4766 209.559 296.948 296.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 0.000128 1024 160 640 118272 13.7436 6.82464 71.2744 208.313 300.317 300.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1340 0.001024 512 130 192 17664 0.362496 1.31571 20.9719 22.6925 22.7501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1160 3.2e-05 1024 430 448 399360 78.4627 26.7208 183.648 832.372 1121.42 1121.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 0.000128 2048 110 6784 150720 14.4445 1387.76 419.065 1821.32 1821.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 800 3.2e-05 1024 90 512 534528 55.1479 26.8551 217.391 835.261 1134.85 1134.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1900 0.000256 512 300 576 71424 2.23411 1.72349 15.0869 90.2491 109.389 109.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 0.000512 512 220 384 30528 1.17011 0.824992 4.44906 26.1398 32.6838 32.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 810 0.001024 4096 210 2560 13824 2.70368 78.6387 104.239 185.621 185.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1720 0.001024 512 240 256 17568 0.362496 1.41894 13.201 15.0239 15.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1930 0.000128 1024 80 768 153216 6.85875 65.8539 209.785 282.557 282.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 0.000128 1024 160 640 117504 13.7097 6.83254 57.0642 207.516 285.278 285.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1340 0.001024 512 130 192 17568 0.360128 1.06928 20.8322 22.3032 22.3583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1160 3.2e-05 1024 430 448 396288 78.4995 26.5746 385.046 828.999 1319.33 1319.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 0.000128 2048 110 6784 150624 14.3954 1137.54 419.24 1571.22 1571.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 800 3.2e-05 1024 90 512 534528 54.8374 26.7506 192.912 833.1 1107.79 1107.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1900 0.000256 512 300 576 70656 2.23542 1.72422 13.1251 89.9956 107.178 107.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 0.000512 512 220 384 30720 1.16694 0.820128 4.17811 26.0388 32.3037 32.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 810 0.001024 4096 210 2560 13824 2.71254 70.7872 104.477 178.022 178.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1720 0.001024 512 240 256 17472 0.36192 1.25821 13.1663 14.8289 14.8863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1930 0.000128 1024 80 768 153024 6.85539 58.2348 209.574 274.725 274.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 0.000128 1024 160 640 116736 13.6614 6.80163 50.873 206.53 278.02 278.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1340 0.001024 512 130 192 17472 0.360448 1.04765 19.7054 21.1545 21.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1160 3.2e-05 1024 430 448 393216 78.3172 26.4356 360.518 824.84 1290.32 1290.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 0.000128 2048 110 6784 150528 14.3852 1007.29 419.061 1440.78 1440.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 800 3.2e-05 1024 90 512 537600 55.0456 26.8538 673.602 835.313 1591.01 1591.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1900 0.000256 512 300 576 71040 2.23846 1.70934 11.9533 90.6387 106.639 106.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 0.000512 512 220 384 30720 1.16739 0.823296 3.4544 26.0753 31.6221 31.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 810 0.001024 4096 210 2560 13680 2.70131 59.9141 103.971 166.63 166.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1720 0.001024 512 240 256 17280 0.358688 1.14534 13.0696 14.6156 14.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1930 0.000128 1024 80 768 153120 6.88061 51.3659 209.79 268.082 268.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 910 0.000128 1024 160 640 115200 13.7829 6.80986 44.9328 206.62 272.301 272.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1340 0.001024 512 130 192 17520 0.362496 3.14163 19.7754 23.3206 23.3782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1160 3.2e-05 1024 430 448 384000 79.8028 26.4694 363.517 824.991 1294.99 1295.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 0.000128 2048 110 6784 150480 14.4343 885.894 419.116 1319.49 1319.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 800 3.2e-05 1024 90 512 537600 55.3373 26.939 400.262 837.036 1319.77 1319.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1900 0.000256 512 300 576 71680 2.24202 1.72723 27.1717 90.512 121.756 121.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 0.000512 512 220 384 31360 1.17914 0.833376 8.0024 26.336 36.4506 36.5415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 810 0.001024 4096 210 2560 14000 2.71286 146.135 104.69 253.581 253.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1720 0.001024 512 240 256 17696 0.363584 2.3961 13.2276 16.0276 16.0853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1930 0.000128 1024 80 768 153272 6.85402 119.81 209.721 336.445 336.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 0.000128 1024 160 640 119168 13.8319 7.17834 105.885 209.435 336.492 336.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1340 0.001024 512 130 192 17752 0.362464 1.77766 21.0843 23.2688 23.3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 3.2e-05 1024 430 448 404992 78.7648 26.9455 276.018 837.03 1218.98 1219.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 0.000128 2048 110 6784 150752 14.3826 2078.77 419.305 2512.5 2512.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 800 3.2e-05 1024 90 512 537600 55.1392 26.9087 256.261 837.322 1175.83 1175.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1900 0.000256 512 300 576 71680 2.23629 1.72707 17.49 91.6076 113.162 113.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 0.000512 512 220 384 30912 1.17075 0.821248 5.3127 26.0758 33.4791 33.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 810 0.001024 4096 210 2560 13888 2.70842 91.4452 104.42 198.616 198.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1720 0.001024 512 240 256 17584 0.361504 1.62502 13.1909 15.2184 15.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1930 0.000128 1024 80 768 153216 6.85363 76.0578 209.771 292.74 292.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 0.000128 1024 160 640 118272 13.8712 6.83622 67.2672 209.558 297.691 297.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1340 0.001024 512 130 192 17696 0.364 1.15635 21.0921 22.6543 22.7118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1160 3.2e-05 1024 430 448 401408 79.0628 27.5675 175.276 837.604 1119.72 1119.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 0.000128 2048 110 6784 150640 14.4144 1318.47 419.25 1752.18 1752.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 800 3.2e-05 1024 90 512 537600 55.2299 26.9388 217.629 837.283 1137.28 1137.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1900 0.000256 512 300 576 71232 2.25296 1.72925 14.9732 90.6032 109.662 109.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 0.000512 512 220 384 30240 1.17117 0.818176 4.28614 25.962 32.334 32.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 810 0.001024 4096 210 2560 13776 2.69926 77.3708 104.107 184.221 184.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1720 0.001024 512 240 256 17472 0.362944 1.41744 13.1513 14.9724 15.0283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1930 0.000128 1024 80 768 153048 6.85261 64.4567 209.598 280.968 281.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 0.000128 1024 160 640 118272 13.8954 7.0272 57.505 209.613 288.194 288.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1340 0.001024 512 130 192 17640 0.36256 1.03219 20.034 21.4719 21.5285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 3.2e-05 1024 430 448 397824 79.8461 26.921 147.945 837.291 1092.21 1092.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 0.000128 2048 110 6784 150528 14.3875 1114.43 419.047 1547.91 1547.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 800 3.2e-05 1024 90 512 537600 55.0791 26.8861 192.112 837.216 1111.49 1111.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1900 0.000256 512 300 576 70784 2.21798 1.71315 13.0436 90.0202 107.094 107.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 0.000512 512 220 384 30464 1.17411 0.823904 3.57728 26.1446 31.8209 31.9119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 810 0.001024 4096 210 2560 13664 2.69722 65.2923 103.782 171.813 171.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1720 0.001024 512 240 256 17472 0.3608 1.20368 13.1883 14.7953 14.8516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1930 0.000128 1024 80 768 152992 6.8567 56.5668 209.561 273.044 273.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 0.000128 1024 160 640 114688 13.8892 6.8096 49.3527 207.246 277.451 277.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1340 0.001024 512 130 192 17472 0.358432 0.969952 20.8176 22.1908 22.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1160 3.2e-05 1024 430 448 387072 79.5361 26.5121 127.186 827.573 1061.02 1061.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 0.000128 2048 110 6784 150528 14.3772 977.637 419.124 1411.18 1411.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 800 3.2e-05 1024 90 512 528640 55.2297 26.6774 169.994 829.591 1081.68 1081.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1900 0.000256 512 300 576 70560 2.23642 1.72077 11.5332 89.6502 105.242 105.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 0.000512 512 220 384 30240 1.17389 0.815104 3.42576 25.8684 31.3824 31.4716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 810 0.001024 4096 210 2560 13720 2.70803 58.0916 104.321 165.164 165.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1720 0.001024 512 240 256 17360 0.360736 1.07098 13.1403 14.6153 14.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1930 0.000128 1024 80 768 152880 6.85072 50.2456 209.36 266.516 266.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 0.000128 1024 160 640 112000 13.9066 6.79616 42.3824 204.793 268.031 268.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1340 0.001024 512 130 192 17360 0.359072 0.8192 20.6197 21.8421 21.8993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1160 3.2e-05 1024 430 448 376320 80.1364 26.9529 333.837 817.532 1258.67 1258.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 0.000128 2048 110 6784 150360 14.3857 866.516 418.574 1299.52 1299.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 800 3.2e-05 1024 90 512 538624 54.9871 26.9732 399.566 837.812 1319.53 1319.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1900 0.000256 512 300 576 71424 2.2271 1.72262 26.9694 90.5053 121.526 121.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 0.000512 512 220 384 31232 1.16938 0.827744 7.99322 26.2799 36.3708 36.4625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 810 0.001024 4096 210 2560 14016 2.71446 140.587 104.746 248.091 248.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1720 0.001024 512 240 256 17664 0.362496 2.43046 13.1995 16.0326 16.0906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1930 0.000128 1024 80 768 153280 6.85581 118.899 209.591 335.404 335.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 0.000128 1024 160 640 118784 13.7797 6.82794 104.881 208.952 334.602 334.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1340 0.001024 512 130 192 17728 0.361792 1.86573 21.0681 23.3387 23.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1160 3.2e-05 1024 430 448 401408 78.7721 26.8229 272.408 835.496 1213.72 1213.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 0.000128 2048 110 6784 150784 14.4775 1985.84 419.114 2419.47 2419.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 800 3.2e-05 1024 90 512 536576 55.0097 26.8364 268.415 835.948 1186.41 1186.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1900 0.000256 512 300 576 71168 2.23642 1.72483 18.133 90.3672 112.563 112.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 0.000512 512 220 384 31232 1.17158 0.833312 5.34851 26.3474 33.7985 33.8924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 810 0.001024 4096 210 2560 13952 2.71619 94.1178 104.85 201.73 201.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1720 0.001024 512 240 256 17536 0.361568 1.7152 13.1694 15.2876 15.3472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1930 0.000128 1024 80 768 153216 6.85856 79.4387 209.793 296.152 296.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 0.000128 1024 160 640 118784 13.791 6.82976 70.8715 209.24 300.891 301.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1340 0.001024 512 130 192 17664 0.36208 1.33475 21.0841 22.8235 22.8806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1160 3.2e-05 1024 430 448 401408 78.8367 26.8233 183.603 835.93 1125.41 1125.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 0.000128 2048 110 6784 150656 14.3688 1287.67 419.4 1721.48 1721.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 800 3.2e-05 1024 90 512 534528 54.8552 26.7514 221.799 832.49 1136.1 1136.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1900 0.000256 512 300 576 70656 2.23898 1.72051 14.7486 91.0109 109.822 109.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 0.000512 512 220 384 30720 1.16742 0.823296 4.68592 26.0191 32.7966 32.8918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 810 0.001024 4096 210 2560 13824 2.7136 77.2734 104.412 184.443 184.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1720 0.001024 512 240 256 17472 0.362368 1.41046 13.1591 14.9735 15.0323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1930 0.000128 1024 80 768 153024 6.87574 65.6805 209.416 282.034 282.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 0.000128 1024 160 640 116736 13.6685 6.80422 57.887 206.383 284.903 285.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1340 0.001024 512 130 192 17472 0.361472 1.17146 19.6977 21.2726 21.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1160 3.2e-05 1024 430 448 393216 78.2188 26.7305 149.389 824.246 1078.8 1078.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 0.000128 2048 110 6784 150528 14.3832 1058.4 418.764 1491.6 1491.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 800 3.2e-05 1024 90 512 532480 55.365 26.8426 204.069 835.194 1121.66 1121.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1900 0.000256 512 300 576 70656 2.24893 1.72432 13.9088 90.3918 108.372 108.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 0.000512 512 220 384 29696 1.16781 0.807168 4.02845 25.7244 31.8267 31.9215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 810 0.001024 4096 210 2560 13824 2.72659 68.6095 104.735 176.115 176.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1720 0.001024 512 240 256 17408 0.361568 1.18154 13.1543 14.7397 14.7958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1930 0.000128 1024 80 768 153088 6.8527 60.4868 209.559 276.959 277.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 0.000128 1024 160 640 118784 13.8171 6.83376 54.7805 209.177 284.768 284.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1340 0.001024 512 130 192 17408 0.359392 0.886784 20.9778 22.2683 22.3262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1160 3.2e-05 1024 430 448 393216 80.1164 26.8308 138.03 835.165 1080.36 1080.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 0.000128 2048 110 6784 150528 14.3785 945.983 418.881 1379.29 1379.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 800 3.2e-05 1024 90 512 532480 55.5801 26.9087 188.753 838.83 1110.27 1110.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1900 0.000256 512 300 576 70400 2.21754 1.70806 12.8575 89.8112 106.694 106.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 0.000512 512 220 384 30720 1.17738 0.823296 4.03626 26.1253 32.2619 32.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 810 0.001024 4096 210 2560 13760 2.71542 64.6772 104.827 172.261 172.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1720 0.001024 512 240 256 17280 0.362496 1.31277 13.1242 14.8422 14.8992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1930 0.000128 1024 80 768 152960 6.85261 55.6259 209.658 272.196 272.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 0.000128 1024 160 640 112640 14.0034 6.79933 48.4607 206.698 276.115 276.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1340 0.001024 512 130 192 17280 0.360448 1.02822 19.665 21.0969 21.1538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1160 3.2e-05 1024 430 448 389120 78.9818 26.4417 125.795 825.007 1056.44 1056.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 0.000128 2048 110 6784 150400 14.3903 867.438 419.071 1300.95 1301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 800 3.2e-05 1024 90 512 528384 54.4066 26.4607 179.453 832.599 1093.12 1093.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1900 0.000256 512 300 576 69120 2.22822 1.71126 11.8645 89.3899 105.292 105.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 0.000512 512 220 384 30720 1.17632 0.828992 4.07594 26.4064 32.5858 32.6791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 810 0.001024 4096 210 2560 13440 2.68512 58.4888 104.384 165.606 165.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1720 0.001024 512 240 256 17280 0.362496 1.17139 13.2861 14.8642 14.9228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1930 0.000128 1024 80 768 152832 6.85098 52.6229 211.472 271.006 271.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 0.000128 1024 160 640 116736 13.6781 6.80723 47.6324 208.66 276.938 277.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1340 0.001024 512 130 192 17280 0.361088 0.79408 20.8756 22.0732 22.1306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1160 3.2e-05 1024 430 448 393216 78.2523 26.4974 121.669 832.581 1059.22 1059.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 0.000128 2048 110 6784 150144 14.3847 794.47 422.358 1231.26 1231.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 800 3.2e-05 1024 90 512 528384 56.4743 26.9283 644.023 837.887 1565.52 1565.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1900 0.000256 512 300 640 71616 2.24048 1.71178 27.6023 92.3308 123.988 124.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1130 0.000512 512 220 384 31424 1.17555 0.834464 10.4545 26.338 38.9033 38.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 810 0.001024 4096 210 2560 14080 2.72326 124.445 104.843 232.054 232.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1720 0.001024 512 240 256 17728 0.364544 3.08838 13.2178 16.7122 16.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1930 0.000128 1024 80 768 153344 6.85466 101.492 209.648 318.038 318.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 910 0.000128 1024 160 640 112128 14.4361 6.83443 141.744 209.61 372.79 372.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1340 0.001024 512 130 256 17264 0.36832 3.34246 22.2161 25.9697 26.0265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1160 3.2e-05 1024 430 512 385024 82.4237 26.9872 459.97 837.868 1407.48 1407.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1650 0.000128 2048 110 6784 150832 14.4159 1770.87 419.167 2204.5 2204.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 800 3.2e-05 1024 90 512 528384 56.2389 27.1424 628.564 837.643 1549.79 1549.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1900 0.000256 512 300 640 71552 2.23235 1.71008 27.1901 90.868 122.103 122.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1130 0.000512 512 220 384 31232 1.16803 0.831488 7.70509 26.2555 36.0598 36.1526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 810 0.001024 4096 210 2560 14048 2.71395 139.156 104.73 246.642 246.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1720 0.001024 512 240 256 17696 0.363936 2.2944 13.1994 15.8992 15.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1930 0.000128 1024 80 768 153312 6.85302 115.203 209.56 331.663 331.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 910 0.000128 1024 160 640 112128 14.3645 6.83162 103.872 209.564 334.794 334.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1340 0.001024 512 130 256 17248 0.366336 3.42128 21.4986 25.3304 25.3887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1160 3.2e-05 1024 430 512 385024 82.105 26.8759 465.055 837.623 1411.88 1412.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 0.000128 2048 110 6784 150816 14.4065 1992.47 419.042 2425.96 2426.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 800 3.2e-05 1024 90 512 528384 56.3169 26.9132 614.854 838.506 1536.79 1536.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1900 0.000256 512 300 640 71168 2.23283 1.70525 18.5594 90.9176 113.517 113.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1130 0.000512 512 220 384 31232 1.17546 0.82944 5.44592 26.3031 33.8552 33.9496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 810 0.001024 4096 210 2560 14016 2.71565 90.411 104.831 198 198.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1720 0.001024 512 240 256 17664 0.362976 1.62003 13.2124 15.2384 15.2961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1930 0.000128 1024 80 768 153280 6.85267 74.6948 209.767 291.357 291.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 910 0.000128 1024 160 640 111616 14.3756 6.8273 74.1932 209.126 304.678 304.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1340 0.001024 512 130 256 17216 0.364704 3.42227 21.92 25.7501 25.8068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1160 3.2e-05 1024 430 512 380928 82.4308 26.8185 458.283 835.762 1403.52 1403.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 0.000128 2048 110 6784 150784 14.5689 1287.33 419.455 1721.4 1721.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 800 3.2e-05 1024 90 512 525312 56.4682 26.8785 611.157 837.198 1531.91 1532.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1900 0.000256 512 300 640 71424 2.23578 1.70829 15.1441 92.0848 111.274 111.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1130 0.000512 512 220 384 31104 1.17114 0.831488 4.71162 26.2374 33.0478 33.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 810 0.001024 4096 210 2560 13920 2.71181 72.8818 104.49 180.126 180.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1720 0.001024 512 240 256 17568 0.361088 1.32746 13.1666 14.8997 14.9564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1930 0.000128 1024 80 768 153216 6.85485 60.5 209.728 277.127 277.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 910 0.000128 1024 160 640 110592 14.3868 6.87664 64.8946 208.493 294.808 294.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1340 0.001024 512 130 256 17184 0.364544 3.42051 20.5381 24.3672 24.4244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1160 3.2e-05 1024 430 512 380928 81.8248 26.7284 458.976 833.063 1400.83 1401.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 0.000128 2048 110 6784 150720 14.4138 1046.17 419.611 1480.24 1480.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 800 3.2e-05 1024 90 512 524288 56.3869 26.8589 604.359 835.152 1522.97 1523.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1900 0.000256 512 300 640 71168 2.24054 1.70746 13.7292 90.8182 108.599 108.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1130 0.000512 512 220 384 31232 1.17699 0.834176 4.15363 26.3305 32.5964 32.6923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 810 0.001024 4096 210 2560 13952 2.7177 66.7136 104.743 174.218 174.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1720 0.001024 512 240 256 17536 0.360576 1.31482 13.1538 14.8705 14.9282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1930 0.000128 1024 80 768 153216 6.85398 54.1274 209.591 270.615 270.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 910 0.000128 1024 160 640 110592 14.4864 6.89568 60.418 209.041 291.001 291.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1340 0.001024 512 130 256 17152 0.364992 3.39338 21.3692 25.1698 25.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1160 3.2e-05 1024 430 512 376832 83.2021 26.8252 451.713 835.145 1397.11 1397.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 0.000128 2048 110 6784 150656 14.3651 934.705 418.933 1368.05 1368.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 800 3.2e-05 1024 90 512 527360 56.3778 26.901 611.233 837.959 1532.68 1532.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1900 0.000256 512 300 640 70400 2.23056 1.69574 12.5913 91.0052 107.621 107.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1130 0.000512 512 220 384 30720 1.16826 0.818848 4.07869 25.9991 32.1596 32.2518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 810 0.001024 4096 210 2560 13920 2.71424 60.2586 104.743 167.761 167.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1720 0.001024 512 240 256 17440 0.36096 3.2928 13.1133 16.8092 16.8654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1930 0.000128 1024 80 768 153120 6.85146 49.828 209.498 266.22 266.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 910 0.000128 1024 160 640 107520 14.4026 6.8617 67.2018 206.323 294.95 295.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1340 0.001024 512 130 256 17120 0.365376 3.43258 21.5982 25.44 25.4984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1160 3.2e-05 1024 430 512 378880 83.1767 26.8836 456.429 837.877 1404.6 1404.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 0.000128 2048 110 6784 150560 14.3771 856.477 418.735 1289.64 1289.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 800 3.2e-05 1024 90 512 522240 56.3021 26.751 600.383 833.298 1516.93 1517.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1900 0.000256 512 300 640 70656 2.23955 1.70598 11.8144 90.5521 106.41 106.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1130 0.000512 512 220 384 30720 1.16998 0.821088 4.05936 26.0477 32.1975 32.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 810 0.001024 4096 210 2560 13824 2.70803 56.3132 104.499 163.563 163.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1720 0.001024 512 240 256 17472 0.3632 3.29866 13.1686 16.8729 16.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1930 0.000128 1024 80 768 153024 6.84736 46.0142 209.623 262.527 262.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 910 0.000128 1024 160 640 107520 14.4221 6.82189 64.3662 206.575 292.34 292.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1340 0.001024 512 130 256 17088 0.365824 3.38464 20.504 24.2935 24.3509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1160 3.2e-05 1024 430 512 368640 82.5764 26.4351 441.141 825.195 1375.56 1375.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 0.000128 2048 110 6784 150528 14.3715 791.133 419.158 1224.71 1224.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 800 3.2e-05 1024 90 512 523264 56.6796 26.8782 622.822 836.736 1543.32 1543.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1900 0.000256 512 300 640 69888 2.22627 1.69354 10.8648 91.0882 105.973 106.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1130 0.000512 512 220 384 30464 1.17494 0.825568 3.32746 26.1263 31.554 31.6447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 810 0.001024 4096 210 2560 13664 2.69571 50.2533 103.713 156.705 156.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1720 0.001024 512 240 256 17472 0.362752 3.29933 13.1789 16.8848 16.9408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1930 0.000128 1024 80 768 152992 6.85082 43.3868 209.422 259.701 259.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 910 0.000128 1024 160 640 107520 14.478 6.81117 63.5065 207.111 292.063 292.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1340 0.001024 512 130 256 17024 0.367104 3.41472 21.6291 25.4551 25.5105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1160 3.2e-05 1024 430 512 372736 82.3545 26.5177 447.509 827.036 1383.63 1383.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1650 0.000128 2048 110 6784 150528 14.4302 743.747 418.848 1177.07 1177.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 800 3.2e-05 1024 90 512 524288 56.414 26.8472 618.704 835.342 1537.51 1537.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1900 0.000256 512 300 640 70656 2.2481 1.70598 10.9571 91.6181 106.629 106.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1130 0.000512 512 220 384 29696 1.1688 0.811008 3.47078 25.7241 31.2728 31.3666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 810 0.001024 4096 210 2560 13824 2.72451 48.3115 104.747 155.829 155.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1720 0.001024 512 240 256 17408 0.361856 3.28301 13.1618 16.8496 16.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1930 0.000128 1024 80 768 153088 6.86051 40.981 209.598 257.484 257.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 910 0.000128 1024 160 640 110592 14.5296 6.83622 62.5901 209.22 293.336 293.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1340 0.001024 512 130 256 16896 0.364544 3.38528 20.7257 24.519 24.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1160 3.2e-05 1024 430 512 376832 83.2101 26.8286 450.491 835.323 1396.08 1396.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1650 0.000128 2048 110 6784 150528 14.5669 707.814 418.998 1141.42 1141.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 800 3.2e-05 1024 90 480 537600 55.4203 26.8757 601.651 836.822 1520.97 1521.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1900 0.000256 512 300 600 69888 2.22339 1.69478 13.9906 91.2749 109.282 109.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1130 0.000512 512 220 360 31360 1.16778 0.825344 10.0268 26.1325 38.2488 38.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 810 0.001024 4096 210 2580 13664 2.70304 48.2388 103.96 154.944 155.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1720 0.001024 512 240 240 17472 0.361824 2.99603 13.1078 16.507 16.5637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1930 0.000128 1024 80 780 152992 7.04717 40.4672 209.505 257.064 257.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 910 0.000128 1024 160 660 118272 13.6389 6.81574 153.091 207.137 380.842 380.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1340 0.001024 512 130 180 17696 0.364992 2.40186 21.7252 24.5353 24.5923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1160 3.2e-05 1024 430 480 387072 80.0491 26.5667 411.693 827.374 1345.9 1346.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1650 0.000128 2048 110 6780 150528 14.4363 687.94 418.887 1121.31 1121.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 800 3.2e-05 1024 90 512 537600 55.5186 26.8795 591.133 837.242 1510.97 1511.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1900 0.000256 512 300 576 70784 2.2159 1.69184 13.875 91.7022 109.589 109.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1130 0.000512 512 220 384 30464 1.17184 0.823968 10.1478 26.1487 38.3924 38.4832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 810 0.001024 4096 210 2560 13664 2.69533 46.2991 103.793 152.828 152.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1720 0.001024 512 240 256 17472 0.36176 3.1744 13.1896 16.7677 16.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1930 0.000128 1024 80 768 152992 6.85075 39.0286 209.562 255.483 255.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 910 0.000128 1024 160 640 114688 13.914 6.81165 144.31 207.257 372.452 372.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1340 0.001024 512 130 192 17472 0.362336 2.48422 21.6704 24.5587 24.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1160 3.2e-05 1024 430 448 387072 80.1325 26.5167 384.724 827.619 1319.21 1319.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1650 0.000128 2048 110 6784 150528 14.3861 672.578 419.135 1106.15 1106.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 800 3.2e-05 1024 90 500 528640 55.5856 26.6772 584.044 830.123 1496.63 1496.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1900 0.000256 512 300 600 70560 2.23498 1.69984 12.9846 90.9562 107.971 108.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1130 0.000512 512 220 350 31360 1.15616 0.813152 10.4397 25.8824 38.3931 38.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 810 0.001024 4096 210 2600 13720 2.71565 48.969 104.844 156.571 156.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1720 0.001024 512 240 200 17640 0.359296 2.64394 13.0797 16.1254 16.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1930 0.000128 1024 80 750 152880 6.85466 39.2356 209.402 255.537 255.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 910 0.000128 1024 160 650 116480 13.609 6.80141 155.587 204.932 381.085 381.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1340 0.001024 512 130 150 17920 0.364512 2.00918 20.5578 22.9752 23.0302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1160 3.2e-05 1024 430 450 412160 75.3145 26.319 427.506 818.084 1347.45 1347.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1650 0.000128 2048 110 6750 150360 14.3935 688.077 418.765 1121.28 1121.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 800 3.2e-05 1024 90 480 528640 55.5849 26.6789 577.31 830.333 1490.1 1490.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1900 0.000256 512 300 576 70560 2.23846 1.69795 13.602 90.9237 108.567 108.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1130 0.000512 512 220 336 31360 1.15469 0.812768 10.0773 25.8939 38.0376 38.1276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 810 0.001024 4096 210 2592 13720 2.71782 48.2818 104.796 155.841 155.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1720 0.001024 512 240 240 17360 0.360576 3.13722 13.0796 16.6196 16.6769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1930 0.000128 1024 80 768 152880 6.85885 39.9073 209.546 256.356 256.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 910 0.000128 1024 160 672 116480 13.6003 6.8055 158.839 204.984 384.392 384.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1340 0.001024 512 130 144 17920 0.3632 1.99472 20.478 22.8784 22.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1160 3.2e-05 1024 430 480 412160 75.2748 26.3209 448.953 818.284 1369.05 1369.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1650 0.000128 2048 110 6768 150360 14.4641 686.277 418.916 1119.7 1119.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 800 3.2e-05 1024 90 480 540672 54.8425 26.8369 569.143 835.161 1486.18 1486.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1900 0.000256 512 300 576 71680 2.22982 1.70611 14.3297 91.6161 109.983 110.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1130 0.000512 512 220 352 32256 1.16352 0.834848 10.0823 26.3257 38.5082 38.5979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 810 0.001024 4096 210 2560 13952 2.71894 55.3838 104.749 162.892 162.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1720 0.001024 512 240 224 17792 0.364544 2.91318 13.1839 16.5054 16.5615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1930 0.000128 1024 80 768 153216 6.8551 45.421 209.588 261.908 261.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 910 0.000128 1024 160 640 122880 13.5273 6.83338 153.326 209.042 382.891 383.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1340 0.001024 512 130 160 17920 0.366624 2.13373 22.0381 24.5798 24.6374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1160 3.2e-05 1024 430 448 425984 75.8623 26.8241 420.24 835.146 1358.3 1358.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1650 0.000128 2048 110 6752 150656 14.3988 789.226 418.863 1222.53 1222.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 800 3.2e-05 1024 90 480 522240 55.1224 26.4561 729.904 824.713 1636.39 1636.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1900 0.000256 512 300 576 69120 2.2287 1.6929 15.3211 89.1882 108.533 108.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1130 0.000512 512 220 352 30720 1.16957 0.828128 13.7022 26.2166 42.0162 42.1069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 810 0.001024 4096 210 2560 13440 2.69677 81.1524 103.888 187.779 187.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1720 0.001024 512 240 224 17280 0.360224 4.18202 13.0709 17.6579 17.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1930 0.000128 1024 80 768 152640 6.85402 69.3844 209.287 285.57 285.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 910 0.000128 1024 160 640 115200 13.7791 6.80582 193.625 206.76 421.13 421.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1340 0.001024 512 130 160 17280 0.35888 2.96141 20.7593 24.1234 24.1766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1160 3.2e-05 1024 430 448 399360 77.3949 26.4404 534.728 824.631 1463.41 1463.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1650 0.000128 2048 110 6752 150240 14.3685 1195.87 418.688 1628.97 1629.02
