
# Verilog Dot

[![Build Status](https://travis-ci.org/ben-marshall/verilog-dot.svg?branch=master)](https://travis-ci.org/ben-marshall/verilog-dot)

A simple program for generating DOT file representations (graphs) expressing
the syntax tree of a Verilog file. This project is a simple demonstration
of my [Verilog Parser](https://github.com/ben-marshall/verilog-parser).

---
