
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.160462                       # Number of seconds simulated
sim_ticks                                160462434400                       # Number of ticks simulated
final_tick                               160462434400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134115                       # Simulator instruction rate (inst/s)
host_op_rate                                   211310                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35747285                       # Simulator tick rate (ticks/s)
host_mem_usage                                 837820                       # Number of bytes of host memory used
host_seconds                                  4488.80                       # Real time elapsed on the host
sim_insts                                   602016655                       # Number of instructions simulated
sim_ops                                     948529845                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          396928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         8009088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8406016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       396928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        396928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7030144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7030144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             6202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           125142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        109846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             109846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2473651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           49912542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52386193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2473651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2473651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43811775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43811775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43811775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2473651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          49912542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             96197967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      131344                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     109846                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   109846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8399872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7028288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8406016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7030144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6892                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  160462416000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131344                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               109846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  127983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    396.295931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   250.619560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.142903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7817     20.08%     20.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13763     35.36%     55.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3624      9.31%     64.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1789      4.60%     69.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1387      3.56%     72.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1057      2.72%     75.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          966      2.48%     78.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1019      2.62%     80.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7506     19.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38928                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.970785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.143157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    170.144999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6570     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6572                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.711764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.684092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.975349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4252     64.71%     64.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.17%     64.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2277     34.65%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      0.32%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6571                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2531933150                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4992833150                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  656240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19291.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38041.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        52.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   106826                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   95304                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     665294.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                130576320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 69399165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               451597860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              277187220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5009930640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2884296900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            243564480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     15586808460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      5281867680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      25988907015                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            55924628130                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            348.521622                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         153501446400                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    359993450                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2126394000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 105565360950                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  13754759650                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4474600550                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  34181325800                       # Time in different power states
system.mem_ctrls_1.actEnergy                147405300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 78328800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               485512860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              296036640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5298196800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3064561680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            250067040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     17244817050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      5303000160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24969796920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            57137968950                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            356.083142                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         153089271850                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    355308700                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2247980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 101462657800                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  13809712400                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4769702600                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  37817072900                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                76204457                       # Number of BP lookups
system.cpu.branchPred.condPredicted          76204457                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            653334                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             63965924                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6295410                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              41711                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        63965924                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           55793686                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          8172238                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       150243                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   50                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        401156087                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          103566461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      612114651                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    76204457                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           62089096                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     296181225                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1313037                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  642                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4749                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           59                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 102779504                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 61196                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          400409709                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.410559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.735772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                124672845     31.14%     31.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8879012      2.22%     33.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 16092352      4.02%     37.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 78914297     19.71%     57.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                171851203     42.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            400409709                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.189962                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.525877                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 42116699                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              19992298                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 336513870                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1130324                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 656518                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              961295863                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 656518                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 43235358                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2015674                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          35943                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 336492944                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              17973272                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              959418076                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 36965                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  28935                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 127593                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               17578145                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          1306692296                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2377181809                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1416074760                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         310375345                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1292844204                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 13848092                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1962                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1986                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2380443                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            147218223                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            29083285                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3872292                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2438853                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  956011029                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12473                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 954664524                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10079                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7493657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7310979                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           8961                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     400409709                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.384219                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.340882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            52938598     13.22%     13.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            40050919     10.00%     23.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            97209780     24.28%     47.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           141065290     35.23%     82.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            52473900     13.11%     95.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            12924757      3.23%     99.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3746465      0.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       400409709                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1900      0.82%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29134     12.60%     13.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3453      1.49%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             19575      8.47%     23.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           177115     76.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           2156121      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             662221317     69.37%     69.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5663901      0.59%     70.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              12276277      1.29%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            96271037     10.08%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  88      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 168      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                784      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 268      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             48993615      5.13%     86.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17617213      1.85%     88.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        98088252     10.27%     98.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       11375483      1.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              954664524                       # Type of FU issued
system.cpu.iq.rate                           2.379783                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      231177                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000242                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1886407363                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         750982865                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    741399017                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           423572650                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          212537355                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    211286351                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              740854375                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               211885205                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         12103969                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1221739                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         7478                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3318                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       338378                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        23940                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         47613                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 656518                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1501984                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                126339                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           956023502                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            769268                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             147218223                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             29083285                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5680                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   3349                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                111896                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3318                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         436693                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       251414                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               688107                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             953064725                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             146696225                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1599799                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    175618898                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 74957465                       # Number of branches executed
system.cpu.iew.exec_stores                   28922673                       # Number of stores executed
system.cpu.iew.exec_rate                     2.375795                       # Inst execution rate
system.cpu.iew.wb_sent                      952767836                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     952685368                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 659601363                       # num instructions producing a value
system.cpu.iew.wb_consumers                 944572051                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.374850                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.698307                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         7493789                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3512                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            653887                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    399202750                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.376060                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.154973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     66244537     16.59%     16.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     20693045      5.18%     21.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8958704      2.24%     24.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    303306464     75.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    399202750                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            602016655                       # Number of instructions committed
system.cpu.commit.committedOps              948529845                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      174741391                       # Number of memory references committed
system.cpu.commit.loads                     145996484                       # Number of loads committed
system.cpu.commit.membars                         982                       # Number of memory barriers committed
system.cpu.commit.branches                   74718937                       # Number of branches committed
system.cpu.commit.fp_insts                  211047259                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 844675155                       # Number of committed integer instructions.
system.cpu.commit.function_calls              6182475                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      2096918      0.22%      0.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        657622352     69.33%     69.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         5630600      0.59%     70.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         12274444      1.29%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       96162832     10.14%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             88      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            168      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           784      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            268      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        48377277      5.10%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17378204      1.83%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     97619207     10.29%     98.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     11366703      1.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         948529845                       # Class of committed instruction
system.cpu.commit.bw_lim_events             303306464                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1051919920                       # The number of ROB reads
system.cpu.rob.rob_writes                  1913257320                       # The number of ROB writes
system.cpu.timesIdled                            6237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          746378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   602016655                       # Number of Instructions Simulated
system.cpu.committedOps                     948529845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.666354                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.666354                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.500704                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.500704                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1405884398                       # number of integer regfile reads
system.cpu.int_regfile_writes               678733686                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 308300485                       # number of floating regfile reads
system.cpu.fp_regfile_writes                199064161                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 327814046                       # number of cc regfile reads
system.cpu.cc_regfile_writes                419616424                       # number of cc regfile writes
system.cpu.misc_regfile_reads               318330858                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   3379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           4453492                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.842706                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           158540529                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4454004                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.595058                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         297219600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.842706                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1310331540                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1310331540                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    130048167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       130048167                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     28492288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       28492288                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     158540455                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        158540455                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    158540455                       # number of overall hits
system.cpu.dcache.overall_hits::total       158540455                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4441611                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4441611                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       252626                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       252626                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4694237                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4694237                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4694237                       # number of overall misses
system.cpu.dcache.overall_misses::total       4694237                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  47598542800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47598542800                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  11324862384                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11324862384                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  58923405184                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58923405184                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  58923405184                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58923405184                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    134489778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    134489778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     28744914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28744914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    163234692                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    163234692                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    163234692                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    163234692                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.033026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033026                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008789                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028758                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028758                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028758                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10716.504169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10716.504169                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44828.570234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44828.570234                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12552.285959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12552.285959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12552.285959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12552.285959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        50435                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5238                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.628675                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4382120                       # number of writebacks
system.cpu.dcache.writebacks::total           4382120                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       240060                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       240060                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       240189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       240189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       240189                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       240189                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4201551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4201551                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       252497                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       252497                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      4454048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4454048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4454048                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4454048                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  41234994400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41234994400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  11118650784                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11118650784                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  52353645184                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52353645184                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  52353645184                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52353645184                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027286                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027286                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027286                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027286                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  9814.231554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9814.231554                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44034.783716                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44034.783716                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11754.171752                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11754.171752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11754.171752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11754.171752                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             12135                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.708676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           102763663                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12647                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8125.536728                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          86547600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.708676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         822248717                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        822248717                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    102763663                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       102763663                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     102763663                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        102763663                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    102763663                       # number of overall hits
system.cpu.icache.overall_hits::total       102763663                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        15840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15840                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        15840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15840                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        15840                       # number of overall misses
system.cpu.icache.overall_misses::total         15840                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    838591200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    838591200                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    838591200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    838591200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    838591200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    838591200                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    102779503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    102779503                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    102779503                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    102779503                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    102779503                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    102779503                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000154                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000154                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52941.363636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52941.363636                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52941.363636                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52941.363636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52941.363636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52941.363636                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2555                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           71                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   196.538462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    14.200000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        12135                       # number of writebacks
system.cpu.icache.writebacks::total             12135                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3146                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3146                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3146                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3146                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3146                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        12694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12694                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        12694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        12694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12694                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    663824000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    663824000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    663824000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    663824000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    663824000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    663824000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52294.312274                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52294.312274                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52294.312274                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52294.312274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52294.312274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52294.312274                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    116116                       # number of replacements
system.l2.tags.tagsinuse                 16165.217526                       # Cycle average of tags in use
system.l2.tags.total_refs                     8799517                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    132500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     66.411449                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3739731000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      135.863653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        318.807030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15710.546842                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.008292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.019458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.958896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986647                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15248                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71588724                       # Number of tag accesses
system.l2.tags.data_accesses                 71588724                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4382120                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4382120                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        12115                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12115                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   44                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             137102                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                137102                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            6442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6442                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4191760                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4191760                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  6442                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4328862                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4335304                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 6442                       # number of overall hits
system.l2.overall_hits::cpu.data              4328862                       # number of overall hits
system.l2.overall_hits::total                 4335304                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           115359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              115359                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          6203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6203                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         9783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9783                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                6203                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              125142                       # number of demand (read+write) misses
system.l2.demand_misses::total                 131345                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               6203                       # number of overall misses
system.l2.overall_misses::cpu.data             125142                       # number of overall misses
system.l2.overall_misses::total                131345                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   9660320800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9660320800                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    594081600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    594081600                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    969479200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    969479200                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     594081600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   10629800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11223881600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    594081600                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  10629800000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11223881600                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4382120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4382120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        12115                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12115                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               44                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         252461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            252461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        12645                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          12645                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4201543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4201543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             12645                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4454004                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4466649                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            12645                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4454004                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4466649                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.456938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.456938                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.490550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.490550                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.002328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002328                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.490550                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.028097                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029406                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.490550                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.028097                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029406                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83741.370851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83741.370851                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 95773.270998                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95773.270998                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99098.354288                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99098.354288                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 95773.270998                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84941.905995                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85453.436370                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 95773.270998                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84941.905995                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85453.436370                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               109846                       # number of writebacks
system.l2.writebacks::total                    109846                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       115359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         115359                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         6203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6203                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         9783                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9783                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           6203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         125142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            131345                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          6203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        125142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           131345                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   8718756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8718756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    543763600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    543763600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    890149600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    890149600                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    543763600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   9608905600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10152669200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    543763600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   9608905600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10152669200                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.456938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.456938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.490550                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.490550                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.002328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002328                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.490550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.028097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029406                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.490550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.028097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029406                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75579.330611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75579.330611                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87661.389650                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87661.389650                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90989.430645                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90989.430645                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 87661.389650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76784.018155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77297.721268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 87661.389650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76784.018155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77297.721268                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        246293                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       114950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15985                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       109846                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5103                       # Transaction distribution
system.membus.trans_dist::ReadExReq            115359                       # Transaction distribution
system.membus.trans_dist::ReadExResp           115359                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15985                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       377637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       377637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 377637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15436160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     15436160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15436160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131344                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131344    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              131344                       # Request fanout histogram
system.membus.reqLayer2.occupancy           830855800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          695822700                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      8932369                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4465678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          343                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1177                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1177                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 160462434400                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4214236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4491966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12135                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           77642                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              44                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             44                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           252461                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          252461                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         12694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4201543                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        37473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13361588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13399061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1585856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    565511936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              567097792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          116165                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7033280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4582858                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000343                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018506                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4581288     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1570      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4582858                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7088351600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15242373                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5344823996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
