\subsection{pll\+\_\+ps Entity Reference}
\label{classpll__ps}\index{pll\+\_\+ps@{pll\+\_\+ps}}


Collaboration diagram for pll\+\_\+ps\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=205pt]{d0/d7c/classpll__ps__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf busy}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf phase}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf updown}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phasecounterselect}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phaseupdown}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phasestep}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phasedone}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 19} of file {\bf pll\+\_\+ps.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pll\+\_\+ps@{pll\+\_\+ps}!busy@{busy}}
\index{busy@{busy}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf busy} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps_aae338b3a18acd4650d65866291f3aece}


Definition at line {\bf 23} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!clk@{clk}}
\index{clk@{clk}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 21} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!cnt@{cnt}}
\index{cnt@{cnt}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps_aa6f2f0850d3a3b9f72596045035745a4}


Definition at line {\bf 26} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!en@{en}}
\index{en@{en}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps_adcf9c6f5161d039addbda5819bee64a3}


Definition at line {\bf 24} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!ieee@{ieee}}
\index{ieee@{ieee}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpll__ps_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 12} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpll__ps_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 14} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!phase@{phase}}
\index{phase@{phase}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phase} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps_abbb239964f69132460466d1e055b34b2}


Definition at line {\bf 25} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!pll\+\_\+phasecounterselect@{pll\+\_\+phasecounterselect}}
\index{pll\+\_\+phasecounterselect@{pll\+\_\+phasecounterselect}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{pll\+\_\+phasecounterselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phasecounterselect} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps_a58e2263e3a7b5e9624be9bdb6f6c5465}


Definition at line {\bf 31} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!pll\+\_\+phasedone@{pll\+\_\+phasedone}}
\index{pll\+\_\+phasedone@{pll\+\_\+phasedone}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{pll\+\_\+phasedone}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phasedone} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps_af033f1b8e6d86c0fd0ff01551ba31f18}


Definition at line {\bf 36} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!pll\+\_\+phasestep@{pll\+\_\+phasestep}}
\index{pll\+\_\+phasestep@{pll\+\_\+phasestep}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{pll\+\_\+phasestep}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phasestep} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps_af550a195bbb22d65df1e586e3a125d40}


Definition at line {\bf 33} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!pll\+\_\+phaseupdown@{pll\+\_\+phaseupdown}}
\index{pll\+\_\+phaseupdown@{pll\+\_\+phaseupdown}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{pll\+\_\+phaseupdown}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phaseupdown} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps_a214826a04d6f05105456cd907573ef7d}


Definition at line {\bf 32} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 22} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpll__ps_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 13} of file {\bf pll\+\_\+ps.\+vhd}.

\index{pll\+\_\+ps@{pll\+\_\+ps}!updown@{updown}}
\index{updown@{updown}!pll\+\_\+ps@{pll\+\_\+ps}}
\paragraph[{updown}]{\setlength{\rightskip}{0pt plus 5cm}{\bf updown} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__ps_a3ea4b39f7f6f9c37ee52d57bdb467b1a}


Definition at line {\bf 29} of file {\bf pll\+\_\+ps.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/dyn\+\_\+ps/synth/{\bf pll\+\_\+ps.\+vhd}\end{DoxyCompactItemize}
