Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Jan 23 12:06:52 2019
| Host         : LAPTOP-8R3L9GDR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_control_sets_placed.rpt
| Design       : sccomp
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |              32 |           16 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+--------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal       |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+----------------------------+--------------------+------------------+----------------+
|  sccpu/pc_reg/finish |                            | finish_reg_i_2_n_0 |                1 |              1 |
|  sccpu/pc_reg/E[0]   |                            |                    |                7 |             14 |
|  clk_IBUF_BUFG       |                            | clrn_IBUF          |               16 |             32 |
|  clk_IBUF_BUFG       | sccpu/cntrol_reg/wmem      |                    |                8 |             32 |
|  clk_IBUF_BUFG       | sccpu/cntrol_reg/p_0_in__0 |                    |               12 |             96 |
+----------------------+----------------------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 14     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


