

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                  257 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    1 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    1 # Seperate_Write_Queue_Enable
-dram_write_queue_size           128:108:32 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                 100000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size e7a8026e2cad0e1eadf41911b2f660f8  /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS
Extracting PTX file and ptxas options    1: ispass-2009-BFS.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: ispass-2009-BFS.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: ispass-2009-BFS.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: ispass-2009-BFS.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: ispass-2009-BFS.5.sm_62.ptx -arch=sm_62

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS
Running md5sum using "md5sum /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS "
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/ISPASS/BFS/ispass-2009-BFS
Extracting specific PTX file named ispass-2009-BFS.1.sm_30.ptx 
Extracting specific PTX file named ispass-2009-BFS.2.sm_35.ptx 
Extracting specific PTX file named ispass-2009-BFS.3.sm_50.ptx 
Extracting specific PTX file named ispass-2009-BFS.4.sm_60.ptx 
Extracting specific PTX file named ispass-2009-BFS.5.sm_62.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403910, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
Reading File
Input file: graph65536.txt
Read File
Copied Everything to GPU memory
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682890..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682880..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8c682950..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x840 (ispass-2009-BFS.5.sm_62.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x870 (ispass-2009-BFS.5.sm_62.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8d8 (ispass-2009-BFS.5.sm_62.ptx:64) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x950 (ispass-2009-BFS.5.sm_62.ptx:82) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (ispass-2009-BFS.5.sm_62.ptx:96) add.s64 %rd35, %rd35, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c8 (ispass-2009-BFS.5.sm_62.ptx:100) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 3930
gpu_sim_insn = 1245363
gpu_ipc =     316.8863
gpu_tot_sim_cycle = 3930
gpu_tot_sim_insn = 1245363
gpu_tot_ipc =     316.8863
gpu_tot_issued_cta = 256
gpu_occupancy = 34.5368% 
gpu_tot_occupancy = 34.5368% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5305
partiton_level_parallism_total  =       0.5305
partiton_level_parallism_util =      12.3373
partiton_level_parallism_util_total  =      12.3373
L2_BW  =      20.3725 GB/Sec
L2_BW_total  =      20.3725 GB/Sec
gpu_total_sim_rate=207560

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 124, Miss = 92, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 2084
	L1D_total_cache_miss_rate = 0.9849
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
210, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 1316800
gpgpu_n_tot_w_icount = 41150
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2059
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41440	W0_Idle:14178	W0_Scoreboard:79752	W1:190	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:10430	WS1:10240	WS2:10240	WS3:10240	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16472 {8:2059,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82360 {40:2059,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
maxmflatency = 257 
max_icnt2mem_latency = 93 
maxmrqlatency = 0 
max_icnt2sh_latency = 8 
averagemflatency = 213 
avg_icnt2mem_latency = 49 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2080 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	389 	1248 	448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1901 	183 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187         0       187       187         0         0         0         0         0         0       243       247         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       244       245       187         0         0         0
dram[2]:        187         0         0         0         0         0         0         0         0         0       232       256         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       236       257         0       187       187         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       241       253         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       241       247         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       232       254       187         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0       236       257       187         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0       244       245         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0       245       245         0       187       187         0
dram[10]:          0         0         0         0         0         0         0         0         0         0       246       236         0       187         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0       243       235         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0         0         0       238       244         0       187         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0       249       244         0         0         0         0
dram[14]:        187         0         0         0         0         0         0         0         0         0       247       236         0         0         0       187
dram[15]:          0         0         0         0         0         0         0         0         0         0       246       235         0         0         0       187
dram[16]:          0         0         0         0         0         0         0         0         0         0       241       254         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0       242       252         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0       235       243         0       187         0         0
dram[19]:          0         0       187         0         0         0         0         0         0         0       244       244         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0       242       254         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0       244       251         0       187         0         0
dram[22]:          0         0         0         0         0         0         0         0         0         0       235       244         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0       233       249         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2784 n_nop=2784 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 2784i bk1: 0a 2784i bk2: 0a 2784i bk3: 0a 2784i bk4: 0a 2784i bk5: 0a 2784i bk6: 0a 2784i bk7: 0a 2784i bk8: 0a 2784i bk9: 0a 2784i bk10: 0a 2784i bk11: 0a 2784i bk12: 0a 2784i bk13: 0a 2784i bk14: 0a 2784i bk15: 0a 2784i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 2784 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 2784 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2784 
n_nop = 2784 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 113, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 114, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 82, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2085
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2085
icnt_total_pkts_simt_to_mem=2085
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2085
Req_Network_cycles = 3930
Req_Network_injected_packets_per_cycle =       0.5305 
Req_Network_conflicts_per_cycle =       0.5880
Req_Network_conflicts_per_cycle_util =      13.6746
Req_Bank_Level_Parallism =      12.3373
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3450
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0111

Reply_Network_injected_packets_num = 2085
Reply_Network_cycles = 3930
Reply_Network_injected_packets_per_cycle =        0.5305
Reply_Network_conflicts_per_cycle =        0.1056
Reply_Network_conflicts_per_cycle_util =       2.4412
Reply_Bank_Level_Parallism =      12.2647
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0054
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0133
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 207560 (inst/sec)
gpgpu_simulation_rate = 655 (cycle/sec)
gpgpu_silicon_slowdown = 1832061x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682890..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682880..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8c682950..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5007
gpu_sim_insn = 1246384
gpu_ipc =     248.9283
gpu_tot_sim_cycle = 8937
gpu_tot_sim_insn = 2491747
gpu_tot_ipc =     278.8125
gpu_tot_issued_cta = 512
gpu_occupancy = 23.7222% 
gpu_tot_occupancy = 28.0755% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4582
partiton_level_parallism_total  =       0.4900
partiton_level_parallism_util =       6.3370
partiton_level_parallism_util_total  =       8.2467
L2_BW  =      17.5933 GB/Sec
L2_BW_total  =      18.8154 GB/Sec
gpu_total_sim_rate=177981

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 172, Miss = 140, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 166, Miss = 138, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 244, Miss = 180, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 158, Miss = 134, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 158, Miss = 134, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 158, Miss = 133, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 134, Miss = 121, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 134, Miss = 118, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 4370
	L1D_total_cache_miss_rate = 0.9508
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3075
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
230, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 2668224
gpgpu_n_tot_w_icount = 83382
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4193
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83209	W0_Idle:92982	W0_Scoreboard:178791	W1:1462	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81920
single_issue_nums: WS0:21252	WS1:20915	WS2:20576	WS3:20639	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33544 {8:4193,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 167720 {40:4193,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
maxmflatency = 327 
max_icnt2mem_latency = 94 
maxmrqlatency = 2 
max_icnt2sh_latency = 9 
averagemflatency = 211 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4362 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1085 	2395 	899 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4006 	369 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0       855         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1/1 = 1.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none         514    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187         0       187       187       187         0         0         0       187         0       243       252       187         0         0       187
dram[1]:          0         0         0         0         0         0         0         0       187         0       244       259       187         0       187         0
dram[2]:        187         0         0       327         0         0         0         0         0       187       232       256         0       187         0         0
dram[3]:        187       187       187         0         0         0         0         0         0         0       236       258       187       187       187         0
dram[4]:          0       187         0       187         0         0         0         0         0         0       241       253       187       187         0         0
dram[5]:        187         0         0         0         0         0       187         0       187         0       241       252       187         0         0         0
dram[6]:        187       187         0         0         0         0         0         0         0         0       232       254       187         0         0       187
dram[7]:          0       187       187         0         0         0         0         0         0         0       236       258       187       187       187       187
dram[8]:          0         0         0       187         0         0         0         0         0         0       252       245         0         0       187         0
dram[9]:        187         0         0         0         0         0         0         0         0         0       245       245         0       187       187         0
dram[10]:          0       187         0         0         0         0         0         0         0         0       249       236       187       187         0         0
dram[11]:        187       187         0         0         0         0         0         0         0         0       258       235       187       187         0       187
dram[12]:        187         0         0         0         0       187         0         0         0         0       247       244       187       187         0         0
dram[13]:        187       187         0         0       187         0         0         0         0         0       257       245         0         0       187         0
dram[14]:        187         0         0         0         0         0         0         0         0         0       252       236       187       187       187       187
dram[15]:          0       187         0         0         0         0         0         0         0         0       251       235       187       187         0       187
dram[16]:          0         0         0         0         0         0         0         0         0         0       241       256       187       187         0         0
dram[17]:          0         0         0       187         0         0         0         0         0         0       244       252       187       187       187         0
dram[18]:          0         0         0       187         0         0         0         0         0         0       242       252         0       187         0         0
dram[19]:        187         0       187         0         0         0         0         0         0         0       244       251       187       187         0         0
dram[20]:          0         0         0       187         0         0         0         0         0         0       249       254       187         0       187         0
dram[21]:          0         0         0         0         0         0         0         0         0         0       244       251       187       187         0         0
dram[22]:          0         0         0       187         0         0         0         0         0         0       255       247       187       187         0         0
dram[23]:          0         0       187         0         0         0         0         0         0         0       242       251       187         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6328 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000158
n_activity=40 dram_eff=0.025
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 1a 6318i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000158 
total_CMD = 6330 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 6317 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6328 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000158 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6330 n_nop=6330 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6330i bk1: 0a 6330i bk2: 0a 6330i bk3: 0a 6330i bk4: 0a 6330i bk5: 0a 6330i bk6: 0a 6330i bk7: 0a 6330i bk8: 0a 6330i bk9: 0a 6330i bk10: 0a 6330i bk11: 0a 6330i bk12: 0a 6330i bk13: 0a 6330i bk14: 0a 6330i bk15: 0a 6330i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6330 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6330 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6330 
n_nop = 6330 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 231, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 235, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7, Miss = 1, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 231, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 15, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 226, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 227, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 230, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 14, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 231, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 130, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 130, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 129, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 131, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 133, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 132, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 7, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 131, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 130, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 163, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 165, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 162, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4379
L2_total_cache_misses = 1
L2_total_cache_miss_rate = 0.0002
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4193
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4379
icnt_total_pkts_simt_to_mem=4379
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4379
Req_Network_cycles = 8937
Req_Network_injected_packets_per_cycle =       0.4900 
Req_Network_conflicts_per_cycle =       0.5260
Req_Network_conflicts_per_cycle_util =       8.8531
Req_Bank_Level_Parallism =       8.2467
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2960
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0102

Reply_Network_injected_packets_num = 4379
Reply_Network_cycles = 8937
Reply_Network_injected_packets_per_cycle =        0.4900
Reply_Network_conflicts_per_cycle =        0.0924
Reply_Network_conflicts_per_cycle_util =       1.5526
Reply_Bank_Level_Parallism =       8.2312
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0046
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0122
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 177981 (inst/sec)
gpgpu_simulation_rate = 638 (cycle/sec)
gpgpu_silicon_slowdown = 1880877x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682890..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682880..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8c682950..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 5858
gpu_sim_insn = 1252584
gpu_ipc =     213.8245
gpu_tot_sim_cycle = 14795
gpu_tot_sim_insn = 3744331
gpu_tot_ipc =     253.0808
gpu_tot_issued_cta = 768
gpu_occupancy = 10.7443% 
gpu_tot_occupancy = 17.7126% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6070
partiton_level_parallism_total  =       0.5363
partiton_level_parallism_util =       2.5564
partiton_level_parallism_util_total  =       4.1285
L2_BW  =      23.3101 GB/Sec
L2_BW_total  =      20.5951 GB/Sec
gpu_total_sim_rate=162797

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 330, Miss = 251, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 228, Miss = 199, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 292, Miss = 232, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 260, Miss = 215, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 300, Miss = 234, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 223, Miss = 195, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 182, Miss = 169, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 252, Miss = 207, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 344, Miss = 258, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 190, Miss = 174, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 198, Miss = 178, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 244, Miss = 203, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 316, Miss = 242, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 362, Miss = 266, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 214, Miss = 186, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 182, Miss = 170, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 238, Miss = 198, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 174, Miss = 165, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 308, Miss = 236, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 284, Miss = 222, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 206, Miss = 182, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 314, Miss = 241, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 252, Miss = 207, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 206, Miss = 182, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 354, Miss = 260, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 230, Miss = 194, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 274, Miss = 221, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 190, Miss = 174, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 276, Miss = 220, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 262, Miss = 215, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 238, Miss = 198, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 9307
	L1D_total_cache_misses = 7878
	L1D_total_cache_miss_rate = 0.8465
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4648
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1167

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
250, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 345, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 4224064
gpgpu_n_tot_w_icount = 132002
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6768
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 45
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124919	W0_Idle:448531	W0_Scoreboard:384188	W1:8940	W2:182	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
single_issue_nums: WS0:33472	WS1:33465	WS2:32046	WS3:33019	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54144 {8:6768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 270720 {40:6768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
maxmflatency = 328 
max_icnt2mem_latency = 97 
maxmrqlatency = 12 
max_icnt2sh_latency = 9 
averagemflatency = 207 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:2 	2 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7909 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3018 	3568 	1349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7327 	603 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0       850         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0       855         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       750         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5/4 = 1.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none        1638    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none        1075    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none         701    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1259    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187       187       328       191       187         0       187       187       187         0       243       252       187       188       187       188
dram[1]:        187       327       187       187       187         0       187         0       187         0       244       259       187       187       187       187
dram[2]:        187       187         0       327         0         0       187       187         0       187       239       256       187       188       187       187
dram[3]:        327       187       187       189         0       187         0         0       187       187       236       258       187       187       187       187
dram[4]:        187       187       187       187         0         0         0         0       187         0       241       253       187       187       187       187
dram[5]:        187       187       187       187         0       187       187         0       187       187       243       261       187       187       187       187
dram[6]:        187       187       187         0       187         0       187         0         0         0       234       255       187       187       187       187
dram[7]:        187       187       187       187       187         0         0       187         0         0       236       258       187       187       187       187
dram[8]:        187       187         0       187         0         0         0       187       187         0       252       245       187       187       187       187
dram[9]:        187       187         0         0       187         0       187       187         0       187       251       245       187       187       187       187
dram[10]:        187       187         0         0         0         0         0         0         0         0       249       236       187       187       187         0
dram[11]:        187       187         0         0       187         0         0       187         0         0       258       235       187       187       187       187
dram[12]:        187       187         0       187       187       187         0         0         0         0       247       244       187       187       187       187
dram[13]:        187       187         0         0       187         0         0         0         0         0       257       245       187       187       187       187
dram[14]:        187       187         0         0         0         0         0       187         0       187       252       236       187       187       187       187
dram[15]:        187       187       187         0         0         0         0       188       187         0       251       235       187       187         0       187
dram[16]:        187         0         0       187         0         0         0         0         0         0       246       256       187       187         0       187
dram[17]:          0       187         0       187         0         0       187         0         0         0       244       252       187       187       187       187
dram[18]:        188       187       187       187       187         0         0         0         0         0       250       252       188       187       187         0
dram[19]:        187       187       188         0         0         0         0         0         0         0       245       251       187       187         0       187
dram[20]:        187       187       187       187         0         0         0         0         0         0       249       254       187       187       187       187
dram[21]:        187       187       187       187         0         0       187         0         0       187       244       251       187       187       187       187
dram[22]:        187       187       187       187         0         0         0         0       187         0       255       259       187       187       187         0
dram[23]:        187       187       187       187         0         0       187         0       187         0       242       251       187       187       187         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10477 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.543e-05
n_activity=40 dram_eff=0.025
bk0: 0a 10479i bk1: 0a 10479i bk2: 1a 10467i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 10479 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 10466 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10477 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10477 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.543e-05
n_activity=40 dram_eff=0.025
bk0: 0a 10479i bk1: 1a 10467i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 10479 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 10466 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10477 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10477 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.543e-05
n_activity=40 dram_eff=0.025
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 1a 10467i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 10479 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 10466 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10477 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10476 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001909
n_activity=40 dram_eff=0.05
bk0: 2a 10466i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 10479 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 10464 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10476 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000668003
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10479 n_nop=10479 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10479i bk1: 0a 10479i bk2: 0a 10479i bk3: 0a 10479i bk4: 0a 10479i bk5: 0a 10479i bk6: 0a 10479i bk7: 0a 10479i bk8: 0a 10479i bk9: 0a 10479i bk10: 0a 10479i bk11: 0a 10479i bk12: 0a 10479i bk13: 0a 10479i bk14: 0a 10479i bk15: 0a 10479i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10479 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10479 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10479 
n_nop = 10479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 369, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 53, Miss = 1, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 375, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 49, Miss = 1, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 363, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 79, Miss = 2, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 363, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 367, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 361, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 59, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 354, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 372, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 205, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 212, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 29, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 205, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 29, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 213, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 210, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 26, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 212, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 208, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 30, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 209, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 35, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 255, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 41, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 34, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 255, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 29, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7935
L2_total_cache_misses = 5
L2_total_cache_miss_rate = 0.0006
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1167
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7935
icnt_total_pkts_simt_to_mem=7935
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7935
Req_Network_cycles = 14795
Req_Network_injected_packets_per_cycle =       0.5363 
Req_Network_conflicts_per_cycle =       0.4783
Req_Network_conflicts_per_cycle_util =       3.6816
Req_Bank_Level_Parallism =       4.1285
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2671
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0112

Reply_Network_injected_packets_num = 7935
Reply_Network_cycles = 14795
Reply_Network_injected_packets_per_cycle =        0.5363
Reply_Network_conflicts_per_cycle =        0.0847
Reply_Network_conflicts_per_cycle_util =       0.6499
Reply_Bank_Level_Parallism =       4.1157
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0044
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0134
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 162797 (inst/sec)
gpgpu_simulation_rate = 643 (cycle/sec)
gpgpu_silicon_slowdown = 1866251x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682890..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682880..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8c682950..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6806
gpu_sim_insn = 1291294
gpu_ipc =     189.7288
gpu_tot_sim_cycle = 21601
gpu_tot_sim_insn = 5035625
gpu_tot_ipc =     233.1200
gpu_tot_issued_cta = 1024
gpu_occupancy = 7.8928% 
gpu_tot_occupancy = 12.0580% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6525
partiton_level_parallism_total  =       0.8880
partiton_level_parallism_util =       2.9107
partiton_level_parallism_util_total  =       3.3152
L2_BW  =      63.4565 GB/Sec
L2_BW_total  =      34.0998 GB/Sec
gpu_total_sim_rate=129118

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1092, Miss = 686, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 561, Miss = 402, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 714, Miss = 484, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 788, Miss = 521, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 940, Miss = 604, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 726, Miss = 490, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 504, Miss = 372, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 762, Miss = 502, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 862, Miss = 561, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 872, Miss = 570, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 562, Miss = 399, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 608, Miss = 424, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 918, Miss = 594, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 502, Miss = 368, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 886, Miss = 580, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 828, Miss = 546, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 866, Miss = 567, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 894, Miss = 582, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 871, Miss = 569, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 548, Miss = 396, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 706, Miss = 476, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 661, Miss = 453, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 666, Miss = 454, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 596, Miss = 417, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1048, Miss = 654, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 422, Miss = 321, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 662, Miss = 449, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 576, Miss = 408, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 695, Miss = 470, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 557, Miss = 393, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 635, Miss = 437, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 726, Miss = 486, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 456, Miss = 340, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 417, Miss = 318, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 687, Miss = 466, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 484, Miss = 358, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 430, Miss = 331, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 565, Miss = 399, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 788, Miss = 524, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 682, Miss = 464, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 27763
	L1D_total_cache_misses = 18835
	L1D_total_cache_miss_rate = 0.6784
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6413
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7146

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
270, 80, 80, 80, 80, 80, 80, 80, 218, 323, 80, 302, 80, 650, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 6983648
gpgpu_n_tot_w_icount = 218239
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12036
gpgpu_n_mem_write_global = 7146
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 274617
gpgpu_n_store_insn = 7331
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 957
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:166652	W0_Idle:1125955	W0_Scoreboard:1057126	W1:50734	W2:3568	W3:97	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163840
single_issue_nums: WS0:54270	WS1:55692	WS2:54604	WS3:53673	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 96288 {8:12036,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 285840 {40:7146,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 481440 {40:12036,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57168 {8:7146,}
maxmflatency = 356 
max_icnt2mem_latency = 190 
maxmrqlatency = 18 
max_icnt2sh_latency = 10 
averagemflatency = 201 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:21 	11 	0 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18857 	325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	11648 	5268 	2179 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17959 	1190 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       774       761       850       860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       798       776         0       822         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       781         0       804       855         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       750         0         0       846         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       773       752       763       817         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0       754         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       753       750       835       856         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       763         0       761         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  3.000000  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.000000  1.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  2.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 37/23 = 1.608696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         3         4         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         3         1         2         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         2         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 37
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6740      2805      1125    412165    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7651      5646    none        3328    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3139    none        2610      2582    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4178    none      none        3869    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1763      8718      1379      3323    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none        3327    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       7418      4426      3881      2950    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3202    none        1339    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        332       327       328       356       187       187       187       187       188       187       257       302       299       277       277       204
dram[1]:        326       327       234       327       187       187       190       188       187       190       340       280       305       334       246       199
dram[2]:        351       250       327       327       188       187       187       187       188       188       258       297       314       268       251       215
dram[3]:        327       187       242       326       187       187       187       188       243       187       236       258       298       306       248       237
dram[4]:        329       327       327       328       187       284       188       187       188       191       241       258       238       284       201       203
dram[5]:        257       243       327       341       187       210       187       188       187       188       299       261       292       240       303       257
dram[6]:        329       326       327       327       232       187       204       188       187       197       253       278       302       237       331       286
dram[7]:        330       191       328       190       187       187       187       187         0       187       246       279       288       291       190       220
dram[8]:        281       187       187       187         0       187         0       187       187         0       298       245       302       248       214       232
dram[9]:        278       216       187       187       187       187       189       187       187       227       298       266       321       211       233       231
dram[10]:        205       322         0         0       187       187       188       187         0       187       294       348       282       223       282       190
dram[11]:        350       248         0         0       187       187       187       187       187       187       258       235       267       314       233       307
dram[12]:        191       211         0       187       187       187       187       187       187       214       347       244       285       273       255       207
dram[13]:        188       232       245       187       187       245       187       187       337       187       258       287       291       212       188       189
dram[14]:        306       262       187       187       187       188       187       292       187       187       343       262       294       281       195       202
dram[15]:        212       294       187       187       187       187       187       188       191       187       256       235       306       340       228       264
dram[16]:        253       211       199       187       197       187         0       187       187       311       314       278       312       251       188       222
dram[17]:        188       188       201       268       282       188       187       187       195       187       278       258       288       246       240       188
dram[18]:        189       266       203       199       187       187       187         0       187       337       279       274       247       243       209       187
dram[19]:        187       201       188       187       187       187         0       187         0       187       245       272       297       277       201       187
dram[20]:        211       187       324       188       209       187         0       187       187         0       277       274       322       264       208       187
dram[21]:        187       243       187       187       187       187       187       187       187       187       244       274       298       288       188       285
dram[22]:        300       203       187       191         0       187       187       187       187       188       322       288       306       278       336       188
dram[23]:        218       188       199       188         0       310       187       187       187       187       259       325       318       260       199       221
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15287 n_act=4 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005882
n_activity=129 dram_eff=0.06977
bk0: 1a 15288i bk1: 3a 15287i bk2: 4a 15287i bk3: 1a 15288i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555556
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156863
Bank_Level_Parallism_Col = 1.145833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145833 

BW Util details:
bwutil = 0.000588 
total_CMD = 15300 
util_bw = 9 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 15249 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15287 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 9 
Row_Bus_Util =  0.000261 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.000850 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15294 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001961
n_activity=97 dram_eff=0.03093
bk0: 1a 15288i bk1: 1a 15288i bk2: 0a 15300i bk3: 1a 15288i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 15300 
util_bw = 3 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 15261 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15294 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000196 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000392 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15293 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002614
n_activity=96 dram_eff=0.04167
bk0: 2a 15287i bk1: 0a 15300i bk2: 1a 15288i bk3: 1a 15288i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000261 
total_CMD = 15300 
util_bw = 4 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 15259 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15293 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000196 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000458 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000718954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15295 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001961
n_activity=80 dram_eff=0.0375
bk0: 2a 15287i bk1: 0a 15300i bk2: 0a 15300i bk3: 1a 15288i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 15300 
util_bw = 3 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 15272 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15295 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000457516
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15289 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004575
n_activity=86 dram_eff=0.0814
bk0: 3a 15286i bk1: 1a 15288i bk2: 2a 15288i bk3: 1a 15288i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239130
Bank_Level_Parallism_Col = 1.204545
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204545 

BW Util details:
bwutil = 0.000458 
total_CMD = 15300 
util_bw = 7 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 15254 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15289 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000261 
CoL_Bus_Util = 0.000458 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150327
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15298 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.536e-05
n_activity=40 dram_eff=0.025
bk0: 0a 15300i bk1: 0a 15300i bk2: 1a 15288i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000065 
total_CMD = 15300 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 15287 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15298 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15291 n_act=4 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003268
n_activity=98 dram_eff=0.05102
bk0: 1a 15287i bk1: 2a 15287i bk2: 1a 15288i bk3: 1a 15288i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.200000
Row_Buffer_Locality_read = 0.200000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.309524
Bank_Level_Parallism_Col = 1.282051
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.282051 

BW Util details:
bwutil = 0.000327 
total_CMD = 15300 
util_bw = 5 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 15258 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15291 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 5 
Row_Bus_Util =  0.000261 
CoL_Bus_Util = 0.000327 
Either_Row_CoL_Bus_Util = 0.000588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000326797
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15293 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003268
n_activity=69 dram_eff=0.07246
bk0: 2a 15285i bk1: 0a 15300i bk2: 3a 15288i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600000
Bank_Level_Parallism_Col = 1.473684
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473684 

BW Util details:
bwutil = 0.000327 
total_CMD = 15300 
util_bw = 5 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 15280 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15293 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.000327 
Either_Row_CoL_Bus_Util = 0.000458 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15300 n_nop=15300 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15300i bk1: 0a 15300i bk2: 0a 15300i bk3: 0a 15300i bk4: 0a 15300i bk5: 0a 15300i bk6: 0a 15300i bk7: 0a 15300i bk8: 0a 15300i bk9: 0a 15300i bk10: 0a 15300i bk11: 0a 15300i bk12: 0a 15300i bk13: 0a 15300i bk14: 0a 15300i bk15: 0a 15300i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15300 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15300 
n_nop = 15300 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2435, Miss = 9, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 625, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 327, Miss = 3, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 644, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 295, Miss = 4, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 629, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 391, Miss = 3, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 625, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 332, Miss = 7, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 643, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 307, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 587, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 361, Miss = 5, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 605, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 331, Miss = 5, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 625, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 181, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 366, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 200, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 338, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 197, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 355, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 365, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 174, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 364, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 193, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 367, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 200, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 347, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 192, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 437, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 198, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 436, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 213, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 434, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 182, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 430, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 433, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 220, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 411, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 226, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 428, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 223, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 428, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 19182
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0019
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12036
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7146
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19182
icnt_total_pkts_simt_to_mem=19182
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 19182
Req_Network_cycles = 21601
Req_Network_injected_packets_per_cycle =       0.8880 
Req_Network_conflicts_per_cycle =       0.8551
Req_Network_conflicts_per_cycle_util =       3.1922
Req_Bank_Level_Parallism =       3.3152
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3019
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0185

Reply_Network_injected_packets_num = 19182
Reply_Network_cycles = 21601
Reply_Network_injected_packets_per_cycle =        0.8880
Reply_Network_conflicts_per_cycle =        0.1304
Reply_Network_conflicts_per_cycle_util =       0.4831
Reply_Bank_Level_Parallism =       3.2908
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0057
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0222
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 129118 (inst/sec)
gpgpu_simulation_rate = 553 (cycle/sec)
gpgpu_silicon_slowdown = 2169981x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682890..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682880..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8c682950..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 13316
gpu_sim_insn = 1516391
gpu_ipc =     113.8774
gpu_tot_sim_cycle = 34917
gpu_tot_sim_insn = 6552016
gpu_tot_ipc =     187.6454
gpu_tot_issued_cta = 1280
gpu_occupancy = 19.1462% 
gpu_tot_occupancy = 16.1345% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.9446
partiton_level_parallism_total  =       2.0537
partiton_level_parallism_util =       4.8180
partiton_level_parallism_util_total  =       4.2970
L2_BW  =     151.4718 GB/Sec
L2_BW_total  =      78.8609 GB/Sec
gpu_total_sim_rate=82936

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2574, Miss = 1510, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2808, Miss = 1643, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3061, Miss = 1764, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2289, Miss = 1357, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3149, Miss = 1801, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3178, Miss = 1832, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2833, Miss = 1643, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2658, Miss = 1565, Miss_rate = 0.589, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3474, Miss = 1993, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3194, Miss = 1868, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3290, Miss = 1883, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3030, Miss = 1760, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3450, Miss = 1986, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2527, Miss = 1489, Miss_rate = 0.589, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2849, Miss = 1654, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2716, Miss = 1600, Miss_rate = 0.589, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3217, Miss = 1868, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3798, Miss = 2161, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3636, Miss = 2081, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2851, Miss = 1656, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3411, Miss = 1954, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2521, Miss = 1484, Miss_rate = 0.589, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3299, Miss = 1888, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2875, Miss = 1678, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3314, Miss = 1899, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2372, Miss = 1406, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3132, Miss = 1818, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3195, Miss = 1840, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2776, Miss = 1638, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2620, Miss = 1532, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3699, Miss = 2133, Miss_rate = 0.577, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3189, Miss = 1860, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2906, Miss = 1698, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2540, Miss = 1492, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2893, Miss = 1689, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3148, Miss = 1823, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2257, Miss = 1349, Miss_rate = 0.598, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3273, Miss = 1878, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3585, Miss = 2058, Miss_rate = 0.574, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3321, Miss = 1913, Miss_rate = 0.576, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 120908
	L1D_total_cache_misses = 70144
	L1D_total_cache_miss_rate = 0.5801
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 123
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38926

Total_core_cache_fail_stats:
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
290, 100, 301, 100, 100, 100, 238, 100, 238, 343, 301, 481, 100, 808, 100, 100, 238, 100, 100, 280, 228, 332, 100, 100, 20, 20, 20, 20, 20, 20, 20, 20, 
gpgpu_n_tot_thrd_icount = 14968416
gpgpu_n_tot_w_icount = 467763
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32782
gpgpu_n_mem_write_global = 38926
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 401333
gpgpu_n_store_insn = 42929
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:210630	W0_Idle:1485317	W0_Scoreboard:3878714	W1:197741	W2:51458	W3:10952	W4:2159	W5:577	W6:76	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:204800
single_issue_nums: WS0:115202	WS1:119088	WS2:116583	WS3:116890	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 262256 {8:32782,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1557040 {40:38926,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1311280 {40:32782,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 311408 {8:38926,}
maxmflatency = 1574 
max_icnt2mem_latency = 1402 
maxmrqlatency = 19 
max_icnt2sh_latency = 32 
averagemflatency = 481 
avg_icnt2mem_latency = 315 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:154 	83 	6 	4 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34895 	7779 	23116 	5918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	22824 	9071 	4433 	3565 	9455 	20767 	1593 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	51823 	16535 	3184 	165 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	3 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       774       761       850       860         0         0         0         0         0         0         0         0      1007         0      1042      4130 
dram[1]:       798      9470       794       822         0         0         0         0         0         0         0         0      8009         0      1000         0 
dram[2]:       781       787       804       855         0         0         0         0         0         0         0         0       996         0      1011         0 
dram[3]:       750       774       761       846         0         0         0         0         0         0         0         0         0         0      2936         0 
dram[4]:       773       752       763       817         0         0         0         0         0         0         0         0         0         0      1131         0 
dram[5]:       750       747       754       815         0         0         0         0         0         0         0         0      1025         0      1155      1177 
dram[6]:       753       750       835       856         0         0         0         0         0         0         0         0         0         0      1025      1129 
dram[7]:       763       761       761       770         0         0         0         0         0         0         0         0         0         0      1172      1153 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  7.000000 14.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan  6.000000  1.000000 
dram[1]:  6.000000  2.000000  8.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan  3.000000      -nan 
dram[2]:  3.000000  2.000000  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan  5.000000      -nan 
dram[3]:  9.000000  3.000000  5.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan 
dram[4]:  5.000000  6.000000  5.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan 
dram[5]:  3.000000  6.000000  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan  3.000000  2.000000 
dram[6]:  7.000000  7.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  2.000000 
dram[7]:  8.000000  1.000000 11.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  5.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 259/49 = 5.285714
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         7        14         9         0         0         0         0         0         0         0         0         3         0         6         1 
dram[1]:         7         3         8         5         0         0         0         0         0         0         0         0         1         0         3         0 
dram[2]:         3         2         9        10         0         0         0         0         0         0         0         0         2         0         5         0 
dram[3]:         9         3         5        10         0         0         0         0         0         0         0         0         0         0         2         0 
dram[4]:         5         6         5        13         0         0         0         0         0         0         0         0         0         0         2         0 
dram[5]:         3         6         5         8         0         0         0         0         0         0         0         0         4         0         3         2 
dram[6]:         7         7         5         6         0         0         0         0         0         0         0         0         0         0         3         2 
dram[7]:         8         1        11         8         0         0         0         0         0         0         0         0         0         0         3         5 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 259
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      25991     13142      4263    662817    none      none      none      none      none      none      none      none      100687    none       16965    102708
dram[1]:      13533     31446      7485      7628    none      none      none      none      none      none      none      none      301265    none       33156    none  
dram[2]:      35678     44152      5404      3146    none      none      none      none      none      none      none      none      146666    none       20464    none  
dram[3]:      13155     32108      9818      4147    none      none      none      none      none      none      none      none      none      none       43441    none  
dram[4]:      16024     17046     11394      3446    none      none      none      none      none      none      none      none      none      none       44271    none  
dram[5]:      37700     14617      8689      5437    none      none      none      none      none      none      none      none       66386    none       27994     49511
dram[6]:      12764     15432     10077      6550    none      none      none      none      none      none      none      none      none      none       29394     41473
dram[7]:      12577     87329      5148      4722    none      none      none      none      none      none      none      none      none      none       34037     18716
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1307      1236      1321      1574      1112      1175      1329       910      1308      1146      1500      1360      1543      1433      1415      1489
dram[1]:       1341      1458      1213      1398      1048      1088       997      1100      1157      1091      1303      1242      1480      1515      1386      1334
dram[2]:       1407      1512      1371      1152      1059      1384      1208      1268       759      1113      1505      1527      1535      1553      1350      1251
dram[3]:       1212      1513      1304      1188      1217       956      1278       510      1082      1091      1325      1304      1569      1333      1409      1313
dram[4]:       1347      1200      1344      1278      1018      1166      1154       897      1118      1301      1400      1269      1372      1552      1187      1261
dram[5]:       1371      1390      1221      1543      1283      1473      1175       964      1062      1107      1404      1328      1535      1375      1274      1212
dram[6]:       1254      1338      1482      1308      1001      1054      1245      1244      1169      1104      1375      1375      1412      1389      1320      1178
dram[7]:       1335      1343      1387      1224       947      1278      1013       769      1129      1163      1337      1361      1574      1374      1513      1278
dram[8]:       1221      1223       886       215      1347       704       997      1034       972       732      1292      1251      1388      1394      1091      1346
dram[9]:       1296      1188       212       848      1351       858       795      1239       933      1083      1328      1283      1325      1481      1295      1211
dram[10]:       1380      1152       923       797      1196       963       261      1036       802      1139      1308      1358      1392      1522      1245      1362
dram[11]:       1262      1214      1030       797      1209      1070      1054      1051      1301       820      1239      1479      1367      1383      1304      1347
dram[12]:       1223      1219      1008      1171       915      1127      1043      1006       966      1280      1296      1333      1566      1499      1196      1380
dram[13]:       1213      1304       390      1128      1245      1173      1566      1018      1051       809      1331      1214      1512      1478      1255      1163
dram[14]:       1223      1203       443      1042       190       971      1238       908       806       798      1251      1258      1384      1551      1173      1428
dram[15]:       1262      1280       198      1024      1200       855      1240      1138      1052       983      1289      1344      1501      1355      1226      1262
dram[16]:       1178      1233      1259      1351      1204      1292      1238      1505       648      1020      1371      1480      1553      1393      1229      1345
dram[17]:       1145      1384      1297      1135      1164      1102       470       810       885       915      1364      1509      1475      1536      1137      1375
dram[18]:       1187      1090      1564      1309       226      1292       478      1508      1401      1042      1337      1391      1525      1499      1196      1337
dram[19]:       1150      1192      1329      1268      1156      1472       213       334       810      1221      1328      1400      1524      1502      1338      1249
dram[20]:       1080      1388      1555      1133      1154      1319       771       848       252      1416      1356      1374      1377      1405      1139      1219
dram[21]:       1149      1138      1307      1084      1020       843       188      1157      1068      1011      1337      1375      1451      1381      1262      1348
dram[22]:       1145      1501      1130      1063       947      1128      1182       623      1156      1278      1318      1371      1378      1338      1213      1340
dram[23]:       1221      1206      1153      1189       801      1324       191      1182       209       886      1359      1333      1394      1407      1165      1179
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24681 n_act=7 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001779
n_activity=395 dram_eff=0.1114
bk0: 4a 24720i bk1: 7a 24717i bk2: 14a 24715i bk3: 9a 24718i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 3a 24719i bk13: 0a 24732i bk14: 6a 24719i bk15: 1a 24720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840909
Row_Buffer_Locality_read = 0.840909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068702
Bank_Level_Parallism_Col = 1.064000
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064000 

BW Util details:
bwutil = 0.001779 
total_CMD = 24732 
util_bw = 44 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 24601 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24681 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 44 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.001779 
Either_Row_CoL_Bus_Util = 0.002062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000283034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24697 n_act=7 n_pre=1 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001092
n_activity=358 dram_eff=0.07542
bk0: 6a 24719i bk1: 4a 24696i bk2: 8a 24718i bk3: 5a 24720i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 1a 24720i bk13: 0a 24732i bk14: 3a 24720i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740741
Row_Buffer_Locality_read = 0.740741
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024390
Bank_Level_Parallism_Col = 1.028846
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028846 

BW Util details:
bwutil = 0.001092 
total_CMD = 24732 
util_bw = 27 
Wasted_Col = 84 
Wasted_Row = 12 
Idle = 24609 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24697 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 27 
Row_Bus_Util =  0.000323 
CoL_Bus_Util = 0.001092 
Either_Row_CoL_Bus_Util = 0.001415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000929969
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24695 n_act=6 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001253
n_activity=258 dram_eff=0.1202
bk0: 3a 24719i bk1: 2a 24720i bk2: 9a 24720i bk3: 10a 24717i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 2a 24720i bk13: 0a 24732i bk14: 5a 24718i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806452
Row_Buffer_Locality_read = 0.806452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048077
Bank_Level_Parallism_Col = 1.040404
Bank_Level_Parallism_Ready = 1.032258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040404 

BW Util details:
bwutil = 0.001253 
total_CMD = 24732 
util_bw = 31 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 24628 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24695 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 31 
Row_Bus_Util =  0.000243 
CoL_Bus_Util = 0.001253 
Either_Row_CoL_Bus_Util = 0.001496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000444768
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24698 n_act=5 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001173
n_activity=230 dram_eff=0.1261
bk0: 9a 24717i bk1: 3a 24718i bk2: 5a 24717i bk3: 10a 24719i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 2a 24720i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827586
Row_Buffer_Locality_read = 0.827586
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166667
Bank_Level_Parallism_Col = 1.162500
Bank_Level_Parallism_Ready = 1.103448
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162500 

BW Util details:
bwutil = 0.001173 
total_CMD = 24732 
util_bw = 29 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 24648 

BW Util Bottlenecks: 
RCDc_limit = 55 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24698 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 29 
Row_Bus_Util =  0.000202 
CoL_Bus_Util = 0.001173 
Either_Row_CoL_Bus_Util = 0.001375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00125344
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24696 n_act=5 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001253
n_activity=229 dram_eff=0.1354
bk0: 5a 24718i bk1: 6a 24719i bk2: 5a 24719i bk3: 13a 24714i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 2a 24720i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838710
Row_Buffer_Locality_read = 0.838710
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122222
Bank_Level_Parallism_Col = 1.103448
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103448 

BW Util details:
bwutil = 0.001253 
total_CMD = 24732 
util_bw = 31 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 24642 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24696 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 31 
Row_Bus_Util =  0.000202 
CoL_Bus_Util = 0.001253 
Either_Row_CoL_Bus_Util = 0.001456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00105127
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24694 n_act=7 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001253
n_activity=273 dram_eff=0.1136
bk0: 3a 24717i bk1: 6a 24716i bk2: 5a 24720i bk3: 8a 24717i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 4a 24719i bk13: 0a 24732i bk14: 3a 24719i bk15: 2a 24719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774194
Row_Buffer_Locality_read = 0.774194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174312
Bank_Level_Parallism_Col = 1.165049
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.165049 

BW Util details:
bwutil = 0.001253 
total_CMD = 24732 
util_bw = 31 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 24623 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24694 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 31 
Row_Bus_Util =  0.000283 
CoL_Bus_Util = 0.001253 
Either_Row_CoL_Bus_Util = 0.001536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00206211
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24696 n_act=6 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001213
n_activity=302 dram_eff=0.09934
bk0: 7a 24717i bk1: 7a 24718i bk2: 5a 24719i bk3: 6a 24719i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 3a 24720i bk15: 2a 24719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145833
Bank_Level_Parallism_Col = 1.131868
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131868 

BW Util details:
bwutil = 0.001213 
total_CMD = 24732 
util_bw = 30 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 24636 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24696 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 30 
Row_Bus_Util =  0.000243 
CoL_Bus_Util = 0.001213 
Either_Row_CoL_Bus_Util = 0.001456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000727802
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24691 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001456
n_activity=295 dram_eff=0.122
bk0: 8a 24717i bk1: 1a 24720i bk2: 11a 24719i bk3: 8a 24718i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 3a 24720i bk15: 5a 24719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263736
Bank_Level_Parallism_Col = 1.215909
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.215909 

BW Util details:
bwutil = 0.001456 
total_CMD = 24732 
util_bw = 36 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 24641 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24691 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000243 
CoL_Bus_Util = 0.001456 
Either_Row_CoL_Bus_Util = 0.001658 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.024390 
queue_avg = 0.000930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000929969
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24732 n_nop=24732 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 24732i bk1: 0a 24732i bk2: 0a 24732i bk3: 0a 24732i bk4: 0a 24732i bk5: 0a 24732i bk6: 0a 24732i bk7: 0a 24732i bk8: 0a 24732i bk9: 0a 24732i bk10: 0a 24732i bk11: 0a 24732i bk12: 0a 24732i bk13: 0a 24732i bk14: 0a 24732i bk15: 0a 24732i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 24732 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 24732 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24732 
n_nop = 24732 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12205, Miss = 44, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1572, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1988, Miss = 27, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1539, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1950, Miss = 31, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1585, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2028, Miss = 29, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1544, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1994, Miss = 31, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1573, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1963, Miss = 31, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1506, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1949, Miss = 30, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1488, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1947, Miss = 36, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1550, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1005, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 893, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1024, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 848, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1069, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 858, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1080, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 898, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1070, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 880, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1070, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 888, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1055, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 865, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1036, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 836, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1151, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1089, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1181, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1056, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1201, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1084, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1107, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1050, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1226, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1041, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1178, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1018, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1225, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1047, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1190, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 71708
L2_total_cache_misses = 259
L2_total_cache_miss_rate = 0.0036
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 53
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38926
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32782
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38926
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=71708
icnt_total_pkts_simt_to_mem=71708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 71708
Req_Network_cycles = 34917
Req_Network_injected_packets_per_cycle =       2.0537 
Req_Network_conflicts_per_cycle =       9.4003
Req_Network_conflicts_per_cycle_util =      19.6686
Req_Bank_Level_Parallism =       4.2970
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      15.0100
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0428

Reply_Network_injected_packets_num = 71708
Reply_Network_cycles = 34917
Reply_Network_injected_packets_per_cycle =        2.0537
Reply_Network_conflicts_per_cycle =        1.4234
Reply_Network_conflicts_per_cycle_util =       2.9595
Reply_Bank_Level_Parallism =       4.2699
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0522
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0513
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 19 sec (79 sec)
gpgpu_simulation_rate = 82936 (inst/sec)
gpgpu_simulation_rate = 441 (cycle/sec)
gpgpu_silicon_slowdown = 2721088x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682890..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682880..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8c682950..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 29120
gpu_sim_insn = 2598852
gpu_ipc =      89.2463
gpu_tot_sim_cycle = 64037
gpu_tot_sim_insn = 9150868
gpu_tot_ipc =     142.8997
gpu_tot_issued_cta = 1536
gpu_occupancy = 33.5766% 
gpu_tot_occupancy = 26.2135% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.9962
partiton_level_parallism_total  =       4.3012
partiton_level_parallism_util =       7.7305
partiton_level_parallism_util_total  =       6.3993
L2_BW  =     268.6536 GB/Sec
L2_BW_total  =     165.1667 GB/Sec
gpu_total_sim_rate=48162

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 13760, Miss = 7311, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 12747, Miss = 6873, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 14563, Miss = 7714, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 13762, Miss = 7255, Miss_rate = 0.527, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 14132, Miss = 7516, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 12710, Miss = 6842, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 12597, Miss = 6749, Miss_rate = 0.536, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 13177, Miss = 7066, Miss_rate = 0.536, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 14705, Miss = 7820, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 12431, Miss = 6708, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 14326, Miss = 7620, Miss_rate = 0.532, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 12948, Miss = 6961, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 12933, Miss = 6951, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 14883, Miss = 7794, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 13402, Miss = 7177, Miss_rate = 0.536, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 13738, Miss = 7344, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[16]: Access = 12709, Miss = 6815, Miss_rate = 0.536, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 12595, Miss = 6787, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 12988, Miss = 7001, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 11582, Miss = 6226, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 13790, Miss = 7299, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 12450, Miss = 6680, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 13111, Miss = 7043, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 12130, Miss = 6498, Miss_rate = 0.536, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 12569, Miss = 6768, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 11943, Miss = 6414, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 11184, Miss = 6116, Miss_rate = 0.547, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 12455, Miss = 6713, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 10665, Miss = 5802, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 12210, Miss = 6561, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 13052, Miss = 7023, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 12120, Miss = 6571, Miss_rate = 0.542, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 11754, Miss = 6353, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 10818, Miss = 5814, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 11280, Miss = 6111, Miss_rate = 0.542, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 12181, Miss = 6583, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 11801, Miss = 6334, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 12690, Miss = 6772, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 12282, Miss = 6661, Miss_rate = 0.542, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 11788, Miss = 6386, Miss_rate = 0.542, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 508961
	L1D_total_cache_misses = 273032
	L1D_total_cache_miss_rate = 0.5364
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 87
	L1D_cache_data_port_util = 0.066
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 231899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42032
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 152286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 352305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156656

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 87
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 342, 574, 373, 352, 342, 501, 321, 396, 574, 596, 786, 426, 1039, 289, 342, 386, 373, 436, 522, 512, 679, 426, 331, 283, 294, 304, 40, 241, 241, 272, 294, 
gpgpu_n_tot_thrd_icount = 30442560
gpgpu_n_tot_w_icount = 951330
gpgpu_n_stall_shd_mem = 250148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118781
gpgpu_n_mem_write_global = 156656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 763960
gpgpu_n_store_insn = 205866
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2752512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 250148
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:293211	W0_Idle:1845425	W0_Scoreboard:11221694	W1:307259	W2:135672	W3:86509	W4:65655	W5:48614	W6:28132	W7:17722	W8:8966	W9:4083	W10:1871	W11:813	W12:209	W13:0	W14:10	W15:55	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:245760
single_issue_nums: WS0:236677	WS1:238040	WS2:237131	WS3:239482	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 950248 {8:118781,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6266240 {40:156656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4751240 {40:118781,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1253248 {8:156656,}
maxmflatency = 3054 
max_icnt2mem_latency = 2885 
maxmrqlatency = 119 
max_icnt2sh_latency = 175 
averagemflatency = 1113 
avg_icnt2mem_latency = 944 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 5 
mrq_lat_table:981 	701 	87 	23 	71 	50 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46607 	39528 	39553 	124788 	24961 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	28187 	13316 	12058 	22540 	22345 	41248 	125400 	10343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	144595 	80108 	39219 	8422 	2284 	572 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	9 	18 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        25        34        30         0         0         0         0         0         0         0         0         8         3        15        12 
dram[1]:        25        18        26        33         0         0         0         0         0         0         0         0        15         0        21        10 
dram[2]:        22        21         0        36         0         0         0         0         0         0         0         0        15        10         0         0 
dram[3]:        29        20        36        37         0         0         0         0         0         0         0         0         8        13        14        10 
dram[4]:        24        24        30        35         0         0         0         0         0         0         0         0         8         9        11         7 
dram[5]:        19        30        37        30         0         0         0         0         0         0         0         0         9         8        14         4 
dram[6]:        30        25        30        34         0         0         0         0         0         0         0         0        13         4         0         0 
dram[7]:        20        19        35        34         0         0         0         0         0         0         0         0         0         8        15         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      8438       761      4259      7453         0         0         0         0         0         0         0         0      7241      2568      9601     16048 
dram[1]:       798      9470      2490       822         0         0         0         0         0         0         0         0      8009      1121     13290      5765 
dram[2]:     12483      5304       804      3136         0         0         0         0         0         0         0         0     12821      3140      1011      1241 
dram[3]:       750      7896       761       846         0         0         0         0         0         0         0         0      9827      9043      4270      7073 
dram[4]:      7803       752       763       817         0         0         0         0         0         0         0         0      9568      1057      9303      2292 
dram[5]:      7449     19741     11613      6144         0         0         0         0         0         0         0         0     11727      8298      1425      4367 
dram[6]:     10568      7532     13622      9338         0         0         0         0         0         0         0         0     11729      2629      1025      1129 
dram[7]:      8913       761       761       770         0         0         0         0         0         0         0         0      1369     10073     16522      1153 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.000000 22.500000  5.875000  5.571429      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.857143  2.666667  4.333333  5.500000 
dram[1]: 19.500000  8.250000 14.500000 11.250000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.400000 12.000000  8.000000  4.400000 
dram[2]:  5.833333  5.000000 32.000000  9.750000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.800000  3.285714 25.000000 20.000000 
dram[3]: 10.500000  3.416667 13.333333 19.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.400000  4.000000  6.666667  2.857143 
dram[4]:  5.833333 10.500000 11.666667 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.428571  7.000000  4.600000  2.333333 
dram[5]:  4.416667 12.750000 10.000000  5.750000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.750000  2.700000  8.666667  2.285714 
dram[6]:  4.900000  5.875000  7.200000  7.166667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.600000  1.714286 24.000000 23.000000 
dram[7]:  5.666667 18.000000 19.500000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  3.000000  8.000000 25.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1947/304 = 6.404605
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        40        42        40         0         0         0         0         0         0         0         0        19         9        23        25 
dram[1]:        37        35        34        40         0         0         0         0         0         0         0         0        20        14        27        19 
dram[2]:        37        31        37        41         0         0         0         0         0         0         0         0        30        17        25        20 
dram[3]:        46        32        39        45         0         0         0         0         0         0         0         0        15        21        22        18 
dram[4]:        45        30        35        42         0         0         0         0         0         0         0         0        21        27        24        17 
dram[5]:        45        49        56        40         0         0         0         0         0         0         0         0        21        17        34        19 
dram[6]:        49        44        39        43         0         0         0         0         0         0         0         0        30        10        24        23 
dram[7]:        37        30        40        38         0         0         0         0         0         0         0         0        16        16        15        26 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1947
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         5         0         0         0         0         0         0         0         0         0         3         0         0 
dram[5]:         6         3         0         6         0         0         0         0         0         0         0         0         0         0         3         9 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 38
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      23989     28285     13961    827785    none      none      none      none      none      none      none      none      156404    302797     45042     43785
dram[1]:      30036     30707     16904     10360    none      none      none      none      none      none      none      none      142028    183265     37971     52743
dram[2]:      26722     34145     16744      9137    none      none      none      none      none      none      none      none       97364    149234     41974     55470
dram[3]:      22751     33443     14337      9382    none      none      none      none      none      none      none      none      188870    122405     49197     57740
dram[4]:      23698     36361     15658      8700    none      none      none      none      none      none      none      none      132609     84569     46828     60775
dram[5]:      20788     19926     10361      8579    none      none      none      none      none      none      none      none      135352    154752     27785     36063
dram[6]:      21125     23436     14546      9397    none      none      none      none      none      none      none      none       93627    261601     42838     43311
dram[7]:      27308     35738     13993     10688    none      none      none      none      none      none      none      none      174742    164635     70955     44699
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2980      2633      2744      3054      2522      2620      2086      2175      2683      2457      3027      2811      2860      3025      2626      3028
dram[1]:       2673      2791      2818      2494      2216      2452      2218      2307      2390      2261      3014      3013      2811      3031      2747      2589
dram[2]:       2681      2563      2821      2506      2365      2340      2384      2215      2390      2692      2667      2912      3027      3029      2570      2722
dram[3]:       2737      2789      2490      2552      2354      2431      2105      2356      2533      2738      2739      3013      2944      2830      2892      2623
dram[4]:       2906      2601      2534      2585      2696      2478      2127      2319      2378      2544      2775      2777      2954      2803      2794      3031
dram[5]:       2769      2461      2584      2404      2533      2555      2293      2763      2339      2387      2693      2795      2864      3012      2771      2510
dram[6]:       2624      2802      2542      2418      2264      2552      2449      2200      2371      2514      3020      2772      2858      2823      2788      2487
dram[7]:       2593      2981      2594      2502      2330      2514      2180      2265      2128      2752      2767      2912      3010      2818      3026      2889
dram[8]:       2569      2976      2018      2156      2222      2190      1908      2137      2134      2524      2661      2699      2670      2762      2619      3034
dram[9]:       2608      2669      2121      2143      2367      2074      2331      2448      2828      2122      2766      2859      2751      2812      2616      2529
dram[10]:       2708      2734      1864      2237      2158      2396      2765      2446      2714      2317      2806      2688      3031      2986      2503      2650
dram[11]:       2603      2397      1763      1948      2405      2338      2187      2138      2135      2315      3021      2682      2976      2999      2700      2491
dram[12]:       2489      2486      2297      1819      2487      2335      2557      2227      2731      2526      2697      2809      3038      2998      2486      2551
dram[13]:       2733      2576      2293      2339      2023      2259      2228      2387      2669      2664      2682      2696      2801      3000      2669      2767
dram[14]:       2785      2678      1963      2338      2192      2415      2547      2220      2428      2788      2694      2766      2772      2817      2585      2533
dram[15]:       2662      2781      1787      2212      2618      2067      2103      2384      2192      2059      2765      2753      2997      2861      2591      2487
dram[16]:       2621      2592      2427      2524      2219      2393      2316      1920      2460      2709      2696      2688      3032      2780      2538      2578
dram[17]:       2791      2851      2468      2584      2608      2370      2151      1947      1782      2342      2766      2765      2855      3029      2548      2650
dram[18]:       2624      2596      2670      2939      2404      2440      2066      1951      2301      3030      3018      3026      2755      3028      2577      2694
dram[19]:       2417      2650      2647      2451      2363      2461      1756      2023      2023      3033      2770      3014      3031      2637      2697      2772
dram[20]:       2579      2460      2461      2432      2691      2295      2126      2155      2434      2534      2771      2702      2778      2782      2408      2813
dram[21]:       2523      2420      2592      2578      2689      2145      2259      2193      2730      2531      2763      3012      2854      3006      2490      2660
dram[22]:       2788      2543      2788      2727      2145      2416      1920      2200      2730      2183      2661      2514      3041      2842      2779      2454
dram[23]:       2423      2535      2576      3031      2696      2340      1963      2103      2538      2083      2691      2675      2979      2767      2576      2739
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45044 n_act=41 n_pre=33 n_ref_event=0 n_req=243 n_rd=243 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005357
n_activity=2328 dram_eff=0.1044
bk0: 36a 45263i bk1: 45a 45309i bk2: 47a 45137i bk3: 39a 45166i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 20a 45170i bk13: 8a 45296i bk14: 26a 45221i bk15: 22a 45273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831276
Row_Buffer_Locality_read = 0.831276
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211429
Bank_Level_Parallism_Col = 1.122449
Bank_Level_Parallism_Ready = 1.041152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116618 

BW Util details:
bwutil = 0.005357 
total_CMD = 45358 
util_bw = 243 
Wasted_Col = 476 
Wasted_Row = 331 
Idle = 44308 

BW Util Bottlenecks: 
RCDc_limit = 452 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45044 
Read = 243 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 33 
n_ref = 0 
n_req = 243 
total_req = 243 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 243 
Row_Bus_Util =  0.001631 
CoL_Bus_Util = 0.005357 
Either_Row_CoL_Bus_Util = 0.006923 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.009554 
queue_avg = 0.012611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0126108
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45091 n_act=26 n_pre=18 n_ref_event=0 n_req=226 n_rd=226 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004983
n_activity=1814 dram_eff=0.1246
bk0: 39a 45295i bk1: 33a 45262i bk2: 29a 45317i bk3: 45a 45228i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 22a 45244i bk13: 12a 45346i bk14: 24a 45292i bk15: 22a 45243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884956
Row_Buffer_Locality_read = 0.884956
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.190345
Bank_Level_Parallism_Col = 1.164062
Bank_Level_Parallism_Ready = 1.088496
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126953 

BW Util details:
bwutil = 0.004983 
total_CMD = 45358 
util_bw = 226 
Wasted_Col = 307 
Wasted_Row = 192 
Idle = 44633 

BW Util Bottlenecks: 
RCDc_limit = 275 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45091 
Read = 226 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 18 
n_ref = 0 
n_req = 226 
total_req = 226 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 226 
Row_Bus_Util =  0.000970 
CoL_Bus_Util = 0.004983 
Either_Row_CoL_Bus_Util = 0.005887 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.011236 
queue_avg = 0.017329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0173288
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45063 n_act=33 n_pre=25 n_ref_event=0 n_req=239 n_rd=238 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005247
n_activity=2032 dram_eff=0.1171
bk0: 35a 45212i bk1: 40a 45166i bk2: 32a 45338i bk3: 39a 45260i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 24a 45247i bk13: 23a 45197i bk14: 25a 45342i bk15: 20a 45339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861345
Row_Buffer_Locality_read = 0.861345
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.181818
Bank_Level_Parallism_Col = 1.138937
Bank_Level_Parallism_Ready = 1.037815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121784 

BW Util details:
bwutil = 0.005247 
total_CMD = 45358 
util_bw = 238 
Wasted_Col = 371 
Wasted_Row = 238 
Idle = 44511 

BW Util Bottlenecks: 
RCDc_limit = 361 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45063 
Read = 238 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 25 
n_ref = 0 
n_req = 239 
total_req = 238 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 238 
Row_Bus_Util =  0.001279 
CoL_Bus_Util = 0.005247 
Either_Row_CoL_Bus_Util = 0.006504 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003390 
queue_avg = 0.005115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00511486
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45047 n_act=42 n_pre=34 n_ref_event=0 n_req=238 n_rd=238 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005247
n_activity=2207 dram_eff=0.1078
bk0: 42a 45226i bk1: 41a 45056i bk2: 40a 45280i bk3: 39a 45297i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 12a 45247i bk13: 24a 45216i bk14: 20a 45294i bk15: 20a 45196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.823529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198885
Bank_Level_Parallism_Col = 1.158730
Bank_Level_Parallism_Ready = 1.096639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139971 

BW Util details:
bwutil = 0.005247 
total_CMD = 45358 
util_bw = 238 
Wasted_Col = 489 
Wasted_Row = 349 
Idle = 44282 

BW Util Bottlenecks: 
RCDc_limit = 476 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45047 
Read = 238 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 34 
n_ref = 0 
n_req = 238 
total_req = 238 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 238 
Row_Bus_Util =  0.001676 
CoL_Bus_Util = 0.005247 
Either_Row_CoL_Bus_Util = 0.006857 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.009646 
queue_avg = 0.014176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0141761
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45052 n_act=39 n_pre=31 n_ref_event=0 n_req=244 n_rd=241 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005313
n_activity=2083 dram_eff=0.1157
bk0: 35a 45214i bk1: 42a 45244i bk2: 35a 45282i bk3: 40a 45307i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 24a 45163i bk13: 21a 45285i bk14: 23a 45239i bk15: 21a 45134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838174
Row_Buffer_Locality_read = 0.838174
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.343105
Bank_Level_Parallism_Col = 1.157734
Bank_Level_Parallism_Ready = 1.041494
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137825 

BW Util details:
bwutil = 0.005313 
total_CMD = 45358 
util_bw = 241 
Wasted_Col = 437 
Wasted_Row = 243 
Idle = 44437 

BW Util Bottlenecks: 
RCDc_limit = 433 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45052 
Read = 241 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 31 
n_ref = 0 
n_req = 244 
total_req = 241 

Dual Bus Interface Util: 
issued_total_row = 70 
issued_total_col = 241 
Row_Bus_Util =  0.001543 
CoL_Bus_Util = 0.005313 
Either_Row_CoL_Bus_Util = 0.006746 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.016340 
queue_avg = 0.014507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0145068
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=44977 n_act=56 n_pre=48 n_ref_event=0 n_req=290 n_rd=281 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006195
n_activity=2819 dram_eff=0.09968
bk0: 53a 45068i bk1: 51a 45254i bk2: 40a 45264i bk3: 46a 45133i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 22a 45169i bk13: 27a 45110i bk14: 26a 45296i bk15: 16a 45185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800712
Row_Buffer_Locality_read = 0.800712
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.225901
Bank_Level_Parallism_Col = 1.124571
Bank_Level_Parallism_Ready = 1.060498
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116571 

BW Util details:
bwutil = 0.006195 
total_CMD = 45358 
util_bw = 281 
Wasted_Col = 641 
Wasted_Row = 437 
Idle = 43999 

BW Util Bottlenecks: 
RCDc_limit = 626 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 44977 
Read = 281 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 290 
total_req = 281 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 281 
Row_Bus_Util =  0.002293 
CoL_Bus_Util = 0.006195 
Either_Row_CoL_Bus_Util = 0.008400 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.010499 
queue_avg = 0.017990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0179902
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45025 n_act=43 n_pre=35 n_ref_event=0 n_req=262 n_rd=262 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005776
n_activity=2305 dram_eff=0.1137
bk0: 49a 45076i bk1: 47a 45157i bk2: 36a 45234i bk3: 43a 45206i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 28a 45217i bk13: 12a 45193i bk14: 24a 45341i bk15: 23a 45340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835878
Row_Buffer_Locality_read = 0.835878
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.275281
Bank_Level_Parallism_Col = 1.119565
Bank_Level_Parallism_Ready = 1.022901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085598 

BW Util details:
bwutil = 0.005776 
total_CMD = 45358 
util_bw = 262 
Wasted_Col = 506 
Wasted_Row = 300 
Idle = 44290 

BW Util Bottlenecks: 
RCDc_limit = 472 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45025 
Read = 262 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 35 
n_ref = 0 
n_req = 262 
total_req = 262 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 262 
Row_Bus_Util =  0.001720 
CoL_Bus_Util = 0.005776 
Either_Row_CoL_Bus_Util = 0.007342 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.021021 
queue_avg = 0.020834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0208343
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45104 n_act=24 n_pre=16 n_ref_event=0 n_req=218 n_rd=218 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004806
n_activity=1708 dram_eff=0.1276
bk0: 34a 45216i bk1: 36a 45308i bk2: 39a 45307i bk3: 36a 45300i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 8a 45345i bk13: 24a 45153i bk14: 16a 45321i bk15: 25a 45340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.889908
Row_Buffer_Locality_read = 0.889908
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196375
Bank_Level_Parallism_Col = 1.161017
Bank_Level_Parallism_Ready = 1.041284
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144068 

BW Util details:
bwutil = 0.004806 
total_CMD = 45358 
util_bw = 218 
Wasted_Col = 271 
Wasted_Row = 173 
Idle = 44696 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45104 
Read = 218 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 16 
n_ref = 0 
n_req = 218 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 218 
Row_Bus_Util =  0.000882 
CoL_Bus_Util = 0.004806 
Either_Row_CoL_Bus_Util = 0.005600 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.015748 
queue_avg = 0.004299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00429913
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45358 n_nop=45358 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 45358i bk1: 0a 45358i bk2: 0a 45358i bk3: 0a 45358i bk4: 0a 45358i bk5: 0a 45358i bk6: 0a 45358i bk7: 0a 45358i bk8: 0a 45358i bk9: 0a 45358i bk10: 0a 45358i bk11: 0a 45358i bk12: 0a 45358i bk13: 0a 45358i bk14: 0a 45358i bk15: 0a 45358i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 45358 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 45358 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45358 
n_nop = 45358 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 37513, Miss = 243, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5175, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9054, Miss = 226, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9159, Miss = 253, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5191, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9180, Miss = 238, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5145, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9139, Miss = 282, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5218, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 9113, Miss = 385, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 5201, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9081, Miss = 262, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5089, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 9115, Miss = 218, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5167, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4720, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2859, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4760, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2878, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4953, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2821, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4883, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2890, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4852, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2919, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4815, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2932, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4970, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2927, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4972, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2843, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5351, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3472, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3446, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5379, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3438, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5252, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3568, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5408, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3485, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5302, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3402, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5467, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3519, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5439, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3464, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 275437
L2_total_cache_misses = 2107
L2_total_cache_miss_rate = 0.0076
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 116834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1010
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156495
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 154
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118781
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156656
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=275437
icnt_total_pkts_simt_to_mem=275437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 275437
Req_Network_cycles = 64037
Req_Network_injected_packets_per_cycle =       4.3012 
Req_Network_conflicts_per_cycle =      18.2973
Req_Network_conflicts_per_cycle_util =      27.2223
Req_Bank_Level_Parallism =       6.3993
Req_Network_in_buffer_full_per_cycle =       0.0060
Req_Network_in_buffer_avg_util =      99.1395
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0896

Reply_Network_injected_packets_num = 275437
Reply_Network_cycles = 64037
Reply_Network_injected_packets_per_cycle =        4.3012
Reply_Network_conflicts_per_cycle =        4.7320
Reply_Network_conflicts_per_cycle_util =       7.0216
Reply_Bank_Level_Parallism =       6.3824
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3117
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1075
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 10 sec (190 sec)
gpgpu_simulation_rate = 48162 (inst/sec)
gpgpu_simulation_rate = 337 (cycle/sec)
gpgpu_silicon_slowdown = 3560830x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682890..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682880..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8c682950..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 34789
gpu_sim_insn = 4652488
gpu_ipc =     133.7345
gpu_tot_sim_cycle = 98826
gpu_tot_sim_insn = 13803356
gpu_tot_ipc =     139.6733
gpu_tot_issued_cta = 1792
gpu_occupancy = 36.7754% 
gpu_tot_occupancy = 30.5815% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.4829
partiton_level_parallism_total  =       6.1253
partiton_level_parallism_util =      10.2527
partiton_level_parallism_util_total  =       8.0477
L2_BW  =     364.1427 GB/Sec
L2_BW_total  =     235.2108 GB/Sec
gpu_total_sim_rate=38882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 29987, Miss = 14983, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 476
	L1D_cache_core[1]: Access = 29937, Miss = 14964, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 31918, Miss = 15855, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 3083
	L1D_cache_core[3]: Access = 30566, Miss = 15181, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[4]: Access = 31533, Miss = 15693, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 2106
	L1D_cache_core[5]: Access = 29992, Miss = 14996, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 2407
	L1D_cache_core[6]: Access = 29264, Miss = 14649, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 401
	L1D_cache_core[7]: Access = 29927, Miss = 15026, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 757
	L1D_cache_core[8]: Access = 31523, Miss = 15792, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[9]: Access = 29680, Miss = 14829, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 2921
	L1D_cache_core[10]: Access = 31337, Miss = 15706, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 1269
	L1D_cache_core[11]: Access = 29971, Miss = 14932, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 1172
	L1D_cache_core[12]: Access = 29320, Miss = 14707, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 673
	L1D_cache_core[13]: Access = 31812, Miss = 15796, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 2415
	L1D_cache_core[14]: Access = 30125, Miss = 15092, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 1561
	L1D_cache_core[15]: Access = 30433, Miss = 15271, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 1868
	L1D_cache_core[16]: Access = 32381, Miss = 15843, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 4183
	L1D_cache_core[17]: Access = 32565, Miss = 15966, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 7388
	L1D_cache_core[18]: Access = 31660, Miss = 15682, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 3048
	L1D_cache_core[19]: Access = 31677, Miss = 15453, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 2839
	L1D_cache_core[20]: Access = 33465, Miss = 16347, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 5399
	L1D_cache_core[21]: Access = 31930, Miss = 15672, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 3560
	L1D_cache_core[22]: Access = 32674, Miss = 16039, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 5286
	L1D_cache_core[23]: Access = 31907, Miss = 15576, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 8466
	L1D_cache_core[24]: Access = 31946, Miss = 15704, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 2957
	L1D_cache_core[25]: Access = 31832, Miss = 15549, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 3817
	L1D_cache_core[26]: Access = 31725, Miss = 15521, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 4701
	L1D_cache_core[27]: Access = 33509, Miss = 16341, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 5466
	L1D_cache_core[28]: Access = 30242, Miss = 14758, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 5622
	L1D_cache_core[29]: Access = 31650, Miss = 15530, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 5277
	L1D_cache_core[30]: Access = 32374, Miss = 15918, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 6383
	L1D_cache_core[31]: Access = 31150, Miss = 15371, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 4526
	L1D_cache_core[32]: Access = 28482, Miss = 14305, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 3155
	L1D_cache_core[33]: Access = 27882, Miss = 13858, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 1185
	L1D_cache_core[34]: Access = 28050, Miss = 14034, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 1383
	L1D_cache_core[35]: Access = 30331, Miss = 15000, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 2190
	L1D_cache_core[36]: Access = 28092, Miss = 14097, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[37]: Access = 29656, Miss = 14871, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 1348
	L1D_cache_core[38]: Access = 29205, Miss = 14649, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[39]: Access = 28867, Miss = 14416, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 2401
	L1D_total_cache_accesses = 1230577
	L1D_total_cache_misses = 609972
	L1D_total_cache_miss_rate = 0.4957
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 112975
	L1D_cache_data_port_util = 0.102
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 613855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 167978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 141572
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 299988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 434
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 923405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 307172

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 86027
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 26948
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
794, 563, 827, 615, 627, 616, 776, 584, 648, 774, 838, 997, 732, 1335, 479, 606, 617, 679, 615, 764, 796, 911, 647, 638, 283, 294, 304, 40, 241, 241, 272, 294, 
gpgpu_n_tot_thrd_icount = 47075200
gpgpu_n_tot_w_icount = 1471100
gpgpu_n_stall_shd_mem = 889543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 298165
gpgpu_n_mem_write_global = 307172
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1490122
gpgpu_n_store_insn = 461458
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3211264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 889543
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:495148	W0_Idle:2072261	W0_Scoreboard:20364887	W1:384124	W2:186058	W3:131608	W4:105469	W5:80200	W6:53404	W7:36819	W8:22437	W9:16406	W10:13422	W11:14092	W12:15671	W13:18984	W14:19028	W15:21736	W16:19602	W17:16313	W18:12243	W19:7172	W20:5137	W21:2365	W22:1287	W23:583	W24:165	W25:0	W26:55	W27:0	W28:0	W29:0	W30:0	W31:0	W32:286720
single_issue_nums: WS0:366703	WS1:366567	WS2:367136	WS3:370694	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2385320 {8:298165,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12286880 {40:307172,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11926600 {40:298165,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2457376 {8:307172,}
maxmflatency = 3054 
max_icnt2mem_latency = 2885 
maxmrqlatency = 119 
max_icnt2sh_latency = 206 
averagemflatency = 1323 
avg_icnt2mem_latency = 1148 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 7 
mrq_lat_table:4194 	2965 	418 	141 	453 	869 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54900 	50822 	84442 	340299 	74874 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	32212 	16489 	14988 	27948 	38342 	105141 	337547 	32670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	285506 	169007 	99760 	33625 	9272 	4389 	3778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	11 	24 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        39        27        34        30         0         0         0         0         0         0         0         0        29        37        37        15 
dram[1]:        29        36        44        39         0         0         0         0         0         0         0         0        33        39        21        23 
dram[2]:        34        22        69        37         0         0         0         0         0         0         0         0        33        40        47        47 
dram[3]:        29        27        36        37         0         0         0         0         0         0         0         0        42        34        17        16 
dram[4]:        32        32        39        39         0         0         0         0         0         0         0         0        44        37        13        19 
dram[5]:        32        32        45        40         0         0         0         0         0         0         0         0        35        30        25        17 
dram[6]:        32        33        41        36         0         0         0         0         0         0         0         0        42        27        30        26 
dram[7]:        38        28        35        37         0         0         0         0         0         0         0         0        22        32        15        33 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      8438      4419      5171      7453         0         0         0         0         0         0         0         0      7241      4403      9601     16048 
dram[1]:      2560      9470      2806      8717         0         0         0         0         0         0         0         0      8009      8558     13290     10220 
dram[2]:     12483      6984      6411     10238         0         0         0         0         0         0         0         0     12821      6368      5112      4817 
dram[3]:      2420      7896      4576      3719         0         0         0         0         0         0         0         0      9827      9043      7992      7073 
dram[4]:      7803      3454      7135     10231         0         0         0         0         0         0         0         0      9568      5256      9303      6506 
dram[5]:      8792     19741     11613      6144         0         0         0         0         0         0         0         0     11727      8298      5189      7991 
dram[6]:     10568      9587     13622      9338         0         0         0         0         0         0         0         0     12200      4871     10910      6452 
dram[7]:      9528      7210      6353      3067         0         0         0         0         0         0         0         0      3966     10073     16522      3137 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.629630  4.947369  6.071429  6.640000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.107143  4.071429  5.277778  4.111111 
dram[1]:  9.210526  6.129032  8.950000  8.318182      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.846154  4.875000  4.650000  4.181818 
dram[2]:  5.484848  4.657143  8.894737  6.814815      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.821429  4.370370  4.619048  4.238095 
dram[3]:  6.222222  4.021739  7.850000  7.772727      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.360000  4.923077  4.320000  4.043478 
dram[4]:  5.700000  5.843750  8.947369  9.866667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.962963  4.400000  4.434783  3.193548 
dram[5]:  5.735294  5.967742  7.269231  6.392857      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.653846  3.589744  4.764706  4.347826 
dram[6]:  4.916667  5.586207  7.833333  5.903226      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.259259  3.275000  5.733333  5.470588 
dram[7]:  6.960000  7.040000  9.210526  9.777778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.166667  4.133333  4.421052  5.350000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9208/1658 = 5.553679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       173       184       156         0         0         0         0         0         0         0         0        84        86       135       130 
dram[1]:       203       178       179       167         0         0         0         0         0         0         0         0        81        91       125       131 
dram[2]:       166       163       197       171         0         0         0         0         0         0         0         0        83       100       129       127 
dram[3]:       175       155       177       174         0         0         0         0         0         0         0         0        92        88       152       131 
dram[4]:       171       174       171       160         0         0         0         0         0         0         0         0       102        96       149       120 
dram[5]:       193       189       201       165         0         0         0         0         0         0         0         0        90       101       128       123 
dram[6]:       163       190       180       177         0         0         0         0         0         0         0         0       103        93       128       128 
dram[7]:       197       152       189       163         0         0         0         0         0         0         0         0        91        96       131       121 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9208
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        48        44        44        20         0         0         0         0         0         0         0         0        12        24        44        52 
dram[1]:        64        52        48        32         0         0         0         0         0         0         0         0        16        20        48        60 
dram[2]:        47        44        36        32         0         0         0         0         0         0         0         0        16        20        52        56 
dram[3]:        48        40        40        32         0         0         0         0         0         0         0         0        12        16        60        52 
dram[4]:        44        52        48        33         0         0         0         0         0         0         0         0        20        23        60        52 
dram[5]:        58        63        40        30         0         0         0         0         0         0         0         0         8        28        51        53 
dram[6]:        48        60        36        28         0         0         0         0         0         0         0         0         8        24        56        52 
dram[7]:        51        40        40        32         0         0         0         0         0         0         0         0        12        24        56        44 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2505
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11826     12249      6552    364819    none      none      none      none      none      none      none      none       93339     74448     15040     14540
dram[1]:      10348     11408      6521      5071    none      none      none      none      none      none      none      none       89519     71291     15587     14094
dram[2]:      12394     13068      6180      5609    none      none      none      none      none      none      none      none       88483     66337     14555     13402
dram[3]:      11897     13377      6861      4993    none      none      none      none      none      none      none      none       84998     75601     11961     15171
dram[4]:      13087     11360      6440      5717    none      none      none      none      none      none      none      none       71117     66092     12529     15328
dram[5]:      10581     10321      6060      5340    none      none      none      none      none      none      none      none       89307     60972     14160     14273
dram[6]:      12198     10379      6729      5176    none      none      none      none      none      none      none      none       78500     68685     13926     14528
dram[7]:      10895     14633      6274      5835    none      none      none      none      none      none      none      none       82710     65806     13396     15645
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2980      2923      2837      3054      2564      2719      2632      2584      2683      2824      3027      2891      2927      3025      2780      3028
dram[1]:       2697      2791      2818      2639      2805      2805      2486      2396      2610      2810      3014      3013      2927      3031      2763      2654
dram[2]:       2743      2828      2821      2713      2922      2393      2577      2302      2611      2692      2709      2912      3027      3029      2931      2878
dram[3]:       2893      2789      2842      2566      2905      2607      2552      2587      2615      2738      2900      3013      2950      2856      2892      2898
dram[4]:       2906      2720      2534      2675      2815      2478      2525      2594      2716      2544      2894      2920      2958      2926      2838      3031
dram[5]:       2828      2952      2741      2736      2820      2555      2519      2763      2416      2451      2922      2795      2946      3012      2771      2893
dram[6]:       2961      2844      2586      2768      2815      2720      2449      2398      2537      2623      3020      2794      2921      2935      2788      2833
dram[7]:       2695      2981      2594      2622      2544      2514      2535      2563      2398      2752      2874      2912      3010      2973      3026      2889
dram[8]:       2898      2976      2628      2156      2628      2531      2205      2527      2354      2524      2719      2812      2959      2882      2900      3034
dram[9]:       2889      2701      2161      2721      2487      2321      2473      2448      2828      2692      2766      2949      2935      2909      2621      2962
dram[10]:       2894      2734      2325      2243      2158      2396      2765      2446      2714      2317      2953      2757      3031      2986      2893      2680
dram[11]:       2956      2671      2099      2247      2405      2437      2409      2269      2356      2440      3021      2764      2976      2999      2897      2602
dram[12]:       2641      2655      2297      2900      2487      2429      2557      2359      2731      2627      2921      2874      3038      2999      2732      2672
dram[13]:       2956      2715      2312      2339      2358      2429      2531      2387      2669      2664      2742      2922      2831      3000      2669      2929
dram[14]:       2894      2883      2306      2487      2496      2496      2547      2413      2442      2788      2815      2766      2908      2817      2713      2896
dram[15]:       2898      2781      2184      2379      2618      2778      2360      2384      2489      2419      2871      2764      2997      2906      2740      2710
dram[16]:       2624      2693      2719      2524      2365      2566      2333      2273      2520      2709      2828      2819      3032      2780      2694      2718
dram[17]:       2791      2851      2584      2762      2608      2401      2276      2275      2563      2376      2869      2847      2886      3029      2795      2828
dram[18]:       2879      2750      2683      2939      2404      2440      2288      2317      2571      3030      3018      3026      2902      3028      2773      2832
dram[19]:       2787      2650      2647      2903      2915      2461      2349      2320      2285      3033      2888      3014      3031      2934      2697      2772
dram[20]:       2616      2682      2675      2829      2691      2569      2265      2279      2434      2534      2869      2871      2888      2959      2751      2813
dram[21]:       2531      2522      2840      2833      2689      2566      2274      2257      2730      2531      2871      3012      3015      3006      2597      2748
dram[22]:       2788      2892      2816      2839      2403      2465      2187      2230      2730      2303      2782      2760      3041      2842      2828      2506
dram[23]:       2525      2883      2712      3031      2696      2456      2104      2262      2538      2284      2691      2951      2979      2954      2686      2885
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=68458 n_act=219 n_pre=211 n_ref_event=0 n_req=1210 n_rd=1138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01626
n_activity=10808 dram_eff=0.1053
bk0: 179a 69286i bk1: 188a 68946i bk2: 170a 69260i bk3: 166a 69307i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 115a 69246i bk13: 114a 69252i bk14: 95a 69522i bk15: 111a 69322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807557
Row_Buffer_Locality_read = 0.807557
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.262541
Bank_Level_Parallism_Col = 1.182414
Bank_Level_Parallism_Ready = 1.077329
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155887 

BW Util details:
bwutil = 0.016257 
total_CMD = 70000 
util_bw = 1138 
Wasted_Col = 2388 
Wasted_Row = 2016 
Idle = 64458 

BW Util Bottlenecks: 
RCDc_limit = 2401 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 282 
rwq = 0 
CCDLc_limit_alone = 282 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 68458 
Read = 1138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 219 
n_pre = 211 
n_ref = 0 
n_req = 1210 
total_req = 1138 

Dual Bus Interface Util: 
issued_total_row = 430 
issued_total_col = 1138 
Row_Bus_Util =  0.006143 
CoL_Bus_Util = 0.016257 
Either_Row_CoL_Bus_Util = 0.022029 
Issued_on_Two_Bus_Simul_Util = 0.000371 
issued_two_Eff = 0.016861 
queue_avg = 0.057543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0575429
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=68516 n_act=184 n_pre=176 n_ref_event=0 n_req=1240 n_rd=1155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0165
n_activity=9475 dram_eff=0.1219
bk0: 175a 69433i bk1: 190a 69152i bk2: 179a 69465i bk3: 183a 69367i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 126a 69316i bk13: 117a 69365i bk14: 93a 69482i bk15: 92a 69427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840693
Row_Buffer_Locality_read = 0.840693
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.248325
Bank_Level_Parallism_Col = 1.181037
Bank_Level_Parallism_Ready = 1.076190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153039 

BW Util details:
bwutil = 0.016500 
total_CMD = 70000 
util_bw = 1155 
Wasted_Col = 2129 
Wasted_Row = 1641 
Idle = 65075 

BW Util Bottlenecks: 
RCDc_limit = 1983 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 364 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 68516 
Read = 1155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 184 
n_pre = 176 
n_ref = 0 
n_req = 1240 
total_req = 1155 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 1155 
Row_Bus_Util =  0.005143 
CoL_Bus_Util = 0.016500 
Either_Row_CoL_Bus_Util = 0.021200 
Issued_on_Two_Bus_Simul_Util = 0.000443 
issued_two_Eff = 0.020889 
queue_avg = 0.075614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0756143
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=68480 n_act=211 n_pre=203 n_ref_event=0 n_req=1212 n_rd=1136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01623
n_activity=10413 dram_eff=0.1091
bk0: 181a 69086i bk1: 163a 69044i bk2: 169a 69495i bk3: 184a 69262i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 135a 69230i bk13: 118a 69271i bk14: 97a 69451i bk15: 89a 69449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814261
Row_Buffer_Locality_read = 0.814261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.253065
Bank_Level_Parallism_Col = 1.159420
Bank_Level_Parallism_Ready = 1.074824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128660 

BW Util details:
bwutil = 0.016229 
total_CMD = 70000 
util_bw = 1136 
Wasted_Col = 2412 
Wasted_Row = 1917 
Idle = 64535 

BW Util Bottlenecks: 
RCDc_limit = 2308 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 334 
rwq = 0 
CCDLc_limit_alone = 334 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 68480 
Read = 1136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 211 
n_pre = 203 
n_ref = 0 
n_req = 1212 
total_req = 1136 

Dual Bus Interface Util: 
issued_total_row = 414 
issued_total_col = 1136 
Row_Bus_Util =  0.005914 
CoL_Bus_Util = 0.016229 
Either_Row_CoL_Bus_Util = 0.021714 
Issued_on_Two_Bus_Simul_Util = 0.000429 
issued_two_Eff = 0.019737 
queue_avg = 0.067214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0672143
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=68468 n_act=214 n_pre=206 n_ref_event=0 n_req=1219 n_rd=1144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01634
n_activity=10472 dram_eff=0.1092
bk0: 168a 69219i bk1: 185a 68770i bk2: 157a 69465i bk3: 171a 69366i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 134a 69324i bk13: 128a 69281i bk14: 108a 69342i bk15: 93a 69394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812937
Row_Buffer_Locality_read = 0.812937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270560
Bank_Level_Parallism_Col = 1.191608
Bank_Level_Parallism_Ready = 1.101399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140552 

BW Util details:
bwutil = 0.016343 
total_CMD = 70000 
util_bw = 1144 
Wasted_Col = 2428 
Wasted_Row = 1924 
Idle = 64504 

BW Util Bottlenecks: 
RCDc_limit = 2324 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 379 
rwq = 0 
CCDLc_limit_alone = 379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 68468 
Read = 1144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 214 
n_pre = 206 
n_ref = 0 
n_req = 1219 
total_req = 1144 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 1144 
Row_Bus_Util =  0.006000 
CoL_Bus_Util = 0.016343 
Either_Row_CoL_Bus_Util = 0.021886 
Issued_on_Two_Bus_Simul_Util = 0.000457 
issued_two_Eff = 0.020888 
queue_avg = 0.084586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0845857
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=68482 n_act=207 n_pre=199 n_ref_event=0 n_req=1227 n_rd=1143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01633
n_activity=9876 dram_eff=0.1157
bk0: 171a 69196i bk1: 187a 69123i bk2: 170a 69450i bk3: 148a 69593i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 134a 69240i bk13: 132a 69187i bk14: 102a 69390i bk15: 99a 69188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818898
Row_Buffer_Locality_read = 0.818898
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297339
Bank_Level_Parallism_Col = 1.176222
Bank_Level_Parallism_Ready = 1.070866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150272 

BW Util details:
bwutil = 0.016329 
total_CMD = 70000 
util_bw = 1143 
Wasted_Col = 2323 
Wasted_Row = 1757 
Idle = 64777 

BW Util Bottlenecks: 
RCDc_limit = 2236 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 334 
rwq = 0 
CCDLc_limit_alone = 334 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 68482 
Read = 1143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 207 
n_pre = 199 
n_ref = 0 
n_req = 1227 
total_req = 1143 

Dual Bus Interface Util: 
issued_total_row = 406 
issued_total_col = 1143 
Row_Bus_Util =  0.005800 
CoL_Bus_Util = 0.016329 
Either_Row_CoL_Bus_Util = 0.021686 
Issued_on_Two_Bus_Simul_Util = 0.000443 
issued_two_Eff = 0.020422 
queue_avg = 0.073086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0730857
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=68396 n_act=224 n_pre=216 n_ref_event=0 n_req=1275 n_rd=1190 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.017
n_activity=10639 dram_eff=0.1119
bk0: 195a 69107i bk1: 185a 69139i bk2: 189a 69252i bk3: 179a 69235i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 121a 69329i bk13: 140a 68972i bk14: 81a 69570i bk15: 100a 69381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811765
Row_Buffer_Locality_read = 0.811765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.260497
Bank_Level_Parallism_Col = 1.165169
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.135955 

BW Util details:
bwutil = 0.017000 
total_CMD = 70000 
util_bw = 1190 
Wasted_Col = 2541 
Wasted_Row = 1985 
Idle = 64284 

BW Util Bottlenecks: 
RCDc_limit = 2457 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 349 
rwq = 0 
CCDLc_limit_alone = 349 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 68396 
Read = 1190 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 224 
n_pre = 216 
n_ref = 0 
n_req = 1275 
total_req = 1190 

Dual Bus Interface Util: 
issued_total_row = 440 
issued_total_col = 1190 
Row_Bus_Util =  0.006286 
CoL_Bus_Util = 0.017000 
Either_Row_CoL_Bus_Util = 0.022914 
Issued_on_Two_Bus_Simul_Util = 0.000371 
issued_two_Eff = 0.016209 
queue_avg = 0.079600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0796
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=68452 n_act=219 n_pre=211 n_ref_event=0 n_req=1240 n_rd=1162 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0166
n_activity=10382 dram_eff=0.1119
bk0: 177a 69005i bk1: 162a 69213i bk2: 188a 69326i bk3: 183a 69191i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 142a 69267i bk13: 131a 68979i bk14: 86a 69591i bk15: 93a 69532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811532
Row_Buffer_Locality_read = 0.811532
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.294096
Bank_Level_Parallism_Col = 1.169828
Bank_Level_Parallism_Ready = 1.061962
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145977 

BW Util details:
bwutil = 0.016600 
total_CMD = 70000 
util_bw = 1162 
Wasted_Col = 2475 
Wasted_Row = 1817 
Idle = 64546 

BW Util Bottlenecks: 
RCDc_limit = 2361 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 375 
rwq = 0 
CCDLc_limit_alone = 375 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 68452 
Read = 1162 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 219 
n_pre = 211 
n_ref = 0 
n_req = 1240 
total_req = 1162 

Dual Bus Interface Util: 
issued_total_row = 430 
issued_total_col = 1162 
Row_Bus_Util =  0.006143 
CoL_Bus_Util = 0.016600 
Either_Row_CoL_Bus_Util = 0.022114 
Issued_on_Two_Bus_Simul_Util = 0.000629 
issued_two_Eff = 0.028424 
queue_avg = 0.088171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0881714
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=68540 n_act=180 n_pre=172 n_ref_event=0 n_req=1215 n_rd=1140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01629
n_activity=9104 dram_eff=0.1252
bk0: 174a 69322i bk1: 176a 69278i bk2: 175a 69475i bk3: 176a 69502i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 124a 69367i bk13: 124a 69175i bk14: 84a 69498i bk15: 107a 69471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.345188
Bank_Level_Parallism_Col = 1.220549
Bank_Level_Parallism_Ready = 1.085965
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182396 

BW Util details:
bwutil = 0.016286 
total_CMD = 70000 
util_bw = 1140 
Wasted_Col = 1972 
Wasted_Row = 1387 
Idle = 65501 

BW Util Bottlenecks: 
RCDc_limit = 1915 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 347 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 68540 
Read = 1140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 180 
n_pre = 172 
n_ref = 0 
n_req = 1215 
total_req = 1140 

Dual Bus Interface Util: 
issued_total_row = 352 
issued_total_col = 1140 
Row_Bus_Util =  0.005029 
CoL_Bus_Util = 0.016286 
Either_Row_CoL_Bus_Util = 0.020857 
Issued_on_Two_Bus_Simul_Util = 0.000457 
issued_two_Eff = 0.021918 
queue_avg = 0.078500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0785
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70000 n_nop=70000 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70000i bk1: 0a 70000i bk2: 0a 70000i bk3: 0a 70000i bk4: 0a 70000i bk5: 0a 70000i bk6: 0a 70000i bk7: 0a 70000i bk8: 0a 70000i bk9: 0a 70000i bk10: 0a 70000i bk11: 0a 70000i bk12: 0a 70000i bk13: 0a 70000i bk14: 0a 70000i bk15: 0a 70000i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70000 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70000 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70000 
n_nop = 70000 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68306, Miss = 1537, Miss_rate = 0.023, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 10610, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 21572, Miss = 1573, Miss_rate = 0.073, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 10701, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21531, Miss = 1553, Miss_rate = 0.072, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 10685, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 21674, Miss = 1525, Miss_rate = 0.070, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 10604, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 21655, Miss = 1554, Miss_rate = 0.072, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 10748, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 21429, Miss = 1777, Miss_rate = 0.083, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[11]: Access = 10712, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 21529, Miss = 1516, Miss_rate = 0.070, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 10632, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 21502, Miss = 1514, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 10699, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 11342, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5872, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 11553, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5985, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 11518, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5982, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 11666, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5970, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 11547, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5876, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 11563, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5935, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 11741, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5893, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11605, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5955, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 13181, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 7059, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 13090, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7070, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 13252, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6975, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 12831, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7003, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 13198, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 7050, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 13115, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 6895, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 13134, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6957, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 13004, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6931, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 605337
L2_total_cache_misses = 12549
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 85
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6774
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 303746
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3132
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 298165
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 307172
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.125
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=605337
icnt_total_pkts_simt_to_mem=605337
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 605337
Req_Network_cycles = 98826
Req_Network_injected_packets_per_cycle =       6.1253 
Req_Network_conflicts_per_cycle =      21.9113
Req_Network_conflicts_per_cycle_util =      28.7880
Req_Bank_Level_Parallism =       8.0477
Req_Network_in_buffer_full_per_cycle =       2.2649
Req_Network_in_buffer_avg_util =     171.2916
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1276

Reply_Network_injected_packets_num = 605337
Reply_Network_cycles = 98826
Reply_Network_injected_packets_per_cycle =        6.1253
Reply_Network_conflicts_per_cycle =        6.7614
Reply_Network_conflicts_per_cycle_util =       8.8682
Reply_Bank_Level_Parallism =       8.0339
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7338
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1531
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 55 sec (355 sec)
gpgpu_simulation_rate = 38882 (inst/sec)
gpgpu_simulation_rate = 278 (cycle/sec)
gpgpu_silicon_slowdown = 4316546x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682890..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682880..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8c682950..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 10677
gpu_sim_insn = 2829009
gpu_ipc =     264.9629
gpu_tot_sim_cycle = 109503
gpu_tot_sim_insn = 16632365
gpu_tot_ipc =     151.8896
gpu_tot_issued_cta = 2048
gpu_occupancy = 34.7173% 
gpu_tot_occupancy = 31.0351% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.1740
partiton_level_parallism_total  =       6.7151
partiton_level_parallism_util =      14.4424
partiton_level_parallism_util_total  =       8.7310
L2_BW  =     467.4823 GB/Sec
L2_BW_total  =     257.8582 GB/Sec
gpu_total_sim_rate=40468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36752, Miss = 18566, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 476
	L1D_cache_core[1]: Access = 37122, Miss = 18690, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 38598, Miss = 19356, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 3083
	L1D_cache_core[3]: Access = 37203, Miss = 18701, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[4]: Access = 38290, Miss = 19235, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 2106
	L1D_cache_core[5]: Access = 36603, Miss = 18499, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 2407
	L1D_cache_core[6]: Access = 36197, Miss = 18234, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 401
	L1D_cache_core[7]: Access = 36882, Miss = 18658, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 757
	L1D_cache_core[8]: Access = 37262, Miss = 18911, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[9]: Access = 35478, Miss = 17937, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 2921
	L1D_cache_core[10]: Access = 37184, Miss = 18853, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 1269
	L1D_cache_core[11]: Access = 35907, Miss = 18095, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 1172
	L1D_cache_core[12]: Access = 35074, Miss = 17799, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 673
	L1D_cache_core[13]: Access = 37132, Miss = 18683, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 2415
	L1D_cache_core[14]: Access = 35881, Miss = 18196, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 1561
	L1D_cache_core[15]: Access = 36388, Miss = 18507, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 1868
	L1D_cache_core[16]: Access = 38527, Miss = 19135, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 4183
	L1D_cache_core[17]: Access = 38378, Miss = 19075, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 7388
	L1D_cache_core[18]: Access = 37382, Miss = 18762, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 3048
	L1D_cache_core[19]: Access = 37539, Miss = 18600, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 2839
	L1D_cache_core[20]: Access = 39266, Miss = 19467, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 5399
	L1D_cache_core[21]: Access = 37409, Miss = 18670, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 3560
	L1D_cache_core[22]: Access = 38583, Miss = 19219, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 5286
	L1D_cache_core[23]: Access = 38024, Miss = 18798, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 8466
	L1D_cache_core[24]: Access = 37910, Miss = 18864, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 2957
	L1D_cache_core[25]: Access = 37606, Miss = 18661, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 3817
	L1D_cache_core[26]: Access = 38047, Miss = 18842, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 4701
	L1D_cache_core[27]: Access = 39066, Miss = 19375, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 5466
	L1D_cache_core[28]: Access = 35963, Miss = 17835, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 5622
	L1D_cache_core[29]: Access = 37456, Miss = 18699, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 5277
	L1D_cache_core[30]: Access = 38175, Miss = 19039, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 6383
	L1D_cache_core[31]: Access = 36870, Miss = 18456, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 4526
	L1D_cache_core[32]: Access = 35262, Miss = 17882, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 3155
	L1D_cache_core[33]: Access = 34284, Miss = 17263, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 1185
	L1D_cache_core[34]: Access = 34733, Miss = 17571, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 1383
	L1D_cache_core[35]: Access = 37055, Miss = 18496, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 2190
	L1D_cache_core[36]: Access = 34928, Miss = 17710, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[37]: Access = 36619, Miss = 18488, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 1348
	L1D_cache_core[38]: Access = 35868, Miss = 18166, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[39]: Access = 35559, Miss = 17901, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 2401
	L1D_total_cache_accesses = 1478462
	L1D_total_cache_misses = 741894
	L1D_total_cache_miss_rate = 0.5018
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 112975
	L1D_cache_data_port_util = 0.107
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 727765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 238885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 194225
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 308340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 444
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1160875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317587

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 86027
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 26948
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
955, 681, 999, 755, 766, 767, 895, 755, 787, 871, 957, 1116, 883, 1465, 608, 758, 767, 840, 788, 882, 958, 1029, 808, 789, 283, 294, 304, 40, 241, 241, 272, 294, 
gpgpu_n_tot_thrd_icount = 56621440
gpgpu_n_tot_w_icount = 1769420
gpgpu_n_stall_shd_mem = 1080186
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 417732
gpgpu_n_mem_write_global = 317587
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1816079
gpgpu_n_store_insn = 509841
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1080186
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:554256	W0_Idle:2216706	W0_Scoreboard:22869166	W1:434661	W2:207172	W3:146344	W4:118823	W5:94500	W6:68694	W7:54441	W8:42380	W9:36569	W10:32705	W11:30966	W12:29311	W13:27707	W14:24726	W15:25146	W16:21153	W17:17006	W18:12573	W19:7271	W20:5137	W21:2365	W22:1287	W23:583	W24:165	W25:0	W26:55	W27:0	W28:0	W29:0	W30:0	W31:0	W32:327680
single_issue_nums: WS0:442017	WS1:440826	WS2:442104	WS3:444473	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3341856 {8:417732,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12703480 {40:317587,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16709280 {40:417732,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540696 {8:317587,}
maxmflatency = 3054 
max_icnt2mem_latency = 2885 
maxmrqlatency = 66188 
max_icnt2sh_latency = 206 
averagemflatency = 1190 
avg_icnt2mem_latency = 1015 
avg_mrq_latency = 1223 
avg_icnt2sh_latency = 8 
mrq_lat_table:5647 	4005 	669 	307 	713 	1349 	284 	17 	60 	20 	46 	25 	0 	0 	3 	442 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	70811 	87244 	159517 	342873 	74874 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	41394 	21305 	20596 	44915 	91774 	145088 	337577 	32670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	339226 	201058 	123274 	46309 	13507 	7522 	4423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	15 	35 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        39        33        48        53         0         0         0         0         0         0         0         0        29        37        37        15 
dram[1]:        42        36        57        48         0         0         0         0         0         0         0         0        33        39        21        23 
dram[2]:        36        36        69        43         0         0         0         0         0         0         0         0        33        40        47        47 
dram[3]:        29        37        55        53         0         0         0         0         0         0         0         0        42        34        17        16 
dram[4]:        32        39        48        48         0         0         0         0         0         0         0         0        44        37        13        19 
dram[5]:        39        42        45        46         0         0         0         0         0         0         0         0        35        30        25        17 
dram[6]:        36        33        58        51         0         0         0         0         0         0         0         0        42        27        30        26 
dram[7]:        38        32        46        51         0         0         0         0         0         0         0         0        22        32        15        33 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      8438      4419      5171      7453         0         0         0         0         0         0         0         0      7241      4403      9601     16048 
dram[1]:      2560      9470      2806      8717         0         0         0         0         0         0         0         0      8009      8558     13290     10220 
dram[2]:     12483      6984      6411     10238         0         0         0         0         0         0         0         0     12821      6368      5112      4817 
dram[3]:      2420      7896      4576      3719         0         0         0         0         0         0         0         0      9827      9043      7992      7073 
dram[4]:      7803      3454      7135     10231         0         0         0         0         0         0         0         0      9568      5256      9303      6506 
dram[5]:      8792     19741     11613      6144         0         0         0         0         0         0         0         0     11727      8298      5189      7991 
dram[6]:     10568      9587     13622      9338         0         0         0         0         0         0         0         0     12200      4871     10910      6452 
dram[7]:      9528      7210      6353      3067         0         0         0         0         0         0         0         0      3966     10073     16522      3137 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.770833  4.612903  5.500000  7.184210      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.744681  3.608696  4.656250  3.682927 
dram[1]:  7.513514  5.860000  8.966666  7.628572      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.473684  4.621622  4.629630  4.032258 
dram[2]:  5.851064  4.925926  6.023256  6.609756      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.200000  3.977778  3.885714  3.292683 
dram[3]:  6.512195  4.559322  7.935484  7.459459      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.725000  4.272727  4.343750  3.685714 
dram[4]:  5.755556  5.591837  7.647059  8.961538      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.868421  4.069767  4.062500  3.261905 
dram[5]:  5.820000  5.829787  6.785714  6.465117      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.911111  3.423077  4.433333  3.857143 
dram[6]:  5.211538  5.608696  7.150000  5.218182      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.642857  3.607143  4.500000  4.470588 
dram[7]:  6.527778  6.657895  8.655172  8.766666      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.457143  3.568182  4.576923  5.074074 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 13593/2586 = 5.256381
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       263       262       282       251         0         0         0         0         0         0         0         0       126       120       176       170 
dram[1]:       284       251       277       258         0         0         0         0         0         0         0         0       108       118       158       164 
dram[2]:       253       244       288       259         0         0         0         0         0         0         0         0       107       131       172       173 
dram[3]:       228       239       291       270         0         0         0         0         0         0         0         0       123       124       184       165 
dram[4]:       234       254       266       244         0         0         0         0         0         0         0         0       123       126       172       155 
dram[5]:       268       279       278       268         0         0         0         0         0         0         0         0       113       136       180       151 
dram[6]:       249       263       290       270         0         0         0         0         0         0         0         0       140       133       185       167 
dram[7]:       272       211       275       244         0         0         0         0         0         0         0         0       118       125       170       156 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 13034
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        80        87        78        39         0         0         0         0         0         0         0         0        23        44        86        85 
dram[1]:        95        84        67        48         0         0         0         0         0         0         0         0        20        24        72        91 
dram[2]:        94        82        59        51         0         0         0         0         0         0         0         0        16        36        87        97 
dram[3]:        74        75        76        55         0         0         0         0         0         0         0         0        19        31        87        80 
dram[4]:        51        82        76        44         0         0         0         0         0         0         0         0        31        31        90        79 
dram[5]:        76        79        70        54         0         0         0         0         0         0         0         0        20        31        71        71 
dram[6]:        79        98        66        52         0         0         0         0         0         0         0         0        24        40       107        88 
dram[7]:        69        56        48        36         0         0         0         0         0         0         0         0        16        35        80        76 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 3968
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8612      7971      4466    224890    none      none      none      none      none      none      none      none       69542     57358     10611     10745
dram[1]:       7638      8202      4665      3643    none      none      none      none      none      none      none      none       78943     64007     12101     10893
dram[2]:       8001      8683      4474      4015    none      none      none      none      none      none      none      none       82261     55083     10541      9471
dram[3]:       9173      8723      4382      3514    none      none      none      none      none      none      none      none       71662     58435      9678     11709
dram[4]:      10297      8029      4462      4194    none      none      none      none      none      none      none      none       64937     57639     10278     11703
dram[5]:       8041      7636      4501      3588    none      none      none      none      none      none      none      none       75871     53990     10487     11721
dram[6]:       8322      7587      4443      3645    none      none      none      none      none      none      none      none       61584     53443      9100     10597
dram[7]:       8302     10981      4766      4460    none      none      none      none      none      none      none      none       73859     56672     10400     11515
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2980      2923      2837      3054      2564      2719      2632      2584      2683      2824      3027      2891      2927      3025      2780      3028
dram[1]:       2697      2791      2818      2639      2805      2805      2486      2396      2610      2810      3014      3013      2927      3031      2763      2654
dram[2]:       2743      2828      2821      2713      2922      2393      2577      2302      2611      2692      2709      2912      3027      3029      2931      2878
dram[3]:       2893      2789      2842      2566      2905      2607      2552      2587      2615      2738      2900      3013      2950      2856      2892      2898
dram[4]:       2906      2720      2534      2675      2815      2478      2525      2594      2716      2544      2894      2920      2958      2926      2838      3031
dram[5]:       2828      2952      2741      2736      2820      2555      2519      2763      2416      2451      2922      2795      2946      3012      2771      2893
dram[6]:       2961      2844      2586      2768      2815      2720      2449      2398      2537      2623      3020      2794      2921      2935      2788      2833
dram[7]:       2695      2981      2594      2622      2544      2514      2535      2563      2398      2752      2874      2912      3010      2973      3026      2889
dram[8]:       2898      2976      2628      2156      2628      2531      2205      2527      2354      2524      2719      2812      2959      2882      2900      3034
dram[9]:       2889      2701      2161      2721      2487      2321      2473      2448      2828      2692      2766      2949      2935      2909      2621      2962
dram[10]:       2894      2734      2325      2243      2158      2396      2765      2446      2714      2317      2953      2757      3031      2986      2893      2680
dram[11]:       2956      2671      2099      2247      2405      2437      2409      2269      2356      2440      3021      2764      2976      2999      2897      2602
dram[12]:       2641      2655      2297      2900      2487      2429      2557      2359      2731      2627      2921      2874      3038      2999      2732      2672
dram[13]:       2956      2715      2312      2339      2358      2429      2531      2387      2669      2664      2742      2922      2831      3000      2669      2929
dram[14]:       2894      2883      2306      2487      2496      2496      2547      2413      2442      2788      2815      2766      2908      2817      2713      2896
dram[15]:       2898      2781      2184      2379      2618      2778      2360      2384      2489      2419      2871      2764      2997      2906      2740      2710
dram[16]:       2624      2693      2719      2524      2365      2566      2333      2273      2520      2709      2828      2819      3032      2780      2694      2718
dram[17]:       2791      2851      2584      2762      2608      2401      2276      2275      2563      2376      2869      2847      2886      3029      2795      2828
dram[18]:       2879      2750      2683      2939      2404      2440      2288      2317      2571      3030      3018      3026      2902      3028      2773      2832
dram[19]:       2787      2650      2647      2903      2915      2461      2349      2320      2285      3033      2888      3014      3031      2934      2697      2772
dram[20]:       2616      2682      2675      2829      2691      2569      2265      2279      2434      2534      2869      2871      2888      2959      2751      2813
dram[21]:       2531      2522      2840      2833      2689      2566      2274      2257      2730      2531      2871      3012      3015      3006      2597      2748
dram[22]:       2788      2892      2816      2839      2403      2465      2187      2230      2730      2303      2782      2760      3041      2842      2828      2506
dram[23]:       2525      2883      2712      3031      2696      2456      2104      2262      2538      2284      2691      2951      2979      2954      2686      2885
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=74936 n_act=360 n_pre=352 n_ref_event=0 n_req=1783 n_rd=1650 n_rd_L2_A=0 n_write=0 n_wr_bk=318 bw_util=0.02537
n_activity=15513 dram_eff=0.1269
bk0: 269a 76040i bk1: 274a 75504i bk2: 253a 76020i bk3: 262a 76198i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 158a 76034i bk13: 150a 76104i bk14: 144a 76498i bk15: 140a 76201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792028
Row_Buffer_Locality_read = 0.785455
Row_Buffer_Locality_write = 0.925926
Bank_Level_Parallism = 1.557866
Bank_Level_Parallism_Col = 1.533442
Bank_Level_Parallism_Ready = 1.560467
write_to_read_ratio_blp_rw_average = 0.050488
GrpLevelPara = 1.327517 

BW Util details:
bwutil = 0.025373 
total_CMD = 77563 
util_bw = 1968 
Wasted_Col = 3797 
Wasted_Row = 2988 
Idle = 68810 

BW Util Bottlenecks: 
RCDc_limit = 3868 
RCDWRc_limit = 13 
WTRc_limit = 33 
RTWc_limit = 7 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 32 
RTWc_limit_alone = 7 

Commands details: 
total_CMD = 77563 
n_nop = 74936 
Read = 1650 
Write = 0 
L2_Alloc = 0 
L2_WB = 318 
n_act = 360 
n_pre = 352 
n_ref = 0 
n_req = 1783 
total_req = 1968 

Dual Bus Interface Util: 
issued_total_row = 712 
issued_total_col = 1968 
Row_Bus_Util =  0.009180 
CoL_Bus_Util = 0.025373 
Either_Row_CoL_Bus_Util = 0.033869 
Issued_on_Two_Bus_Simul_Util = 0.000683 
issued_two_Eff = 0.020175 
queue_avg = 0.112992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.112992
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=75120 n_act=285 n_pre=277 n_ref_event=0 n_req=1744 n_rd=1618 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.02499
n_activity=13109 dram_eff=0.1478
bk0: 267a 76181i bk1: 281a 75853i bk2: 261a 76424i bk3: 261a 76214i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 155a 76333i bk13: 152a 76340i bk14: 121a 76609i bk15: 120a 76523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832155
Row_Buffer_Locality_read = 0.828183
Row_Buffer_Locality_write = 0.912500
Bank_Level_Parallism = 1.599591
Bank_Level_Parallism_Col = 1.582938
Bank_Level_Parallism_Ready = 1.721362
write_to_read_ratio_blp_rw_average = 0.069115
GrpLevelPara = 1.363074 

BW Util details:
bwutil = 0.024986 
total_CMD = 77563 
util_bw = 1938 
Wasted_Col = 3113 
Wasted_Row = 2279 
Idle = 70233 

BW Util Bottlenecks: 
RCDc_limit = 2974 
RCDWRc_limit = 53 
WTRc_limit = 5 
RTWc_limit = 81 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 5 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 77563 
n_nop = 75120 
Read = 1618 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 285 
n_pre = 277 
n_ref = 0 
n_req = 1744 
total_req = 1938 

Dual Bus Interface Util: 
issued_total_row = 562 
issued_total_col = 1938 
Row_Bus_Util =  0.007246 
CoL_Bus_Util = 0.024986 
Either_Row_CoL_Bus_Util = 0.031497 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.023332 
queue_avg = 0.147557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.147557
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=74980 n_act=351 n_pre=343 n_ref_event=0 n_req=1760 n_rd=1627 n_rd_L2_A=0 n_write=0 n_wr_bk=327 bw_util=0.02519
n_activity=14675 dram_eff=0.1332
bk0: 266a 75931i bk1: 259a 75722i bk2: 254a 76091i bk3: 265a 76009i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 168a 76102i bk13: 154a 76033i bk14: 132a 76417i bk15: 129a 76205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794737
Row_Buffer_Locality_read = 0.788568
Row_Buffer_Locality_write = 0.915663
Bank_Level_Parallism = 1.633568
Bank_Level_Parallism_Col = 1.594336
Bank_Level_Parallism_Ready = 1.763562
write_to_read_ratio_blp_rw_average = 0.063278
GrpLevelPara = 1.370030 

BW Util details:
bwutil = 0.025192 
total_CMD = 77563 
util_bw = 1954 
Wasted_Col = 3620 
Wasted_Row = 2815 
Idle = 69174 

BW Util Bottlenecks: 
RCDc_limit = 3683 
RCDWRc_limit = 24 
WTRc_limit = 18 
RTWc_limit = 48 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 18 
RTWc_limit_alone = 47 

Commands details: 
total_CMD = 77563 
n_nop = 74980 
Read = 1627 
Write = 0 
L2_Alloc = 0 
L2_WB = 327 
n_act = 351 
n_pre = 343 
n_ref = 0 
n_req = 1760 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 694 
issued_total_col = 1954 
Row_Bus_Util =  0.008948 
CoL_Bus_Util = 0.025192 
Either_Row_CoL_Bus_Util = 0.033302 
Issued_on_Two_Bus_Simul_Util = 0.000838 
issued_two_Eff = 0.025165 
queue_avg = 0.143612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.143612
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=75045 n_act=319 n_pre=311 n_ref_event=0 n_req=1750 n_rd=1624 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.02499
n_activity=14484 dram_eff=0.1338
bk0: 258a 76080i bk1: 260a 75679i bk2: 240a 76405i bk3: 270a 76196i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 168a 76249i bk13: 170a 76164i bk14: 135a 76492i bk15: 123a 76348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812684
Row_Buffer_Locality_read = 0.807266
Row_Buffer_Locality_write = 0.924051
Bank_Level_Parallism = 1.567588
Bank_Level_Parallism_Col = 1.574336
Bank_Level_Parallism_Ready = 1.749742
write_to_read_ratio_blp_rw_average = 0.062674
GrpLevelPara = 1.342702 

BW Util details:
bwutil = 0.024986 
total_CMD = 77563 
util_bw = 1938 
Wasted_Col = 3451 
Wasted_Row = 2645 
Idle = 69529 

BW Util Bottlenecks: 
RCDc_limit = 3398 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 19 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 15 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 77563 
n_nop = 75045 
Read = 1624 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 319 
n_pre = 311 
n_ref = 0 
n_req = 1750 
total_req = 1938 

Dual Bus Interface Util: 
issued_total_row = 630 
issued_total_col = 1938 
Row_Bus_Util =  0.008122 
CoL_Bus_Util = 0.024986 
Either_Row_CoL_Bus_Util = 0.032464 
Issued_on_Two_Bus_Simul_Util = 0.000645 
issued_two_Eff = 0.019857 
queue_avg = 0.156441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.156441
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=75127 n_act=309 n_pre=301 n_ref_event=0 n_req=1698 n_rd=1574 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.02426
n_activity=13491 dram_eff=0.1395
bk0: 251a 76012i bk1: 266a 75895i bk2: 254a 76277i bk3: 227a 76540i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 164a 76194i bk13: 159a 76178i bk14: 123a 76477i bk15: 130a 76212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813067
Row_Buffer_Locality_read = 0.808132
Row_Buffer_Locality_write = 0.911392
Bank_Level_Parallism = 1.640631
Bank_Level_Parallism_Col = 1.590983
Bank_Level_Parallism_Ready = 1.761955
write_to_read_ratio_blp_rw_average = 0.063961
GrpLevelPara = 1.357461 

BW Util details:
bwutil = 0.024264 
total_CMD = 77563 
util_bw = 1882 
Wasted_Col = 3271 
Wasted_Row = 2388 
Idle = 70022 

BW Util Bottlenecks: 
RCDc_limit = 3222 
RCDWRc_limit = 32 
WTRc_limit = 25 
RTWc_limit = 50 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 25 
RTWc_limit_alone = 49 

Commands details: 
total_CMD = 77563 
n_nop = 75127 
Read = 1574 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 309 
n_pre = 301 
n_ref = 0 
n_req = 1698 
total_req = 1882 

Dual Bus Interface Util: 
issued_total_row = 610 
issued_total_col = 1882 
Row_Bus_Util =  0.007865 
CoL_Bus_Util = 0.024264 
Either_Row_CoL_Bus_Util = 0.031407 
Issued_on_Two_Bus_Simul_Util = 0.000722 
issued_two_Eff = 0.022989 
queue_avg = 0.115712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.115712
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=74979 n_act=344 n_pre=336 n_ref_event=0 n_req=1795 n_rd=1673 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.02539
n_activity=14472 dram_eff=0.1361
bk0: 280a 75937i bk1: 274a 75923i bk2: 273a 76072i bk3: 266a 76080i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 163a 76173i bk13: 161a 75999i bk14: 129a 76597i bk15: 127a 76392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803429
Row_Buffer_Locality_read = 0.797968
Row_Buffer_Locality_write = 0.922078
Bank_Level_Parallism = 1.593495
Bank_Level_Parallism_Col = 1.539317
Bank_Level_Parallism_Ready = 1.551041
write_to_read_ratio_blp_rw_average = 0.047964
GrpLevelPara = 1.347916 

BW Util details:
bwutil = 0.025386 
total_CMD = 77563 
util_bw = 1969 
Wasted_Col = 3569 
Wasted_Row = 2671 
Idle = 69354 

BW Util Bottlenecks: 
RCDc_limit = 3617 
RCDWRc_limit = 10 
WTRc_limit = 24 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 24 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 74979 
Read = 1673 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 344 
n_pre = 336 
n_ref = 0 
n_req = 1795 
total_req = 1969 

Dual Bus Interface Util: 
issued_total_row = 680 
issued_total_col = 1969 
Row_Bus_Util =  0.008767 
CoL_Bus_Util = 0.025386 
Either_Row_CoL_Bus_Util = 0.033315 
Issued_on_Two_Bus_Simul_Util = 0.000838 
issued_two_Eff = 0.025155 
queue_avg = 0.135245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.135245
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=74926 n_act=353 n_pre=345 n_ref_event=0 n_req=1837 n_rd=1697 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.02599
n_activity=14828 dram_eff=0.136
bk0: 260a 75803i bk1: 248a 76000i bk2: 282a 76110i bk3: 282a 75709i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 175a 76232i bk13: 185a 75885i bk14: 120a 76583i bk15: 145a 76392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801351
Row_Buffer_Locality_read = 0.796700
Row_Buffer_Locality_write = 0.900000
Bank_Level_Parallism = 1.609562
Bank_Level_Parallism_Col = 1.543060
Bank_Level_Parallism_Ready = 1.690476
write_to_read_ratio_blp_rw_average = 0.059775
GrpLevelPara = 1.347202 

BW Util details:
bwutil = 0.025992 
total_CMD = 77563 
util_bw = 2016 
Wasted_Col = 3725 
Wasted_Row = 2688 
Idle = 69134 

BW Util Bottlenecks: 
RCDc_limit = 3671 
RCDWRc_limit = 21 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 566 
rwq = 0 
CCDLc_limit_alone = 566 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 74926 
Read = 1697 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 353 
n_pre = 345 
n_ref = 0 
n_req = 1837 
total_req = 2016 

Dual Bus Interface Util: 
issued_total_row = 698 
issued_total_col = 2016 
Row_Bus_Util =  0.008999 
CoL_Bus_Util = 0.025992 
Either_Row_CoL_Bus_Util = 0.033998 
Issued_on_Two_Bus_Simul_Util = 0.000993 
issued_two_Eff = 0.029200 
queue_avg = 0.153011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.153011
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=75514 n_act=265 n_pre=257 n_ref_event=0 n_req=1676 n_rd=1571 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02025
n_activity=12481 dram_eff=0.1259
bk0: 235a 76580i bk1: 253a 76471i bk2: 251a 76756i bk3: 263a 76714i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 156a 76652i bk13: 157a 76343i bk14: 119a 76868i bk15: 137a 76837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831318
Row_Buffer_Locality_read = 0.831318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.376127
Bank_Level_Parallism_Col = 1.233957
Bank_Level_Parallism_Ready = 1.077658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193228 

BW Util details:
bwutil = 0.020255 
total_CMD = 77563 
util_bw = 1571 
Wasted_Col = 2831 
Wasted_Row = 2032 
Idle = 71129 

BW Util Bottlenecks: 
RCDc_limit = 2816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 75514 
Read = 1571 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 265 
n_pre = 257 
n_ref = 0 
n_req = 1676 
total_req = 1571 

Dual Bus Interface Util: 
issued_total_row = 522 
issued_total_col = 1571 
Row_Bus_Util =  0.006730 
CoL_Bus_Util = 0.020255 
Either_Row_CoL_Bus_Util = 0.026417 
Issued_on_Two_Bus_Simul_Util = 0.000567 
issued_two_Eff = 0.021474 
queue_avg = 0.100190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.10019
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=77563 n_nop=77563 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 77563i bk1: 0a 77563i bk2: 0a 77563i bk3: 0a 77563i bk4: 0a 77563i bk5: 0a 77563i bk6: 0a 77563i bk7: 0a 77563i bk8: 0a 77563i bk9: 0a 77563i bk10: 0a 77563i bk11: 0a 77563i bk12: 0a 77563i bk13: 0a 77563i bk14: 0a 77563i bk15: 0a 77563i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 77563 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 77563 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 77563 
n_nop = 77563 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75757, Miss = 2083, Miss_rate = 0.027, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 12278, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27092, Miss = 2060, Miss_rate = 0.076, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 12321, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 26945, Miss = 2102, Miss_rate = 0.078, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 12247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 27097, Miss = 2062, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 12251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 27011, Miss = 2006, Miss_rate = 0.074, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 12289, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26823, Miss = 2281, Miss_rate = 0.085, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[11]: Access = 12347, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 27062, Miss = 2105, Miss_rate = 0.078, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 12267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 26913, Miss = 1961, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 12330, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 14519, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6713, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6862, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 14684, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6779, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 14762, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6849, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 14696, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6707, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 14729, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6763, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 14861, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6775, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 14759, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6792, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 17248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 7919, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 17085, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7951, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 17341, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 7868, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 16961, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7825, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 17257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 7938, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 17218, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 7820, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 17235, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 7822, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 17033, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 7828, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 735319
L2_total_cache_misses = 16660
L2_total_cache_miss_rate = 0.0227
L2_total_cache_pending_hits = 88
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 404697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9190
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313874
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3336
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 417732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317587
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.137
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=735319
icnt_total_pkts_simt_to_mem=735319
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 735319
Req_Network_cycles = 109503
Req_Network_injected_packets_per_cycle =       6.7151 
Req_Network_conflicts_per_cycle =      21.5940
Req_Network_conflicts_per_cycle_util =      28.0769
Req_Bank_Level_Parallism =       8.7310
Req_Network_in_buffer_full_per_cycle =       2.0440
Req_Network_in_buffer_avg_util =     165.5682
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1399

Reply_Network_injected_packets_num = 735319
Reply_Network_cycles = 109503
Reply_Network_injected_packets_per_cycle =        6.7151
Reply_Network_conflicts_per_cycle =        6.9345
Reply_Network_conflicts_per_cycle_util =       9.0018
Reply_Bank_Level_Parallism =       8.7170
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8754
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1679
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 51 sec (411 sec)
gpgpu_simulation_rate = 40468 (inst/sec)
gpgpu_simulation_rate = 266 (cycle/sec)
gpgpu_silicon_slowdown = 4511278x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682890..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682880..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8c682950..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 3096
gpu_sim_insn = 1286256
gpu_ipc =     415.4574
gpu_tot_sim_cycle = 112599
gpu_tot_sim_insn = 17918621
gpu_tot_ipc =     159.1366
gpu_tot_issued_cta = 2304
gpu_occupancy = 15.7976% 
gpu_tot_occupancy = 30.6395% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4496
partiton_level_parallism_total  =       6.5978
partiton_level_parallism_util =       5.4094
partiton_level_parallism_util_total  =       8.6766
L2_BW  =      94.0651 GB/Sec
L2_BW_total  =     253.3546 GB/Sec
gpu_total_sim_rate=42562

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36965, Miss = 18720, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 476
	L1D_cache_core[1]: Access = 37354, Miss = 18856, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 38842, Miss = 19529, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 3083
	L1D_cache_core[3]: Access = 37391, Miss = 18837, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[4]: Access = 38558, Miss = 19420, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 2106
	L1D_cache_core[5]: Access = 36827, Miss = 18658, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 2407
	L1D_cache_core[6]: Access = 36447, Miss = 18410, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 401
	L1D_cache_core[7]: Access = 37110, Miss = 18822, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 757
	L1D_cache_core[8]: Access = 37494, Miss = 19078, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[9]: Access = 35804, Miss = 18163, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 2921
	L1D_cache_core[10]: Access = 37516, Miss = 19087, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 1269
	L1D_cache_core[11]: Access = 36117, Miss = 18249, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 1172
	L1D_cache_core[12]: Access = 35282, Miss = 17955, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 673
	L1D_cache_core[13]: Access = 37416, Miss = 18883, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 2415
	L1D_cache_core[14]: Access = 36079, Miss = 18341, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 1561
	L1D_cache_core[15]: Access = 36702, Miss = 18725, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 1868
	L1D_cache_core[16]: Access = 38699, Miss = 19265, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 4183
	L1D_cache_core[17]: Access = 38606, Miss = 19243, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 7388
	L1D_cache_core[18]: Access = 37608, Miss = 18930, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 3048
	L1D_cache_core[19]: Access = 37890, Miss = 18841, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 2839
	L1D_cache_core[20]: Access = 39580, Miss = 19688, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 5399
	L1D_cache_core[21]: Access = 37643, Miss = 18839, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 3560
	L1D_cache_core[22]: Access = 38863, Miss = 19419, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 5286
	L1D_cache_core[23]: Access = 38312, Miss = 19006, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 8466
	L1D_cache_core[24]: Access = 38092, Miss = 18996, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 2957
	L1D_cache_core[25]: Access = 37830, Miss = 18822, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 3817
	L1D_cache_core[26]: Access = 38275, Miss = 19004, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 4701
	L1D_cache_core[27]: Access = 39246, Miss = 19510, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 5466
	L1D_cache_core[28]: Access = 36149, Miss = 17969, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 5622
	L1D_cache_core[29]: Access = 37752, Miss = 18902, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 5277
	L1D_cache_core[30]: Access = 38449, Miss = 19227, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 6383
	L1D_cache_core[31]: Access = 37102, Miss = 18620, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 4526
	L1D_cache_core[32]: Access = 35494, Miss = 18045, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 3155
	L1D_cache_core[33]: Access = 34544, Miss = 17445, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 1185
	L1D_cache_core[34]: Access = 34913, Miss = 17704, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 1383
	L1D_cache_core[35]: Access = 37209, Miss = 18610, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 2190
	L1D_cache_core[36]: Access = 35192, Miss = 17894, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[37]: Access = 36789, Miss = 18612, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 1348
	L1D_cache_core[38]: Access = 36172, Miss = 18373, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[39]: Access = 35811, Miss = 18076, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 2401
	L1D_total_cache_accesses = 1488124
	L1D_total_cache_misses = 748773
	L1D_total_cache_miss_rate = 0.5032
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 112975
	L1D_cache_data_port_util = 0.105
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 729839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 243324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 195935
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 309070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 444
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1169098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 319026

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 86027
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 26948
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
975, 701, 1019, 775, 786, 787, 915, 775, 807, 891, 1065, 1136, 903, 1485, 672, 778, 831, 915, 808, 902, 978, 1049, 828, 809, 283, 294, 304, 40, 241, 241, 272, 294, 
gpgpu_n_tot_thrd_icount = 59115008
gpgpu_n_tot_w_icount = 1847344
gpgpu_n_stall_shd_mem = 1081050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 423877
gpgpu_n_mem_write_global = 319026
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1887834
gpgpu_n_store_insn = 511592
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4128768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1081050
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:595985	W0_Idle:2364720	W0_Scoreboard:23332275	W1:465575	W2:212562	W3:147004	W4:118823	W5:94500	W6:68694	W7:54441	W8:42380	W9:36569	W10:32705	W11:30966	W12:29311	W13:27707	W14:24726	W15:25146	W16:21153	W17:17006	W18:12573	W19:7271	W20:5137	W21:2365	W22:1287	W23:583	W24:165	W25:0	W26:55	W27:0	W28:0	W29:0	W30:0	W31:0	W32:368640
single_issue_nums: WS0:462288	WS1:459864	WS2:461330	WS3:463862	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3391016 {8:423877,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12761040 {40:319026,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16955080 {40:423877,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2552208 {8:319026,}
maxmflatency = 3054 
max_icnt2mem_latency = 2885 
maxmrqlatency = 66188 
max_icnt2sh_latency = 206 
averagemflatency = 1179 
avg_icnt2mem_latency = 1005 
avg_mrq_latency = 1393 
avg_icnt2sh_latency = 8 
mrq_lat_table:5707 	4030 	669 	308 	722 	1352 	284 	18 	71 	20 	46 	25 	7 	12 	3 	497 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	78281 	87348 	159527 	342873 	74874 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	47343 	22487 	21049 	44915 	91774 	145088 	337577 	32670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	346352 	201514 	123276 	46309 	13507 	7522 	4423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	15 	35 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        39        33        48        53         0         0         0         0         0         0         0         0        29        37        37        15 
dram[1]:        42        36        57        48         0         0         0         0         0         0         0         0        33        39        21        23 
dram[2]:        36        36        69        43         0         0         0         0         0         0         0         0        33        40        47        47 
dram[3]:        29        37        55        53         0         0         0         0         0         0         0         0        42        34        17        16 
dram[4]:        32        39        48        48         0         0         0         0         0         0         0         0        44        37        13        19 
dram[5]:        39        42        45        46         0         0         0         0         0         0         0         0        35        30        25        17 
dram[6]:        36        33        58        51         0         0         0         0         0         0         0         0        42        27        30        26 
dram[7]:        38        32        46        51         0         0         0         0         0         0         0         0        22        32        15        33 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      8438      4419      5171      7453         0         0         0         0         0         0         0         0      7241      4403      9601     16048 
dram[1]:      2560      9470      2806      8717         0         0         0         0         0         0         0         0      8009      8558     13290     10220 
dram[2]:     12483      6984      6411     10238         0         0         0         0         0         0         0         0     12821      6368      5112      4817 
dram[3]:      2420      7896      4576      3719         0         0         0         0         0         0         0         0      9827      9043      7992      7073 
dram[4]:      7803      3454      7135     10231         0         0         0         0         0         0         0         0      9568      5256      9303      6506 
dram[5]:      8792     19741     11613      6144         0         0         0         0         0         0         0         0     11727      8298      5189      7991 
dram[6]:     10568      9587     13622      9338         0         0         0         0         0         0         0         0     12200      4871     10910      6452 
dram[7]:      9528      7210      6353      3067         0         0         0         0         0         0         0         0      3966     10073     16522      3137 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.600000  4.500000  5.312500  7.025641      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.765957  3.500000  4.656250  3.682927 
dram[1]:  7.342105  5.860000  8.709678  7.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.500000  4.621622  4.666667  4.032258 
dram[2]:  5.600000  4.785714  5.800000  6.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.200000  3.977778  3.805556  3.292683 
dram[3]:  6.159091  4.533333  7.545455  6.975000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.682927  4.200000  4.242424  3.685714 
dram[4]:  5.652174  5.326923  7.305555  8.961538      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.769231  4.069767  3.969697  3.309524 
dram[5]:  5.653846  5.750000  6.590909  6.386364      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.847826  3.396226  4.433333  3.857143 
dram[6]:  5.055555  5.479167  7.000000  5.105263      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.558139  3.607143  4.500000  4.470588 
dram[7]:  6.128205  6.512195  8.060606  8.272727      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.864865  3.750000  4.769231  4.928571 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 13777/2663 = 5.173489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       265       264       283       254         0         0         0         0         0         0         0         0       128       121       176       170 
dram[1]:       285       251       278       261         0         0         0         0         0         0         0         0       109       118       159       164 
dram[2]:       258       244       290       263         0         0         0         0         0         0         0         0       107       131       172       174 
dram[3]:       231       244       295       271         0         0         0         0         0         0         0         0       123       128       185       165 
dram[4]:       236       256       268       245         0         0         0         0         0         0         0         0       123       127       173       157 
dram[5]:       272       284       280       270         0         0         0         0         0         0         0         0       115       137       180       151 
dram[6]:       250       269       291       274         0         0         0         0         0         0         0         0       140       134       185       167 
dram[7]:       274       214       278       248         0         0         0         0         0         0         0         0       122       126       171       156 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 13140
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        80        87        78        39         0         0         0         0         0         0         0         0        23        44        86        85 
dram[1]:        95        84        67        48         0         0         0         0         0         0         0         0        20        24        72        91 
dram[2]:        94        82        59        51         0         0         0         0         0         0         0         0        16        36        87        97 
dram[3]:        74        75        76        55         0         0         0         0         0         0         0         0        19        31        87        80 
dram[4]:        51        82        76        44         0         0         0         0         0         0         0         0        31        31        90        79 
dram[5]:        79        79        70        54         0         0         0         0         0         0         0         0        20        31        71        71 
dram[6]:        79       101        66        52         0         0         0         0         0         0         0         0        24        40       107        88 
dram[7]:        69        56        48        36         0         0         0         0         0         0         0         0        20        35        87        80 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 3989
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8567      7931      4457    222603    none      none      none      none      none      none      none      none       68713     57086     10616     10745
dram[1]:       7623      8204      4658      3615    none      none      none      none      none      none      none      none       78450     64094     12056     10896
dram[2]:       7895      8687      4453      3972    none      none      none      none      none      none      none      none       82406     55165     10542      9438
dram[3]:       9089      8596      4341      3506    none      none      none      none      none      none      none      none       71784     57063      9645     11712
dram[4]:      10239      7988      4441      4186    none      none      none      none      none      none      none      none       65051     57357     10245     11610
dram[5]:       7887      7539      4482      3574    none      none      none      none      none      none      none      none       74861     53761     10488     11723
dram[6]:       8304      7410      4436      3608    none      none      none      none      none      none      none      none       61667     53214      9103     10598
dram[7]:       8262     10874      4732      4408    none      none      none      none      none      none      none      none       69830     56400     10082     11321
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2980      2923      2837      3054      2564      2719      2632      2584      2683      2824      3027      2891      2927      3025      2780      3028
dram[1]:       2697      2791      2818      2639      2805      2805      2486      2396      2610      2810      3014      3013      2927      3031      2763      2654
dram[2]:       2743      2828      2821      2713      2922      2393      2577      2302      2611      2692      2709      2912      3027      3029      2931      2878
dram[3]:       2893      2789      2842      2566      2905      2607      2552      2587      2615      2738      2900      3013      2950      2856      2892      2898
dram[4]:       2906      2720      2534      2675      2815      2478      2525      2594      2716      2544      2894      2920      2958      2926      2838      3031
dram[5]:       2828      2952      2741      2736      2820      2555      2519      2763      2416      2451      2922      2795      2946      3012      2771      2893
dram[6]:       2961      2844      2586      2768      2815      2720      2449      2398      2537      2623      3020      2794      2921      2935      2788      2833
dram[7]:       2695      2981      2594      2622      2544      2514      2535      2563      2398      2752      2874      2912      3010      2973      3026      2889
dram[8]:       2898      2976      2628      2156      2628      2531      2205      2527      2354      2524      2719      2812      2959      2882      2900      3034
dram[9]:       2889      2701      2161      2721      2487      2321      2473      2448      2828      2692      2766      2949      2935      2909      2621      2962
dram[10]:       2894      2734      2325      2243      2158      2396      2765      2446      2714      2317      2953      2757      3031      2986      2893      2680
dram[11]:       2956      2671      2099      2247      2405      2437      2409      2269      2356      2440      3021      2764      2976      2999      2897      2602
dram[12]:       2641      2655      2297      2900      2487      2429      2557      2359      2731      2627      2921      2874      3038      2999      2732      2672
dram[13]:       2956      2715      2312      2339      2358      2429      2531      2387      2669      2664      2742      2922      2831      3000      2669      2929
dram[14]:       2894      2883      2306      2487      2496      2496      2547      2413      2442      2788      2815      2766      2908      2817      2713      2896
dram[15]:       2898      2781      2184      2379      2618      2778      2360      2384      2489      2419      2871      2764      2997      2906      2740      2710
dram[16]:       2624      2693      2719      2524      2365      2566      2333      2273      2520      2709      2828      2819      3032      2780      2694      2718
dram[17]:       2791      2851      2584      2762      2608      2401      2276      2275      2563      2376      2869      2847      2886      3029      2795      2828
dram[18]:       2879      2750      2683      2939      2404      2440      2288      2317      2571      3030      3018      3026      2902      3028      2773      2832
dram[19]:       2787      2650      2647      2903      2915      2461      2349      2320      2285      3033      2888      3014      3031      2934      2697      2772
dram[20]:       2616      2682      2675      2829      2691      2569      2265      2279      2434      2534      2869      2871      2888      2959      2751      2813
dram[21]:       2531      2522      2840      2833      2689      2566      2274      2257      2730      2531      2871      3012      3015      3006      2597      2748
dram[22]:       2788      2892      2816      2839      2403      2465      2187      2230      2730      2303      2782      2760      3041      2842      2828      2506
dram[23]:       2525      2883      2712      3031      2696      2456      2104      2262      2538      2284      2691      2951      2979      2954      2686      2885
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=77100 n_act=369 n_pre=361 n_ref_event=0 n_req=1794 n_rd=1661 n_rd_L2_A=0 n_write=0 n_wr_bk=318 bw_util=0.02481
n_activity=15755 dram_eff=0.1256
bk0: 272a 78184i bk1: 276a 77648i bk2: 255a 78164i bk3: 263a 78367i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 159a 78227i bk13: 152a 78234i bk14: 144a 78691i bk15: 140a 78394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788175
Row_Buffer_Locality_read = 0.781457
Row_Buffer_Locality_write = 0.925926
Bank_Level_Parallism = 1.553032
Bank_Level_Parallism_Col = 1.524251
Bank_Level_Parallism_Ready = 1.557352
write_to_read_ratio_blp_rw_average = 0.049534
GrpLevelPara = 1.321862 

BW Util details:
bwutil = 0.024813 
total_CMD = 79756 
util_bw = 1979 
Wasted_Col = 3898 
Wasted_Row = 3061 
Idle = 70818 

BW Util Bottlenecks: 
RCDc_limit = 3972 
RCDWRc_limit = 13 
WTRc_limit = 33 
RTWc_limit = 7 
CCDLc_limit = 454 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 32 
RTWc_limit_alone = 7 

Commands details: 
total_CMD = 79756 
n_nop = 77100 
Read = 1661 
Write = 0 
L2_Alloc = 0 
L2_WB = 318 
n_act = 369 
n_pre = 361 
n_ref = 0 
n_req = 1794 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 730 
issued_total_col = 1979 
Row_Bus_Util =  0.009153 
CoL_Bus_Util = 0.024813 
Either_Row_CoL_Bus_Util = 0.033302 
Issued_on_Two_Bus_Simul_Util = 0.000665 
issued_two_Eff = 0.019955 
queue_avg = 0.110148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.110148
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=77300 n_act=288 n_pre=280 n_ref_event=0 n_req=1751 n_rd=1625 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.02439
n_activity=13240 dram_eff=0.1469
bk0: 268a 78350i bk1: 281a 78046i bk2: 262a 78593i bk3: 264a 78381i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 156a 78526i bk13: 152a 78533i bk14: 122a 78802i bk15: 120a 78716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831085
Row_Buffer_Locality_read = 0.827077
Row_Buffer_Locality_write = 0.912500
Bank_Level_Parallism = 1.598429
Bank_Level_Parallism_Col = 1.581081
Bank_Level_Parallism_Ready = 1.718766
write_to_read_ratio_blp_rw_average = 0.068677
GrpLevelPara = 1.362613 

BW Util details:
bwutil = 0.024387 
total_CMD = 79756 
util_bw = 1945 
Wasted_Col = 3139 
Wasted_Row = 2302 
Idle = 72370 

BW Util Bottlenecks: 
RCDc_limit = 3009 
RCDWRc_limit = 53 
WTRc_limit = 5 
RTWc_limit = 81 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 5 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 79756 
n_nop = 77300 
Read = 1625 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 288 
n_pre = 280 
n_ref = 0 
n_req = 1751 
total_req = 1945 

Dual Bus Interface Util: 
issued_total_row = 568 
issued_total_col = 1945 
Row_Bus_Util =  0.007122 
CoL_Bus_Util = 0.024387 
Either_Row_CoL_Bus_Util = 0.030794 
Issued_on_Two_Bus_Simul_Util = 0.000715 
issued_two_Eff = 0.023208 
queue_avg = 0.143500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.1435
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=77143 n_act=360 n_pre=352 n_ref_event=0 n_req=1772 n_rd=1639 n_rd_L2_A=0 n_write=0 n_wr_bk=327 bw_util=0.02465
n_activity=14962 dram_eff=0.1314
bk0: 271a 78049i bk1: 261a 77862i bk2: 256a 78236i bk3: 267a 78177i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 168a 78295i bk13: 154a 78226i bk14: 133a 78586i bk15: 129a 78398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790941
Row_Buffer_Locality_read = 0.784625
Row_Buffer_Locality_write = 0.915663
Bank_Level_Parallism = 1.629954
Bank_Level_Parallism_Col = 1.588897
Bank_Level_Parallism_Ready = 1.758901
write_to_read_ratio_blp_rw_average = 0.062228
GrpLevelPara = 1.368314 

BW Util details:
bwutil = 0.024650 
total_CMD = 79756 
util_bw = 1966 
Wasted_Col = 3704 
Wasted_Row = 2883 
Idle = 71203 

BW Util Bottlenecks: 
RCDc_limit = 3785 
RCDWRc_limit = 24 
WTRc_limit = 18 
RTWc_limit = 48 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 18 
RTWc_limit_alone = 47 

Commands details: 
total_CMD = 79756 
n_nop = 77143 
Read = 1639 
Write = 0 
L2_Alloc = 0 
L2_WB = 327 
n_act = 360 
n_pre = 352 
n_ref = 0 
n_req = 1772 
total_req = 1966 

Dual Bus Interface Util: 
issued_total_row = 712 
issued_total_col = 1966 
Row_Bus_Util =  0.008927 
CoL_Bus_Util = 0.024650 
Either_Row_CoL_Bus_Util = 0.032762 
Issued_on_Two_Bus_Simul_Util = 0.000815 
issued_two_Eff = 0.024876 
queue_avg = 0.139839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.139839
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=77196 n_act=331 n_pre=323 n_ref_event=0 n_req=1768 n_rd=1642 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.02452
n_activity=14824 dram_eff=0.1319
bk0: 262a 78182i bk1: 263a 77846i bk2: 243a 78548i bk3: 273a 78317i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 171a 78417i bk13: 171a 78333i bk14: 136a 78661i bk15: 123a 78541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807670
Row_Buffer_Locality_read = 0.802071
Row_Buffer_Locality_write = 0.924051
Bank_Level_Parallism = 1.569589
Bank_Level_Parallism_Col = 1.569505
Bank_Level_Parallism_Ready = 1.742843
write_to_read_ratio_blp_rw_average = 0.061319
GrpLevelPara = 1.341551 

BW Util details:
bwutil = 0.024525 
total_CMD = 79756 
util_bw = 1956 
Wasted_Col = 3554 
Wasted_Row = 2724 
Idle = 71522 

BW Util Bottlenecks: 
RCDc_limit = 3533 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 19 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 15 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 79756 
n_nop = 77196 
Read = 1642 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 331 
n_pre = 323 
n_ref = 0 
n_req = 1768 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 654 
issued_total_col = 1956 
Row_Bus_Util =  0.008200 
CoL_Bus_Util = 0.024525 
Either_Row_CoL_Bus_Util = 0.032098 
Issued_on_Two_Bus_Simul_Util = 0.000627 
issued_two_Eff = 0.019531 
queue_avg = 0.153305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.153305
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=77293 n_act=317 n_pre=309 n_ref_event=0 n_req=1709 n_rd=1585 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.02373
n_activity=13810 dram_eff=0.1371
bk0: 252a 78181i bk1: 269a 78014i bk2: 257a 78422i bk3: 227a 78733i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 165a 78362i bk13: 159a 78371i bk14: 124a 78646i bk15: 132a 78405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809495
Row_Buffer_Locality_read = 0.804416
Row_Buffer_Locality_write = 0.911392
Bank_Level_Parallism = 1.635843
Bank_Level_Parallism_Col = 1.585041
Bank_Level_Parallism_Ready = 1.757528
write_to_read_ratio_blp_rw_average = 0.062930
GrpLevelPara = 1.355281 

BW Util details:
bwutil = 0.023735 
total_CMD = 79756 
util_bw = 1893 
Wasted_Col = 3347 
Wasted_Row = 2449 
Idle = 72067 

BW Util Bottlenecks: 
RCDc_limit = 3316 
RCDWRc_limit = 32 
WTRc_limit = 25 
RTWc_limit = 50 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 25 
RTWc_limit_alone = 49 

Commands details: 
total_CMD = 79756 
n_nop = 77293 
Read = 1585 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 317 
n_pre = 309 
n_ref = 0 
n_req = 1709 
total_req = 1893 

Dual Bus Interface Util: 
issued_total_row = 626 
issued_total_col = 1893 
Row_Bus_Util =  0.007849 
CoL_Bus_Util = 0.023735 
Either_Row_CoL_Bus_Util = 0.030882 
Issued_on_Two_Bus_Simul_Util = 0.000702 
issued_two_Eff = 0.022737 
queue_avg = 0.112531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.112531
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=77140 n_act=352 n_pre=344 n_ref_event=0 n_req=1812 n_rd=1689 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.02489
n_activity=14733 dram_eff=0.1347
bk0: 283a 78082i bk1: 276a 78091i bk2: 278a 78216i bk3: 269a 78249i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 164a 78342i bk13: 163a 78165i bk14: 129a 78790i bk15: 127a 78585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800680
Row_Buffer_Locality_read = 0.795145
Row_Buffer_Locality_write = 0.922078
Bank_Level_Parallism = 1.593432
Bank_Level_Parallism_Col = 1.535747
Bank_Level_Parallism_Ready = 1.546600
write_to_read_ratio_blp_rw_average = 0.047233
GrpLevelPara = 1.345961 

BW Util details:
bwutil = 0.024888 
total_CMD = 79756 
util_bw = 1985 
Wasted_Col = 3639 
Wasted_Row = 2719 
Idle = 71413 

BW Util Bottlenecks: 
RCDc_limit = 3705 
RCDWRc_limit = 10 
WTRc_limit = 24 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 24 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 77140 
Read = 1689 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 352 
n_pre = 344 
n_ref = 0 
n_req = 1812 
total_req = 1985 

Dual Bus Interface Util: 
issued_total_row = 696 
issued_total_col = 1985 
Row_Bus_Util =  0.008727 
CoL_Bus_Util = 0.024888 
Either_Row_CoL_Bus_Util = 0.032800 
Issued_on_Two_Bus_Simul_Util = 0.000815 
issued_two_Eff = 0.024847 
queue_avg = 0.132366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.132366
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=77090 n_act=361 n_pre=353 n_ref_event=0 n_req=1851 n_rd=1710 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.02544
n_activity=15055 dram_eff=0.1348
bk0: 262a 77948i bk1: 253a 78141i bk2: 283a 78279i bk3: 286a 77854i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 176a 78401i bk13: 185a 78078i bk14: 120a 78776i bk15: 145a 78585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798324
Row_Buffer_Locality_read = 0.793567
Row_Buffer_Locality_write = 0.900000
Bank_Level_Parallism = 1.608594
Bank_Level_Parallism_Col = 1.538475
Bank_Level_Parallism_Ready = 1.686052
write_to_read_ratio_blp_rw_average = 0.058876
GrpLevelPara = 1.345562 

BW Util details:
bwutil = 0.025440 
total_CMD = 79756 
util_bw = 2029 
Wasted_Col = 3801 
Wasted_Row = 2734 
Idle = 71192 

BW Util Bottlenecks: 
RCDc_limit = 3759 
RCDWRc_limit = 21 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 569 
rwq = 0 
CCDLc_limit_alone = 569 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 77090 
Read = 1710 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 361 
n_pre = 353 
n_ref = 0 
n_req = 1851 
total_req = 2029 

Dual Bus Interface Util: 
issued_total_row = 714 
issued_total_col = 2029 
Row_Bus_Util =  0.008952 
CoL_Bus_Util = 0.025440 
Either_Row_CoL_Bus_Util = 0.033427 
Issued_on_Two_Bus_Simul_Util = 0.000965 
issued_two_Eff = 0.028882 
queue_avg = 0.149330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.14933
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=77343 n_act=285 n_pre=277 n_ref_event=0 n_req=1698 n_rd=1589 n_rd_L2_A=0 n_write=0 n_wr_bk=310 bw_util=0.02381
n_activity=13043 dram_eff=0.1456
bk0: 239a 78380i bk1: 255a 78299i bk2: 254a 78532i bk3: 266a 78522i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 158a 78528i bk13: 160a 78181i bk14: 119a 78846i bk15: 138a 78690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829034
Row_Buffer_Locality_read = 0.823789
Row_Buffer_Locality_write = 0.935897
Bank_Level_Parallism = 1.692918
Bank_Level_Parallism_Col = 1.655320
Bank_Level_Parallism_Ready = 1.532912
write_to_read_ratio_blp_rw_average = 0.049717
GrpLevelPara = 1.388140 

BW Util details:
bwutil = 0.023810 
total_CMD = 79756 
util_bw = 1899 
Wasted_Col = 2956 
Wasted_Row = 2078 
Idle = 72823 

BW Util Bottlenecks: 
RCDc_limit = 2981 
RCDWRc_limit = 13 
WTRc_limit = 14 
RTWc_limit = 19 
CCDLc_limit = 489 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 13 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 79756 
n_nop = 77343 
Read = 1589 
Write = 0 
L2_Alloc = 0 
L2_WB = 310 
n_act = 285 
n_pre = 277 
n_ref = 0 
n_req = 1698 
total_req = 1899 

Dual Bus Interface Util: 
issued_total_row = 562 
issued_total_col = 1899 
Row_Bus_Util =  0.007046 
CoL_Bus_Util = 0.023810 
Either_Row_CoL_Bus_Util = 0.030255 
Issued_on_Two_Bus_Simul_Util = 0.000602 
issued_two_Eff = 0.019892 
queue_avg = 0.128329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.128329
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79756 n_nop=79756 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 79756i bk1: 0a 79756i bk2: 0a 79756i bk3: 0a 79756i bk4: 0a 79756i bk5: 0a 79756i bk6: 0a 79756i bk7: 0a 79756i bk8: 0a 79756i bk9: 0a 79756i bk10: 0a 79756i bk11: 0a 79756i bk12: 0a 79756i bk13: 0a 79756i bk14: 0a 79756i bk15: 0a 79756i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 79756 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 79756 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79756 
n_nop = 79756 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75946, Miss = 2094, Miss_rate = 0.028, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 12492, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27286, Miss = 2067, Miss_rate = 0.076, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 12530, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27149, Miss = 2114, Miss_rate = 0.078, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 12465, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 27309, Miss = 2082, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 12463, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 27232, Miss = 2017, Miss_rate = 0.074, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 12484, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 27034, Miss = 2297, Miss_rate = 0.085, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[11]: Access = 12569, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 27252, Miss = 2118, Miss_rate = 0.078, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 12488, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 27120, Miss = 1979, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 12541, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 14641, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6820, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14805, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6983, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 14802, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6896, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 14888, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6969, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 14814, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6845, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 14850, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6885, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 14982, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6895, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 14866, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6915, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 17373, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 8047, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 17247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 8084, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 17485, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 8007, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 17137, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7956, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 17417, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 8078, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 17386, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 7963, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 17369, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 7968, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 17202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 7968, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 742903
L2_total_cache_misses = 16768
L2_total_cache_miss_rate = 0.0226
L2_total_cache_pending_hits = 88
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 410736
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9257
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 315311
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3338
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 423877
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 319026
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.134
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=742903
icnt_total_pkts_simt_to_mem=742903
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 742903
Req_Network_cycles = 112599
Req_Network_injected_packets_per_cycle =       6.5978 
Req_Network_conflicts_per_cycle =      21.0286
Req_Network_conflicts_per_cycle_util =      27.6544
Req_Bank_Level_Parallism =       8.6766
Req_Network_in_buffer_full_per_cycle =       1.9878
Req_Network_in_buffer_avg_util =     161.0276
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1375

Reply_Network_injected_packets_num = 742903
Reply_Network_cycles = 112599
Reply_Network_injected_packets_per_cycle =        6.5978
Reply_Network_conflicts_per_cycle =        6.7528
Reply_Network_conflicts_per_cycle_util =       8.8617
Reply_Bank_Level_Parallism =       8.6582
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8518
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1649
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 1 sec (421 sec)
gpgpu_simulation_rate = 42562 (inst/sec)
gpgpu_simulation_rate = 267 (cycle/sec)
gpgpu_silicon_slowdown = 4494382x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c6828a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682890..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682888..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8c682880..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8c682950..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 1458
gpu_sim_insn = 1245375
gpu_ipc =     854.1667
gpu_tot_sim_cycle = 114057
gpu_tot_sim_insn = 19163996
gpu_tot_ipc =     168.0212
gpu_tot_issued_cta = 2560
gpu_occupancy = 34.2311% 
gpu_tot_occupancy = 30.6620% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4259
partiton_level_parallism_total  =       6.5317
partiton_level_parallism_util =      12.8333
partiton_level_parallism_util_total  =       8.6845
L2_BW  =      54.7556 GB/Sec
L2_BW_total  =     250.8159 GB/Sec
gpu_total_sim_rate=44985

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 37013, Miss = 18768, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 476
	L1D_cache_core[1]: Access = 37402, Miss = 18904, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 38890, Miss = 19577, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 3083
	L1D_cache_core[3]: Access = 37439, Miss = 18885, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[4]: Access = 38606, Miss = 19468, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 2106
	L1D_cache_core[5]: Access = 36875, Miss = 18706, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 2407
	L1D_cache_core[6]: Access = 36495, Miss = 18458, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 401
	L1D_cache_core[7]: Access = 37158, Miss = 18870, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 757
	L1D_cache_core[8]: Access = 37542, Miss = 19126, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 935
	L1D_cache_core[9]: Access = 35852, Miss = 18211, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 2921
	L1D_cache_core[10]: Access = 37564, Miss = 19135, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 1269
	L1D_cache_core[11]: Access = 36179, Miss = 18306, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 1172
	L1D_cache_core[12]: Access = 35330, Miss = 18003, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 673
	L1D_cache_core[13]: Access = 37464, Miss = 18931, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 2415
	L1D_cache_core[14]: Access = 36127, Miss = 18389, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 1561
	L1D_cache_core[15]: Access = 36750, Miss = 18773, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 1868
	L1D_cache_core[16]: Access = 38747, Miss = 19313, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 4183
	L1D_cache_core[17]: Access = 38654, Miss = 19291, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 7388
	L1D_cache_core[18]: Access = 37656, Miss = 18978, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 3048
	L1D_cache_core[19]: Access = 37938, Miss = 18889, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 2839
	L1D_cache_core[20]: Access = 39628, Miss = 19736, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 5399
	L1D_cache_core[21]: Access = 37703, Miss = 18895, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 3560
	L1D_cache_core[22]: Access = 38917, Miss = 19471, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 5286
	L1D_cache_core[23]: Access = 38360, Miss = 19054, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 8466
	L1D_cache_core[24]: Access = 38148, Miss = 19052, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 2957
	L1D_cache_core[25]: Access = 37886, Miss = 18878, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 3817
	L1D_cache_core[26]: Access = 38331, Miss = 19060, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 4701
	L1D_cache_core[27]: Access = 39302, Miss = 19566, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 5466
	L1D_cache_core[28]: Access = 36205, Miss = 18025, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 5622
	L1D_cache_core[29]: Access = 37808, Miss = 18958, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 5277
	L1D_cache_core[30]: Access = 38505, Miss = 19283, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 6383
	L1D_cache_core[31]: Access = 37158, Miss = 18676, Miss_rate = 0.503, Pending_hits = 0, Reservation_fails = 4526
	L1D_cache_core[32]: Access = 35550, Miss = 18101, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 3155
	L1D_cache_core[33]: Access = 34600, Miss = 17501, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 1185
	L1D_cache_core[34]: Access = 34969, Miss = 17760, Miss_rate = 0.508, Pending_hits = 0, Reservation_fails = 1383
	L1D_cache_core[35]: Access = 37265, Miss = 18666, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 2190
	L1D_cache_core[36]: Access = 35248, Miss = 17950, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[37]: Access = 36845, Miss = 18668, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 1348
	L1D_cache_core[38]: Access = 36228, Miss = 18429, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[39]: Access = 35873, Miss = 18136, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 2401
	L1D_total_cache_accesses = 1490210
	L1D_total_cache_misses = 750846
	L1D_total_cache_miss_rate = 0.5039
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 112975
	L1D_cache_data_port_util = 0.104
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 729846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 243855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 197471
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 309076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 444
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1171172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 319038

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 86027
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 26948
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
995, 721, 1039, 795, 806, 807, 935, 795, 827, 911, 1085, 1156, 923, 1505, 692, 798, 851, 935, 828, 922, 998, 1069, 848, 829, 283, 294, 304, 40, 241, 241, 272, 294, 
gpgpu_n_tot_thrd_icount = 60432416
gpgpu_n_tot_w_icount = 1888513
gpgpu_n_stall_shd_mem = 1081050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 425944
gpgpu_n_mem_write_global = 319038
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1953396
gpgpu_n_store_insn = 511604
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4587520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1081050
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:637720	W0_Idle:2379285	W0_Scoreboard:23412586	W1:465784	W2:212562	W3:147004	W4:118823	W5:94500	W6:68694	W7:54441	W8:42380	W9:36569	W10:32705	W11:30966	W12:29311	W13:27707	W14:24726	W15:25146	W16:21153	W17:17006	W18:12573	W19:7271	W20:5137	W21:2365	W22:1287	W23:583	W24:165	W25:0	W26:55	W27:0	W28:0	W29:0	W30:0	W31:0	W32:409600
single_issue_nums: WS0:472594	WS1:470214	WS2:471570	WS3:474135	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3407552 {8:425944,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12761520 {40:319038,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17037760 {40:425944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2552304 {8:319038,}
maxmflatency = 3054 
max_icnt2mem_latency = 2885 
maxmrqlatency = 66188 
max_icnt2sh_latency = 206 
averagemflatency = 1177 
avg_icnt2mem_latency = 1002 
avg_mrq_latency = 1393 
avg_icnt2sh_latency = 8 
mrq_lat_table:5707 	4032 	669 	308 	722 	1352 	284 	18 	71 	20 	46 	25 	7 	12 	3 	497 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80352 	87356 	159527 	342873 	74874 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	47826 	23646 	21486 	44915 	91774 	145088 	337577 	32670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	348224 	201718 	123279 	46309 	13507 	7522 	4423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	15 	35 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        39        33        48        53         0         0         0         0         0         0         0         0        29        37        37        15 
dram[1]:        42        36        57        48         0         0         0         0         0         0         0         0        33        39        21        23 
dram[2]:        36        36        69        43         0         0         0         0         0         0         0         0        33        40        47        47 
dram[3]:        29        37        55        53         0         0         0         0         0         0         0         0        42        34        17        16 
dram[4]:        32        39        48        48         0         0         0         0         0         0         0         0        44        37        13        19 
dram[5]:        39        42        45        46         0         0         0         0         0         0         0         0        35        30        25        17 
dram[6]:        36        33        58        51         0         0         0         0         0         0         0         0        42        27        30        26 
dram[7]:        38        32        46        51         0         0         0         0         0         0         0         0        22        32        15        33 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      8438      4419      5171      7453         0         0         0         0         0         0         0         0      7241      4403      9601     16048 
dram[1]:      2560      9470      2806      8717         0         0         0         0         0         0         0         0      8009      8558     13290     10220 
dram[2]:     12483      6984      6411     10238         0         0         0         0         0         0         0         0     12821      6368      5112      4817 
dram[3]:      2420      7896      4576      3719         0         0         0         0         0         0         0         0      9827      9043      7992      7073 
dram[4]:      7803      3454      7135     10231         0         0         0         0         0         0         0         0      9568      5256      9303      6506 
dram[5]:      8792     19741     11613      6144         0         0         0         0         0         0         0         0     11727      8298      5189      7991 
dram[6]:     10568      9587     13622      9338         0         0         0         0         0         0         0         0     12200      4871     10910      6452 
dram[7]:      9528      7210      6353      3067         0         0         0         0         0         0         0         0      3966     10073     16522      3137 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.600000  4.500000  5.312500  7.025641      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.765957  3.500000  4.656250  3.682927 
dram[1]:  7.342105  5.860000  8.709678  7.527778      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.500000  4.621622  4.666667  4.032258 
dram[2]:  5.600000  4.785714  5.800000  6.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.200000  3.977778  3.805556  3.292683 
dram[3]:  6.159091  4.533333  7.545455  6.975000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.682927  4.200000  4.242424  3.685714 
dram[4]:  5.652174  5.326923  7.305555  8.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.769231  4.069767  3.969697  3.309524 
dram[5]:  5.653846  5.750000  6.590909  6.386364      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.847826  3.396226  4.433333  3.857143 
dram[6]:  5.055555  5.479167  7.000000  5.105263      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.558139  3.607143  4.500000  4.470588 
dram[7]:  6.128205  6.512195  8.060606  8.272727      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.864865  3.750000  4.769231  4.928571 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 13779/2664 = 5.172297
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       265       264       283       254         0         0         0         0         0         0         0         0       128       121       176       170 
dram[1]:       285       251       278       262         0         0         0         0         0         0         0         0       109       118       159       164 
dram[2]:       258       244       290       263         0         0         0         0         0         0         0         0       107       131       172       174 
dram[3]:       231       244       295       271         0         0         0         0         0         0         0         0       123       128       185       165 
dram[4]:       236       256       268       246         0         0         0         0         0         0         0         0       123       127       173       157 
dram[5]:       272       284       280       270         0         0         0         0         0         0         0         0       115       137       180       151 
dram[6]:       250       269       291       274         0         0         0         0         0         0         0         0       140       134       185       167 
dram[7]:       274       214       278       248         0         0         0         0         0         0         0         0       122       126       171       156 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 13142
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        80        87        78        39         0         0         0         0         0         0         0         0        23        44        86        85 
dram[1]:        95        84        67        48         0         0         0         0         0         0         0         0        20        24        72        91 
dram[2]:        94        82        59        51         0         0         0         0         0         0         0         0        16        36        87        97 
dram[3]:        74        75        76        55         0         0         0         0         0         0         0         0        19        31        87        80 
dram[4]:        51        82        76        44         0         0         0         0         0         0         0         0        31        31        90        79 
dram[5]:        79        79        70        54         0         0         0         0         0         0         0         0        20        31        71        71 
dram[6]:        79       101        66        52         0         0         0         0         0         0         0         0        24        40       107        88 
dram[7]:        69        56        48        36         0         0         0         0         0         0         0         0        20        35        87        80 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 3989
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8567      7931      4457    222603    none      none      none      none      none      none      none      none       68713     57086     10616     10745
dram[1]:       7623      8204      4658      3604    none      none      none      none      none      none      none      none       78452     64094     12056     10896
dram[2]:       7895      8687      4453      3972    none      none      none      none      none      none      none      none       82408     55167     10542      9438
dram[3]:       9089      8596      4341      3506    none      none      none      none      none      none      none      none       71784     57064      9645     11712
dram[4]:      10239      7988      4441      4172    none      none      none      none      none      none      none      none       65051     57357     10245     11610
dram[5]:       7887      7539      4482      3574    none      none      none      none      none      none      none      none       74861     53761     10488     11723
dram[6]:       8304      7410      4436      3608    none      none      none      none      none      none      none      none       61667     53216      9103     10598
dram[7]:       8262     10874      4732      4408    none      none      none      none      none      none      none      none       69830     56401     10082     11321
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2980      2923      2837      3054      2564      2719      2632      2584      2683      2824      3027      2891      2927      3025      2780      3028
dram[1]:       2697      2791      2818      2639      2805      2805      2486      2396      2610      2810      3014      3013      2927      3031      2763      2654
dram[2]:       2743      2828      2821      2713      2922      2393      2577      2302      2611      2692      2709      2912      3027      3029      2931      2878
dram[3]:       2893      2789      2842      2566      2905      2607      2552      2587      2615      2738      2900      3013      2950      2856      2892      2898
dram[4]:       2906      2720      2534      2675      2815      2478      2525      2594      2716      2544      2894      2920      2958      2926      2838      3031
dram[5]:       2828      2952      2741      2736      2820      2555      2519      2763      2416      2451      2922      2795      2946      3012      2771      2893
dram[6]:       2961      2844      2586      2768      2815      2720      2449      2398      2537      2623      3020      2794      2921      2935      2788      2833
dram[7]:       2695      2981      2594      2622      2544      2514      2535      2563      2398      2752      2874      2912      3010      2973      3026      2889
dram[8]:       2898      2976      2628      2156      2628      2531      2205      2527      2354      2524      2719      2812      2959      2882      2900      3034
dram[9]:       2889      2701      2161      2721      2487      2321      2473      2448      2828      2692      2766      2949      2935      2909      2621      2962
dram[10]:       2894      2734      2325      2243      2158      2396      2765      2446      2714      2317      2953      2757      3031      2986      2893      2680
dram[11]:       2956      2671      2099      2247      2405      2437      2409      2269      2356      2440      3021      2764      2976      2999      2897      2602
dram[12]:       2641      2655      2297      2900      2487      2429      2557      2359      2731      2627      2921      2874      3038      2999      2732      2672
dram[13]:       2956      2715      2312      2339      2358      2429      2531      2387      2669      2664      2742      2922      2831      3000      2669      2929
dram[14]:       2894      2883      2306      2487      2496      2496      2547      2413      2442      2788      2815      2766      2908      2817      2713      2896
dram[15]:       2898      2781      2184      2379      2618      2778      2360      2384      2489      2419      2871      2764      2997      2906      2740      2710
dram[16]:       2624      2693      2719      2524      2365      2566      2333      2273      2520      2709      2828      2819      3032      2780      2694      2718
dram[17]:       2791      2851      2584      2762      2608      2401      2276      2275      2563      2376      2869      2847      2886      3029      2795      2828
dram[18]:       2879      2750      2683      2939      2404      2440      2288      2317      2571      3030      3018      3026      2902      3028      2773      2832
dram[19]:       2787      2650      2647      2903      2915      2461      2349      2320      2285      3033      2888      3014      3031      2934      2697      2772
dram[20]:       2616      2682      2675      2829      2691      2569      2265      2279      2434      2534      2869      2871      2888      2959      2751      2813
dram[21]:       2531      2522      2840      2833      2689      2566      2274      2257      2730      2531      2871      3012      3015      3006      2597      2748
dram[22]:       2788      2892      2816      2839      2403      2465      2187      2230      2730      2303      2782      2760      3041      2842      2828      2506
dram[23]:       2525      2883      2712      3031      2696      2456      2104      2262      2538      2284      2691      2951      2979      2954      2686      2885
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=78133 n_act=369 n_pre=361 n_ref_event=0 n_req=1794 n_rd=1661 n_rd_L2_A=0 n_write=0 n_wr_bk=318 bw_util=0.0245
n_activity=15755 dram_eff=0.1256
bk0: 272a 79217i bk1: 276a 78681i bk2: 255a 79197i bk3: 263a 79400i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 159a 79260i bk13: 152a 79267i bk14: 144a 79724i bk15: 140a 79427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788175
Row_Buffer_Locality_read = 0.781457
Row_Buffer_Locality_write = 0.925926
Bank_Level_Parallism = 1.553032
Bank_Level_Parallism_Col = 1.524251
Bank_Level_Parallism_Ready = 1.557352
write_to_read_ratio_blp_rw_average = 0.049534
GrpLevelPara = 1.321862 

BW Util details:
bwutil = 0.024496 
total_CMD = 80789 
util_bw = 1979 
Wasted_Col = 3898 
Wasted_Row = 3061 
Idle = 71851 

BW Util Bottlenecks: 
RCDc_limit = 3972 
RCDWRc_limit = 13 
WTRc_limit = 33 
RTWc_limit = 7 
CCDLc_limit = 454 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 32 
RTWc_limit_alone = 7 

Commands details: 
total_CMD = 80789 
n_nop = 78133 
Read = 1661 
Write = 0 
L2_Alloc = 0 
L2_WB = 318 
n_act = 369 
n_pre = 361 
n_ref = 0 
n_req = 1794 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 730 
issued_total_col = 1979 
Row_Bus_Util =  0.009036 
CoL_Bus_Util = 0.024496 
Either_Row_CoL_Bus_Util = 0.032876 
Issued_on_Two_Bus_Simul_Util = 0.000656 
issued_two_Eff = 0.019955 
queue_avg = 0.108740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.10874
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=78332 n_act=288 n_pre=280 n_ref_event=0 n_req=1752 n_rd=1626 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.02409
n_activity=13253 dram_eff=0.1468
bk0: 268a 79383i bk1: 281a 79079i bk2: 262a 79626i bk3: 265a 79414i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 156a 79559i bk13: 152a 79566i bk14: 122a 79835i bk15: 120a 79749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831184
Row_Buffer_Locality_read = 0.827183
Row_Buffer_Locality_write = 0.912500
Bank_Level_Parallism = 1.598348
Bank_Level_Parallism_Col = 1.580962
Bank_Level_Parallism_Ready = 1.718397
write_to_read_ratio_blp_rw_average = 0.068663
GrpLevelPara = 1.362538 

BW Util details:
bwutil = 0.024087 
total_CMD = 80789 
util_bw = 1946 
Wasted_Col = 3139 
Wasted_Row = 2302 
Idle = 73402 

BW Util Bottlenecks: 
RCDc_limit = 3009 
RCDWRc_limit = 53 
WTRc_limit = 5 
RTWc_limit = 81 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 5 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 80789 
n_nop = 78332 
Read = 1626 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 288 
n_pre = 280 
n_ref = 0 
n_req = 1752 
total_req = 1946 

Dual Bus Interface Util: 
issued_total_row = 568 
issued_total_col = 1946 
Row_Bus_Util =  0.007031 
CoL_Bus_Util = 0.024087 
Either_Row_CoL_Bus_Util = 0.030413 
Issued_on_Two_Bus_Simul_Util = 0.000706 
issued_two_Eff = 0.023199 
queue_avg = 0.141665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.141665
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=78176 n_act=360 n_pre=352 n_ref_event=0 n_req=1772 n_rd=1639 n_rd_L2_A=0 n_write=0 n_wr_bk=327 bw_util=0.02433
n_activity=14962 dram_eff=0.1314
bk0: 271a 79082i bk1: 261a 78895i bk2: 256a 79269i bk3: 267a 79210i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 168a 79328i bk13: 154a 79259i bk14: 133a 79619i bk15: 129a 79431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790941
Row_Buffer_Locality_read = 0.784625
Row_Buffer_Locality_write = 0.915663
Bank_Level_Parallism = 1.629954
Bank_Level_Parallism_Col = 1.588897
Bank_Level_Parallism_Ready = 1.758901
write_to_read_ratio_blp_rw_average = 0.062228
GrpLevelPara = 1.368314 

BW Util details:
bwutil = 0.024335 
total_CMD = 80789 
util_bw = 1966 
Wasted_Col = 3704 
Wasted_Row = 2883 
Idle = 72236 

BW Util Bottlenecks: 
RCDc_limit = 3785 
RCDWRc_limit = 24 
WTRc_limit = 18 
RTWc_limit = 48 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 467 
WTRc_limit_alone = 18 
RTWc_limit_alone = 47 

Commands details: 
total_CMD = 80789 
n_nop = 78176 
Read = 1639 
Write = 0 
L2_Alloc = 0 
L2_WB = 327 
n_act = 360 
n_pre = 352 
n_ref = 0 
n_req = 1772 
total_req = 1966 

Dual Bus Interface Util: 
issued_total_row = 712 
issued_total_col = 1966 
Row_Bus_Util =  0.008813 
CoL_Bus_Util = 0.024335 
Either_Row_CoL_Bus_Util = 0.032344 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.024876 
queue_avg = 0.138051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.138051
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=78229 n_act=331 n_pre=323 n_ref_event=0 n_req=1768 n_rd=1642 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.02421
n_activity=14824 dram_eff=0.1319
bk0: 262a 79215i bk1: 263a 78879i bk2: 243a 79581i bk3: 273a 79350i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 171a 79450i bk13: 171a 79366i bk14: 136a 79694i bk15: 123a 79574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807670
Row_Buffer_Locality_read = 0.802071
Row_Buffer_Locality_write = 0.924051
Bank_Level_Parallism = 1.569589
Bank_Level_Parallism_Col = 1.569505
Bank_Level_Parallism_Ready = 1.742843
write_to_read_ratio_blp_rw_average = 0.061319
GrpLevelPara = 1.341551 

BW Util details:
bwutil = 0.024211 
total_CMD = 80789 
util_bw = 1956 
Wasted_Col = 3554 
Wasted_Row = 2724 
Idle = 72555 

BW Util Bottlenecks: 
RCDc_limit = 3533 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 19 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 15 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 80789 
n_nop = 78229 
Read = 1642 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 331 
n_pre = 323 
n_ref = 0 
n_req = 1768 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 654 
issued_total_col = 1956 
Row_Bus_Util =  0.008095 
CoL_Bus_Util = 0.024211 
Either_Row_CoL_Bus_Util = 0.031687 
Issued_on_Two_Bus_Simul_Util = 0.000619 
issued_two_Eff = 0.019531 
queue_avg = 0.151345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.151345
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=78323 n_act=318 n_pre=310 n_ref_event=0 n_req=1710 n_rd=1586 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.02344
n_activity=13862 dram_eff=0.1366
bk0: 252a 79214i bk1: 269a 79047i bk2: 257a 79455i bk3: 228a 79742i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 165a 79395i bk13: 159a 79404i bk14: 124a 79679i bk15: 132a 79438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809009
Row_Buffer_Locality_read = 0.803909
Row_Buffer_Locality_write = 0.911392
Bank_Level_Parallism = 1.633783
Bank_Level_Parallism_Col = 1.583647
Bank_Level_Parallism_Ready = 1.757128
write_to_read_ratio_blp_rw_average = 0.062780
GrpLevelPara = 1.354435 

BW Util details:
bwutil = 0.023444 
total_CMD = 80789 
util_bw = 1894 
Wasted_Col = 3359 
Wasted_Row = 2461 
Idle = 73075 

BW Util Bottlenecks: 
RCDc_limit = 3328 
RCDWRc_limit = 32 
WTRc_limit = 25 
RTWc_limit = 50 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 25 
RTWc_limit_alone = 49 

Commands details: 
total_CMD = 80789 
n_nop = 78323 
Read = 1586 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 318 
n_pre = 310 
n_ref = 0 
n_req = 1710 
total_req = 1894 

Dual Bus Interface Util: 
issued_total_row = 628 
issued_total_col = 1894 
Row_Bus_Util =  0.007773 
CoL_Bus_Util = 0.023444 
Either_Row_CoL_Bus_Util = 0.030524 
Issued_on_Two_Bus_Simul_Util = 0.000693 
issued_two_Eff = 0.022709 
queue_avg = 0.111092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.111092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=78173 n_act=352 n_pre=344 n_ref_event=0 n_req=1812 n_rd=1689 n_rd_L2_A=0 n_write=0 n_wr_bk=296 bw_util=0.02457
n_activity=14733 dram_eff=0.1347
bk0: 283a 79115i bk1: 276a 79124i bk2: 278a 79249i bk3: 269a 79282i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 164a 79375i bk13: 163a 79198i bk14: 129a 79823i bk15: 127a 79618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800680
Row_Buffer_Locality_read = 0.795145
Row_Buffer_Locality_write = 0.922078
Bank_Level_Parallism = 1.593432
Bank_Level_Parallism_Col = 1.535747
Bank_Level_Parallism_Ready = 1.546600
write_to_read_ratio_blp_rw_average = 0.047233
GrpLevelPara = 1.345961 

BW Util details:
bwutil = 0.024570 
total_CMD = 80789 
util_bw = 1985 
Wasted_Col = 3639 
Wasted_Row = 2719 
Idle = 72446 

BW Util Bottlenecks: 
RCDc_limit = 3705 
RCDWRc_limit = 10 
WTRc_limit = 24 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 24 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 78173 
Read = 1689 
Write = 0 
L2_Alloc = 0 
L2_WB = 296 
n_act = 352 
n_pre = 344 
n_ref = 0 
n_req = 1812 
total_req = 1985 

Dual Bus Interface Util: 
issued_total_row = 696 
issued_total_col = 1985 
Row_Bus_Util =  0.008615 
CoL_Bus_Util = 0.024570 
Either_Row_CoL_Bus_Util = 0.032381 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.024847 
queue_avg = 0.130674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.130674
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=78123 n_act=361 n_pre=353 n_ref_event=0 n_req=1851 n_rd=1710 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.02511
n_activity=15055 dram_eff=0.1348
bk0: 262a 78981i bk1: 253a 79174i bk2: 283a 79312i bk3: 286a 78887i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 176a 79434i bk13: 185a 79111i bk14: 120a 79809i bk15: 145a 79618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798324
Row_Buffer_Locality_read = 0.793567
Row_Buffer_Locality_write = 0.900000
Bank_Level_Parallism = 1.608594
Bank_Level_Parallism_Col = 1.538475
Bank_Level_Parallism_Ready = 1.686052
write_to_read_ratio_blp_rw_average = 0.058876
GrpLevelPara = 1.345562 

BW Util details:
bwutil = 0.025115 
total_CMD = 80789 
util_bw = 2029 
Wasted_Col = 3801 
Wasted_Row = 2734 
Idle = 72225 

BW Util Bottlenecks: 
RCDc_limit = 3759 
RCDWRc_limit = 21 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 569 
rwq = 0 
CCDLc_limit_alone = 569 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 78123 
Read = 1710 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 361 
n_pre = 353 
n_ref = 0 
n_req = 1851 
total_req = 2029 

Dual Bus Interface Util: 
issued_total_row = 714 
issued_total_col = 2029 
Row_Bus_Util =  0.008838 
CoL_Bus_Util = 0.025115 
Either_Row_CoL_Bus_Util = 0.033000 
Issued_on_Two_Bus_Simul_Util = 0.000953 
issued_two_Eff = 0.028882 
queue_avg = 0.147421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.147421
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=78376 n_act=285 n_pre=277 n_ref_event=0 n_req=1698 n_rd=1589 n_rd_L2_A=0 n_write=0 n_wr_bk=310 bw_util=0.02351
n_activity=13043 dram_eff=0.1456
bk0: 239a 79413i bk1: 255a 79332i bk2: 254a 79565i bk3: 266a 79555i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 158a 79561i bk13: 160a 79214i bk14: 119a 79879i bk15: 138a 79723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829034
Row_Buffer_Locality_read = 0.823789
Row_Buffer_Locality_write = 0.935897
Bank_Level_Parallism = 1.692918
Bank_Level_Parallism_Col = 1.655320
Bank_Level_Parallism_Ready = 1.532912
write_to_read_ratio_blp_rw_average = 0.049717
GrpLevelPara = 1.388140 

BW Util details:
bwutil = 0.023506 
total_CMD = 80789 
util_bw = 1899 
Wasted_Col = 2956 
Wasted_Row = 2078 
Idle = 73856 

BW Util Bottlenecks: 
RCDc_limit = 2981 
RCDWRc_limit = 13 
WTRc_limit = 14 
RTWc_limit = 19 
CCDLc_limit = 489 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 13 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 80789 
n_nop = 78376 
Read = 1589 
Write = 0 
L2_Alloc = 0 
L2_WB = 310 
n_act = 285 
n_pre = 277 
n_ref = 0 
n_req = 1698 
total_req = 1899 

Dual Bus Interface Util: 
issued_total_row = 562 
issued_total_col = 1899 
Row_Bus_Util =  0.006956 
CoL_Bus_Util = 0.023506 
Either_Row_CoL_Bus_Util = 0.029868 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.019892 
queue_avg = 0.126688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.126688
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80789 n_nop=80789 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 80789i bk1: 0a 80789i bk2: 0a 80789i bk3: 0a 80789i bk4: 0a 80789i bk5: 0a 80789i bk6: 0a 80789i bk7: 0a 80789i bk8: 0a 80789i bk9: 0a 80789i bk10: 0a 80789i bk11: 0a 80789i bk12: 0a 80789i bk13: 0a 80789i bk14: 0a 80789i bk15: 0a 80789i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 80789 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80789 
n_nop = 80789 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75946, Miss = 2094, Miss_rate = 0.028, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 12604, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27288, Miss = 2068, Miss_rate = 0.076, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 12643, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27151, Miss = 2114, Miss_rate = 0.078, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 12578, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 27310, Miss = 2082, Miss_rate = 0.076, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 12576, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 27234, Miss = 2018, Miss_rate = 0.074, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 12597, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 27034, Miss = 2297, Miss_rate = 0.085, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[11]: Access = 12683, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 27254, Miss = 2118, Miss_rate = 0.078, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[13]: Access = 12604, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 27121, Miss = 1979, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 12653, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 14643, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6884, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14805, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7047, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 14802, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6961, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 14888, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7033, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 14814, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6909, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 14850, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6949, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 14982, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6959, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 14866, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6979, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 17374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 8127, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 17248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 8166, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 17485, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 8087, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 17140, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 8036, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 17417, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 8158, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 17386, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 8044, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 17369, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 8048, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 17202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 8048, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 744982
L2_total_cache_misses = 16770
L2_total_cache_miss_rate = 0.0225
L2_total_cache_pending_hits = 88
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 412801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3884
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9258
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 315323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3338
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 425944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 319038
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=744982
icnt_total_pkts_simt_to_mem=744982
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 744982
Req_Network_cycles = 114057
Req_Network_injected_packets_per_cycle =       6.5317 
Req_Network_conflicts_per_cycle =      20.7800
Req_Network_conflicts_per_cycle_util =      27.6291
Req_Bank_Level_Parallism =       8.6845
Req_Network_in_buffer_full_per_cycle =       1.9624
Req_Network_in_buffer_avg_util =     158.9803
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1361

Reply_Network_injected_packets_num = 744982
Reply_Network_cycles = 114057
Reply_Network_injected_packets_per_cycle =        6.5317
Reply_Network_conflicts_per_cycle =        6.6706
Reply_Network_conflicts_per_cycle_util =       8.8503
Reply_Bank_Level_Parallism =       8.6660
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8411
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1633
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 6 sec (426 sec)
gpgpu_simulation_rate = 44985 (inst/sec)
gpgpu_simulation_rate = 267 (cycle/sec)
gpgpu_silicon_slowdown = 4494382x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 10 times
Processing time: 425384.312500 (ms)
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
