#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f465f0 .scope module, "test_bench" "test_bench" 2 3;
 .timescale 0 0;
v0000000000f8a8e0_0 .var "clk", 0 0;
v0000000000f8a980_0 .var "clr", 0 0;
v0000000000f8aa20_0 .var "in", 0 0;
v0000000000f8aac0_0 .net "out", 0 0, v00000000010cb850_0;  1 drivers
S_0000000000f46780 .scope module, "SR" "shiftreg_4bit" 2 8, 3 3 0, S_0000000000f465f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /OUTPUT 1 "E";
v00000000010c70b0_0 .net "A", 0 0, v0000000000f8aa20_0;  1 drivers
v0000000000f46910_0 .var "B", 0 0;
v00000000010cb710_0 .var "C", 0 0;
v00000000010cb7b0_0 .var "D", 0 0;
v00000000010cb850_0 .var "E", 0 0;
v00000000010cb8f0_0 .net "clear", 0 0, v0000000000f8a980_0;  1 drivers
v0000000000f8a840_0 .net "clk", 0 0, v0000000000f8a8e0_0;  1 drivers
E_0000000000f341e0/0 .event negedge, v0000000000f8a840_0;
E_0000000000f341e0/1 .event posedge, v0000000000f8a840_0;
E_0000000000f341e0 .event/or E_0000000000f341e0/0, E_0000000000f341e0/1;
    .scope S_0000000000f46780;
T_0 ;
    %wait E_0000000000f341e0;
    %load/vec4 v00000000010cb8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f46910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010cb710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010cb7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010cb850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010cb7b0_0;
    %assign/vec4 v00000000010cb850_0, 0;
    %load/vec4 v00000000010cb710_0;
    %assign/vec4 v00000000010cb7b0_0, 0;
    %load/vec4 v0000000000f46910_0;
    %assign/vec4 v00000000010cb710_0, 0;
    %load/vec4 v00000000010c70b0_0;
    %assign/vec4 v0000000000f46910_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f465f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f8a8e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f8a980_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f8a980_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000000000f465f0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000000000f8a8e0_0;
    %inv;
    %store/vec4 v0000000000f8a8e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f465f0;
T_3 ;
    %delay 2, 0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f8aa20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f8aa20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f8aa20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f8aa20_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0000000000f465f0;
T_4 ;
    %vpi_call 2 33 "$dumpfile", "test_shifter.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f465f0 {0 0 0};
    %delay 200, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_shiftreg_4bit.v";
    "shiftreg_4bit.v";
