INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/HW/co_design for 16x16/co_design for 16x16.srcs/sources_1/imports/HW/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/HW/co_design for 16x16/co_design for 16x16.srcs/sources_1/imports/HW/stage_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/HW/co_design for 16x16/co_design for 16x16.srcs/sources_1/imports/HW/switch_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/HW/co_design for 16x16/co_design for 16x16.srcs/sim_1/imports/HW/tb_codesign.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_codesign
WARNING: [VRFC 10-3824] variable 'skipped_line' must explicitly be declared as automatic or static [/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/HW/co_design for 16x16/co_design for 16x16.srcs/sim_1/imports/HW/tb_codesign.sv:15]
WARNING: [VRFC 10-3824] variable 'i' must explicitly be declared as automatic or static [/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/16X16_network/HW/co_design for 16x16/co_design for 16x16.srcs/sim_1/imports/HW/tb_codesign.sv:16]
