{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1502149654967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1502149654968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  8 07:47:34 2017 " "Processing started: Tue Aug  8 07:47:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1502149654968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1502149654968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Math -c Math " "Command: quartus_map --read_settings_files=on --write_settings_files=off Math -c Math" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1502149654968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1502149655550 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Qsys/cus_math.v " "Can't analyze file -- file Qsys/cus_math.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1502149662151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/nios_design.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/nios_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design " "Found entity 1: nios_design" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys/nios_design/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys/nios_design/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_irq_mapper " "Found entity 1: nios_design_irq_mapper" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_irq_mapper.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0 " "Found entity 1: nios_design_mm_interconnect_0" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_design_mm_interconnect_0_avalon_st_adapter" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662162 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_design_mm_interconnect_0_rsp_mux_002" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_design_mm_interconnect_0_rsp_mux_001" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_rsp_mux " "Found entity 1: nios_design_mm_interconnect_0_rsp_mux" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_design_mm_interconnect_0_rsp_demux_001" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_rsp_demux " "Found entity 1: nios_design_mm_interconnect_0_rsp_demux" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_design_mm_interconnect_0_cmd_mux_002" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_design_mm_interconnect_0_cmd_mux_001" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_cmd_mux " "Found entity 1: nios_design_mm_interconnect_0_cmd_mux" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_design_mm_interconnect_0_cmd_demux_002" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_design_mm_interconnect_0_cmd_demux_001" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_cmd_demux " "Found entity 1: nios_design_mm_interconnect_0_cmd_demux" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662172 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Qsys/nios_design/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Qsys/nios_design/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_design_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_design_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_design_mm_interconnect_0_router_005_default_decode" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662175 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_design_mm_interconnect_0_router_005 " "Found entity 2: nios_design_mm_interconnect_0_router_005" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_design_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_design_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_design_mm_interconnect_0_router_004_default_decode" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662176 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_design_mm_interconnect_0_router_004 " "Found entity 2: nios_design_mm_interconnect_0_router_004" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_design_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_design_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_design_mm_interconnect_0_router_003_default_decode" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662176 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_design_mm_interconnect_0_router_003 " "Found entity 2: nios_design_mm_interconnect_0_router_003" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_design_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_design_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_design_mm_interconnect_0_router_002_default_decode" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662177 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_design_mm_interconnect_0_router_002 " "Found entity 2: nios_design_mm_interconnect_0_router_002" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_design_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_design_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_design_mm_interconnect_0_router_001_default_decode" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662178 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_design_mm_interconnect_0_router_001 " "Found entity 2: nios_design_mm_interconnect_0_router_001" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_design_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_design_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_design_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1502149662179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_mm_interconnect_0_router_default_decode " "Found entity 1: nios_design_mm_interconnect_0_router_default_decode" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662179 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_design_mm_interconnect_0_router " "Found entity 2: nios_design_mm_interconnect_0_router" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_timer_0 " "Found entity 1: nios_design_timer_0" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_timer_0.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_sysid_qsys_0 " "Found entity 1: nios_design_sysid_qsys_0" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_sysid_qsys_0.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_pll_0 " "Found entity 1: nios_design_pll_0" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_onchip_memory2_0 " "Found entity 1: nios_design_onchip_memory2_0" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_nios2_gen2_0 " "Found entity 1: nios_design_nios2_gen2_0" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_nios2_gen2_0_cpu_mult_cell " "Found entity 1: nios_design_nios2_gen2_0_cpu_mult_cell" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_design_nios2_gen2_0_cpu_test_bench" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_design_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_design_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: nios_design_nios2_gen2_0_cpu_ic_data_module" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_design_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: nios_design_nios2_gen2_0_cpu_ic_tag_module" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_design_nios2_gen2_0_cpu_bht_module " "Found entity 3: nios_design_nios2_gen2_0_cpu_bht_module" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_design_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: nios_design_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_design_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: nios_design_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_design_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: nios_design_nios2_gen2_0_cpu_dc_tag_module" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_design_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: nios_design_nios2_gen2_0_cpu_dc_data_module" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_design_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: nios_design_nios2_gen2_0_cpu_dc_victim_module" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_design_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: nios_design_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_design_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: nios_design_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_design_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: nios_design_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_design_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: nios_design_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_design_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: nios_design_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_design_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: nios_design_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_design_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: nios_design_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_design_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: nios_design_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_design_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: nios_design_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_design_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: nios_design_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_design_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: nios_design_nios2_gen2_0_cpu_nios2_oci" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_design_nios2_gen2_0_cpu " "Found entity 27: nios_design_nios2_gen2_0_cpu" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_design_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_design_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qsys/nios_design/synthesis/submodules/custom_math.v 1 1 " "Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/custom_math.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_math " "Found entity 1: custom_math" {  } { { "Qsys/nios_design/synthesis/submodules/custom_math.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/custom_math.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Math.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Math.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Math " "Found entity 1: Math" {  } { { "Math.bdf" "" { Schematic "/home/chris/FPGA/Math/Math.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149662784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149662784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Math " "Elaborating entity \"Math\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1502149662871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design nios_design:inst " "Elaborating entity \"nios_design\" for hierarchy \"nios_design:inst\"" {  } { { "Math.bdf" "inst" { Schematic "/home/chris/FPGA/Math/Math.bdf" { { 168 536 760 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149662874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_math nios_design:inst\|custom_math:custom_math_0 " "Elaborating entity \"custom_math\" for hierarchy \"nios_design:inst\|custom_math:custom_math_0\"" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149662890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_design_nios2_gen2_0\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "nios2_gen2_0" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149662894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_design_nios2_gen2_0_cpu\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0.v" "cpu" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149662904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_test_bench nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_test_bench:the_nios_design_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_test_bench:the_nios_design_nios2_gen2_0_cpu_test_bench\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_test_bench" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 6121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_ic_data_module nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "nios_design_nios2_gen2_0_cpu_ic_data" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 7123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663252 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149663252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/chris/FPGA/Math/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149663287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149663287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_ic_tag_module nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "nios_design_nios2_gen2_0_cpu_ic_tag" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 7189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149663330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663331 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149663331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "/home/chris/FPGA/Math/db/altsyncram_rgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149663362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149663362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_bht_module nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_bht_module\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "nios_design_nios2_gen2_0_cpu_bht" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 7387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663384 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149663384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/chris/FPGA/Math/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149663414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149663414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_register_bank_a_module nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "nios_design_nios2_gen2_0_cpu_register_bank_a" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 8326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663432 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149663432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/chris/FPGA/Math/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149663467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149663467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_register_bank_b_module nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "nios_design_nios2_gen2_0_cpu_register_bank_b" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 8344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_mult_cell nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_mult_cell" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 8929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149663506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663507 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149663507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149663538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149663538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149663597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663600 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149663600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663618 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663626 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663649 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663701 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663758 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663780 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663786 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663794 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663804 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663822 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/chris/FPGA/Math/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149663825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_dc_tag_module nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "nios_design_nios2_gen2_0_cpu_dc_tag" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 9351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664151 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149664151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "/home/chris/FPGA/Math/db/altsyncram_3pi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149664180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149664180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_dc_data_module nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "nios_design_nios2_gen2_0_cpu_dc_data" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 9417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149664201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664202 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149664202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/chris/FPGA/Math/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149664238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149664238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_dc_victim_module nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "nios_design_nios2_gen2_0_cpu_dc_victim" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 9529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664270 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149664270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/chris/FPGA/Math/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149664304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149664304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 10308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_debug nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149664354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664354 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149664354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_break nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_itrace nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_td_mode nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_design_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_design_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_design_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_design_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "nios_design_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_fifo nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_pib nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_design_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_design_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_oci_im nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_im:the_nios_design_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_im:the_nios_design_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_avalon_reg nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_nios2_ocimem nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem\|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem\|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "nios_design_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem\|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem\|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem\|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem\|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2833 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149664509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem\|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem\|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664510 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 2833 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149664510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "/home/chris/FPGA/Math/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149664543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149664543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem\|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem\|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_debug_slave_wrapper nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_debug_slave_tck nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_design_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_nios2_gen2_0_cpu_debug_slave_sysclk nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_design_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_design_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149664591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664591 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149664591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664592 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_onchip_memory2_0 nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_design_onchip_memory2_0\" for hierarchy \"nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "onchip_memory2_0" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149664922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v" "the_altsyncram" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_design_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_design_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 50350 " "Parameter \"maximum_depth\" = \"50350\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 50350 " "Parameter \"numwords_a\" = \"50350\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665075 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149665075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpj1 " "Found entity 1: altsyncram_kpj1" {  } { { "db/altsyncram_kpj1.tdf" "" { Text "/home/chris/FPGA/Math/db/altsyncram_kpj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149665141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149665141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpj1 nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_kpj1:auto_generated " "Elaborating entity \"altsyncram_kpj1\" for hierarchy \"nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_kpj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149665141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "/home/chris/FPGA/Math/db/decode_cla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149666420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149666420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_kpj1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_kpj1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_kpj1.tdf" "decode3" { Text "/home/chris/FPGA/Math/db/altsyncram_kpj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "/home/chris/FPGA/Math/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149666453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149666453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_kpj1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"nios_design:inst\|nios_design_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_kpj1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_kpj1.tdf" "mux2" { Text "/home/chris/FPGA/Math/db/altsyncram_kpj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_pll_0 nios_design:inst\|nios_design_pll_0:pll_0 " "Elaborating entity \"nios_design_pll_0\" for hierarchy \"nios_design:inst\|nios_design_pll_0:pll_0\"" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "pll_0" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios_design:inst\|nios_design_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios_design:inst\|nios_design_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v" "altera_pll_i" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666516 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1502149666528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_design:inst\|nios_design_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios_design:inst\|nios_design_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_design:inst\|nios_design_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios_design:inst\|nios_design_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666532 ""}  } { { "Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v" "" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1502149666532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_sysid_qsys_0 nios_design:inst\|nios_design_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_design_sysid_qsys_0\" for hierarchy \"nios_design:inst\|nios_design_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "sysid_qsys_0" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_timer_0 nios_design:inst\|nios_design_timer_0:timer_0 " "Elaborating entity \"nios_design_timer_0\" for hierarchy \"nios_design:inst\|nios_design_timer_0:timer_0\"" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "timer_0" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_design_mm_interconnect_0\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "mm_interconnect_0" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:custom_math_0_avm_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:custom_math_0_avm_m0_translator\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "custom_math_0_avm_m0_translator" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:custom_math_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:custom_math_0_avs_s0_translator\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "custom_math_0_avs_s0_translator" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:custom_math_0_avm_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:custom_math_0_avm_m0_agent\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "custom_math_0_avm_m0_agent" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router:router " "Elaborating entity \"nios_design_mm_interconnect_0_router\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router:router\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "router" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router_default_decode nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router:router\|nios_design_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_design_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router:router\|nios_design_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router_001 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_design_mm_interconnect_0_router_001\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_001:router_001\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "router_001" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router_001_default_decode nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_001:router_001\|nios_design_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_design_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_001:router_001\|nios_design_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router_002 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_design_mm_interconnect_0_router_002\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_002:router_002\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "router_002" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router_002_default_decode nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_002:router_002\|nios_design_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_design_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_002:router_002\|nios_design_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router_003 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_design_mm_interconnect_0_router_003\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_003:router_003\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "router_003" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router_003_default_decode nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_003:router_003\|nios_design_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_design_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_003:router_003\|nios_design_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router_004 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_design_mm_interconnect_0_router_004\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_004:router_004\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "router_004" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router_004_default_decode nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_004:router_004\|nios_design_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_design_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_004:router_004\|nios_design_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router_005 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_design_mm_interconnect_0_router_005\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_005:router_005\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "router_005" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_router_005_default_decode nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_005:router_005\|nios_design_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_design_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_router_005:router_005\|nios_design_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_cmd_demux nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_design_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "cmd_demux" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_cmd_demux_001 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_design_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149666997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_cmd_demux_002 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"nios_design_mm_interconnect_0_cmd_demux_002\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_cmd_mux nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_design_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "cmd_mux" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_cmd_mux_001 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_design_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_cmd_mux_002 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_design_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_rsp_demux nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_design_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "rsp_demux" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_rsp_demux_001 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_design_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_rsp_mux nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_design_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "rsp_mux" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_rsp_mux_001 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_design_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_rsp_mux_002 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"nios_design_mm_interconnect_0_rsp_mux_002\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_avalon_st_adapter nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_design_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_design:inst\|nios_design_mm_interconnect_0:mm_interconnect_0\|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_design_irq_mapper nios_design:inst\|nios_design_irq_mapper:irq_mapper " "Elaborating entity \"nios_design_irq_mapper\" for hierarchy \"nios_design:inst\|nios_design_irq_mapper:irq_mapper\"" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "irq_mapper" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_design:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_design:inst\|altera_reset_controller:rst_controller\"" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "rst_controller" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Qsys/nios_design/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_design:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Qsys/nios_design/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1502149667140 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_design_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_design_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" "the_nios_design_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1502149668235 "|Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[31\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[31\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[31\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[30\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[30\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[30\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[29\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[29\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[29\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[28\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[28\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[28\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[27\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[27\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[27\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[26\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[26\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[26\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[25\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[25\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[25\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[24\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[24\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[24\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[23\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[23\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[23\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[22\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[22\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[22\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[21\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[21\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[21\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[20\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[20\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[20\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[19\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[19\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[19\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[18\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[18\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[18\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[17\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[17\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[17\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[16\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[16\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[16\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[15\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[15\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[15\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[14\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[14\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[14\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[13\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[13\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[13\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[12\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[12\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[12\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[11\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[11\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[11\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[10\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[10\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[10\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[9\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[9\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[9\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_design:inst\|custom_math_0_avm_m0_address\[8\] " "Net \"nios_design:inst\|custom_math_0_avm_m0_address\[8\]\" is missing source, defaulting to GND" {  } { { "Qsys/nios_design/synthesis/nios_design.v" "custom_math_0_avm_m0_address\[8\]" { Text "/home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1502149668320 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1502149668568 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.08.08.07:47:51 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl " "2017.08.08.07:47:51 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1502149671730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1502149672988 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1502149673090 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1502149673420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1502149673427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1502149673435 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1502149673458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1502149673462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1502149673462 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1502149674099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4b378a6e/alt_sld_fab.v" "" { Text "/home/chris/FPGA/Math/db/ip/sld4b378a6e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149674180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149674180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/chris/FPGA/Math/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149674197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149674197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/chris/FPGA/Math/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149674198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149674198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/chris/FPGA/Math/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149674203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149674203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/chris/FPGA/Math/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149674223 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/chris/FPGA/Math/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149674223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149674223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/chris/FPGA/Math/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1502149674230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1502149674230 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1502149676958 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149678928 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1502149680260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149680519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/FPGA/Math/output_files/Math.map.smsg " "Generated suppressed messages file /home/chris/FPGA/Math/output_files/Math.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1502149680775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1502149682797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1502149682797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3399 " "Implemented 3399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1502149683160 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1502149683160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2945 " "Implemented 2945 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1502149683160 ""} { "Info" "ICUT_CUT_TM_RAMS" "443 " "Implemented 443 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1502149683160 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1502149683160 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1502149683160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1502149683160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1303 " "Peak virtual memory: 1303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1502149683192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  8 07:48:03 2017 " "Processing ended: Tue Aug  8 07:48:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1502149683192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1502149683192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1502149683192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1502149683192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1502149685091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1502149685092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  8 07:48:04 2017 " "Processing started: Tue Aug  8 07:48:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1502149685092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1502149685092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Math -c Math " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Math -c Math" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1502149685092 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1502149685126 ""}
{ "Info" "0" "" "Project  = Math" {  } {  } 0 0 "Project  = Math" 0 0 "Fitter" 0 0 1502149685127 ""}
{ "Info" "0" "" "Revision = Math" {  } {  } 0 0 "Revision = Math" 0 0 "Fitter" 0 0 1502149685127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1502149685291 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Math 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Math\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1502149685319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1502149685340 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1502149685340 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK nios_design:inst\|nios_design_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"nios_design:inst\|nios_design_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1502149685421 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1502149685667 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1502149686230 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1502149689364 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios_design:inst\|nios_design_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2200 global CLKCTRL_G4 " "nios_design:inst\|nios_design_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2200 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1502149689433 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1502149689433 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502149689488 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1502149690378 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1502149690378 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1502149690378 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1502149690378 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1502149690378 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1502149690378 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1502149690378 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/nios_design/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys/nios_design/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1502149690405 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1502149690413 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1502149690432 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1502149690432 "|Math|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1502149690455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1502149690455 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1502149690463 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1502149690463 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1502149690463 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1502149690463 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1502149690463 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1502149690463 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1502149690463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1502149690573 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1502149690579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1502149690590 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1502149690601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1502149690629 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1502149690634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1502149690956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Packed 2 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1502149690963 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1502149690963 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1502149690963 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1502149690963 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502149691302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1502149692931 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1502149693527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502149696451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1502149698251 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1502149699651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502149699651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1502149701326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "/home/chris/FPGA/Math/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1502149706103 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1502149706103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502149713112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1502149713113 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1502149713113 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.44 " "Total time spent on timing analysis during the Fitter is 1.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1502149716063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1502149716271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1502149719341 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1502149719449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1502149722379 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1502149726553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2011 " "Peak virtual memory: 2011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1502149728283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  8 07:48:48 2017 " "Processing ended: Tue Aug  8 07:48:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1502149728283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1502149728283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1502149728283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1502149728283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1502149730222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1502149730223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  8 07:48:50 2017 " "Processing started: Tue Aug  8 07:48:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1502149730223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1502149730223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Math -c Math " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Math -c Math" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1502149730223 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1502149735326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1050 " "Peak virtual memory: 1050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1502149736106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  8 07:48:56 2017 " "Processing ended: Tue Aug  8 07:48:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1502149736106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1502149736106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1502149736106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1502149736106 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1502149736235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1502149738010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1502149738011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  8 07:48:57 2017 " "Processing started: Tue Aug  8 07:48:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1502149738011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1502149738011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Math -c Math " "Command: quartus_sta Math -c Math" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1502149738011 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1502149738055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1502149738702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1502149738724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1502149738724 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1502149739608 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739608 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739608 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1502149739608 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1502149739608 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/nios_design/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys/nios_design/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1502149739647 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1502149739655 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE clk_clk " "Register nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1502149739679 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1502149739679 "|Math|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1502149739688 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739720 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739737 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739737 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1502149739738 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1502149739745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.918 " "Worst-case setup slack is 11.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.918               0.000 altera_reserved_tck  " "   11.918               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149739757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149739759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.769 " "Worst-case recovery slack is 13.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.769               0.000 altera_reserved_tck  " "   13.769               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149739760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.439 " "Worst-case removal slack is 1.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.439               0.000 altera_reserved_tck  " "    1.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149739761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.540 " "Worst-case minimum pulse width slack is 15.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.540               0.000 altera_reserved_tck  " "   15.540               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149739762 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.181 ns " "Worst Case Available Settling Time: 62.181 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149739813 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1502149739816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1502149739864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1502149743619 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE clk_clk " "Register nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1502149743865 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1502149743865 "|Math|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743899 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743915 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.145 " "Worst-case setup slack is 12.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.145               0.000 altera_reserved_tck  " "   12.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149743922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 altera_reserved_tck  " "    0.135               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149743924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.952 " "Worst-case recovery slack is 13.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.952               0.000 altera_reserved_tck  " "   13.952               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149743925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.315 " "Worst-case removal slack is 1.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.315               0.000 altera_reserved_tck  " "    1.315               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149743927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.529 " "Worst-case minimum pulse width slack is 15.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.529               0.000 altera_reserved_tck  " "   15.529               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149743927 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.207 ns " "Worst Case Available Settling Time: 62.207 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149743955 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1502149743957 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1502149744120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1502149747952 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE clk_clk " "Register nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1502149748195 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1502149748195 "|Math|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748227 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748242 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.333 " "Worst-case setup slack is 14.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.333               0.000 altera_reserved_tck  " "   14.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149748245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 altera_reserved_tck  " "    0.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149748247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.421 " "Worst-case recovery slack is 15.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.421               0.000 altera_reserved_tck  " "   15.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149748249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.618 " "Worst-case removal slack is 0.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 altera_reserved_tck  " "    0.618               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149748250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.470 " "Worst-case minimum pulse width slack is 15.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.470               0.000 altera_reserved_tck  " "   15.470               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149748250 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.940 ns " "Worst Case Available Settling Time: 63.940 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748277 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1502149748279 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE clk_clk " "Register nios_design:inst\|nios_design_nios2_gen2_0:nios2_gen2_0\|nios_design_nios2_gen2_0_cpu:cpu\|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci\|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready~DUPLICATE is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1502149748729 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1502149748729 "|Math|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748761 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748776 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.703 " "Worst-case setup slack is 14.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.703               0.000 altera_reserved_tck  " "   14.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149748779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.006 " "Worst-case hold slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 altera_reserved_tck  " "    0.006               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149748781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.676 " "Worst-case recovery slack is 15.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.676               0.000 altera_reserved_tck  " "   15.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149748783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.541 " "Worst-case removal slack is 0.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 altera_reserved_tck  " "    0.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149748784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.452 " "Worst-case minimum pulse width slack is 15.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.452               0.000 altera_reserved_tck  " "   15.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1502149748785 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.115 ns " "Worst Case Available Settling Time: 64.115 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1502149748811 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1502149749653 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1502149749653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1358 " "Peak virtual memory: 1358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1502149749733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  8 07:49:09 2017 " "Processing ended: Tue Aug  8 07:49:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1502149749733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1502149749733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1502149749733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1502149749733 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus II Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1502149749921 ""}
