{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4216, "design__instance__area": 27335, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 48, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0029456994961947203, "power__switching__total": 0.002813977189362049, "power__leakage__total": 2.65679211963743e-08, "power__total": 0.0057597034610807896, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.201192, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.201192, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.326113, "timing__setup__ws__corner:nom_tt_025C_1v80": 11.613095, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.326113, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 15.141043, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 47, "design__max_fanout_violation__count": 48, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.132215, "clock__skew__worst_setup": -0.363169, "timing__hold__ws": 0.103774, "timing__setup__ws": 7.104894, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.103774, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 8.948257, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 285.625 296.345", "design__core__bbox": "5.52 10.88 279.68 282.88", "design__io": 106, "design__die__area": 84643.5, "design__core__area": 74571.5, "design__instance__count__stdcell": 4216, "design__instance__area__stdcell": 27335, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.36656, "design__instance__utilization__stdcell": 0.36656, "floorplan__design__io": 104, "design__io__hpwl": 11464290, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 91658.7, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 132, "antenna__violating__nets": 6, "antenna__violating__pins": 7, "route__antenna_violation__count": 6, "route__net": 3206, "route__net__special": 2, "route__drc_errors__iter:1": 3047, "route__wirelength__iter:1": 103263, "route__drc_errors__iter:2": 1854, "route__wirelength__iter:2": 102019, "route__drc_errors__iter:3": 1761, "route__wirelength__iter:3": 101921, "route__drc_errors__iter:4": 494, "route__wirelength__iter:4": 101865, "route__drc_errors__iter:5": 36, "route__wirelength__iter:5": 101882, "route__drc_errors__iter:6": 4, "route__wirelength__iter:6": 101886, "route__drc_errors__iter:7": 2, "route__wirelength__iter:7": 101885, "route__drc_errors__iter:8": 2, "route__wirelength__iter:8": 101885, "route__drc_errors__iter:9": 2, "route__wirelength__iter:9": 101885, "route__drc_errors__iter:10": 2, "route__wirelength__iter:10": 101885, "route__drc_errors__iter:11": 1, "route__wirelength__iter:11": 101885, "route__drc_errors__iter:12": 1, "route__wirelength__iter:12": 101885, "route__drc_errors__iter:13": 1, "route__wirelength__iter:13": 101885, "route__drc_errors__iter:14": 0, "route__wirelength__iter:14": 101899, "route__drc_errors": 0, "route__wirelength": 101899, "route__vias": 23298, "route__vias__singlecut": 23298, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 453.05, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 30, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 48, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.34948, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.34948, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.90731, "timing__setup__ws__corner:nom_ss_100C_1v60": 7.381755, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.90731, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.234297, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 48, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.13698, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.13698, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.105148, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.279548, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.105148, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 16.876297, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 48, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.194465, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.194465, "timing__hold__ws__corner:min_tt_025C_1v80": 0.321616, "timing__setup__ws__corner:min_tt_025C_1v80": 11.782416, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.321616, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 15.292935, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 21, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 48, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.338277, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.338277, "timing__hold__ws__corner:min_ss_100C_1v60": 0.900574, "timing__setup__ws__corner:min_ss_100C_1v60": 7.701289, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.900574, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.521991, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 48, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.132215, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.132215, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.103774, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.385242, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.103774, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 16.976244, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 48, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.209586, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.209586, "timing__hold__ws__corner:max_tt_025C_1v80": 0.331367, "timing__setup__ws__corner:max_tt_025C_1v80": 11.468305, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.331367, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 14.992929, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 47, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 48, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.363169, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.363169, "timing__hold__ws__corner:max_ss_100C_1v60": 0.916306, "timing__setup__ws__corner:max_ss_100C_1v60": 7.104894, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.916306, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 8.948257, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 48, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.142929, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.142929, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.106381, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.187404, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.106381, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 16.778135, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79816, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000281776, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00184389, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00155581, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000273365, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00155581, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000282, "ir__drop__worst": 0.00184, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}