% Digital Logic Report Template
% Created: 2020-01-10, John Miller

%==========================================================
%=========== Document Setup  ==============================

% Formatting defined by class file
\documentclass[11pt]{article}

% ---- Document formatting ----
\usepackage[margin=1in]{geometry}	% Narrower margins
\usepackage{booktabs}				% Nice formatting of tables
\usepackage{graphicx}				% Ability to include graphics

%\setlength\parindent{0pt}	% Do not indent first line of paragraphs 
\usepackage[parfill]{parskip}		% Line space b/w paragraphs
%	parfill option prevents last line of pgrph from being fully justified

% Parskip package adds too much space around titles, fix with this
\RequirePackage{titlesec}
\titlespacing\section{0pt}{8pt plus 4pt minus 2pt}{3pt plus 2pt minus 2pt}
\titlespacing\subsection{0pt}{4pt plus 4pt minus 2pt}{-2pt plus 2pt minus 2pt}
\titlespacing\subsubsection{0pt}{2pt plus 4pt minus 2pt}{-6pt plus 2pt minus 2pt}

% ---- Hyperlinks ----
\usepackage[colorlinks=true,urlcolor=blue]{hyperref}	% For URL's. Automatically links internal references.

% ---- Code listings ----
\usepackage{listings} 					% Nice code layout and inclusion
\usepackage[usenames,dvipsnames]{xcolor}	% Colors (needs to be defined before using colors)

% Define custom colors for listings
\definecolor{listinggray}{gray}{0.98}		% Listings background color
\definecolor{rulegray}{gray}{0.7}			% Listings rule/frame color

% Style for Verilog
\lstdefinestyle{Verilog}{
	language=Verilog,					% Verilog
	backgroundcolor=\color{listinggray},	% light gray background
	rulecolor=\color{blue}, 			% blue frame lines
	frame=tb,							% lines above & below
	linewidth=\columnwidth, 			% set line width
	basicstyle=\small\ttfamily,	% basic font style that is used for the code	
	breaklines=true, 					% allow breaking across columns/pages
	tabsize=3,							% set tab size
	commentstyle=\color{gray},	% comments in italic 
	stringstyle=\upshape,				% strings are printed in normal font
	showspaces=false,					% don't underscore spaces
}

% How to use: \Verilog[listing_options]{file}
\newcommand{\Verilog}[2][]{%
	\lstinputlisting[style=Verilog,#1]{#2}
}




%======================================================
%=========== Body  ====================================
\begin{document}

\title{ELC 2137 Lab 10: 7 Segment TDM}
\author{Spencer Stinson}

\maketitle

\section*{Summary}

In this lab, we used our knowledge and code from previous labs to create a calculator using our board. This lab helped us to understand how to do conversions in verilog better with the show2c module, how to use the design specs, such as the timing of the light that we used in the Ncount, which we found the value to be 20 to get an accurate reading, and lastly it taught us how to combine these to get an accurate calculator as our final result. 
\section*{Q\&A}
There were no questions for this lab. 

\section*{Results}

In this section, put your simulation waveforms, results tables, pictures of hardware, and any other required items.
\begin{center}
	\includegraphics[width=\textwidth]{test1}
\end{center}
\begin{center}
	\includegraphics[width=\textwidth]{show2ctest.png}
\end{center}
\begin{figure}
	\includegraphics[width=\textwidth]{posnum.png}
	\caption{15 + 3 = 18 displayed on basys board}
	\label{fig: ah}
\end{figure}
\begin{figure}
	\includegraphics[width=\textwidth]{negnum.png}
	\caption{1 - 7 = -6 displayed on basys board}
	\label{fig: crap}
\end{figure}
\pagebreak

\section*{Code}

\Verilog[caption= Ncount module]{C:/Users/Spencer_stinson1/Documents/GitHub/Lab10/Lab_10/Lab_10.srcs/sources_1/new/Ncount.sv}
\Verilog[caption= Show 2's compliment module]{C:/Users/Spencer_stinson1/Documents/GitHub/Lab10/Lab_10/Lab_10.srcs/sources_1/new/show2c.sv}
\Verilog[caption=wrapper testing 
 module]{C:/Users/Spencer_stinson1/Documents/GitHub/Lab10/Lab_10/Lab_10.srcs/sources_1/new/wrapper.sv}
\Verilog[caption= calculator final module]{C:/Users/Spencer_stinson1/Documents/GitHub/Lab10/Lab_10/Lab_10.srcs/sources_1/new/calc.sv}

\Verilog[caption= Ncount test bench module]{C:/Users/Spencer_stinson1/Documents/GitHub/Lab10/Lab_10/Lab_10.srcs/sim_1/new/Ncount_testbench.sv}
\Verilog[caption= show2c test bench  module]{C:/Users/Spencer_stinson1/Documents/GitHub/Lab10/Lab_10/Lab_10.srcs/sim_1/new/show2c_testbench.sv}


\end{document}
