// Seed: 3000071621
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_5,
      id_1,
      id_7
  );
  inout wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6[-1'b0] = -1'h0;
  assign id_6[1] = -1;
  wire  id_9;
  logic id_10;
  parameter [1 : 1] id_11 = 1;
  wire id_12;
endmodule
