INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/sv_projects/K2/Counter/Counter/Counter.srcs/sim_1/new/tb_Counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Counter
