<module name="DSP2_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_DSP2_PWRSTCTRL" acronym="PM_DSP2_PWRSTCTRL" offset="0x0" width="32" description="This register controls the DSP power state to reach upon a domain sleep transition">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_EDMA_ONSTATE" width="2" begin="21" end="20" resetval="0x3" description="DSP_EDMA state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="MEM_ON" token="DSP2_EDMA_ONSTATE_3" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="DSP2_L2_ONSTATE" width="2" begin="19" end="18" resetval="0x3" description="DSP_L2 state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="MEM_ON" token="DSP2_L2_ONSTATE_3" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="DSP2_L1_ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="DSP_L1 state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="MEM_ON" token="DSP2_L1_ONSTATE_3" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOWPOWERSTATECHANGE" width="1" begin="4" end="4" resetval="0x0" description="Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain." range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="LOWPOWERSTATECHANGE_0" description="Do not request a low power state change."/>
      <bitenum value="1" id="EN" token="LOWPOWERSTATECHANGE_1" description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="POWERSTATE_0" description="OFF"/>
      <bitenum value="1" id="RET" token="POWERSTATE_1" description="RESERVED"/>
      <bitenum value="2" id="INACT" token="POWERSTATE_2" description="INACTIVE state"/>
      <bitenum value="3" id="ON" token="POWERSTATE_3" description="ON State"/>
    </bitfield>
  </register>
  <register id="PM_DSP2_PWRSTST" acronym="PM_DSP2_PWRSTST" offset="0x4" width="32" description="This register provides a status on the DSP domain current power state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered. Set to 0x3 upon write of the same only. This register is intended for debug purpose only." range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="LASTPOWERSTATEENTERED_0" description="Power domain was previously OFF"/>
      <bitenum value="1" id="RET" token="LASTPOWERSTATEENTERED_1" description="Power domain was previously in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="LASTPOWERSTATEENTERED_2" description="Power domain was previously ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="LASTPOWERSTATEENTERED_3" description="Power domain was previously ON-ACTIVE"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0x0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" id="NO" token="INTRANSITION_0" description="No on-going transition on power domain"/>
      <bitenum value="1" id="ONGOING" token="INTRANSITION_1" description="Power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="19" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_EDMA_STATEST" width="2" begin="9" end="8" resetval="0x3" description="RSERVED" range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="DSP2_EDMA_STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" id="MEM_RET" token="DSP2_EDMA_STATEST_1" description="Memory is RETENTION"/>
      <bitenum value="2" id="RESERVED" token="DSP2_EDMA_STATEST_2" description="Reserved"/>
      <bitenum value="3" id="MEM_ON" token="DSP2_EDMA_STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="DSP2_L2_STATEST" width="2" begin="7" end="6" resetval="0x3" description="DSP_L2 memory state status" range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="DSP2_L2_STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" id="MEM_RET" token="DSP2_L2_STATEST_1" description="RESERVED"/>
      <bitenum value="2" id="RESERVED" token="DSP2_L2_STATEST_2" description="Reserved"/>
      <bitenum value="3" id="MEM_ON" token="DSP2_L2_STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="DSP2_L1_STATEST" width="2" begin="5" end="4" resetval="0x3" description="DSP_L1 memory state status" range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="DSP2_L1_STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" id="MEM_RET" token="DSP2_L1_STATEST_1" description="RESERVED"/>
      <bitenum value="2" id="RESERVED" token="DSP2_L1_STATEST_2" description="Reserved"/>
      <bitenum value="3" id="MEM_ON" token="DSP2_L1_STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="0x1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LOGICSTATEST_0" description="Logic in domain is OFF"/>
      <bitenum value="1" id="ON" token="LOGICSTATEST_1" description="Logic in domain is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="POWERSTATEST_0" description="Power domain is OFF"/>
      <bitenum value="1" id="RET" token="POWERSTATEST_1" description="Power domain is in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="POWERSTATEST_2" description="Power domain is ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="POWERSTATEST_3" description="Power domain is ON-ACTIVE"/>
    </bitfield>
  </register>
  <register id="RM_DSP2_RSTCTRL" acronym="RM_DSP2_RSTCTRL" offset="0x10" width="32" description="This register controls the release of the DSP sub-system resets.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RST_DSP2" width="1" begin="1" end="1" resetval="0x1" description="DSP SW reset control" range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_DSP2_0" description="Reset is cleared for the MMU, cache and slave interface"/>
      <bitenum value="1" id="ASSERT" token="RST_DSP2_1" description="Reset is asserted for the MMU, cache and slave interface"/>
    </bitfield>
    <bitfield id="RST_DSP2_LRST" width="1" begin="0" end="0" resetval="0x1" description="DSP Local reset control" range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_DSP2_LRST_0" description="Reset is cleared for the DSP - DSP"/>
      <bitenum value="1" id="ASSERT" token="RST_DSP2_LRST_1" description="Reset is asserted for the DSP - DSP"/>
    </bitfield>
  </register>
  <register id="RM_DSP2_RSTST" acronym="RM_DSP2_RSTST" offset="0x14" width="32" description="This register logs the different reset sources of the DSP domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RST_DSP2_EMU_REQ" width="1" begin="3" end="3" resetval="0x0" description="DSP processor has been reset due to DSP emulation reset request driven from DSP-SS" range="" rwaccess="RW">
      <bitenum value="0" id="RESET_NO" token="RST_DSP2_EMU_REQ_0" description="No emulation reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_DSP2_EMU_REQ_1" description="DSP DSP has been reset upon emulation reset request"/>
    </bitfield>
    <bitfield id="RST_DSP2_EMU" width="1" begin="2" end="2" resetval="0x0" description="DSP domain has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module" range="" rwaccess="RW">
      <bitenum value="0" id="RESET_NO" token="RST_DSP2_EMU_0" description="No emulation reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_DSP2_EMU_1" description="DSP has been reset upon emulation reset"/>
    </bitfield>
    <bitfield id="RST_DSP2" width="1" begin="1" end="1" resetval="0x0" description="DSP SW reset status" range="" rwaccess="RW">
      <bitenum value="0" id="RESET_NO" token="RST_DSP2_0" description="No SW reset occurred"/>
      <bitenum value="1" id="RESET_YES" token="RST_DSP2_1" description="MMU, cache and slave interface has been reset upon SW reset"/>
    </bitfield>
    <bitfield id="RST_DSP2_LRST" width="1" begin="0" end="0" resetval="0x0" description="DSP Local SW reset" range="" rwaccess="RW">
      <bitenum value="0" id="RESET_NO" token="RST_DSP2_LRST_0" description="No SW reset occurred"/>
      <bitenum value="1" id="RESET_YES" token="RST_DSP2_LRST_1" description="DSP has been reset upon SW reset"/>
    </bitfield>
  </register>
  <register id="RM_DSP2_DSP2_CONTEXT" acronym="RM_DSP2_DSP2_CONTEXT" offset="0x24" width="32" description="This register contains dedicated DSP context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_DSP_EDMA" width="1" begin="10" end="10" resetval="0x1" description="Specify if memory-based context in DSP_EDMA memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_DSP_EDMA_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_DSP_EDMA_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTMEM_DSP_L2" width="1" begin="9" end="9" resetval="0x1" description="Specify if memory-based context in DSP_L2 memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_DSP_L2_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_DSP_L2_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTMEM_DSP_L1" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in DSP_L1 memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_DSP_L1_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_DSP_L1_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of DSP_SYS_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
</module>
