{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661423066321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661423066322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 25 15:54:26 2022 " "Processing started: Thu Aug 25 15:54:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661423066322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661423066322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Expt_2 -c Expt_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Expt_2 -c Expt_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661423066322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661423066642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661423066642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/DUT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073115 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/DUT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661423073115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073117 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661423073117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Gates.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661423073119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Sub-Struct " "Found design unit 1: Add_Sub-Struct" {  } { { "Add_sub_4bit.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Add_sub_4bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073121 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub " "Found entity 1: Add_Sub" {  } { { "Add_sub_4bit.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Add_sub_4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661423073121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER-Struct " "Found design unit 1: FULL_ADDER-Struct" {  } { { "Full_adder.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Full_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073123 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "Full_adder.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661423073123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_adder-Struct " "Found design unit 1: BCD_adder-Struct" {  } { { "BCD_adder.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/BCD_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073125 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_adder " "Found entity 1: BCD_adder" {  } { { "BCD_adder.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/BCD_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661423073125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661423073125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661423073151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_adder BCD_adder:add_instance " "Elaborating entity \"BCD_adder\" for hierarchy \"BCD_adder:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/DUT.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661423073157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X3 BCD_adder.vhd(11) " "Verilog HDL or VHDL warning at BCD_adder.vhd(11): object \"X3\" assigned a value but never read" {  } { { "BCD_adder.vhd" "" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/BCD_adder.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1661423073157 "|DUT|BCD_adder:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub BCD_adder:add_instance\|Add_Sub:Add_Sub_1 " "Elaborating entity \"Add_Sub\" for hierarchy \"BCD_adder:add_instance\|Add_Sub:Add_Sub_1\"" {  } { { "BCD_adder.vhd" "Add_Sub_1" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/BCD_adder.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661423073158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 BCD_adder:add_instance\|Add_Sub:Add_Sub_1\|XOR_2:XOR1 " "Elaborating entity \"XOR_2\" for hierarchy \"BCD_adder:add_instance\|Add_Sub:Add_Sub_1\|XOR_2:XOR1\"" {  } { { "Add_sub_4bit.vhd" "XOR1" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Add_sub_4bit.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661423073159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER BCD_adder:add_instance\|Add_Sub:Add_Sub_1\|FULL_ADDER:Full_Adder1 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"BCD_adder:add_instance\|Add_Sub:Add_Sub_1\|FULL_ADDER:Full_Adder1\"" {  } { { "Add_sub_4bit.vhd" "Full_Adder1" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Add_sub_4bit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661423073161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_2 BCD_adder:add_instance\|Add_Sub:Add_Sub_1\|FULL_ADDER:Full_Adder1\|NAND_2:NAND1 " "Elaborating entity \"NAND_2\" for hierarchy \"BCD_adder:add_instance\|Add_Sub:Add_Sub_1\|FULL_ADDER:Full_Adder1\|NAND_2:NAND1\"" {  } { { "Full_adder.vhd" "NAND1" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/Full_adder.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661423073161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 BCD_adder:add_instance\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"BCD_adder:add_instance\|OR_2:OR1\"" {  } { { "BCD_adder.vhd" "OR1" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/BCD_adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661423073170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 BCD_adder:add_instance\|AND_2:ANDX " "Elaborating entity \"AND_2\" for hierarchy \"BCD_adder:add_instance\|AND_2:ANDX\"" {  } { { "BCD_adder.vhd" "ANDX" { Text "C:/IIT/EE/Labs/Lab_4/Expt_2/BCD_adder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661423073171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661423073506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661423073777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661423073777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661423073806 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661423073806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661423073806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661423073806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661423073817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 25 15:54:33 2022 " "Processing ended: Thu Aug 25 15:54:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661423073817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661423073817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661423073817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661423073817 ""}
