Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Apr  8 08:50:41 2022
| Host         : insa-11272 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_methodology -file Compteur_methodology_drc_routed.rpt -pb Compteur_methodology_drc_routed.pb -rpx Compteur_methodology_drc_routed.rpx
| Design       : Compteur
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 36
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 36         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Din[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Din[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Din[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Din[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Din[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Din[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Din[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Din[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Din[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Din[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Din[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on Din[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on Din[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on Din[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on Din[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on Din[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ENABLE relative to clock(s) CLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on LOAD relative to clock(s) CLK
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on RESET relative to clock(s) CLK
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on SENS relative to clock(s) CLK
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Dout[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on Dout[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on Dout[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on Dout[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on Dout[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on Dout[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on Dout[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on Dout[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on Dout[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on Dout[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on Dout[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on Dout[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on Dout[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on Dout[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on Dout[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on Dout[9] relative to clock(s) CLK
Related violations: <none>


