Release 11.1 - par L.33 (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Sat Nov 14 15:12:09 2009

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   clk1_IBUF
   flash_sts_IBUF
   mem_wait_IBUF
   ps2_data_IBUF
   serial_in_IBUF


