ARM GAS  /tmp/cc5oW8dZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"usart.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../Shared/src/usart.c"
  20              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_EnableIRQ:
  27              	.LFB95:
  28              		.file 2 "../Shared/Libraries/CMSIS/Include/core_cm4.h"
   1:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @version  V2.10
   5:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @date     19. July 2011
   6:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *
   7:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @note
   8:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *
  10:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  11:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *
  15:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  16:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *
  22:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  23:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  24:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
  26:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  27:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  28:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
  29:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
  30:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc5oW8dZ.s 			page 2


  31:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  34:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  35:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  37:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   It consists of:
  39:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  40:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M Core Register Definitions
  41:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M functions
  42:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M instructions
  43:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M SIMD instructions
  44:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  45:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   access to the Cortex-M Core
  47:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
  48:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  49:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   
  52:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  55:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    
  58:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:../Shared/Libraries/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  61:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
  62:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  63:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  64:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  65:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  66:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  67:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - CMSIS version number
  70:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core
  71:../Shared/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core Revision Number
  72:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
  73:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
  74:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  75:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  76:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  80:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  82:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  83:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  84:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  87:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
ARM GAS  /tmp/cc5oW8dZ.s 			page 3


  88:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  91:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  92:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  95:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
  96:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
  99:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 100:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 101:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 103:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 106:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #else
 107:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 109:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 110:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #else
 111:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 112:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 113:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 114:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 115:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 116:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 118:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #else
 119:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 121:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 122:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #else
 123:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 124:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 125:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 126:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 127:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 130:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #else
 131:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:../Shared/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 133:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 134:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #else
 135:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 136:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 137:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 138:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 139:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 141:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 142:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 143:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
ARM GAS  /tmp/cc5oW8dZ.s 			page 4


 145:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 148:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 150:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 152:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 155:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 156:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 158:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 159:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 161:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 162:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 163:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 164:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 166:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 167:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 168:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 169:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 171:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 172:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 176:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 177:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 181:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 182:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 183:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 185:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #else
 187:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 189:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 192:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 194:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 195:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 196:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 197:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 198:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 199:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Core Register contain:
 201:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register
ARM GAS  /tmp/cc5oW8dZ.s 			page 5


 202:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 203:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 204:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 205:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 206:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 207:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 208:../Shared/Libraries/CMSIS/Include/core_cm4.h **** */
 209:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 210:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 214:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 215:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 216:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 218:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 219:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 220:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   struct
 221:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   {
 222:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #else
 225:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 229:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } APSR_Type;
 237:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 238:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 239:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 241:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 242:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 243:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   struct
 244:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   {
 245:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 250:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 251:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 252:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 254:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 255:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 256:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   struct
 257:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   {
 258:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
ARM GAS  /tmp/cc5oW8dZ.s 			page 6


 259:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #else
 262:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 266:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 276:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 277:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 278:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 280:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 281:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 282:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   struct
 283:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   {
 284:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 291:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 292:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 294:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 295:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 299:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 300:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 301:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 303:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 304:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 305:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 307:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 309:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 311:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[24];
 313:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 315:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
ARM GAS  /tmp/cc5oW8dZ.s 			page 7


 316:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 317:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 319:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 320:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 324:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 326:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 327:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 331:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 332:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 333:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 335:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 336:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 337:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 357:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } SCB_Type;
 359:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 360:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 361:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 364:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 367:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 370:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc5oW8dZ.s 			page 8


 373:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 376:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 380:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 383:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 386:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 389:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 392:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 395:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 398:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 401:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 404:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 407:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 411:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 415:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 418:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 421:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 424:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 427:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc5oW8dZ.s 			page 9


 430:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 433:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 434:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 437:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 440:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 443:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 447:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 450:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 453:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 456:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 459:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 462:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 466:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 469:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 472:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 475:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 478:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 481:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 484:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc5oW8dZ.s 			page 10


 487:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 490:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 493:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 496:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 499:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 502:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 505:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 509:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 512:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 515:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 519:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 522:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 525:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 529:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 532:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 535:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 538:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 541:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 543:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc5oW8dZ.s 			page 11


 544:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 548:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 549:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 550:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 552:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 553:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 554:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 555:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 558:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 559:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 563:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 567:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 570:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 573:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 576:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 579:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 581:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 582:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 586:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 587:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 588:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 590:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 591:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 592:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 597:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 598:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
ARM GAS  /tmp/cc5oW8dZ.s 			page 12


 601:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 602:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 605:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 608:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 611:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 612:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 615:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 616:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 619:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 623:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 626:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 629:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 631:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 632:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 636:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 637:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 638:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 640:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 641:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 642:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __O  union
 643:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   {
 644:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 649:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 651:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 653:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } ITM_Type;
 655:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 656:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
ARM GAS  /tmp/cc5oW8dZ.s 			page 13


 658:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 660:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 664:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 667:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 670:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 673:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 676:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 679:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 682:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 685:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 688:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 690:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 691:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 696:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 697:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 698:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 700:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 701:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 702:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } MPU_Type;
 714:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc5oW8dZ.s 			page 14


 715:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Type Register */
 716:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 719:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 722:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 725:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Control Register */
 726:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 729:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 732:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 735:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register */
 736:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 739:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register */
 740:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 743:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 746:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 749:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 753:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 756:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 759:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 762:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 764:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 765:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 766:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 771:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/cc5oW8dZ.s 			page 15


 772:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 773:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 775:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 776:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 777:../Shared/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 778:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } FPU_Type;
 784:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 785:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register */
 786:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 789:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 792:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 795:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 798:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 801:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 804:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 807:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 810:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 813:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register */
 814:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 817:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 821:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 824:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 827:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
ARM GAS  /tmp/cc5oW8dZ.s 			page 16


 829:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 830:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
 831:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 834:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 837:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 840:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 843:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 846:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 849:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 852:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 855:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
 856:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 859:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 862:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 865:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 868:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 870:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 871:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 872:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 876:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 877:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 878:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 880:../Shared/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 881:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
 882:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
ARM GAS  /tmp/cc5oW8dZ.s 			page 17


 886:../Shared/Libraries/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
 887:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 888:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
 889:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 892:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 895:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 898:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 901:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 904:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 907:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 910:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 913:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 916:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 919:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 922:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 925:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register */
 926:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 929:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 932:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 936:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 939:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 942:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
ARM GAS  /tmp/cc5oW8dZ.s 			page 18


 943:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 945:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 948:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 951:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 954:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 957:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 960:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 963:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 966:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 969:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 972:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 974:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 975:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
 977:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
 978:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 979:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 987:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 994:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
 998:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
 999:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
ARM GAS  /tmp/cc5oW8dZ.s 			page 19


1000:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:../Shared/Libraries/CMSIS/Include/core_cm4.h **** #endif
1003:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1004:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*@} */
1005:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1006:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1007:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1008:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1009:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1010:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1011:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1013:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1014:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1015:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1016:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1017:../Shared/Libraries/CMSIS/Include/core_cm4.h **** */
1018:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1019:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1020:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1021:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   @{
1025:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1026:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1027:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1028:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1029:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Only values from 0..7 are used.
1032:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1033:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1035:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1037:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1039:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1040:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1041:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1042:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1043:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1044:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:../Shared/Libraries/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:../Shared/Libraries/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1047:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1048:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1049:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1050:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1051:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1052:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1053:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
1054:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1055:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1056:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \return                Priority grouping field
ARM GAS  /tmp/cc5oW8dZ.s 			page 20


1057:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1058:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1059:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
1060:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1061:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
1062:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1063:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1064:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1065:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1066:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
1067:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1068:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1069:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to enable
1070:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1071:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1072:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
  29              		.loc 2 1072 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 0346     		mov	r3, r0
  45 0008 FB71     		strb	r3, [r7, #7]
1073:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1074:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
  46              		.loc 2 1074 91
  47 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  48 000c 03F01F03 		and	r3, r3, #31
  49              		.loc 2 1074 61
  50 0010 0122     		movs	r2, #1
  51 0012 02FA03F1 		lsl	r1, r2, r3
  52              		.loc 2 1074 7
  53 0016 064A     		ldr	r2, .L2
  54              		.loc 2 1074 14
  55 0018 97F90730 		ldrsb	r3, [r7, #7]
  56              		.loc 2 1074 40
  57 001c 5B09     		lsrs	r3, r3, #5
  58              		.loc 2 1074 46
  59 001e 42F82310 		str	r1, [r2, r3, lsl #2]
1075:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
  60              		.loc 2 1075 1
  61 0022 00BF     		nop
  62 0024 0C37     		adds	r7, r7, #12
  63              	.LCFI3:
  64              		.cfi_def_cfa_offset 4
  65 0026 BD46     		mov	sp, r7
  66              	.LCFI4:
ARM GAS  /tmp/cc5oW8dZ.s 			page 21


  67              		.cfi_def_cfa_register 13
  68              		@ sp needed
  69 0028 5DF8047B 		ldr	r7, [sp], #4
  70              	.LCFI5:
  71              		.cfi_restore 7
  72              		.cfi_def_cfa_offset 0
  73 002c 7047     		bx	lr
  74              	.L3:
  75 002e 00BF     		.align	2
  76              	.L2:
  77 0030 00E100E0 		.word	-536813312
  78              		.cfi_endproc
  79              	.LFE95:
  81              		.section	.text.NVIC_DisableIRQ,"ax",%progbits
  82              		.align	1
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  87              	NVIC_DisableIRQ:
  88              	.LFB96:
1076:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1077:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1078:../Shared/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1079:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1080:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
1081:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1082:../Shared/Libraries/CMSIS/Include/core_cm4.h **** 
1083:../Shared/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to disable
1084:../Shared/Libraries/CMSIS/Include/core_cm4.h ****  */
1085:../Shared/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1086:../Shared/Libraries/CMSIS/Include/core_cm4.h **** {
  89              		.loc 2 1086 1
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 1, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94 0000 80B4     		push	{r7}
  95              	.LCFI6:
  96              		.cfi_def_cfa_offset 4
  97              		.cfi_offset 7, -4
  98 0002 83B0     		sub	sp, sp, #12
  99              	.LCFI7:
 100              		.cfi_def_cfa_offset 16
 101 0004 00AF     		add	r7, sp, #0
 102              	.LCFI8:
 103              		.cfi_def_cfa_register 7
 104 0006 0346     		mov	r3, r0
 105 0008 FB71     		strb	r3, [r7, #7]
1087:../Shared/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 106              		.loc 2 1087 65
 107 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 108 000c 03F01F03 		and	r3, r3, #31
 109              		.loc 2 1087 44
 110 0010 0122     		movs	r2, #1
 111 0012 02FA03F1 		lsl	r1, r2, r3
 112              		.loc 2 1087 7
 113 0016 064A     		ldr	r2, .L5
ARM GAS  /tmp/cc5oW8dZ.s 			page 22


 114              		.loc 2 1087 15
 115 0018 97F90730 		ldrsb	r3, [r7, #7]
 116              		.loc 2 1087 32
 117 001c 5B09     		lsrs	r3, r3, #5
 118              		.loc 2 1087 39
 119 001e 2033     		adds	r3, r3, #32
 120 0020 42F82310 		str	r1, [r2, r3, lsl #2]
1088:../Shared/Libraries/CMSIS/Include/core_cm4.h **** }
 121              		.loc 2 1088 1
 122 0024 00BF     		nop
 123 0026 0C37     		adds	r7, r7, #12
 124              	.LCFI9:
 125              		.cfi_def_cfa_offset 4
 126 0028 BD46     		mov	sp, r7
 127              	.LCFI10:
 128              		.cfi_def_cfa_register 13
 129              		@ sp needed
 130 002a 5DF8047B 		ldr	r7, [sp], #4
 131              	.LCFI11:
 132              		.cfi_restore 7
 133              		.cfi_def_cfa_offset 0
 134 002e 7047     		bx	lr
 135              	.L6:
 136              		.align	2
 137              	.L5:
 138 0030 00E100E0 		.word	-536813312
 139              		.cfi_endproc
 140              	.LFE96:
 142              		.section	.text.VirtualCOMPort_Setup,"ax",%progbits
 143              		.align	1
 144              		.global	VirtualCOMPort_Setup
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 149              	VirtualCOMPort_Setup:
 150              	.LFB113:
   1:../Shared/src/usart.c **** #include "usart.h"
   2:../Shared/src/usart.c **** #include "ring_buffer.h"
   3:../Shared/src/usart.c **** 
   4:../Shared/src/usart.c **** extern uint8_t dataBuffer[RING_BUFFER_SIZE];
   5:../Shared/src/usart.c **** extern ringBuffer_t ringBuffer;
   6:../Shared/src/usart.c **** 
   7:../Shared/src/usart.c **** void VirtualCOMPort_Setup(void) {
 151              		.loc 1 7 33
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 16
 154              		@ frame_needed = 1, uses_anonymous_args = 0
 155 0000 80B5     		push	{r7, lr}
 156              	.LCFI12:
 157              		.cfi_def_cfa_offset 8
 158              		.cfi_offset 7, -8
 159              		.cfi_offset 14, -4
 160 0002 84B0     		sub	sp, sp, #16
 161              	.LCFI13:
 162              		.cfi_def_cfa_offset 24
 163 0004 00AF     		add	r7, sp, #0
 164              	.LCFI14:
ARM GAS  /tmp/cc5oW8dZ.s 			page 23


 165              		.cfi_def_cfa_register 7
   8:../Shared/src/usart.c ****   /*USART_3 (USART_C_TX: PD8, USART_C_RX: PD9) has virtual COM port capability*/
   9:../Shared/src/usart.c ****   /*Configure USART3*/
  10:../Shared/src/usart.c ****   USART_InitTypeDef USART_InitStruct;
  11:../Shared/src/usart.c **** 
  12:../Shared/src/usart.c ****   /*Reset every member element of the structure*/
  13:../Shared/src/usart.c ****   memset(&USART_InitStruct, 0, sizeof(USART_InitStruct));
 166              		.loc 1 13 3
 167 0006 3B46     		mov	r3, r7
 168 0008 1022     		movs	r2, #16
 169 000a 0021     		movs	r1, #0
 170 000c 1846     		mov	r0, r3
 171 000e FFF7FEFF 		bl	memset
  14:../Shared/src/usart.c **** 
  15:../Shared/src/usart.c ****   /*Connect GPIOD pins to AF for USART3*/
  16:../Shared/src/usart.c ****   GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_USART3);
 172              		.loc 1 16 3
 173 0012 0722     		movs	r2, #7
 174 0014 0821     		movs	r1, #8
 175 0016 1548     		ldr	r0, .L8
 176 0018 FFF7FEFF 		bl	GPIO_PinAFConfig
  17:../Shared/src/usart.c ****   GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_USART3);
 177              		.loc 1 17 3
 178 001c 0722     		movs	r2, #7
 179 001e 0921     		movs	r1, #9
 180 0020 1248     		ldr	r0, .L8
 181 0022 FFF7FEFF 		bl	GPIO_PinAFConfig
  18:../Shared/src/usart.c **** 
  19:../Shared/src/usart.c ****   /*Configure USART3*/
  20:../Shared/src/usart.c ****   USART_InitStruct.USART_BaudRate = BAUD_RATE;
 182              		.loc 1 20 35
 183 0026 4FF4E133 		mov	r3, #115200
 184 002a 3B60     		str	r3, [r7]
  21:../Shared/src/usart.c ****   USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 185              		.loc 1 21 37
 186 002c 0023     		movs	r3, #0
 187 002e BB80     		strh	r3, [r7, #4]	@ movhi
  22:../Shared/src/usart.c ****   USART_InitStruct.USART_StopBits = USART_StopBits_1;
 188              		.loc 1 22 35
 189 0030 0023     		movs	r3, #0
 190 0032 FB80     		strh	r3, [r7, #6]	@ movhi
  23:../Shared/src/usart.c ****   USART_InitStruct.USART_Parity = USART_Parity_No;
 191              		.loc 1 23 33
 192 0034 0023     		movs	r3, #0
 193 0036 3B81     		strh	r3, [r7, #8]	@ movhi
  24:../Shared/src/usart.c ****   USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 194              		.loc 1 24 31
 195 0038 0C23     		movs	r3, #12
 196 003a 7B81     		strh	r3, [r7, #10]	@ movhi
  25:../Shared/src/usart.c ****   USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 197              		.loc 1 25 46
 198 003c 0023     		movs	r3, #0
 199 003e BB81     		strh	r3, [r7, #12]	@ movhi
  26:../Shared/src/usart.c **** 
  27:../Shared/src/usart.c ****   /*Initialize USART3*/
  28:../Shared/src/usart.c ****   USART_Init(USART3, &USART_InitStruct);
 200              		.loc 1 28 3
ARM GAS  /tmp/cc5oW8dZ.s 			page 24


 201 0040 3B46     		mov	r3, r7
 202 0042 1946     		mov	r1, r3
 203 0044 0A48     		ldr	r0, .L8+4
 204 0046 FFF7FEFF 		bl	USART_Init
  29:../Shared/src/usart.c **** 
  30:../Shared/src/usart.c ****   /*Enable USART3*/
  31:../Shared/src/usart.c ****   USART_Cmd(USART3, ENABLE);
 205              		.loc 1 31 3
 206 004a 0121     		movs	r1, #1
 207 004c 0848     		ldr	r0, .L8+4
 208 004e FFF7FEFF 		bl	USART_Cmd
  32:../Shared/src/usart.c **** 
  33:../Shared/src/usart.c ****   /*Enable interrupt for UART3*/
  34:../Shared/src/usart.c ****   USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 209              		.loc 1 34 3
 210 0052 0122     		movs	r2, #1
 211 0054 40F22551 		movw	r1, #1317
 212 0058 0548     		ldr	r0, .L8+4
 213 005a FFF7FEFF 		bl	USART_ITConfig
  35:../Shared/src/usart.c **** 
  36:../Shared/src/usart.c ****   /*Enable interrupt to UART3*/
  37:../Shared/src/usart.c ****   NVIC_EnableIRQ(USART3_IRQn);
 214              		.loc 1 37 3
 215 005e 2720     		movs	r0, #39
 216 0060 FFF7FEFF 		bl	NVIC_EnableIRQ
  38:../Shared/src/usart.c **** }
 217              		.loc 1 38 1
 218 0064 00BF     		nop
 219 0066 1037     		adds	r7, r7, #16
 220              	.LCFI15:
 221              		.cfi_def_cfa_offset 8
 222 0068 BD46     		mov	sp, r7
 223              	.LCFI16:
 224              		.cfi_def_cfa_register 13
 225              		@ sp needed
 226 006a 80BD     		pop	{r7, pc}
 227              	.L9:
 228              		.align	2
 229              	.L8:
 230 006c 000C0240 		.word	1073875968
 231 0070 00480040 		.word	1073760256
 232              		.cfi_endproc
 233              	.LFE113:
 235              		.section	.text.USART3_IRQHandler,"ax",%progbits
 236              		.align	1
 237              		.global	USART3_IRQHandler
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	USART3_IRQHandler:
 243              	.LFB114:
  39:../Shared/src/usart.c **** 
  40:../Shared/src/usart.c **** void USART3_IRQHandler(void) {
 244              		.loc 1 40 30
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 8
 247              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/cc5oW8dZ.s 			page 25


 248 0000 80B5     		push	{r7, lr}
 249              	.LCFI17:
 250              		.cfi_def_cfa_offset 8
 251              		.cfi_offset 7, -8
 252              		.cfi_offset 14, -4
 253 0002 82B0     		sub	sp, sp, #8
 254              	.LCFI18:
 255              		.cfi_def_cfa_offset 16
 256 0004 00AF     		add	r7, sp, #0
 257              	.LCFI19:
 258              		.cfi_def_cfa_register 7
  41:../Shared/src/usart.c ****   const bool overrunOccurred = USART_GetITStatus(USART3, USART_IT_ORE) == SET;
 259              		.loc 1 41 32
 260 0006 4FF45871 		mov	r1, #864
 261 000a 1348     		ldr	r0, .L14
 262 000c FFF7FEFF 		bl	USART_GetITStatus
 263 0010 0346     		mov	r3, r0
 264              		.loc 1 41 14 discriminator 1
 265 0012 012B     		cmp	r3, #1
 266 0014 0CBF     		ite	eq
 267 0016 0123     		moveq	r3, #1
 268 0018 0023     		movne	r3, #0
 269 001a FB71     		strb	r3, [r7, #7]
  42:../Shared/src/usart.c ****   const bool receivedData = USART_GetITStatus(USART3, USART_IT_RXNE) == SET;
 270              		.loc 1 42 29
 271 001c 40F22551 		movw	r1, #1317
 272 0020 0D48     		ldr	r0, .L14
 273 0022 FFF7FEFF 		bl	USART_GetITStatus
 274 0026 0346     		mov	r3, r0
 275              		.loc 1 42 14 discriminator 1
 276 0028 012B     		cmp	r3, #1
 277 002a 0CBF     		ite	eq
 278 002c 0123     		moveq	r3, #1
 279 002e 0023     		movne	r3, #0
 280 0030 BB71     		strb	r3, [r7, #6]
  43:../Shared/src/usart.c ****   if (overrunOccurred || receivedData) {
 281              		.loc 1 43 6
 282 0032 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 283 0034 002B     		cmp	r3, #0
 284 0036 02D1     		bne	.L11
 285              		.loc 1 43 23 discriminator 1
 286 0038 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 287 003a 002B     		cmp	r3, #0
 288 003c 08D0     		beq	.L13
 289              	.L11:
  44:../Shared/src/usart.c ****     if (Ring_Buffer_Write(&ringBuffer, (uint8_t)USART_ReceiveData(USART3))) {
 290              		.loc 1 44 49
 291 003e 0648     		ldr	r0, .L14
 292 0040 FFF7FEFF 		bl	USART_ReceiveData
 293 0044 0346     		mov	r3, r0
 294              		.loc 1 44 9 discriminator 1
 295 0046 DBB2     		uxtb	r3, r3
 296 0048 1946     		mov	r1, r3
 297 004a 0448     		ldr	r0, .L14+4
 298 004c FFF7FEFF 		bl	Ring_Buffer_Write
 299              	.L13:
  45:../Shared/src/usart.c ****       /*handle failure? TBD*/
ARM GAS  /tmp/cc5oW8dZ.s 			page 26


  46:../Shared/src/usart.c ****     }
  47:../Shared/src/usart.c ****   }
  48:../Shared/src/usart.c **** }
 300              		.loc 1 48 1
 301 0050 00BF     		nop
 302 0052 0837     		adds	r7, r7, #8
 303              	.LCFI20:
 304              		.cfi_def_cfa_offset 8
 305 0054 BD46     		mov	sp, r7
 306              	.LCFI21:
 307              		.cfi_def_cfa_register 13
 308              		@ sp needed
 309 0056 80BD     		pop	{r7, pc}
 310              	.L15:
 311              		.align	2
 312              	.L14:
 313 0058 00480040 		.word	1073760256
 314 005c 00000000 		.word	ringBuffer
 315              		.cfi_endproc
 316              	.LFE114:
 318              		.section	.text.USART_Write,"ax",%progbits
 319              		.align	1
 320              		.global	USART_Write
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 325              	USART_Write:
 326              	.LFB115:
  49:../Shared/src/usart.c **** 
  50:../Shared/src/usart.c **** void USART_Write(USART_TypeDef *USARTx, uint8_t *data, const uint32_t length) {
 327              		.loc 1 50 79
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 24
 330              		@ frame_needed = 1, uses_anonymous_args = 0
 331 0000 80B5     		push	{r7, lr}
 332              	.LCFI22:
 333              		.cfi_def_cfa_offset 8
 334              		.cfi_offset 7, -8
 335              		.cfi_offset 14, -4
 336 0002 86B0     		sub	sp, sp, #24
 337              	.LCFI23:
 338              		.cfi_def_cfa_offset 32
 339 0004 00AF     		add	r7, sp, #0
 340              	.LCFI24:
 341              		.cfi_def_cfa_register 7
 342 0006 F860     		str	r0, [r7, #12]
 343 0008 B960     		str	r1, [r7, #8]
 344 000a 7A60     		str	r2, [r7, #4]
 345              	.LBB2:
  51:../Shared/src/usart.c ****   for (uint32_t i = 0; i < length; i++) {
 346              		.loc 1 51 17
 347 000c 0023     		movs	r3, #0
 348 000e 7B61     		str	r3, [r7, #20]
 349              		.loc 1 51 3
 350 0010 0AE0     		b	.L17
 351              	.L18:
  52:../Shared/src/usart.c ****     USART_Write_Byte(USARTx, data[i]);
ARM GAS  /tmp/cc5oW8dZ.s 			page 27


 352              		.loc 1 52 34
 353 0012 BA68     		ldr	r2, [r7, #8]
 354 0014 7B69     		ldr	r3, [r7, #20]
 355 0016 1344     		add	r3, r3, r2
 356              		.loc 1 52 5
 357 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 358 001a 1946     		mov	r1, r3
 359 001c F868     		ldr	r0, [r7, #12]
 360 001e FFF7FEFF 		bl	USART_Write_Byte
  51:../Shared/src/usart.c ****   for (uint32_t i = 0; i < length; i++) {
 361              		.loc 1 51 37 discriminator 3
 362 0022 7B69     		ldr	r3, [r7, #20]
 363 0024 0133     		adds	r3, r3, #1
 364 0026 7B61     		str	r3, [r7, #20]
 365              	.L17:
  51:../Shared/src/usart.c ****   for (uint32_t i = 0; i < length; i++) {
 366              		.loc 1 51 26 discriminator 1
 367 0028 7A69     		ldr	r2, [r7, #20]
 368 002a 7B68     		ldr	r3, [r7, #4]
 369 002c 9A42     		cmp	r2, r3
 370 002e F0D3     		bcc	.L18
 371              	.LBE2:
  53:../Shared/src/usart.c ****   }
  54:../Shared/src/usart.c **** }
 372              		.loc 1 54 1
 373 0030 00BF     		nop
 374 0032 00BF     		nop
 375 0034 1837     		adds	r7, r7, #24
 376              	.LCFI25:
 377              		.cfi_def_cfa_offset 8
 378 0036 BD46     		mov	sp, r7
 379              	.LCFI26:
 380              		.cfi_def_cfa_register 13
 381              		@ sp needed
 382 0038 80BD     		pop	{r7, pc}
 383              		.cfi_endproc
 384              	.LFE115:
 386              		.section	.text.USART_Write_Byte,"ax",%progbits
 387              		.align	1
 388              		.global	USART_Write_Byte
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 393              	USART_Write_Byte:
 394              	.LFB116:
  55:../Shared/src/usart.c **** 
  56:../Shared/src/usart.c **** void USART_Write_Byte(USART_TypeDef *USARTx, uint8_t data) {
 395              		.loc 1 56 60
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 8
 398              		@ frame_needed = 1, uses_anonymous_args = 0
 399 0000 80B5     		push	{r7, lr}
 400              	.LCFI27:
 401              		.cfi_def_cfa_offset 8
 402              		.cfi_offset 7, -8
 403              		.cfi_offset 14, -4
 404 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/cc5oW8dZ.s 			page 28


 405              	.LCFI28:
 406              		.cfi_def_cfa_offset 16
 407 0004 00AF     		add	r7, sp, #0
 408              	.LCFI29:
 409              		.cfi_def_cfa_register 7
 410 0006 7860     		str	r0, [r7, #4]
 411 0008 0B46     		mov	r3, r1
 412 000a FB70     		strb	r3, [r7, #3]
  57:../Shared/src/usart.c ****   while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE) != SET)
 413              		.loc 1 57 9
 414 000c 00BF     		nop
 415              	.L20:
 416              		.loc 1 57 10 discriminator 1
 417 000e 8021     		movs	r1, #128
 418 0010 7868     		ldr	r0, [r7, #4]
 419 0012 FFF7FEFF 		bl	USART_GetFlagStatus
 420 0016 0346     		mov	r3, r0
 421              		.loc 1 57 54 discriminator 1
 422 0018 012B     		cmp	r3, #1
 423 001a F8D1     		bne	.L20
  58:../Shared/src/usart.c ****     ;
  59:../Shared/src/usart.c ****   USART_SendData(USARTx, (uint16_t)data);
 424              		.loc 1 59 3
 425 001c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 426 001e 9BB2     		uxth	r3, r3
 427 0020 1946     		mov	r1, r3
 428 0022 7868     		ldr	r0, [r7, #4]
 429 0024 FFF7FEFF 		bl	USART_SendData
  60:../Shared/src/usart.c **** }
 430              		.loc 1 60 1
 431 0028 00BF     		nop
 432 002a 0837     		adds	r7, r7, #8
 433              	.LCFI30:
 434              		.cfi_def_cfa_offset 8
 435 002c BD46     		mov	sp, r7
 436              	.LCFI31:
 437              		.cfi_def_cfa_register 13
 438              		@ sp needed
 439 002e 80BD     		pop	{r7, pc}
 440              		.cfi_endproc
 441              	.LFE116:
 443              		.section	.text.USART_Read,"ax",%progbits
 444              		.align	1
 445              		.global	USART_Read
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 450              	USART_Read:
 451              	.LFB117:
  61:../Shared/src/usart.c **** 
  62:../Shared/src/usart.c **** uint32_t USART_Read(USART_TypeDef *USARTx, uint8_t *data,
  63:../Shared/src/usart.c ****                     const uint32_t length) {
 452              		.loc 1 63 44
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 24
 455              		@ frame_needed = 1, uses_anonymous_args = 0
 456 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/cc5oW8dZ.s 			page 29


 457              	.LCFI32:
 458              		.cfi_def_cfa_offset 8
 459              		.cfi_offset 7, -8
 460              		.cfi_offset 14, -4
 461 0002 86B0     		sub	sp, sp, #24
 462              	.LCFI33:
 463              		.cfi_def_cfa_offset 32
 464 0004 00AF     		add	r7, sp, #0
 465              	.LCFI34:
 466              		.cfi_def_cfa_register 7
 467 0006 F860     		str	r0, [r7, #12]
 468 0008 B960     		str	r1, [r7, #8]
 469 000a 7A60     		str	r2, [r7, #4]
  64:../Shared/src/usart.c ****   if (length == 0) {
 470              		.loc 1 64 6
 471 000c 7B68     		ldr	r3, [r7, #4]
 472 000e 002B     		cmp	r3, #0
 473 0010 01D1     		bne	.L22
  65:../Shared/src/usart.c ****     return 0;
 474              		.loc 1 65 12
 475 0012 0023     		movs	r3, #0
 476 0014 19E0     		b	.L23
 477              	.L22:
 478              	.LBB3:
  66:../Shared/src/usart.c ****   }
  67:../Shared/src/usart.c **** 
  68:../Shared/src/usart.c ****   for (uint32_t numberByteRead = 0; numberByteRead < length; numberByteRead++) {
 479              		.loc 1 68 17
 480 0016 0023     		movs	r3, #0
 481 0018 7B61     		str	r3, [r7, #20]
 482              		.loc 1 68 3
 483 001a 11E0     		b	.L24
 484              	.L26:
  69:../Shared/src/usart.c ****     if (!Ring_Buffer_Read(&ringBuffer, &data[numberByteRead])) {
 485              		.loc 1 69 10
 486 001c BA68     		ldr	r2, [r7, #8]
 487 001e 7B69     		ldr	r3, [r7, #20]
 488 0020 1344     		add	r3, r3, r2
 489 0022 1946     		mov	r1, r3
 490 0024 0B48     		ldr	r0, .L27
 491 0026 FFF7FEFF 		bl	Ring_Buffer_Read
 492 002a 0346     		mov	r3, r0
 493              		.loc 1 69 9 discriminator 1
 494 002c 83F00103 		eor	r3, r3, #1
 495 0030 DBB2     		uxtb	r3, r3
 496              		.loc 1 69 8 discriminator 1
 497 0032 002B     		cmp	r3, #0
 498 0034 01D0     		beq	.L25
  70:../Shared/src/usart.c ****       return numberByteRead;
 499              		.loc 1 70 14
 500 0036 7B69     		ldr	r3, [r7, #20]
 501 0038 07E0     		b	.L23
 502              	.L25:
  68:../Shared/src/usart.c ****     if (!Ring_Buffer_Read(&ringBuffer, &data[numberByteRead])) {
 503              		.loc 1 68 76 discriminator 2
 504 003a 7B69     		ldr	r3, [r7, #20]
 505 003c 0133     		adds	r3, r3, #1
ARM GAS  /tmp/cc5oW8dZ.s 			page 30


 506 003e 7B61     		str	r3, [r7, #20]
 507              	.L24:
  68:../Shared/src/usart.c ****     if (!Ring_Buffer_Read(&ringBuffer, &data[numberByteRead])) {
 508              		.loc 1 68 52 discriminator 1
 509 0040 7A69     		ldr	r2, [r7, #20]
 510 0042 7B68     		ldr	r3, [r7, #4]
 511 0044 9A42     		cmp	r2, r3
 512 0046 E9D3     		bcc	.L26
 513              	.LBE3:
  71:../Shared/src/usart.c ****     }
  72:../Shared/src/usart.c ****   }
  73:../Shared/src/usart.c **** 
  74:../Shared/src/usart.c ****   return length;
 514              		.loc 1 74 10
 515 0048 7B68     		ldr	r3, [r7, #4]
 516              	.L23:
  75:../Shared/src/usart.c **** }
 517              		.loc 1 75 1
 518 004a 1846     		mov	r0, r3
 519 004c 1837     		adds	r7, r7, #24
 520              	.LCFI35:
 521              		.cfi_def_cfa_offset 8
 522 004e BD46     		mov	sp, r7
 523              	.LCFI36:
 524              		.cfi_def_cfa_register 13
 525              		@ sp needed
 526 0050 80BD     		pop	{r7, pc}
 527              	.L28:
 528 0052 00BF     		.align	2
 529              	.L27:
 530 0054 00000000 		.word	ringBuffer
 531              		.cfi_endproc
 532              	.LFE117:
 534              		.section	.text.USART_Read_Byte,"ax",%progbits
 535              		.align	1
 536              		.global	USART_Read_Byte
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 541              	USART_Read_Byte:
 542              	.LFB118:
  76:../Shared/src/usart.c **** 
  77:../Shared/src/usart.c **** uint8_t USART_Read_Byte(USART_TypeDef *USARTx) {
 543              		.loc 1 77 48
 544              		.cfi_startproc
 545              		@ args = 0, pretend = 0, frame = 16
 546              		@ frame_needed = 1, uses_anonymous_args = 0
 547 0000 80B5     		push	{r7, lr}
 548              	.LCFI37:
 549              		.cfi_def_cfa_offset 8
 550              		.cfi_offset 7, -8
 551              		.cfi_offset 14, -4
 552 0002 84B0     		sub	sp, sp, #16
 553              	.LCFI38:
 554              		.cfi_def_cfa_offset 24
 555 0004 00AF     		add	r7, sp, #0
 556              	.LCFI39:
ARM GAS  /tmp/cc5oW8dZ.s 			page 31


 557              		.cfi_def_cfa_register 7
 558 0006 7860     		str	r0, [r7, #4]
  78:../Shared/src/usart.c ****   uint8_t byte = 0;
 559              		.loc 1 78 11
 560 0008 0023     		movs	r3, #0
 561 000a FB73     		strb	r3, [r7, #15]
  79:../Shared/src/usart.c ****   (void)USART_Read(USART3, &byte, 1);
 562              		.loc 1 79 9
 563 000c 07F10F03 		add	r3, r7, #15
 564 0010 0122     		movs	r2, #1
 565 0012 1946     		mov	r1, r3
 566 0014 0348     		ldr	r0, .L31
 567 0016 FFF7FEFF 		bl	USART_Read
  80:../Shared/src/usart.c ****   return byte;
 568              		.loc 1 80 10
 569 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
  81:../Shared/src/usart.c **** }
 570              		.loc 1 81 1
 571 001c 1846     		mov	r0, r3
 572 001e 1037     		adds	r7, r7, #16
 573              	.LCFI40:
 574              		.cfi_def_cfa_offset 8
 575 0020 BD46     		mov	sp, r7
 576              	.LCFI41:
 577              		.cfi_def_cfa_register 13
 578              		@ sp needed
 579 0022 80BD     		pop	{r7, pc}
 580              	.L32:
 581              		.align	2
 582              	.L31:
 583 0024 00480040 		.word	1073760256
 584              		.cfi_endproc
 585              	.LFE118:
 587              		.section	.text.USART_Data_Available,"ax",%progbits
 588              		.align	1
 589              		.global	USART_Data_Available
 590              		.syntax unified
 591              		.thumb
 592              		.thumb_func
 594              	USART_Data_Available:
 595              	.LFB119:
  82:../Shared/src/usart.c **** 
  83:../Shared/src/usart.c **** bool USART_Data_Available(USART_TypeDef *USARTx) {
 596              		.loc 1 83 50
 597              		.cfi_startproc
 598              		@ args = 0, pretend = 0, frame = 8
 599              		@ frame_needed = 1, uses_anonymous_args = 0
 600 0000 80B5     		push	{r7, lr}
 601              	.LCFI42:
 602              		.cfi_def_cfa_offset 8
 603              		.cfi_offset 7, -8
 604              		.cfi_offset 14, -4
 605 0002 82B0     		sub	sp, sp, #8
 606              	.LCFI43:
 607              		.cfi_def_cfa_offset 16
 608 0004 00AF     		add	r7, sp, #0
 609              	.LCFI44:
ARM GAS  /tmp/cc5oW8dZ.s 			page 32


 610              		.cfi_def_cfa_register 7
 611 0006 7860     		str	r0, [r7, #4]
  84:../Shared/src/usart.c ****   return !Ring_Buffer_Empty(&ringBuffer);
 612              		.loc 1 84 11
 613 0008 0948     		ldr	r0, .L35
 614 000a FFF7FEFF 		bl	Ring_Buffer_Empty
 615 000e 0346     		mov	r3, r0
 616              		.loc 1 84 3 discriminator 1
 617 0010 002B     		cmp	r3, #0
 618 0012 14BF     		ite	ne
 619 0014 0123     		movne	r3, #1
 620 0016 0023     		moveq	r3, #0
 621 0018 DBB2     		uxtb	r3, r3
 622 001a 83F00103 		eor	r3, r3, #1
 623 001e DBB2     		uxtb	r3, r3
 624              		.loc 1 84 10 discriminator 1
 625 0020 03F00103 		and	r3, r3, #1
 626 0024 DBB2     		uxtb	r3, r3
  85:../Shared/src/usart.c **** }
 627              		.loc 1 85 1
 628 0026 1846     		mov	r0, r3
 629 0028 0837     		adds	r7, r7, #8
 630              	.LCFI45:
 631              		.cfi_def_cfa_offset 8
 632 002a BD46     		mov	sp, r7
 633              	.LCFI46:
 634              		.cfi_def_cfa_register 13
 635              		@ sp needed
 636 002c 80BD     		pop	{r7, pc}
 637              	.L36:
 638 002e 00BF     		.align	2
 639              	.L35:
 640 0030 00000000 		.word	ringBuffer
 641              		.cfi_endproc
 642              	.LFE119:
 644              		.section	.text.VirtualCOMPort_Teardown,"ax",%progbits
 645              		.align	1
 646              		.global	VirtualCOMPort_Teardown
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 651              	VirtualCOMPort_Teardown:
 652              	.LFB120:
  86:../Shared/src/usart.c **** 
  87:../Shared/src/usart.c **** void VirtualCOMPort_Teardown(void) {
 653              		.loc 1 87 36
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 16
 656              		@ frame_needed = 1, uses_anonymous_args = 0
 657 0000 80B5     		push	{r7, lr}
 658              	.LCFI47:
 659              		.cfi_def_cfa_offset 8
 660              		.cfi_offset 7, -8
 661              		.cfi_offset 14, -4
 662 0002 84B0     		sub	sp, sp, #16
 663              	.LCFI48:
 664              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/cc5oW8dZ.s 			page 33


 665 0004 00AF     		add	r7, sp, #0
 666              	.LCFI49:
 667              		.cfi_def_cfa_register 7
  88:../Shared/src/usart.c ****   /*Disable interrupt to UART3*/
  89:../Shared/src/usart.c ****   NVIC_DisableIRQ(USART3_IRQn);
 668              		.loc 1 89 3
 669 0006 2720     		movs	r0, #39
 670 0008 FFF7FEFF 		bl	NVIC_DisableIRQ
  90:../Shared/src/usart.c **** 
  91:../Shared/src/usart.c ****   /*Disable interrupt for UART3*/
  92:../Shared/src/usart.c ****   USART_ITConfig(USART3, USART_IT_RXNE, DISABLE);
 671              		.loc 1 92 3
 672 000c 0022     		movs	r2, #0
 673 000e 40F22551 		movw	r1, #1317
 674 0012 0A48     		ldr	r0, .L38
 675 0014 FFF7FEFF 		bl	USART_ITConfig
  93:../Shared/src/usart.c **** 
  94:../Shared/src/usart.c ****   /*Disable USART3*/
  95:../Shared/src/usart.c ****   USART_Cmd(USART3, DISABLE);
 676              		.loc 1 95 3
 677 0018 0021     		movs	r1, #0
 678 001a 0848     		ldr	r0, .L38
 679 001c FFF7FEFF 		bl	USART_Cmd
  96:../Shared/src/usart.c **** 
  97:../Shared/src/usart.c ****   /*Unconfigure USART3*/
  98:../Shared/src/usart.c ****   USART_InitTypeDef USART_InitStruct;
  99:../Shared/src/usart.c **** 
 100:../Shared/src/usart.c ****   /*Reset every member element of the structure*/
 101:../Shared/src/usart.c ****   memset(&USART_InitStruct, 0, sizeof(USART_InitStruct));
 680              		.loc 1 101 3
 681 0020 3B46     		mov	r3, r7
 682 0022 1022     		movs	r2, #16
 683 0024 0021     		movs	r1, #0
 684 0026 1846     		mov	r0, r3
 685 0028 FFF7FEFF 		bl	memset
 102:../Shared/src/usart.c **** 
 103:../Shared/src/usart.c ****   /*Deinitialize USART3*/
 104:../Shared/src/usart.c ****   USART_DeInit(USART3);
 686              		.loc 1 104 3
 687 002c 0348     		ldr	r0, .L38
 688 002e FFF7FEFF 		bl	USART_DeInit
 105:../Shared/src/usart.c **** }...
 689              		.loc 1 105 1
 690 0032 00BF     		nop
 691 0034 1037     		adds	r7, r7, #16
 692              	.LCFI50:
 693              		.cfi_def_cfa_offset 8
 694 0036 BD46     		mov	sp, r7
 695              	.LCFI51:
 696              		.cfi_def_cfa_register 13
 697              		@ sp needed
 698 0038 80BD     		pop	{r7, pc}
 699              	.L39:
 700 003a 00BF     		.align	2
 701              	.L38:
 702 003c 00480040 		.word	1073760256
 703              		.cfi_endproc
ARM GAS  /tmp/cc5oW8dZ.s 			page 34


 704              	.LFE120:
 706              		.text
 707              	.Letext0:
 708              		.file 3 "../Shared/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 709              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 710              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 711              		.file 6 "../Shared/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h"
 712              		.file 7 "../Shared/inc/ring_buffer.h"
 713              		.file 8 "../Shared/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h"
 714              		.file 9 "/usr/arm-none-eabi/include/string.h"
ARM GAS  /tmp/cc5oW8dZ.s 			page 35


DEFINED SYMBOLS
                            *ABS*:00000000 usart.c
     /tmp/cc5oW8dZ.s:21     .text.NVIC_EnableIRQ:00000000 $t
     /tmp/cc5oW8dZ.s:26     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
     /tmp/cc5oW8dZ.s:77     .text.NVIC_EnableIRQ:00000030 $d
     /tmp/cc5oW8dZ.s:82     .text.NVIC_DisableIRQ:00000000 $t
     /tmp/cc5oW8dZ.s:87     .text.NVIC_DisableIRQ:00000000 NVIC_DisableIRQ
     /tmp/cc5oW8dZ.s:138    .text.NVIC_DisableIRQ:00000030 $d
     /tmp/cc5oW8dZ.s:143    .text.VirtualCOMPort_Setup:00000000 $t
     /tmp/cc5oW8dZ.s:149    .text.VirtualCOMPort_Setup:00000000 VirtualCOMPort_Setup
     /tmp/cc5oW8dZ.s:230    .text.VirtualCOMPort_Setup:0000006c $d
     /tmp/cc5oW8dZ.s:236    .text.USART3_IRQHandler:00000000 $t
     /tmp/cc5oW8dZ.s:242    .text.USART3_IRQHandler:00000000 USART3_IRQHandler
     /tmp/cc5oW8dZ.s:313    .text.USART3_IRQHandler:00000058 $d
     /tmp/cc5oW8dZ.s:319    .text.USART_Write:00000000 $t
     /tmp/cc5oW8dZ.s:325    .text.USART_Write:00000000 USART_Write
     /tmp/cc5oW8dZ.s:393    .text.USART_Write_Byte:00000000 USART_Write_Byte
     /tmp/cc5oW8dZ.s:387    .text.USART_Write_Byte:00000000 $t
     /tmp/cc5oW8dZ.s:444    .text.USART_Read:00000000 $t
     /tmp/cc5oW8dZ.s:450    .text.USART_Read:00000000 USART_Read
     /tmp/cc5oW8dZ.s:530    .text.USART_Read:00000054 $d
     /tmp/cc5oW8dZ.s:535    .text.USART_Read_Byte:00000000 $t
     /tmp/cc5oW8dZ.s:541    .text.USART_Read_Byte:00000000 USART_Read_Byte
     /tmp/cc5oW8dZ.s:583    .text.USART_Read_Byte:00000024 $d
     /tmp/cc5oW8dZ.s:588    .text.USART_Data_Available:00000000 $t
     /tmp/cc5oW8dZ.s:594    .text.USART_Data_Available:00000000 USART_Data_Available
     /tmp/cc5oW8dZ.s:640    .text.USART_Data_Available:00000030 $d
     /tmp/cc5oW8dZ.s:645    .text.VirtualCOMPort_Teardown:00000000 $t
     /tmp/cc5oW8dZ.s:651    .text.VirtualCOMPort_Teardown:00000000 VirtualCOMPort_Teardown
     /tmp/cc5oW8dZ.s:702    .text.VirtualCOMPort_Teardown:0000003c $d
                           .group:00000000 wm4.0.62e24ee945655210df7a12269291771b
                           .group:00000000 wm4.stm32f4xx.h.54.f84a67a8e71ba9719846fdff1868826c
                           .group:00000000 wm4.core_cm4.h.32.5f62939b60122629d60d85d0c4a14709
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.2eefb68b261e70563a8ac654e712169f
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.289.fa68dcae75666a037ce29b5a1b57e3b3
                           .group:00000000 wm4.stm32f4xx_conf.h.3.bc52e76ab6b5c9037500dbf5bb8f9be4
                           .group:00000000 wm4.misc.h.86.a3996e7f17199502fad3c7f62e5cdb3f
                           .group:00000000 wm4.stm32f4xx_adc.h.31.d96d805acd0f0c0392ec4633757dead3
                           .group:00000000 wm4.stm32f4xx_can.h.31.3bb56c6436c7a6e6af1611046e81f48c
                           .group:00000000 wm4.stm32f4xx_cryp.h.31.94bbbb19b99df10306f31e78c333a77b
                           .group:00000000 wm4.stm32f4xx_dac.h.31.b8d45e7eaf71ee4bf01c1317dbc06f77
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.30.70a81ec54c2707baa9fca77391eeeaaa
                           .group:00000000 wm4.stm32f4xx_dcmi.h.30.9d0942d58c357d2eed15e044bf9b4a77
                           .group:00000000 wm4.stm32f4xx_dma.h.31.815bb924b30b1c776b3cd51113fdfe60
                           .group:00000000 wm4.stm32f4xx_exti.h.31.86bd18e979f97217bb1d3b80fde0231e
                           .group:00000000 wm4.stm32f4xx_flash.h.31.74f2ed42d890f144ca7eb5ae8172f0d0
                           .group:00000000 wm4.stm32f4xx_fsmc.h.31.ff58629e0c603fb2f9b3f00c0657fdfa
                           .group:00000000 wm4.stm32f4xx_gpio.h.31.d9aeae10cfa353d85d475c0d4900c452
                           .group:00000000 wm4.stm32f4xx_hash.h.31.5c109425d30f0b9cc0a26ad38182d91f
ARM GAS  /tmp/cc5oW8dZ.s 			page 36


                           .group:00000000 wm4.stm32f4xx_i2c.h.31.edf5baa611075c49ae13f56be9040be3
                           .group:00000000 wm4.stm32f4xx_iwdg.h.31.30e376e6d8d424aab7fddd66cf691c7b
                           .group:00000000 wm4.stm32f4xx_pwr.h.31.bb774fc1b632cb8d2ecaec8c6524d2c0
                           .group:00000000 wm4.stm32f4xx_rcc.h.30.820e94551583d2b835c8cf3ad722e16c
                           .group:00000000 wm4.stm32f4xx_rng.h.31.1ec493d56b7a8e5a71238519cae6dea7
                           .group:00000000 wm4.stm32f4xx_rtc.h.31.bddeb98c63c8fa06fac80b5dd8296471
                           .group:00000000 wm4.stm32f4xx_sdio.h.31.8c6dff42ffa718b444c3420717601ff2
                           .group:00000000 wm4.stm32f4xx_spi.h.31.fb1b2c8214b87a47d4457633b7c31c3c
                           .group:00000000 wm4.stm32f4xx_syscfg.h.31.5a680f88d55b7816ae613c20f199cbd9
                           .group:00000000 wm4.stm32f4xx_tim.h.31.b1d608fbde729347e4ccf70799e654d2
                           .group:00000000 wm4.stm32f4xx_usart.h.31.f8d29b14aa4d39de5495adcc92749d3c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.31.b45a80fa1ec64984adf786f7e489f31b
                           .group:00000000 wm4.stm32f4xx.h.6975.cdbdae9d5de06f1ba6b770f59cbe4d6c
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.newlib.h.7.59e76574e8950a1900b83fbbda2ff693
                           .group:00000000 wm4.ieeefp.h.77.5ad60f72ea25fc152400b550ac118212
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.185.cbb642e1ccd385e8aa504b15cb7fb086
                           .group:00000000 wm4.cdefs.h.49.56fd742369e655e7e8a7e365e706e208
                           .group:00000000 wm4.stddef.h.39.6817658cc6bc4c7c8354d2009e4a5777
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.7f0775353a33c852a1479c008f68cd03
                           .group:00000000 wm4.stdio.h.67.0cf8a9c281ab0b348aef5c02e7e48825
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3
                           .group:00000000 wm4.ring_buffer.h.3.b015d811f8fc871f417b08e146713482

UNDEFINED SYMBOLS
memset
GPIO_PinAFConfig
USART_Init
USART_Cmd
USART_ITConfig
USART_GetITStatus
USART_ReceiveData
Ring_Buffer_Write
ringBuffer
USART_GetFlagStatus
USART_SendData
Ring_Buffer_Read
Ring_Buffer_Empty
USART_DeInit
