// Seed: 4226960826
module module_0;
  wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd31
) (
    input tri1 id_0,
    output wand id_1,
    output tri1 id_2,
    output supply0 id_3,
    output uwire id_4,
    input wand id_5,
    output tri1 id_6,
    input uwire _id_7,
    input supply1 id_8
);
  module_0 modCall_1 ();
  wire [id_7 : id_7] id_10;
endmodule
module module_2 #(
    parameter id_0 = 32'd11
) (
    input wor _id_0
    , id_2
);
  logic [id_0 : -1] id_3 = id_0;
  assign id_2 = -1;
  wire id_4;
  module_0 modCall_1 ();
  always @(1) id_2 = 1;
  logic id_5;
  ;
endmodule
