$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Sun Nov 19 16:50:23 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module modulo_demux1_8_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 3 " input_sel [2:0] $end
$var wire 1 # out [7] $end
$var wire 1 $ out [6] $end
$var wire 1 % out [5] $end
$var wire 1 & out [4] $end
$var wire 1 ' out [3] $end
$var wire 1 ( out [2] $end
$var wire 1 ) out [1] $end
$var wire 1 * out [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 A~combout $end
$var wire 1 2 gate_8|WideAnd0~combout $end
$var wire 1 3 gate_7|WideAnd0~combout $end
$var wire 1 4 gate_6|WideAnd0~combout $end
$var wire 1 5 gate_5|WideAnd0~combout $end
$var wire 1 6 gate_4|WideAnd0~combout $end
$var wire 1 7 gate_3|WideAnd0~combout $end
$var wire 1 8 gate_2|WideAnd0~combout $end
$var wire 1 9 gate_1|WideAnd0~combout $end
$var wire 1 : input_sel~combout [2] $end
$var wire 1 ; input_sel~combout [1] $end
$var wire 1 < input_sel~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b0 "
0*
0)
0(
0'
0&
0%
0$
1#
0+
1,
x-
1.
1/
10
11
02
03
04
05
06
07
08
19
0<
0;
0:
$end
#10000
b1 "
1<
09
18
0#
1$
#20000
b11 "
b10 "
0<
1;
08
17
0$
1%
#30000
b11 "
1<
07
16
0%
1&
#40000
b111 "
b101 "
b100 "
0<
0;
1:
06
15
0&
1'
#50000
b101 "
1<
05
14
0'
1(
#60000
b111 "
b110 "
0<
1;
04
13
0(
1)
#70000
b111 "
1<
03
12
0)
1*
#80000
b11 "
b1 "
b0 "
0<
0;
0:
19
02
1#
0*
#1000000
