Despite different levels of granularity of logic cells, the
algorithm-to-hardware mapping procedures are performed
similarly. Started from algorithm compilation as shown in
Figure 7.6, an algorithm mapping methodology of FPGA/RC
can be decomposed into the following phases.