
GPSDO_by_DF4IAH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ff50  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ec4  080100e0  080100e0  000200e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010fa4  08010fa4  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  08010fa4  08010fa4  00020fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010fac  08010fac  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010fac  08010fac  00020fac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010fb0  08010fb0  00020fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08010fb4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000261c  200001e0  08011194  000301e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200027fc  08011194  000327fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026f36  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000488f  00000000  00000000  00057146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d50  00000000  00000000  0005b9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b98  00000000  00000000  0005d728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002730b  00000000  00000000  0005f2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022aab  00000000  00000000  000865cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e89a9  00000000  00000000  000a9076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00191a1f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008d5c  00000000  00000000  00191a74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080100c8 	.word	0x080100c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	080100c8 	.word	0x080100c8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000eb0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000eb4:	f043 0204 	orr.w	r2, r3, #4
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000ebc:	bf00      	nop
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	689b      	ldr	r3, [r3, #8]
 8000ed4:	f003 0304 	and.w	r3, r3, #4
 8000ed8:	2b04      	cmp	r3, #4
 8000eda:	d101      	bne.n	8000ee0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000edc:	2301      	movs	r3, #1
 8000ede:	e000      	b.n	8000ee2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
	...

08000ef0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
 8000f04:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f06:	4b58      	ldr	r3, [pc, #352]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f08:	4a58      	ldr	r2, [pc, #352]	; (800106c <MX_ADC1_Init+0x17c>)
 8000f0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV6;
 8000f0c:	4b56      	ldr	r3, [pc, #344]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f0e:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000f12:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f14:	4b54      	ldr	r3, [pc, #336]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f1a:	4b53      	ldr	r3, [pc, #332]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f20:	4b51      	ldr	r3, [pc, #324]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000f26:	4b50      	ldr	r3, [pc, #320]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f28:	2208      	movs	r2, #8
 8000f2a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f2c:	4b4e      	ldr	r3, [pc, #312]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f32:	4b4d      	ldr	r3, [pc, #308]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5;
 8000f38:	4b4b      	ldr	r3, [pc, #300]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f3a:	2205      	movs	r2, #5
 8000f3c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f3e:	4b4a      	ldr	r3, [pc, #296]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f46:	4b48      	ldr	r3, [pc, #288]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f4c:	4b46      	ldr	r3, [pc, #280]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f52:	4b45      	ldr	r3, [pc, #276]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f5a:	4b43      	ldr	r3, [pc, #268]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8000f60:	4b41      	ldr	r3, [pc, #260]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8000f68:	4b3f      	ldr	r3, [pc, #252]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f6a:	221c      	movs	r2, #28
 8000f6c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8000f6e:	4b3e      	ldr	r3, [pc, #248]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f70:	2280      	movs	r2, #128	; 0x80
 8000f72:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000f74:	4b3c      	ldr	r3, [pc, #240]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8000f7a:	4b3b      	ldr	r3, [pc, #236]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f80:	4839      	ldr	r0, [pc, #228]	; (8001068 <MX_ADC1_Init+0x178>)
 8000f82:	f004 fe83 	bl	8005c8c <HAL_ADC_Init>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8000f8c:	f002 fccc 	bl	8003928 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000f90:	4b37      	ldr	r3, [pc, #220]	; (8001070 <MX_ADC1_Init+0x180>)
 8000f92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f94:	2306      	movs	r3, #6
 8000f96:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000f98:	2306      	movs	r3, #6
 8000f9a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f9c:	237f      	movs	r3, #127	; 0x7f
 8000f9e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fa0:	2304      	movs	r3, #4
 8000fa2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa8:	463b      	mov	r3, r7
 8000faa:	4619      	mov	r1, r3
 8000fac:	482e      	ldr	r0, [pc, #184]	; (8001068 <MX_ADC1_Init+0x178>)
 8000fae:	f005 f9df 	bl	8006370 <HAL_ADC_ConfigChannel>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8000fb8:	f002 fcb6 	bl	8003928 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000fbc:	4b2d      	ldr	r3, [pc, #180]	; (8001074 <MX_ADC1_Init+0x184>)
 8000fbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fc0:	230c      	movs	r3, #12
 8000fc2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000fc4:	2305      	movs	r3, #5
 8000fc6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fc8:	463b      	mov	r3, r7
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4826      	ldr	r0, [pc, #152]	; (8001068 <MX_ADC1_Init+0x178>)
 8000fce:	f005 f9cf 	bl	8006370 <HAL_ADC_ConfigChannel>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8000fd8:	f002 fca6 	bl	8003928 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000fdc:	4b26      	ldr	r3, [pc, #152]	; (8001078 <MX_ADC1_Init+0x188>)
 8000fde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000fe0:	2312      	movs	r3, #18
 8000fe2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe4:	463b      	mov	r3, r7
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	481f      	ldr	r0, [pc, #124]	; (8001068 <MX_ADC1_Init+0x178>)
 8000fea:	f005 f9c1 	bl	8006370 <HAL_ADC_ConfigChannel>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8000ff4:	f002 fc98 	bl	8003928 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000ff8:	4b1d      	ldr	r3, [pc, #116]	; (8001070 <MX_ADC1_Init+0x180>)
 8000ffa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000ffc:	2318      	movs	r3, #24
 8000ffe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8001000:	2306      	movs	r3, #6
 8001002:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001004:	463b      	mov	r3, r7
 8001006:	4619      	mov	r1, r3
 8001008:	4817      	ldr	r0, [pc, #92]	; (8001068 <MX_ADC1_Init+0x178>)
 800100a:	f005 f9b1 	bl	8006370 <HAL_ADC_ConfigChannel>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 8001014:	f002 fc88 	bl	8003928 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8001018:	4b18      	ldr	r3, [pc, #96]	; (800107c <MX_ADC1_Init+0x18c>)
 800101a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800101c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001020:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001022:	2305      	movs	r3, #5
 8001024:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001026:	463b      	mov	r3, r7
 8001028:	4619      	mov	r1, r3
 800102a:	480f      	ldr	r0, [pc, #60]	; (8001068 <MX_ADC1_Init+0x178>)
 800102c:	f005 f9a0 	bl	8006370 <HAL_ADC_ConfigChannel>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_ADC1_Init+0x14a>
  {
    Error_Handler();
 8001036:	f002 fc77 	bl	8003928 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  adcChConfig.Channel		= sConfig.Channel;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	4a10      	ldr	r2, [pc, #64]	; (8001080 <MX_ADC1_Init+0x190>)
 800103e:	6013      	str	r3, [r2, #0]
  adcChConfig.Rank			= sConfig.Rank;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4a0f      	ldr	r2, [pc, #60]	; (8001080 <MX_ADC1_Init+0x190>)
 8001044:	6053      	str	r3, [r2, #4]
  adcChConfig.SamplingTime	= sConfig.SamplingTime;
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	4a0d      	ldr	r2, [pc, #52]	; (8001080 <MX_ADC1_Init+0x190>)
 800104a:	6093      	str	r3, [r2, #8]
  adcChConfig.SingleDiff	= sConfig.SingleDiff;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4a0c      	ldr	r2, [pc, #48]	; (8001080 <MX_ADC1_Init+0x190>)
 8001050:	60d3      	str	r3, [r2, #12]
  adcChConfig.OffsetNumber	= sConfig.OffsetNumber;
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	4a0a      	ldr	r2, [pc, #40]	; (8001080 <MX_ADC1_Init+0x190>)
 8001056:	6113      	str	r3, [r2, #16]
  adcChConfig.Offset		= sConfig.Offset;
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	4a09      	ldr	r2, [pc, #36]	; (8001080 <MX_ADC1_Init+0x190>)
 800105c:	6153      	str	r3, [r2, #20]

  /* USER CODE END ADC1_Init 2 */

}
 800105e:	bf00      	nop
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20002440 	.word	0x20002440
 800106c:	50040000 	.word	0x50040000
 8001070:	80000001 	.word	0x80000001
 8001074:	2a000400 	.word	0x2a000400
 8001078:	25b00200 	.word	0x25b00200
 800107c:	43210000 	.word	0x43210000
 8001080:	200001fc 	.word	0x200001fc

08001084 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b0a0      	sub	sp, #128	; 0x80
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800109c:	f107 0318 	add.w	r3, r7, #24
 80010a0:	2254      	movs	r2, #84	; 0x54
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f00c f96b 	bl	800d380 <memset>
  if(adcHandle->Instance==ADC1)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a43      	ldr	r2, [pc, #268]	; (80011bc <HAL_ADC_MspInit+0x138>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d17f      	bne.n	80011b4 <HAL_ADC_MspInit+0x130>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80010b4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010b8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80010ba:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80010be:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010c0:	f107 0318 	add.w	r3, r7, #24
 80010c4:	4618      	mov	r0, r3
 80010c6:	f009 fb47 	bl	800a758 <HAL_RCCEx_PeriphCLKConfig>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80010d0:	f002 fc2a 	bl	8003928 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80010d4:	4b3a      	ldr	r3, [pc, #232]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d8:	4a39      	ldr	r2, [pc, #228]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010e0:	4b37      	ldr	r3, [pc, #220]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010e8:	617b      	str	r3, [r7, #20]
 80010ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ec:	4b34      	ldr	r3, [pc, #208]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f0:	4a33      	ldr	r2, [pc, #204]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010f2:	f043 0301 	orr.w	r3, r3, #1
 80010f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010f8:	4b31      	ldr	r3, [pc, #196]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 80010fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	613b      	str	r3, [r7, #16]
 8001102:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001104:	4b2e      	ldr	r3, [pc, #184]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 8001106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001108:	4a2d      	ldr	r2, [pc, #180]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 800110a:	f043 0302 	orr.w	r3, r3, #2
 800110e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001110:	4b2b      	ldr	r3, [pc, #172]	; (80011c0 <HAL_ADC_MspInit+0x13c>)
 8001112:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001114:	f003 0302 	and.w	r3, r3, #2
 8001118:	60fb      	str	r3, [r7, #12]
 800111a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = A3_V_OCXO_ADC1_IN9_Pin|A4_V_HOLD_ADC1_IN10_Pin;
 800111c:	2330      	movs	r3, #48	; 0x30
 800111e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001120:	230b      	movs	r3, #11
 8001122:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	2300      	movs	r3, #0
 8001126:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001128:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800112c:	4619      	mov	r1, r3
 800112e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001132:	f006 fb71 	bl	8007818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = D6_V_DCF77_DEMOD_ADC1_IN16_Pin;
 8001136:	2302      	movs	r3, #2
 8001138:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800113a:	230b      	movs	r3, #11
 800113c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(D6_V_DCF77_DEMOD_ADC1_IN16_GPIO_Port, &GPIO_InitStruct);
 8001142:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001146:	4619      	mov	r1, r3
 8001148:	481e      	ldr	r0, [pc, #120]	; (80011c4 <HAL_ADC_MspInit+0x140>)
 800114a:	f006 fb65 	bl	8007818 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800114e:	4b1e      	ldr	r3, [pc, #120]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001150:	4a1e      	ldr	r2, [pc, #120]	; (80011cc <HAL_ADC_MspInit+0x148>)
 8001152:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001154:	4b1c      	ldr	r3, [pc, #112]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001156:	2200      	movs	r2, #0
 8001158:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800115a:	4b1b      	ldr	r3, [pc, #108]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 800115c:	2200      	movs	r2, #0
 800115e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001160:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001162:	2200      	movs	r2, #0
 8001164:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001166:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001168:	2280      	movs	r2, #128	; 0x80
 800116a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800116c:	4b16      	ldr	r3, [pc, #88]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 800116e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001172:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001174:	4b14      	ldr	r3, [pc, #80]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001176:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800117a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800117c:	4b12      	ldr	r3, [pc, #72]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 800117e:	2200      	movs	r2, #0
 8001180:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001182:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 8001184:	2200      	movs	r2, #0
 8001186:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001188:	480f      	ldr	r0, [pc, #60]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 800118a:	f006 f8c1 	bl	8007310 <HAL_DMA_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 8001194:	f002 fbc8 	bl	8003928 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a0b      	ldr	r2, [pc, #44]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 800119c:	64da      	str	r2, [r3, #76]	; 0x4c
 800119e:	4a0a      	ldr	r2, [pc, #40]	; (80011c8 <HAL_ADC_MspInit+0x144>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2100      	movs	r1, #0
 80011a8:	2012      	movs	r0, #18
 80011aa:	f006 f879 	bl	80072a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80011ae:	2012      	movs	r0, #18
 80011b0:	f006 f892 	bl	80072d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011b4:	bf00      	nop
 80011b6:	3780      	adds	r7, #128	; 0x80
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	50040000 	.word	0x50040000
 80011c0:	40021000 	.word	0x40021000
 80011c4:	48000400 	.word	0x48000400
 80011c8:	200024a4 	.word	0x200024a4
 80011cc:	40020008 	.word	0x40020008

080011d0 <DF4IAH_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef DF4IAH_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff fe71 	bl	8000ec8 <LL_ADC_REG_IsConversionOngoing>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d16c      	bne.n	80012c6 <DF4IAH_ADC_Start_DMA+0xf6>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d101      	bne.n	80011fa <DF4IAH_ADC_Start_DMA+0x2a>
 80011f6:	2302      	movs	r3, #2
 80011f8:	e068      	b.n	80012cc <DF4IAH_ADC_Start_DMA+0xfc>
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2201      	movs	r2, #1
 80011fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001202:	68f8      	ldr	r0, [r7, #12]
 8001204:	f005 fd5c 	bl	8006cc0 <ADC_Enable>
 8001208:	4603      	mov	r3, r0
 800120a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800120c:	7dfb      	ldrb	r3, [r7, #23]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d154      	bne.n	80012bc <DF4IAH_ADC_Start_DMA+0xec>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001216:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800121a:	f023 0301 	bic.w	r3, r3, #1
 800121e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800122a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d006      	beq.n	8001240 <DF4IAH_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001236:	f023 0206 	bic.w	r2, r3, #6
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	659a      	str	r2, [r3, #88]	; 0x58
 800123e:	e002      	b.n	8001246 <DF4IAH_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	2200      	movs	r2, #0
 8001244:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	4a22      	ldr	r2, [pc, #136]	; (80012d4 <DF4IAH_ADC_Start_DMA+0x104>)
 800124c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001252:	4a21      	ldr	r2, [pc, #132]	; (80012d8 <DF4IAH_ADC_Start_DMA+0x108>)
 8001254:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125a:	4a20      	ldr	r2, [pc, #128]	; (80012dc <DF4IAH_ADC_Start_DMA+0x10c>)
 800125c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	221c      	movs	r2, #28
 8001264:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	2200      	movs	r2, #0
 800126a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	685a      	ldr	r2, [r3, #4]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f042 0210 	orr.w	r2, r2, #16
 800127c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	68da      	ldr	r2, [r3, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f042 0201 	orr.w	r2, r2, #1
 800128c:	60da      	str	r2, [r3, #12]

        /* DF4IAH: Re-Init the DMA Channel 1 */
        HAL_DMA_Init(hadc->DMA_Handle);
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	4618      	mov	r0, r3
 8001294:	f006 f83c 	bl	8007310 <HAL_DMA_Init>

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	3340      	adds	r3, #64	; 0x40
 80012a2:	4619      	mov	r1, r3
 80012a4:	68ba      	ldr	r2, [r7, #8]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f006 f8ea 	bl	8007480 <HAL_DMA_Start_IT>
 80012ac:	4603      	mov	r3, r0
 80012ae:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fdf3 	bl	8000ea0 <LL_ADC_REG_StartConversion>
 80012ba:	e006      	b.n	80012ca <DF4IAH_ADC_Start_DMA+0xfa>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80012c4:	e001      	b.n	80012ca <DF4IAH_ADC_Start_DMA+0xfa>

    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80012c6:	2302      	movs	r3, #2
 80012c8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80012ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	08006e43 	.word	0x08006e43
 80012d8:	08006f1b 	.word	0x08006f1b
 80012dc:	08006f37 	.word	0x08006f37

080012e0 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	if (HAL_ADC_GetState(hadc) & HAL_ADC_STATE_REG_EOC) {
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f005 fc21 	bl	8006b30 <HAL_ADC_GetState>
 80012ee:	4603      	mov	r3, r0
 80012f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d01c      	beq.n	8001332 <HAL_ADC_ConvCpltCallback+0x52>
		uint32_t status = READ_REG(hadc->Instance->ISR);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	60fb      	str	r3, [r7, #12]
		if (status & ADC_FLAG_EOS) {
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f003 0308 	and.w	r3, r3, #8
 8001306:	2b00      	cmp	r3, #0
 8001308:	d013      	beq.n	8001332 <HAL_ADC_ConvCpltCallback+0x52>
			/* Sequence has finished */
			__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	2208      	movs	r2, #8
 8001310:	601a      	str	r2, [r3, #0]

			/* Copy from DMA out region to global variables */
			{
				/* Get the converted value of regular channel */
				adcVrefint_val = adc_dma_buf[0];
 8001312:	4b0a      	ldr	r3, [pc, #40]	; (800133c <HAL_ADC_ConvCpltCallback+0x5c>)
 8001314:	881a      	ldrh	r2, [r3, #0]
 8001316:	4b0a      	ldr	r3, [pc, #40]	; (8001340 <HAL_ADC_ConvCpltCallback+0x60>)
 8001318:	801a      	strh	r2, [r3, #0]

				/* Get the converted value of regular channel */
				adcCh10_val = adc_dma_buf[1];
 800131a:	4b08      	ldr	r3, [pc, #32]	; (800133c <HAL_ADC_ConvCpltCallback+0x5c>)
 800131c:	885a      	ldrh	r2, [r3, #2]
 800131e:	4b09      	ldr	r3, [pc, #36]	; (8001344 <HAL_ADC_ConvCpltCallback+0x64>)
 8001320:	801a      	strh	r2, [r3, #0]

				/* Get the converted value of regular channel */
				adcCh9_val = adc_dma_buf[2];
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <HAL_ADC_ConvCpltCallback+0x5c>)
 8001324:	889a      	ldrh	r2, [r3, #4]
 8001326:	4b08      	ldr	r3, [pc, #32]	; (8001348 <HAL_ADC_ConvCpltCallback+0x68>)
 8001328:	801a      	strh	r2, [r3, #0]

				/* Get the converted value of regular channel */
				adcCh16_val = adc_dma_buf[4];
 800132a:	4b04      	ldr	r3, [pc, #16]	; (800133c <HAL_ADC_ConvCpltCallback+0x5c>)
 800132c:	891a      	ldrh	r2, [r3, #8]
 800132e:	4b07      	ldr	r3, [pc, #28]	; (800134c <HAL_ADC_ConvCpltCallback+0x6c>)
 8001330:	801a      	strh	r2, [r3, #0]

	if (status & ADC_FLAG_OVR) {
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
	}
#endif
}
 8001332:	bf00      	nop
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	2000022c 	.word	0x2000022c
 8001340:	2000021a 	.word	0x2000021a
 8001344:	20000216 	.word	0x20000216
 8001348:	20000214 	.word	0x20000214
 800134c:	20000218 	.word	0x20000218

08001350 <HAL_ADC_ErrorCallback>:
{
}
#endif

void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
	static uint32_t ctr = 0UL;
	++ctr;
 8001358:	4b05      	ldr	r3, [pc, #20]	; (8001370 <HAL_ADC_ErrorCallback+0x20>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	3301      	adds	r3, #1
 800135e:	4a04      	ldr	r2, [pc, #16]	; (8001370 <HAL_ADC_ErrorCallback+0x20>)
 8001360:	6013      	str	r3, [r2, #0]
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	20000238 	.word	0x20000238

08001374 <adc_init>:


void adc_init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) !=  HAL_OK)
 8001378:	217f      	movs	r1, #127	; 0x7f
 800137a:	4805      	ldr	r0, [pc, #20]	; (8001390 <adc_init+0x1c>)
 800137c:	f005 fe22 	bl	8006fc4 <HAL_ADCEx_Calibration_Start>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <adc_init+0x16>
	{
		Error_Handler();
 8001386:	f002 facf 	bl	8003928 <Error_Handler>
	}
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20002440 	.word	0x20002440

08001394 <adc_start>:

void adc_start(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
	if (HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_READY) {
 8001398:	480a      	ldr	r0, [pc, #40]	; (80013c4 <adc_start+0x30>)
 800139a:	f005 fbc9 	bl	8006b30 <HAL_ADC_GetState>
 800139e:	4603      	mov	r3, r0
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d00a      	beq.n	80013be <adc_start+0x2a>
		if (DF4IAH_ADC_Start_DMA(&hadc1, (uint32_t*) adc_dma_buf, ADC_DMA_Buf_Len) != HAL_OK) {
 80013a8:	2305      	movs	r3, #5
 80013aa:	461a      	mov	r2, r3
 80013ac:	4906      	ldr	r1, [pc, #24]	; (80013c8 <adc_start+0x34>)
 80013ae:	4805      	ldr	r0, [pc, #20]	; (80013c4 <adc_start+0x30>)
 80013b0:	f7ff ff0e 	bl	80011d0 <DF4IAH_ADC_Start_DMA>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <adc_start+0x2a>
			Error_Handler();
 80013ba:	f002 fab5 	bl	8003928 <Error_Handler>
		}
	}
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20002440 	.word	0x20002440
 80013c8:	2000022c 	.word	0x2000022c

080013cc <adc_stop>:

void adc_stop(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
	if ((HAL_ADC_GetState(&hadc1) & HAL_ADC_STATE_READY) == 0) {
 80013d0:	480c      	ldr	r0, [pc, #48]	; (8001404 <adc_stop+0x38>)
 80013d2:	f005 fbad 	bl	8006b30 <HAL_ADC_GetState>
 80013d6:	4603      	mov	r3, r0
 80013d8:	f003 0301 	and.w	r3, r3, #1
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d103      	bne.n	80013e8 <adc_stop+0x1c>
		HAL_ADC_Stop_DMA(&hadc1);
 80013e0:	4808      	ldr	r0, [pc, #32]	; (8001404 <adc_stop+0x38>)
 80013e2:	f004 fd9b 	bl	8005f1c <HAL_ADC_Stop_DMA>
	else {
		if (__HAL_ADC_GET_FLAG(&hadc1, ADC_FLAG_EOS)) {
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_EOS);
		}
	}
}
 80013e6:	e00a      	b.n	80013fe <adc_stop+0x32>
		if (__HAL_ADC_GET_FLAG(&hadc1, ADC_FLAG_EOS)) {
 80013e8:	4b06      	ldr	r3, [pc, #24]	; (8001404 <adc_stop+0x38>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0308 	and.w	r3, r3, #8
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d103      	bne.n	80013fe <adc_stop+0x32>
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_EOS);
 80013f6:	4b03      	ldr	r3, [pc, #12]	; (8001404 <adc_stop+0x38>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2208      	movs	r2, #8
 80013fc:	601a      	str	r2, [r3, #0]
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20002440 	.word	0x20002440

08001408 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800140e:	4b10      	ldr	r3, [pc, #64]	; (8001450 <MX_DMA_Init+0x48>)
 8001410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001412:	4a0f      	ldr	r2, [pc, #60]	; (8001450 <MX_DMA_Init+0x48>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6493      	str	r3, [r2, #72]	; 0x48
 800141a:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <MX_DMA_Init+0x48>)
 800141c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001426:	2200      	movs	r2, #0
 8001428:	2100      	movs	r1, #0
 800142a:	200b      	movs	r0, #11
 800142c:	f005 ff38 	bl	80072a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001430:	200b      	movs	r0, #11
 8001432:	f005 ff51 	bl	80072d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	2100      	movs	r1, #0
 800143a:	2011      	movs	r0, #17
 800143c:	f005 ff30 	bl	80072a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001440:	2011      	movs	r0, #17
 8001442:	f005 ff49 	bl	80072d8 <HAL_NVIC_EnableIRQ>

}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40021000 	.word	0x40021000

08001454 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	; 0x28
 8001458:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145a:	f107 0314 	add.w	r3, r7, #20
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
 8001468:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800146a:	4b4b      	ldr	r3, [pc, #300]	; (8001598 <MX_GPIO_Init+0x144>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146e:	4a4a      	ldr	r2, [pc, #296]	; (8001598 <MX_GPIO_Init+0x144>)
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001476:	4b48      	ldr	r3, [pc, #288]	; (8001598 <MX_GPIO_Init+0x144>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147a:	f003 0304 	and.w	r3, r3, #4
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001482:	4b45      	ldr	r3, [pc, #276]	; (8001598 <MX_GPIO_Init+0x144>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001486:	4a44      	ldr	r2, [pc, #272]	; (8001598 <MX_GPIO_Init+0x144>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800148e:	4b42      	ldr	r3, [pc, #264]	; (8001598 <MX_GPIO_Init+0x144>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800149a:	4b3f      	ldr	r3, [pc, #252]	; (8001598 <MX_GPIO_Init+0x144>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	4a3e      	ldr	r2, [pc, #248]	; (8001598 <MX_GPIO_Init+0x144>)
 80014a0:	f043 0302 	orr.w	r3, r3, #2
 80014a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a6:	4b3c      	ldr	r3, [pc, #240]	; (8001598 <MX_GPIO_Init+0x144>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014b2:	4b39      	ldr	r3, [pc, #228]	; (8001598 <MX_GPIO_Init+0x144>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b6:	4a38      	ldr	r2, [pc, #224]	; (8001598 <MX_GPIO_Init+0x144>)
 80014b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014be:	4b36      	ldr	r3, [pc, #216]	; (8001598 <MX_GPIO_Init+0x144>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D2_OCXO_LCKD_GPIO_O_GPIO_Port, D2_OCXO_LCKD_GPIO_O_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d4:	f006 fbec 	bl	8007cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, GPIO_PIN_RESET);
 80014d8:	2200      	movs	r2, #0
 80014da:	2110      	movs	r1, #16
 80014dc:	482f      	ldr	r0, [pc, #188]	; (800159c <MX_GPIO_Init+0x148>)
 80014de:	f006 fbe7 	bl	8007cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80014e2:	2201      	movs	r2, #1
 80014e4:	2120      	movs	r1, #32
 80014e6:	482d      	ldr	r0, [pc, #180]	; (800159c <MX_GPIO_Init+0x148>)
 80014e8:	f006 fbe2 	bl	8007cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D3_DCF77_DEMOD_GPIO_EXTI0_Pin;
 80014ec:	2301      	movs	r3, #1
 80014ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014f0:	4b2b      	ldr	r3, [pc, #172]	; (80015a0 <MX_GPIO_Init+0x14c>)
 80014f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014f4:	2302      	movs	r3, #2
 80014f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D3_DCF77_DEMOD_GPIO_EXTI0_GPIO_Port, &GPIO_InitStruct);
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	4619      	mov	r1, r3
 80014fe:	4827      	ldr	r0, [pc, #156]	; (800159c <MX_GPIO_Init+0x148>)
 8001500:	f006 f98a 	bl	8007818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = D9_FRCD_HOLD_GPIO_I_Pin|D10_PLL_LCKD_GPIO_I_Pin;
 8001504:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8001508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800150a:	2300      	movs	r3, #0
 800150c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800150e:	2302      	movs	r3, #2
 8001510:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	4619      	mov	r1, r3
 8001518:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800151c:	f006 f97c 	bl	8007818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D2_OCXO_LCKD_GPIO_O_Pin;
 8001520:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001526:	2301      	movs	r3, #1
 8001528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2300      	movs	r3, #0
 8001530:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D2_OCXO_LCKD_GPIO_O_GPIO_Port, &GPIO_InitStruct);
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	4619      	mov	r1, r3
 8001538:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800153c:	f006 f96c 	bl	8007818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D12_HoRelay_GPIO_O_Pin;
 8001540:	2310      	movs	r3, #16
 8001542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001544:	2301      	movs	r3, #1
 8001546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	2300      	movs	r3, #0
 800154a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154c:	2300      	movs	r3, #0
 800154e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D12_HoRelay_GPIO_O_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	4619      	mov	r1, r3
 8001556:	4811      	ldr	r0, [pc, #68]	; (800159c <MX_GPIO_Init+0x148>)
 8001558:	f006 f95e 	bl	8007818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D11_ONEWIRE_GPIO_IO_Pin;
 800155c:	2320      	movs	r3, #32
 800155e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001560:	2311      	movs	r3, #17
 8001562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001568:	2301      	movs	r3, #1
 800156a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D11_ONEWIRE_GPIO_IO_GPIO_Port, &GPIO_InitStruct);
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4619      	mov	r1, r3
 8001572:	480a      	ldr	r0, [pc, #40]	; (800159c <MX_GPIO_Init+0x148>)
 8001574:	f006 f950 	bl	8007818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NoJ1J2_BOOT0_GPIO_I_Pin;
 8001578:	2308      	movs	r3, #8
 800157a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800157c:	2300      	movs	r3, #0
 800157e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001580:	2301      	movs	r3, #1
 8001582:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NoJ1J2_BOOT0_GPIO_I_GPIO_Port, &GPIO_InitStruct);
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	4619      	mov	r1, r3
 800158a:	4806      	ldr	r0, [pc, #24]	; (80015a4 <MX_GPIO_Init+0x150>)
 800158c:	f006 f944 	bl	8007818 <HAL_GPIO_Init>

}
 8001590:	bf00      	nop
 8001592:	3728      	adds	r7, #40	; 0x28
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40021000 	.word	0x40021000
 800159c:	48000400 	.word	0x48000400
 80015a0:	10110000 	.word	0x10110000
 80015a4:	48001c00 	.word	0x48001c00

080015a8 <onewireMasterWr_bit>:
	return crc;
}


static void onewireMasterWr_bit(uint8_t bit)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
	/* Ensure relaxation */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80015b2:	2201      	movs	r2, #1
 80015b4:	2120      	movs	r1, #32
 80015b6:	4815      	ldr	r0, [pc, #84]	; (800160c <onewireMasterWr_bit+0x64>)
 80015b8:	f006 fb7a 	bl	8007cb0 <HAL_GPIO_WritePin>
	uDelay(2);
 80015bc:	2002      	movs	r0, #2
 80015be:	f001 f9e3 	bl	8002988 <uDelay>

	/* TimeSlot starts */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_RESET);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2120      	movs	r1, #32
 80015c6:	4811      	ldr	r0, [pc, #68]	; (800160c <onewireMasterWr_bit+0x64>)
 80015c8:	f006 fb72 	bl	8007cb0 <HAL_GPIO_WritePin>

	if (bit) {
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d00b      	beq.n	80015ea <onewireMasterWr_bit+0x42>
		/* Writing a One */
		uDelay(2);
 80015d2:	2002      	movs	r0, #2
 80015d4:	f001 f9d8 	bl	8002988 <uDelay>
		HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80015d8:	2201      	movs	r2, #1
 80015da:	2120      	movs	r1, #32
 80015dc:	480b      	ldr	r0, [pc, #44]	; (800160c <onewireMasterWr_bit+0x64>)
 80015de:	f006 fb67 	bl	8007cb0 <HAL_GPIO_WritePin>
		uDelay(88);
 80015e2:	2058      	movs	r0, #88	; 0x58
 80015e4:	f001 f9d0 	bl	8002988 <uDelay>
 80015e8:	e007      	b.n	80015fa <onewireMasterWr_bit+0x52>
	}
	else {
		/* Writing a Zero */
		uDelay(90);
 80015ea:	205a      	movs	r0, #90	; 0x5a
 80015ec:	f001 f9cc 	bl	8002988 <uDelay>
		HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80015f0:	2201      	movs	r2, #1
 80015f2:	2120      	movs	r1, #32
 80015f4:	4805      	ldr	r0, [pc, #20]	; (800160c <onewireMasterWr_bit+0x64>)
 80015f6:	f006 fb5b 	bl	8007cb0 <HAL_GPIO_WritePin>
	}

	/* Enter relaxation state */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80015fa:	2201      	movs	r2, #1
 80015fc:	2120      	movs	r1, #32
 80015fe:	4803      	ldr	r0, [pc, #12]	; (800160c <onewireMasterWr_bit+0x64>)
 8001600:	f006 fb56 	bl	8007cb0 <HAL_GPIO_WritePin>
}
 8001604:	bf00      	nop
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	48000400 	.word	0x48000400

08001610 <onewireMasterWr_byte>:

static void onewireMasterWr_byte(uint8_t byte)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
	for (uint8_t idx = 0; idx < 8; ++idx) {
 800161a:	2300      	movs	r3, #0
 800161c:	73fb      	strb	r3, [r7, #15]
 800161e:	e00d      	b.n	800163c <onewireMasterWr_byte+0x2c>
		onewireMasterWr_bit((byte >> idx) & 0x01U);
 8001620:	79fa      	ldrb	r2, [r7, #7]
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	fa42 f303 	asr.w	r3, r2, r3
 8001628:	b2db      	uxtb	r3, r3
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	b2db      	uxtb	r3, r3
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff ffb9 	bl	80015a8 <onewireMasterWr_bit>
	for (uint8_t idx = 0; idx < 8; ++idx) {
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	3301      	adds	r3, #1
 800163a:	73fb      	strb	r3, [r7, #15]
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	2b07      	cmp	r3, #7
 8001640:	d9ee      	bls.n	8001620 <onewireMasterWr_byte+0x10>
	}
}
 8001642:	bf00      	nop
 8001644:	bf00      	nop
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <onewireMasterWr_romCode>:

static void onewireMasterWr_romCode(uint8_t* romCode)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	if (!romCode[0] && !romCode[1] && !romCode[2] && !romCode[3] && !romCode[4] && !romCode[5] && !romCode[6] && !romCode[7]) {
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d124      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3301      	adds	r3, #1
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d11f      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3302      	adds	r3, #2
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d11a      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3303      	adds	r3, #3
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d115      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	3304      	adds	r3, #4
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d110      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3305      	adds	r3, #5
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d10b      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	3306      	adds	r3, #6
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d106      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3307      	adds	r3, #7
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d101      	bne.n	80016a6 <onewireMasterWr_romCode+0x5a>
		romCode = 0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	607b      	str	r3, [r7, #4]
	}
	if (!romCode) {
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d010      	beq.n	80016ce <onewireMasterWr_romCode+0x82>
		return;
	}

	for (uint8_t len = 8; len; --len) {
 80016ac:	2308      	movs	r3, #8
 80016ae:	73fb      	strb	r3, [r7, #15]
 80016b0:	e009      	b.n	80016c6 <onewireMasterWr_romCode+0x7a>
		onewireMasterWr_byte(*(romCode++));
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	1c5a      	adds	r2, r3, #1
 80016b6:	607a      	str	r2, [r7, #4]
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ffa8 	bl	8001610 <onewireMasterWr_byte>
	for (uint8_t len = 8; len; --len) {
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	73fb      	strb	r3, [r7, #15]
 80016c6:	7bfb      	ldrb	r3, [r7, #15]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1f2      	bne.n	80016b2 <onewireMasterWr_romCode+0x66>
 80016cc:	e000      	b.n	80016d0 <onewireMasterWr_romCode+0x84>
		return;
 80016ce:	bf00      	nop
	}
}
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
	...

080016d8 <onewireMasterRd_bit>:

static uint8_t onewireMasterRd_bit(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
	/* Ensure relaxation */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80016de:	2201      	movs	r2, #1
 80016e0:	2120      	movs	r1, #32
 80016e2:	4817      	ldr	r0, [pc, #92]	; (8001740 <onewireMasterRd_bit+0x68>)
 80016e4:	f006 fae4 	bl	8007cb0 <HAL_GPIO_WritePin>
	uDelay(2);
 80016e8:	2002      	movs	r0, #2
 80016ea:	f001 f94d 	bl	8002988 <uDelay>

	/* TimeSlot starts */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_RESET);
 80016ee:	2200      	movs	r2, #0
 80016f0:	2120      	movs	r1, #32
 80016f2:	4813      	ldr	r0, [pc, #76]	; (8001740 <onewireMasterRd_bit+0x68>)
 80016f4:	f006 fadc 	bl	8007cb0 <HAL_GPIO_WritePin>
	uDelay(2);
 80016f8:	2002      	movs	r0, #2
 80016fa:	f001 f945 	bl	8002988 <uDelay>
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80016fe:	2201      	movs	r2, #1
 8001700:	2120      	movs	r1, #32
 8001702:	480f      	ldr	r0, [pc, #60]	; (8001740 <onewireMasterRd_bit+0x68>)
 8001704:	f006 fad4 	bl	8007cb0 <HAL_GPIO_WritePin>

	/* Get read bit of slave */
	uDelay(13);
 8001708:	200d      	movs	r0, #13
 800170a:	f001 f93d 	bl	8002988 <uDelay>
	GPIO_PinState pinstate = HAL_GPIO_ReadPin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin);
 800170e:	2120      	movs	r1, #32
 8001710:	480b      	ldr	r0, [pc, #44]	; (8001740 <onewireMasterRd_bit+0x68>)
 8001712:	f006 fab5 	bl	8007c80 <HAL_GPIO_ReadPin>
 8001716:	4603      	mov	r3, r0
 8001718:	71fb      	strb	r3, [r7, #7]
	uDelay(75);
 800171a:	204b      	movs	r0, #75	; 0x4b
 800171c:	f001 f934 	bl	8002988 <uDelay>

	/* Enter relaxation state */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 8001720:	2201      	movs	r2, #1
 8001722:	2120      	movs	r1, #32
 8001724:	4806      	ldr	r0, [pc, #24]	; (8001740 <onewireMasterRd_bit+0x68>)
 8001726:	f006 fac3 	bl	8007cb0 <HAL_GPIO_WritePin>

	return (pinstate == GPIO_PIN_SET);
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	2b01      	cmp	r3, #1
 800172e:	bf0c      	ite	eq
 8001730:	2301      	moveq	r3, #1
 8001732:	2300      	movne	r3, #0
 8001734:	b2db      	uxtb	r3, r3
}
 8001736:	4618      	mov	r0, r3
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	48000400 	.word	0x48000400

08001744 <onewireMasterRd_field>:

static uint32_t onewireMasterRd_field(uint8_t bitCnt)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
	uint32_t rdVal = 0UL;
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]

	/* Paramter check */
	if (bitCnt > 32) {
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	2b20      	cmp	r3, #32
 8001756:	d902      	bls.n	800175e <onewireMasterRd_field+0x1a>
		return 0xffffffffUL;
 8001758:	f04f 33ff 	mov.w	r3, #4294967295
 800175c:	e016      	b.n	800178c <onewireMasterRd_field+0x48>
	}

	for (uint8_t idx = 0U; idx < bitCnt; ++idx) {
 800175e:	2300      	movs	r3, #0
 8001760:	72fb      	strb	r3, [r7, #11]
 8001762:	e00e      	b.n	8001782 <onewireMasterRd_field+0x3e>
		if (onewireMasterRd_bit()) {
 8001764:	f7ff ffb8 	bl	80016d8 <onewireMasterRd_bit>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d006      	beq.n	800177c <onewireMasterRd_field+0x38>
			rdVal |= (1UL << idx);
 800176e:	7afb      	ldrb	r3, [r7, #11]
 8001770:	2201      	movs	r2, #1
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	68fa      	ldr	r2, [r7, #12]
 8001778:	4313      	orrs	r3, r2
 800177a:	60fb      	str	r3, [r7, #12]
	for (uint8_t idx = 0U; idx < bitCnt; ++idx) {
 800177c:	7afb      	ldrb	r3, [r7, #11]
 800177e:	3301      	adds	r3, #1
 8001780:	72fb      	strb	r3, [r7, #11]
 8001782:	7afa      	ldrb	r2, [r7, #11]
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	429a      	cmp	r2, r3
 8001788:	d3ec      	bcc.n	8001764 <onewireMasterRd_field+0x20>
		}
	}

	return rdVal;
 800178a:	68fb      	ldr	r3, [r7, #12]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3710      	adds	r7, #16
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <onewireMasterCheck_presence>:

GPIO_PinState onewireMasterCheck_presence(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
	/* Ensure the bus is inactive */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 800179a:	2201      	movs	r2, #1
 800179c:	2120      	movs	r1, #32
 800179e:	4813      	ldr	r0, [pc, #76]	; (80017ec <onewireMasterCheck_presence+0x58>)
 80017a0:	f006 fa86 	bl	8007cb0 <HAL_GPIO_WritePin>
	uDelay(2000);
 80017a4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80017a8:	f001 f8ee 	bl	8002988 <uDelay>

	/* 1w: Reset */
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_RESET);
 80017ac:	2200      	movs	r2, #0
 80017ae:	2120      	movs	r1, #32
 80017b0:	480e      	ldr	r0, [pc, #56]	; (80017ec <onewireMasterCheck_presence+0x58>)
 80017b2:	f006 fa7d 	bl	8007cb0 <HAL_GPIO_WritePin>
	uDelay(550);
 80017b6:	f240 2026 	movw	r0, #550	; 0x226
 80017ba:	f001 f8e5 	bl	8002988 <uDelay>
	HAL_GPIO_WritePin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin, GPIO_PIN_SET);
 80017be:	2201      	movs	r2, #1
 80017c0:	2120      	movs	r1, #32
 80017c2:	480a      	ldr	r0, [pc, #40]	; (80017ec <onewireMasterCheck_presence+0x58>)
 80017c4:	f006 fa74 	bl	8007cb0 <HAL_GPIO_WritePin>

	/* Read back Presence */
	uDelay(90);
 80017c8:	205a      	movs	r0, #90	; 0x5a
 80017ca:	f001 f8dd 	bl	8002988 <uDelay>
	GPIO_PinState presence = HAL_GPIO_ReadPin(D11_ONEWIRE_GPIO_IO_GPIO_Port, D11_ONEWIRE_GPIO_IO_Pin);
 80017ce:	2120      	movs	r1, #32
 80017d0:	4806      	ldr	r0, [pc, #24]	; (80017ec <onewireMasterCheck_presence+0x58>)
 80017d2:	f006 fa55 	bl	8007c80 <HAL_GPIO_ReadPin>
 80017d6:	4603      	mov	r3, r0
 80017d8:	71fb      	strb	r3, [r7, #7]
	uDelay(550);
 80017da:	f240 2026 	movw	r0, #550	; 0x226
 80017de:	f001 f8d3 	bl	8002988 <uDelay>

	return presence;
 80017e2:	79fb      	ldrb	r3, [r7, #7]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	48000400 	.word	0x48000400

080017f0 <onewireMasterTree_search>:

uint8_t onewireMasterTree_search(uint8_t searchAlarms, uint8_t devicesMax, uint8_t onewireDevices[][8])
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b088      	sub	sp, #32
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	603a      	str	r2, [r7, #0]
 80017fa:	71fb      	strb	r3, [r7, #7]
 80017fc:	460b      	mov	r3, r1
 80017fe:	71bb      	strb	r3, [r7, #6]
	uint8_t devicesCnt			= 0U;
 8001800:	2300      	movs	r3, #0
 8001802:	77fb      	strb	r3, [r7, #31]
	uint8_t bitIdxNow			= 0U;
 8001804:	2300      	movs	r3, #0
 8001806:	77bb      	strb	r3, [r7, #30]
	uint8_t direction			= 0U;
 8001808:	2300      	movs	r3, #0
 800180a:	777b      	strb	r3, [r7, #29]
	int8_t bitIdxLastZero		= -1;
 800180c:	23ff      	movs	r3, #255	; 0xff
 800180e:	773b      	strb	r3, [r7, #28]
	int8_t discrepancyLast		= -1;
 8001810:	23ff      	movs	r3, #255	; 0xff
 8001812:	74fb      	strb	r3, [r7, #19]
	uint8_t lastDeviceFlag		= 0U;
 8001814:	2300      	movs	r3, #0
 8001816:	76fb      	strb	r3, [r7, #27]
	uint8_t masterMind[64 / 8]	= { 0 };		// Keeps track of common path entries
 8001818:	2300      	movs	r3, #0
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	2300      	movs	r3, #0
 800181e:	60fb      	str	r3, [r7, #12]

	/* For any device, restart the whole path to find each of them on the bus */
	while (devicesCnt < devicesMax) {
 8001820:	e0d0      	b.n	80019c4 <onewireMasterTree_search+0x1d4>
		/* Any devices present? */
		if (GPIO_PIN_SET == onewireMasterCheck_presence()) {
 8001822:	f7ff ffb7 	bl	8001794 <onewireMasterCheck_presence>
 8001826:	4603      	mov	r3, r0
 8001828:	2b01      	cmp	r3, #1
 800182a:	d101      	bne.n	8001830 <onewireMasterTree_search+0x40>
			/* No devices */
			return 0;
 800182c:	2300      	movs	r3, #0
 800182e:	e0d3      	b.n	80019d8 <onewireMasterTree_search+0x1e8>
		}

		/* End of tree */
		if (lastDeviceFlag) {
 8001830:	7efb      	ldrb	r3, [r7, #27]
 8001832:	2b00      	cmp	r3, #0
 8001834:	f040 80cc 	bne.w	80019d0 <onewireMasterTree_search+0x1e0>
			break;
		}

		if (searchAlarms) {
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d003      	beq.n	8001846 <onewireMasterTree_search+0x56>
			/* ALARM Search cmd */
			onewireMasterWr_byte(0xecU);
 800183e:	20ec      	movs	r0, #236	; 0xec
 8001840:	f7ff fee6 	bl	8001610 <onewireMasterWr_byte>
 8001844:	e002      	b.n	800184c <onewireMasterTree_search+0x5c>
		}
		else {
			/* Search ROM cmd */
			onewireMasterWr_byte(0xf0U);
 8001846:	20f0      	movs	r0, #240	; 0xf0
 8001848:	f7ff fee2 	bl	8001610 <onewireMasterWr_byte>
		}

		/* Step over each bit of the IDs */
		bitIdxNow 		= 0U;
 800184c:	2300      	movs	r3, #0
 800184e:	77bb      	strb	r3, [r7, #30]
		while (bitIdxNow < 64) {
 8001850:	e092      	b.n	8001978 <onewireMasterTree_search+0x188>
			/* Get last */
			uint8_t bitNow = 0x01U & (masterMind[bitIdxNow >> 3] >> (bitIdxNow & 0x07U));
 8001852:	7fbb      	ldrb	r3, [r7, #30]
 8001854:	08db      	lsrs	r3, r3, #3
 8001856:	b2db      	uxtb	r3, r3
 8001858:	f107 0220 	add.w	r2, r7, #32
 800185c:	4413      	add	r3, r2
 800185e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001862:	461a      	mov	r2, r3
 8001864:	7fbb      	ldrb	r3, [r7, #30]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	fa42 f303 	asr.w	r3, r2, r3
 800186e:	b2db      	uxtb	r3, r3
 8001870:	f003 0301 	and.w	r3, r3, #1
 8001874:	74bb      	strb	r3, [r7, #18]

			uint8_t b_pos = onewireMasterRd_bit();
 8001876:	f7ff ff2f 	bl	80016d8 <onewireMasterRd_bit>
 800187a:	4603      	mov	r3, r0
 800187c:	747b      	strb	r3, [r7, #17]
			uint8_t b_neg = onewireMasterRd_bit();
 800187e:	f7ff ff2b 	bl	80016d8 <onewireMasterRd_bit>
 8001882:	4603      	mov	r3, r0
 8001884:	743b      	strb	r3, [r7, #16]

			if (!b_pos && b_neg) {
 8001886:	7c7b      	ldrb	r3, [r7, #17]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d105      	bne.n	8001898 <onewireMasterTree_search+0xa8>
 800188c:	7c3b      	ldrb	r3, [r7, #16]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d002      	beq.n	8001898 <onewireMasterTree_search+0xa8>
				/* Only (common or single) '0' */
				direction = 0U;
 8001892:	2300      	movs	r3, #0
 8001894:	777b      	strb	r3, [r7, #29]
 8001896:	e030      	b.n	80018fa <onewireMasterTree_search+0x10a>
			}
			else if (b_pos && !b_neg) {
 8001898:	7c7b      	ldrb	r3, [r7, #17]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d005      	beq.n	80018aa <onewireMasterTree_search+0xba>
 800189e:	7c3b      	ldrb	r3, [r7, #16]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d102      	bne.n	80018aa <onewireMasterTree_search+0xba>
				/* Only (common or single) '1' */
				direction = 1U;
 80018a4:	2301      	movs	r3, #1
 80018a6:	777b      	strb	r3, [r7, #29]
 80018a8:	e027      	b.n	80018fa <onewireMasterTree_search+0x10a>
			}
			else if (!b_pos && !b_neg) {
 80018aa:	7c7b      	ldrb	r3, [r7, #17]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d11c      	bne.n	80018ea <onewireMasterTree_search+0xfa>
 80018b0:	7c3b      	ldrb	r3, [r7, #16]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d119      	bne.n	80018ea <onewireMasterTree_search+0xfa>
				/* Discrepancy at this point of the path */

				if ((int8_t)bitIdxNow < bitIdxLastZero) {
 80018b6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80018ba:	f997 201c 	ldrsb.w	r2, [r7, #28]
 80018be:	429a      	cmp	r2, r3
 80018c0:	dd02      	ble.n	80018c8 <onewireMasterTree_search+0xd8>
					/* Follow last trace */
					direction = bitNow;
 80018c2:	7cbb      	ldrb	r3, [r7, #18]
 80018c4:	777b      	strb	r3, [r7, #29]
 80018c6:	e00a      	b.n	80018de <onewireMasterTree_search+0xee>
				}
				else if ((int8_t)bitIdxNow == bitIdxLastZero) {
 80018c8:	7f3b      	ldrb	r3, [r7, #28]
 80018ca:	7fba      	ldrb	r2, [r7, #30]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d104      	bne.n	80018da <onewireMasterTree_search+0xea>
					/* Select now the '1' branch */
					direction = 1U;
 80018d0:	2301      	movs	r3, #1
 80018d2:	777b      	strb	r3, [r7, #29]
					bitIdxLastZero = -1;  // DF4IAH
 80018d4:	23ff      	movs	r3, #255	; 0xff
 80018d6:	773b      	strb	r3, [r7, #28]
 80018d8:	e001      	b.n	80018de <onewireMasterTree_search+0xee>
				}
				else {
					/* Select the '0' branch */
					direction = 0U;
 80018da:	2300      	movs	r3, #0
 80018dc:	777b      	strb	r3, [r7, #29]
				}

				if (!direction) {
 80018de:	7f7b      	ldrb	r3, [r7, #29]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d10a      	bne.n	80018fa <onewireMasterTree_search+0x10a>
					bitIdxLastZero = bitIdxNow;
 80018e4:	7fbb      	ldrb	r3, [r7, #30]
 80018e6:	773b      	strb	r3, [r7, #28]
				if (!direction) {
 80018e8:	e007      	b.n	80018fa <onewireMasterTree_search+0x10a>
				}
			}
			else if (b_pos && b_neg) {
 80018ea:	7c7b      	ldrb	r3, [r7, #17]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d004      	beq.n	80018fa <onewireMasterTree_search+0x10a>
 80018f0:	7c3b      	ldrb	r3, [r7, #16]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <onewireMasterTree_search+0x10a>
				/* No devices anymore */
				return 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	e06e      	b.n	80019d8 <onewireMasterTree_search+0x1e8>
			}

			/* Write direction to the path */
			if (direction > 0U) {
 80018fa:	7f7b      	ldrb	r3, [r7, #29]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d019      	beq.n	8001934 <onewireMasterTree_search+0x144>
				masterMind[bitIdxNow >> 3] |=  (1U << (bitIdxNow & 0x07U));
 8001900:	7fbb      	ldrb	r3, [r7, #30]
 8001902:	08db      	lsrs	r3, r3, #3
 8001904:	b2db      	uxtb	r3, r3
 8001906:	f107 0220 	add.w	r2, r7, #32
 800190a:	4413      	add	r3, r2
 800190c:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001910:	7fbb      	ldrb	r3, [r7, #30]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	2101      	movs	r1, #1
 8001918:	fa01 f303 	lsl.w	r3, r1, r3
 800191c:	b2db      	uxtb	r3, r3
 800191e:	7fb9      	ldrb	r1, [r7, #30]
 8001920:	08c9      	lsrs	r1, r1, #3
 8001922:	b2c9      	uxtb	r1, r1
 8001924:	4313      	orrs	r3, r2
 8001926:	b2da      	uxtb	r2, r3
 8001928:	f107 0320 	add.w	r3, r7, #32
 800192c:	440b      	add	r3, r1
 800192e:	f803 2c18 	strb.w	r2, [r3, #-24]
 8001932:	e01a      	b.n	800196a <onewireMasterTree_search+0x17a>
			} else {
				masterMind[bitIdxNow >> 3] &= ~(1U << (bitIdxNow & 0x07U));
 8001934:	7fbb      	ldrb	r3, [r7, #30]
 8001936:	08db      	lsrs	r3, r3, #3
 8001938:	b2db      	uxtb	r3, r3
 800193a:	f107 0220 	add.w	r2, r7, #32
 800193e:	4413      	add	r3, r2
 8001940:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001944:	7fbb      	ldrb	r3, [r7, #30]
 8001946:	f003 0307 	and.w	r3, r3, #7
 800194a:	2101      	movs	r1, #1
 800194c:	fa01 f303 	lsl.w	r3, r1, r3
 8001950:	b2db      	uxtb	r3, r3
 8001952:	43db      	mvns	r3, r3
 8001954:	b2db      	uxtb	r3, r3
 8001956:	7fb9      	ldrb	r1, [r7, #30]
 8001958:	08c9      	lsrs	r1, r1, #3
 800195a:	b2c9      	uxtb	r1, r1
 800195c:	4013      	ands	r3, r2
 800195e:	b2da      	uxtb	r2, r3
 8001960:	f107 0320 	add.w	r3, r7, #32
 8001964:	440b      	add	r3, r1
 8001966:	f803 2c18 	strb.w	r2, [r3, #-24]
			}

			/* Write direction to the bus */
			onewireMasterWr_bit(direction);
 800196a:	7f7b      	ldrb	r3, [r7, #29]
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fe1b 	bl	80015a8 <onewireMasterWr_bit>

			++bitIdxNow;
 8001972:	7fbb      	ldrb	r3, [r7, #30]
 8001974:	3301      	adds	r3, #1
 8001976:	77bb      	strb	r3, [r7, #30]
		while (bitIdxNow < 64) {
 8001978:	7fbb      	ldrb	r3, [r7, #30]
 800197a:	2b3f      	cmp	r3, #63	; 0x3f
 800197c:	f67f af69 	bls.w	8001852 <onewireMasterTree_search+0x62>
		}  // while (bitIdxNow < 64)

		discrepancyLast = bitIdxLastZero;
 8001980:	7f3b      	ldrb	r3, [r7, #28]
 8001982:	74fb      	strb	r3, [r7, #19]
		if (discrepancyLast == -1) {
 8001984:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800198c:	d101      	bne.n	8001992 <onewireMasterTree_search+0x1a2>
			lastDeviceFlag = 1U;
 800198e:	2301      	movs	r3, #1
 8001990:	76fb      	strb	r3, [r7, #27]
		}

		/* Copy over one valid device */
		for (int idx = 0; idx < (64 / 8); ++idx) {
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
 8001996:	e00f      	b.n	80019b8 <onewireMasterTree_search+0x1c8>
			onewireDevices[devicesCnt][idx] = masterMind[idx];
 8001998:	7ffb      	ldrb	r3, [r7, #31]
 800199a:	00db      	lsls	r3, r3, #3
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	441a      	add	r2, r3
 80019a0:	f107 0108 	add.w	r1, r7, #8
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	440b      	add	r3, r1
 80019a8:	7819      	ldrb	r1, [r3, #0]
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	4413      	add	r3, r2
 80019ae:	460a      	mov	r2, r1
 80019b0:	701a      	strb	r2, [r3, #0]
		for (int idx = 0; idx < (64 / 8); ++idx) {
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	3301      	adds	r3, #1
 80019b6:	617b      	str	r3, [r7, #20]
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	2b07      	cmp	r3, #7
 80019bc:	ddec      	ble.n	8001998 <onewireMasterTree_search+0x1a8>
		}
		++devicesCnt;
 80019be:	7ffb      	ldrb	r3, [r7, #31]
 80019c0:	3301      	adds	r3, #1
 80019c2:	77fb      	strb	r3, [r7, #31]
	while (devicesCnt < devicesMax) {
 80019c4:	7ffa      	ldrb	r2, [r7, #31]
 80019c6:	79bb      	ldrb	r3, [r7, #6]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	f4ff af2a 	bcc.w	8001822 <onewireMasterTree_search+0x32>
 80019ce:	e000      	b.n	80019d2 <onewireMasterTree_search+0x1e2>
			break;
 80019d0:	bf00      	nop
	}

	/* Issue a reset */
	onewireMasterCheck_presence();
 80019d2:	f7ff fedf 	bl	8001794 <onewireMasterCheck_presence>

	return devicesCnt;
 80019d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3720      	adds	r7, #32
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <onewireDS18B20_setAdcWidth>:
	/* Issue a reset */
	onewireMasterCheck_presence();
}

void onewireDS18B20_setAdcWidth(uint8_t width, int8_t tempAlarmHi, int8_t tempAlarmLo, uint8_t* romCode)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	4603      	mov	r3, r0
 80019ea:	71fb      	strb	r3, [r7, #7]
 80019ec:	460b      	mov	r3, r1
 80019ee:	71bb      	strb	r3, [r7, #6]
 80019f0:	4613      	mov	r3, r2
 80019f2:	717b      	strb	r3, [r7, #5]
	if (!romCode[0] && !romCode[1] && !romCode[2] && !romCode[3] && !romCode[4] && !romCode[5] && !romCode[6] && !romCode[7]) {
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d124      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	3301      	adds	r3, #1
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d11f      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	3302      	adds	r3, #2
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d11a      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	3303      	adds	r3, #3
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d115      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d110      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	3305      	adds	r3, #5
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10b      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	3306      	adds	r3, #6
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d106      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	3307      	adds	r3, #7
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d101      	bne.n	8001a46 <onewireDS18B20_setAdcWidth+0x66>
		romCode = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	603b      	str	r3, [r7, #0]
	}

	uint8_t reg_Ctrl = 0b00011111;
 8001a46:	231f      	movs	r3, #31
 8001a48:	73fb      	strb	r3, [r7, #15]

	switch (width) {
 8001a4a:	79fb      	ldrb	r3, [r7, #7]
 8001a4c:	2b0b      	cmp	r3, #11
 8001a4e:	d00a      	beq.n	8001a66 <onewireDS18B20_setAdcWidth+0x86>
 8001a50:	2b0b      	cmp	r3, #11
 8001a52:	dc0d      	bgt.n	8001a70 <onewireDS18B20_setAdcWidth+0x90>
 8001a54:	2b09      	cmp	r3, #9
 8001a56:	d010      	beq.n	8001a7a <onewireDS18B20_setAdcWidth+0x9a>
 8001a58:	2b0a      	cmp	r3, #10
 8001a5a:	d109      	bne.n	8001a70 <onewireDS18B20_setAdcWidth+0x90>
	case 9:
		break;

	case 10:
		reg_Ctrl |= (0b01 << 5);
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	f043 0320 	orr.w	r3, r3, #32
 8001a62:	73fb      	strb	r3, [r7, #15]
		break;
 8001a64:	e00a      	b.n	8001a7c <onewireDS18B20_setAdcWidth+0x9c>

	case 11:
		reg_Ctrl |= (0b10 << 5);
 8001a66:	7bfb      	ldrb	r3, [r7, #15]
 8001a68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a6c:	73fb      	strb	r3, [r7, #15]
		break;
 8001a6e:	e005      	b.n	8001a7c <onewireDS18B20_setAdcWidth+0x9c>

	case 12:
	default:
		reg_Ctrl |= (0b11 << 5);
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
 8001a72:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001a76:	73fb      	strb	r3, [r7, #15]
		break;
 8001a78:	e000      	b.n	8001a7c <onewireDS18B20_setAdcWidth+0x9c>
		break;
 8001a7a:	bf00      	nop
	}

	/* At least one device is present */
	if (GPIO_PIN_RESET == onewireMasterCheck_presence()) {
 8001a7c:	f7ff fe8a 	bl	8001794 <onewireMasterCheck_presence>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d11b      	bne.n	8001abe <onewireDS18B20_setAdcWidth+0xde>
		if (!romCode) {
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d103      	bne.n	8001a94 <onewireDS18B20_setAdcWidth+0xb4>
			/* Skip ROM cmd */
			onewireMasterWr_byte(0xccU);
 8001a8c:	20cc      	movs	r0, #204	; 0xcc
 8001a8e:	f7ff fdbf 	bl	8001610 <onewireMasterWr_byte>
 8001a92:	e005      	b.n	8001aa0 <onewireDS18B20_setAdcWidth+0xc0>
		}
		else {
			/* Match ROM cmd */
			onewireMasterWr_byte(0x55U);
 8001a94:	2055      	movs	r0, #85	; 0x55
 8001a96:	f7ff fdbb 	bl	8001610 <onewireMasterWr_byte>
			onewireMasterWr_romCode(romCode);
 8001a9a:	6838      	ldr	r0, [r7, #0]
 8001a9c:	f7ff fdd6 	bl	800164c <onewireMasterWr_romCode>
		}

		/* Write Scratchpad */
		onewireMasterWr_byte(0x4eU);
 8001aa0:	204e      	movs	r0, #78	; 0x4e
 8001aa2:	f7ff fdb5 	bl	8001610 <onewireMasterWr_byte>

		/* Alarm temperature high */
		onewireMasterWr_byte((uint8_t)tempAlarmHi);
 8001aa6:	79bb      	ldrb	r3, [r7, #6]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fdb1 	bl	8001610 <onewireMasterWr_byte>

		/* Alarm temperature low */
		onewireMasterWr_byte((uint8_t)tempAlarmLo);
 8001aae:	797b      	ldrb	r3, [r7, #5]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff fdad 	bl	8001610 <onewireMasterWr_byte>

		/* Configuration byte */
		onewireMasterWr_byte(reg_Ctrl);
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff fda9 	bl	8001610 <onewireMasterWr_byte>
	}

	/* Issue a reset */
	onewireMasterCheck_presence();
 8001abe:	f7ff fe69 	bl	8001794 <onewireMasterCheck_presence>
}
 8001ac2:	bf00      	nop
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <onewireDS18B20_tempReq>:

uint32_t onewireDS18B20_tempReq(uint8_t* romCode)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b084      	sub	sp, #16
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
	if (!romCode[0] && !romCode[1] && !romCode[2] && !romCode[3] && !romCode[4] && !romCode[5] && !romCode[6] && !romCode[7]) {
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d124      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3301      	adds	r3, #1
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d11f      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3302      	adds	r3, #2
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d11a      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3303      	adds	r3, #3
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d115      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3304      	adds	r3, #4
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d110      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3305      	adds	r3, #5
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d10b      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3306      	adds	r3, #6
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d106      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	3307      	adds	r3, #7
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d101      	bne.n	8001b24 <onewireDS18B20_tempReq+0x5a>
		romCode = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	607b      	str	r3, [r7, #4]
	}

	/* At least one device is present */
	if (GPIO_PIN_RESET == onewireMasterCheck_presence()) {
 8001b24:	f7ff fe36 	bl	8001794 <onewireMasterCheck_presence>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d11b      	bne.n	8001b66 <onewireDS18B20_tempReq+0x9c>
		if (!romCode) {
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d103      	bne.n	8001b3c <onewireDS18B20_tempReq+0x72>
			/* Skip ROM cmd */
			onewireMasterWr_byte(0xccU);
 8001b34:	20cc      	movs	r0, #204	; 0xcc
 8001b36:	f7ff fd6b 	bl	8001610 <onewireMasterWr_byte>
 8001b3a:	e005      	b.n	8001b48 <onewireDS18B20_tempReq+0x7e>
		}
		else {
			/* Match ROM cmd */
			onewireMasterWr_byte(0x55U);
 8001b3c:	2055      	movs	r0, #85	; 0x55
 8001b3e:	f7ff fd67 	bl	8001610 <onewireMasterWr_byte>
			onewireMasterWr_romCode(romCode);
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff fd82 	bl	800164c <onewireMasterWr_romCode>
		}

		/* Convert-T cmd */
		onewireMasterWr_byte(0x44U);
 8001b48:	2044      	movs	r0, #68	; 0x44
 8001b4a:	f7ff fd61 	bl	8001610 <onewireMasterWr_byte>
		uint32_t bfPushPull  = bfOpenDrain & (~D11_ONEWIRE_GPIO_IO_Pin);
		D11_ONEWIRE_GPIO_IO_GPIO_Port->OTYPER = bfPushPull;
#endif

		/* End time */
		uint32_t waitTime_ms = 760UL;
 8001b4e:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8001b52:	60fb      	str	r3, [r7, #12]
#if   defined(ONEWIRE_DS18B20_ADC_12B)
		waitTime_ms = 760UL;
 8001b54:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8001b58:	60fb      	str	r3, [r7, #12]
#elif defined(ONEWIRE_DS18B20_ADC_10B)
		waitTime_ms = 188UL;
#elif defined(ONEWIRE_DS18B20_ADC_09B)
		waitTime_ms =  94UL;
#endif
		return HAL_GetTick() + waitTime_ms;
 8001b5a:	f003 fe53 	bl	8005804 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	4413      	add	r3, r2
 8001b64:	e000      	b.n	8001b68 <onewireDS18B20_tempReq+0x9e>
	}

	/* No device present */
	return 0UL;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <onewireDS18B20_tempRead>:

int16_t onewireDS18B20_tempRead(uint32_t waitUntil, uint8_t* romCode)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
	if (!romCode[0] && !romCode[1] && !romCode[2] && !romCode[3] && !romCode[4] && !romCode[5] && !romCode[6] && !romCode[7]) {
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d124      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	3301      	adds	r3, #1
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d11f      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	3302      	adds	r3, #2
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d11a      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	3303      	adds	r3, #3
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d115      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	3304      	adds	r3, #4
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d110      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	3305      	adds	r3, #5
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d10b      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	3306      	adds	r3, #6
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d106      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	3307      	adds	r3, #7
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <onewireDS18B20_tempRead+0x5c>
		romCode = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	603b      	str	r3, [r7, #0]
	}

	/* wait until ADC is ready */
	uint32_t t_now = HAL_GetTick();
 8001bcc:	f003 fe1a 	bl	8005804 <HAL_GetTick>
 8001bd0:	6178      	str	r0, [r7, #20]
	if (t_now < waitUntil) {
 8001bd2:	697a      	ldr	r2, [r7, #20]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d205      	bcs.n	8001be6 <onewireDS18B20_tempRead+0x76>
		HAL_Delay(waitUntil - t_now);
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	4618      	mov	r0, r3
 8001be2:	f003 fe1b 	bl	800581c <HAL_Delay>
	}

	/* Revert to Open-Drain mode */
	uint32_t bfPushPull		= D11_ONEWIRE_GPIO_IO_GPIO_Port->OTYPER;
 8001be6:	4b12      	ldr	r3, [pc, #72]	; (8001c30 <onewireDS18B20_tempRead+0xc0>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	613b      	str	r3, [r7, #16]
	uint32_t bfOpenDrain  	= bfPushPull | D11_ONEWIRE_GPIO_IO_Pin;
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	f043 0320 	orr.w	r3, r3, #32
 8001bf2:	60fb      	str	r3, [r7, #12]
	D11_ONEWIRE_GPIO_IO_GPIO_Port->OTYPER = bfOpenDrain;
 8001bf4:	4a0e      	ldr	r2, [pc, #56]	; (8001c30 <onewireDS18B20_tempRead+0xc0>)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	6053      	str	r3, [r2, #4]

	/* 1w: Reset */
	onewireMasterCheck_presence();
 8001bfa:	f7ff fdcb 	bl	8001794 <onewireMasterCheck_presence>

	if (!romCode) {
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d103      	bne.n	8001c0c <onewireDS18B20_tempRead+0x9c>
		/* Skip ROM cmd */
		onewireMasterWr_byte(0xccU);
 8001c04:	20cc      	movs	r0, #204	; 0xcc
 8001c06:	f7ff fd03 	bl	8001610 <onewireMasterWr_byte>
 8001c0a:	e005      	b.n	8001c18 <onewireDS18B20_tempRead+0xa8>
	}
	else {
		/* Match ROM cmd */
		onewireMasterWr_byte(0x55U);
 8001c0c:	2055      	movs	r0, #85	; 0x55
 8001c0e:	f7ff fcff 	bl	8001610 <onewireMasterWr_byte>
		onewireMasterWr_romCode(romCode);
 8001c12:	6838      	ldr	r0, [r7, #0]
 8001c14:	f7ff fd1a 	bl	800164c <onewireMasterWr_romCode>
	}

	/* Read scratchpad */
	onewireMasterWr_byte(0xbeU);
 8001c18:	20be      	movs	r0, #190	; 0xbe
 8001c1a:	f7ff fcf9 	bl	8001610 <onewireMasterWr_byte>
	return (int16_t) onewireMasterRd_field(16);
 8001c1e:	2010      	movs	r0, #16
 8001c20:	f7ff fd90 	bl	8001744 <onewireMasterRd_field>
 8001c24:	4603      	mov	r3, r0
 8001c26:	b21b      	sxth	r3, r3
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3718      	adds	r7, #24
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	48000400 	.word	0x48000400

08001c34 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c38:	4b1b      	ldr	r3, [pc, #108]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c3a:	4a1c      	ldr	r2, [pc, #112]	; (8001cac <MX_I2C1_Init+0x78>)
 8001c3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00403E5A;
 8001c3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c40:	4a1b      	ldr	r2, [pc, #108]	; (8001cb0 <MX_I2C1_Init+0x7c>)
 8001c42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c44:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001c56:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c62:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c68:	4b0f      	ldr	r3, [pc, #60]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c6e:	480e      	ldr	r0, [pc, #56]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c70:	f006 f836 	bl	8007ce0 <HAL_I2C_Init>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001c7a:	f001 fe55 	bl	8003928 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c7e:	2100      	movs	r1, #0
 8001c80:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c82:	f007 fe06 	bl	8009892 <HAL_I2CEx_ConfigAnalogFilter>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c8c:	f001 fe4c 	bl	8003928 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c90:	2100      	movs	r1, #0
 8001c92:	4805      	ldr	r0, [pc, #20]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c94:	f007 fe48 	bl	8009928 <HAL_I2CEx_ConfigDigitalFilter>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c9e:	f001 fe43 	bl	8003928 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	2000252c 	.word	0x2000252c
 8001cac:	40005400 	.word	0x40005400
 8001cb0:	00403e5a 	.word	0x00403e5a

08001cb4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b09e      	sub	sp, #120	; 0x78
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ccc:	f107 0310 	add.w	r3, r7, #16
 8001cd0:	2254      	movs	r2, #84	; 0x54
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f00b fb53 	bl	800d380 <memset>
  if(i2cHandle->Instance==I2C1)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a27      	ldr	r2, [pc, #156]	; (8001d7c <HAL_I2C_MspInit+0xc8>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d146      	bne.n	8001d72 <HAL_I2C_MspInit+0xbe>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ce4:	2340      	movs	r3, #64	; 0x40
 8001ce6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001ce8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cec:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cee:	f107 0310 	add.w	r3, r7, #16
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f008 fd30 	bl	800a758 <HAL_RCCEx_PeriphCLKConfig>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001cfe:	f001 fe13 	bl	8003928 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d02:	4b1f      	ldr	r3, [pc, #124]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d06:	4a1e      	ldr	r2, [pc, #120]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d08:	f043 0302 	orr.w	r3, r3, #2
 8001d0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = D5_I2C1_SCL_Pin|D4_I2C1_SDA_Pin;
 8001d1a:	23c0      	movs	r3, #192	; 0xc0
 8001d1c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d1e:	2312      	movs	r3, #18
 8001d20:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d22:	2300      	movs	r3, #0
 8001d24:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d26:	2302      	movs	r3, #2
 8001d28:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d2a:	2304      	movs	r3, #4
 8001d2c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001d32:	4619      	mov	r1, r3
 8001d34:	4813      	ldr	r0, [pc, #76]	; (8001d84 <HAL_I2C_MspInit+0xd0>)
 8001d36:	f005 fd6f 	bl	8007818 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d3a:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3e:	4a10      	ldr	r2, [pc, #64]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d44:	6593      	str	r3, [r2, #88]	; 0x58
 8001d46:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <HAL_I2C_MspInit+0xcc>)
 8001d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d4e:	60bb      	str	r3, [r7, #8]
 8001d50:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2100      	movs	r1, #0
 8001d56:	201f      	movs	r0, #31
 8001d58:	f005 faa2 	bl	80072a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001d5c:	201f      	movs	r0, #31
 8001d5e:	f005 fabb 	bl	80072d8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001d62:	2200      	movs	r2, #0
 8001d64:	2100      	movs	r1, #0
 8001d66:	2020      	movs	r0, #32
 8001d68:	f005 fa9a 	bl	80072a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001d6c:	2020      	movs	r0, #32
 8001d6e:	f005 fab3 	bl	80072d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001d72:	bf00      	nop
 8001d74:	3778      	adds	r7, #120	; 0x78
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40005400 	.word	0x40005400
 8001d80:	40021000 	.word	0x40021000
 8001d84:	48000400 	.word	0x48000400

08001d88 <i2cBusGetDeviceList>:
}

/* USER CODE BEGIN 1 */

uint8_t i2cBusGetDeviceList(uint32_t* i2cDevicesBF)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
	uint8_t i2cBusDeviceCnt = 0U;
 8001d90:	2300      	movs	r3, #0
 8001d92:	73fb      	strb	r3, [r7, #15]

	*i2cDevicesBF = 0UL;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]

	for (uint8_t i2cDevAddr = 1; i2cDevAddr < 128U; ++i2cDevAddr) {
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	73bb      	strb	r3, [r7, #14]
 8001d9e:	e03e      	b.n	8001e1e <i2cBusGetDeviceList+0x96>
		HAL_StatusTypeDef stat = HAL_I2C_IsDeviceReady(&hi2c1, (i2cDevAddr << 1), 1, 100);
 8001da0:	7bbb      	ldrb	r3, [r7, #14]
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	b299      	uxth	r1, r3
 8001da8:	2364      	movs	r3, #100	; 0x64
 8001daa:	2201      	movs	r2, #1
 8001dac:	4820      	ldr	r0, [pc, #128]	; (8001e30 <i2cBusGetDeviceList+0xa8>)
 8001dae:	f006 f897 	bl	8007ee0 <HAL_I2C_IsDeviceReady>
 8001db2:	4603      	mov	r3, r0
 8001db4:	737b      	strb	r3, [r7, #13]
		if (stat == HAL_OK) {
 8001db6:	7b7b      	ldrb	r3, [r7, #13]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d12c      	bne.n	8001e16 <i2cBusGetDeviceList+0x8e>
			/* I2C device on the bus */
			++i2cBusDeviceCnt;
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	73fb      	strb	r3, [r7, #15]

			switch (i2cDevAddr) {
 8001dc2:	7bbb      	ldrb	r3, [r7, #14]
 8001dc4:	2b60      	cmp	r3, #96	; 0x60
 8001dc6:	d01f      	beq.n	8001e08 <i2cBusGetDeviceList+0x80>
 8001dc8:	2b60      	cmp	r3, #96	; 0x60
 8001dca:	dc25      	bgt.n	8001e18 <i2cBusGetDeviceList+0x90>
 8001dcc:	2b2f      	cmp	r3, #47	; 0x2f
 8001dce:	d014      	beq.n	8001dfa <i2cBusGetDeviceList+0x72>
 8001dd0:	2b2f      	cmp	r3, #47	; 0x2f
 8001dd2:	dc21      	bgt.n	8001e18 <i2cBusGetDeviceList+0x90>
 8001dd4:	2b20      	cmp	r3, #32
 8001dd6:	d002      	beq.n	8001dde <i2cBusGetDeviceList+0x56>
 8001dd8:	2b22      	cmp	r3, #34	; 0x22
 8001dda:	d007      	beq.n	8001dec <i2cBusGetDeviceList+0x64>
 8001ddc:	e01c      	b.n	8001e18 <i2cBusGetDeviceList+0x90>
			case I2C_CHIP_ADDR_LCD_0:
				/* LCD 16x2 via Port-Expander MCP23017  */
				*i2cDevicesBF |= I2C_DEVICE_LCD_0;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	601a      	str	r2, [r3, #0]
				break;
 8001dea:	e015      	b.n	8001e18 <i2cBusGetDeviceList+0x90>

			case I2C_CHIP_ADDR_LCD_1:
				/* LCD Gfx 240x128 via Smart-LCD  */
				*i2cDevicesBF |= I2C_DEVICE_LCD_1;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	601a      	str	r2, [r3, #0]
				break;
 8001df8:	e00e      	b.n	8001e18 <i2cBusGetDeviceList+0x90>

			case I2C_CHIP_ADDR_LCD_DIGPOT_1:
				/* LCD Gfx 240x128 via Smart-LCD (Digital POT if installed) */
				*i2cDevicesBF |= I2C_DEVICE_LCD_DIGPOT_1;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	601a      	str	r2, [r3, #0]
				break;
 8001e06:	e007      	b.n	8001e18 <i2cBusGetDeviceList+0x90>

			case I2C_CHIP_ADDR_DAC_MCP4725_0:
				/* DAC 0 */
				*i2cDevicesBF |= I2C_DEVICE_DAC_MCP4725_0;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f043 0201 	orr.w	r2, r3, #1
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	601a      	str	r2, [r3, #0]
				break;
 8001e14:	e000      	b.n	8001e18 <i2cBusGetDeviceList+0x90>
			}
		}
 8001e16:	bf00      	nop
	for (uint8_t i2cDevAddr = 1; i2cDevAddr < 128U; ++i2cDevAddr) {
 8001e18:	7bbb      	ldrb	r3, [r7, #14]
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	73bb      	strb	r3, [r7, #14]
 8001e1e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	dabc      	bge.n	8001da0 <i2cBusGetDeviceList+0x18>
	}

	return i2cBusDeviceCnt;
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	2000252c 	.word	0x2000252c

08001e34 <i2cDeviceDacMcp4725_set>:

uint8_t i2cDeviceDacMcp4725_set(uint8_t chipAddr, uint8_t pdMode, uint16_t dac_12b)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
 8001e3e:	460b      	mov	r3, r1
 8001e40:	71bb      	strb	r3, [r7, #6]
 8001e42:	4613      	mov	r3, r2
 8001e44:	80bb      	strh	r3, [r7, #4]
	uint8_t i2cTxBuf[2] = { 0 };
 8001e46:	2300      	movs	r3, #0
 8001e48:	813b      	strh	r3, [r7, #8]

	/* A0 address bit and base address */
	chipAddr &= 0x01U;
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	71fb      	strb	r3, [r7, #7]
	chipAddr |= 0x60U;
 8001e52:	79fb      	ldrb	r3, [r7, #7]
 8001e54:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001e58:	71fb      	strb	r3, [r7, #7]
	chipAddr <<= 1;
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	71fb      	strb	r3, [r7, #7]

	/* Power-Down mode */
	uint16_t dacFastWord = ((uint16_t)pdMode & 0x0003U) << 12;
 8001e60:	79bb      	ldrb	r3, [r7, #6]
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	031b      	lsls	r3, r3, #12
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001e6c:	81fb      	strh	r3, [r7, #14]

	/* unsigned 12 bit DAC value */
	dacFastWord |= dac_12b & 0x0fffU;
 8001e6e:	88bb      	ldrh	r3, [r7, #4]
 8001e70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	89fb      	ldrh	r3, [r7, #14]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	81fb      	strh	r3, [r7, #14]

	/* Fill in data */
	i2cTxBuf[0] = (uint8_t) ((dacFastWord >> 8) & 0xffU);
 8001e7c:	89fb      	ldrh	r3, [r7, #14]
 8001e7e:	0a1b      	lsrs	r3, r3, #8
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	723b      	strb	r3, [r7, #8]
	i2cTxBuf[1] = (uint8_t) ( dacFastWord       & 0xffU);
 8001e86:	89fb      	ldrh	r3, [r7, #14]
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	727b      	strb	r3, [r7, #9]

    /* Write data to the DAC chip */
	HAL_StatusTypeDef stat = HAL_I2C_Master_Transmit_IT(&hi2c1, chipAddr, i2cTxBuf, sizeof(i2cTxBuf));
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	b299      	uxth	r1, r3
 8001e90:	f107 0208 	add.w	r2, r7, #8
 8001e94:	2302      	movs	r3, #2
 8001e96:	480f      	ldr	r0, [pc, #60]	; (8001ed4 <i2cDeviceDacMcp4725_set+0xa0>)
 8001e98:	f005 ffb2 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	737b      	strb	r3, [r7, #13]
	if (stat != HAL_OK) {
 8001ea0:	7b7b      	ldrb	r3, [r7, #13]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <i2cDeviceDacMcp4725_set+0x76>
		return 1;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e00f      	b.n	8001eca <i2cDeviceDacMcp4725_set+0x96>
	}

	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 8001eaa:	bf00      	nop
 8001eac:	4809      	ldr	r0, [pc, #36]	; (8001ed4 <i2cDeviceDacMcp4725_set+0xa0>)
 8001eae:	f006 fb0a 	bl	80084c6 <HAL_I2C_GetState>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b20      	cmp	r3, #32
 8001eb6:	d1f9      	bne.n	8001eac <i2cDeviceDacMcp4725_set+0x78>
    }

	if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) {
 8001eb8:	4806      	ldr	r0, [pc, #24]	; (8001ed4 <i2cDeviceDacMcp4725_set+0xa0>)
 8001eba:	f006 fb12 	bl	80084e2 <HAL_I2C_GetError>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b04      	cmp	r3, #4
 8001ec2:	d101      	bne.n	8001ec8 <i2cDeviceDacMcp4725_set+0x94>
		return 2;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	e000      	b.n	8001eca <i2cDeviceDacMcp4725_set+0x96>
	}

	return 0;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	2000252c 	.word	0x2000252c

08001ed8 <i2cMCP23017_Lcd16x2_Write>:


static uint8_t i2cMCP23017_Lcd16x2_Write(uint8_t cmd, uint8_t rs)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	460a      	mov	r2, r1
 8001ee2:	71fb      	strb	r3, [r7, #7]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cTxBuf[3];
	HAL_StatusTypeDef stat;

	if (rs) {
 8001ee8:	79bb      	ldrb	r3, [r7, #6]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d02c      	beq.n	8001f48 <i2cMCP23017_Lcd16x2_Write+0x70>
		i2cTxBuf[0] = (uint8_t) (I2C_MCP23017_ADDR_GPIO_A);
 8001eee:	2312      	movs	r3, #18
 8001ef0:	733b      	strb	r3, [r7, #12]
		i2cTxBuf[1] = cmd;
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	737b      	strb	r3, [r7, #13]
		i2cTxBuf[2] = 0b00001100;	// 0b0000 . LED . RS . R/!W . E
 8001ef6:	230c      	movs	r3, #12
 8001ef8:	73bb      	strb	r3, [r7, #14]
		stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_0 << 1), i2cTxBuf, 3);
 8001efa:	f107 020c 	add.w	r2, r7, #12
 8001efe:	2303      	movs	r3, #3
 8001f00:	2140      	movs	r1, #64	; 0x40
 8001f02:	4831      	ldr	r0, [pc, #196]	; (8001fc8 <i2cMCP23017_Lcd16x2_Write+0xf0>)
 8001f04:	f005 ff7c 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	73fb      	strb	r3, [r7, #15]
		if (stat != HAL_OK) {
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <i2cMCP23017_Lcd16x2_Write+0x3e>
			return 1;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e053      	b.n	8001fbe <i2cMCP23017_Lcd16x2_Write+0xe6>
		}
		/* Wait until transfer has completed */
		while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 8001f16:	bf00      	nop
 8001f18:	482b      	ldr	r0, [pc, #172]	; (8001fc8 <i2cMCP23017_Lcd16x2_Write+0xf0>)
 8001f1a:	f006 fad4 	bl	80084c6 <HAL_I2C_GetState>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b20      	cmp	r3, #32
 8001f22:	d1f9      	bne.n	8001f18 <i2cMCP23017_Lcd16x2_Write+0x40>
		}

		i2cTxBuf[0] = (uint8_t) (I2C_MCP23017_ADDR_GPIO_B);
 8001f24:	2313      	movs	r3, #19
 8001f26:	733b      	strb	r3, [r7, #12]
		i2cTxBuf[1] = 0b00001101;	// 0b0000 . LED . RS . R/!W . E
 8001f28:	230d      	movs	r3, #13
 8001f2a:	737b      	strb	r3, [r7, #13]
		stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_0 << 1), i2cTxBuf, 2);
 8001f2c:	f107 020c 	add.w	r2, r7, #12
 8001f30:	2302      	movs	r3, #2
 8001f32:	2140      	movs	r1, #64	; 0x40
 8001f34:	4824      	ldr	r0, [pc, #144]	; (8001fc8 <i2cMCP23017_Lcd16x2_Write+0xf0>)
 8001f36:	f005 ff63 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	73fb      	strb	r3, [r7, #15]
		if (stat != HAL_OK) {
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d015      	beq.n	8001f70 <i2cMCP23017_Lcd16x2_Write+0x98>
			return 1;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e03a      	b.n	8001fbe <i2cMCP23017_Lcd16x2_Write+0xe6>
		}
	}
	else {
		i2cTxBuf[0] = (uint8_t) (I2C_MCP23017_ADDR_GPIO_A);
 8001f48:	2312      	movs	r3, #18
 8001f4a:	733b      	strb	r3, [r7, #12]
		i2cTxBuf[1] = cmd;
 8001f4c:	79fb      	ldrb	r3, [r7, #7]
 8001f4e:	737b      	strb	r3, [r7, #13]
		i2cTxBuf[2] = 0b00001001;	// 0b0000 . LED . RS . R/!W . E
 8001f50:	2309      	movs	r3, #9
 8001f52:	73bb      	strb	r3, [r7, #14]
		stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_0 << 1), i2cTxBuf, 3);
 8001f54:	f107 020c 	add.w	r2, r7, #12
 8001f58:	2303      	movs	r3, #3
 8001f5a:	2140      	movs	r1, #64	; 0x40
 8001f5c:	481a      	ldr	r0, [pc, #104]	; (8001fc8 <i2cMCP23017_Lcd16x2_Write+0xf0>)
 8001f5e:	f005 ff4f 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 8001f62:	4603      	mov	r3, r0
 8001f64:	73fb      	strb	r3, [r7, #15]
		if (stat != HAL_OK) {
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <i2cMCP23017_Lcd16x2_Write+0x98>
			return 1;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e026      	b.n	8001fbe <i2cMCP23017_Lcd16x2_Write+0xe6>
		}
	}
	/* Wait until transfer has completed */
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 8001f70:	bf00      	nop
 8001f72:	4815      	ldr	r0, [pc, #84]	; (8001fc8 <i2cMCP23017_Lcd16x2_Write+0xf0>)
 8001f74:	f006 faa7 	bl	80084c6 <HAL_I2C_GetState>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b20      	cmp	r3, #32
 8001f7c:	d1f9      	bne.n	8001f72 <i2cMCP23017_Lcd16x2_Write+0x9a>
	}
	HAL_Delay(1);
 8001f7e:	2001      	movs	r0, #1
 8001f80:	f003 fc4c 	bl	800581c <HAL_Delay>

	i2cTxBuf[0] = (uint8_t) (I2C_MCP23017_ADDR_GPIO_B);
 8001f84:	2313      	movs	r3, #19
 8001f86:	733b      	strb	r3, [r7, #12]
	i2cTxBuf[1] = 0b00001000;	// 0b0000 . LED . RS . R/!W . E
 8001f88:	2308      	movs	r3, #8
 8001f8a:	737b      	strb	r3, [r7, #13]
	stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_0 << 1), i2cTxBuf, 2);
 8001f8c:	f107 020c 	add.w	r2, r7, #12
 8001f90:	2302      	movs	r3, #2
 8001f92:	2140      	movs	r1, #64	; 0x40
 8001f94:	480c      	ldr	r0, [pc, #48]	; (8001fc8 <i2cMCP23017_Lcd16x2_Write+0xf0>)
 8001f96:	f005 ff33 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	73fb      	strb	r3, [r7, #15]
	if (stat != HAL_OK) {
 8001f9e:	7bfb      	ldrb	r3, [r7, #15]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <i2cMCP23017_Lcd16x2_Write+0xd0>
		return 1;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e00a      	b.n	8001fbe <i2cMCP23017_Lcd16x2_Write+0xe6>
	}
	/* Wait until transfer has completed */
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 8001fa8:	bf00      	nop
 8001faa:	4807      	ldr	r0, [pc, #28]	; (8001fc8 <i2cMCP23017_Lcd16x2_Write+0xf0>)
 8001fac:	f006 fa8b 	bl	80084c6 <HAL_I2C_GetState>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b20      	cmp	r3, #32
 8001fb4:	d1f9      	bne.n	8001faa <i2cMCP23017_Lcd16x2_Write+0xd2>
	}
	HAL_Delay(1);
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	f003 fc30 	bl	800581c <HAL_Delay>

	return 0;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	2000252c 	.word	0x2000252c

08001fcc <i2cMCP23017_Lcd16x2_ClrScr>:

uint8_t i2cMCP23017_Lcd16x2_ClrScr(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
	/* ClrScr */
	return i2cMCP23017_Lcd16x2_Write(0x01U, 0U);
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	2001      	movs	r0, #1
 8001fd4:	f7ff ff80 	bl	8001ed8 <i2cMCP23017_Lcd16x2_Write>
 8001fd8:	4603      	mov	r3, r0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <i2cMCP23017_Lcd16x2_SetAddr>:

uint8_t i2cMCP23017_Lcd16x2_SetAddr(uint8_t row, uint8_t col)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b084      	sub	sp, #16
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	460a      	mov	r2, r1
 8001fe8:	71fb      	strb	r3, [r7, #7]
 8001fea:	4613      	mov	r3, r2
 8001fec:	71bb      	strb	r3, [r7, #6]
	row &= 0x01U;
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	71fb      	strb	r3, [r7, #7]
	col &= 0x0fU;
 8001ff6:	79bb      	ldrb	r3, [r7, #6]
 8001ff8:	f003 030f 	and.w	r3, r3, #15
 8001ffc:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd = 0x80 | (row << 6) | col;
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	019b      	lsls	r3, r3, #6
 8002002:	b2da      	uxtb	r2, r3
 8002004:	79bb      	ldrb	r3, [r7, #6]
 8002006:	4313      	orrs	r3, r2
 8002008:	b2db      	uxtb	r3, r3
 800200a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800200e:	73fb      	strb	r3, [r7, #15]

	/* Set DDRAM address */
	return i2cMCP23017_Lcd16x2_Write(cmd, 0U);
 8002010:	7bfb      	ldrb	r3, [r7, #15]
 8002012:	2100      	movs	r1, #0
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff ff5f 	bl	8001ed8 <i2cMCP23017_Lcd16x2_Write>
 800201a:	4603      	mov	r3, r0
}
 800201c:	4618      	mov	r0, r3
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <i2cMCP23017_Lcd16x2_WriteStr>:

uint8_t i2cMCP23017_Lcd16x2_WriteStr(uint8_t* str, uint8_t len)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	460b      	mov	r3, r1
 800202e:	70fb      	strb	r3, [r7, #3]
	for (; len; --len) {
 8002030:	e00f      	b.n	8002052 <i2cMCP23017_Lcd16x2_WriteStr+0x2e>
		/* Character */
		if (i2cMCP23017_Lcd16x2_Write(*(str++), 1U)) {
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	1c5a      	adds	r2, r3, #1
 8002036:	607a      	str	r2, [r7, #4]
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	2101      	movs	r1, #1
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff4b 	bl	8001ed8 <i2cMCP23017_Lcd16x2_Write>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <i2cMCP23017_Lcd16x2_WriteStr+0x28>
			return 1;
 8002048:	2301      	movs	r3, #1
 800204a:	e006      	b.n	800205a <i2cMCP23017_Lcd16x2_WriteStr+0x36>
	for (; len; --len) {
 800204c:	78fb      	ldrb	r3, [r7, #3]
 800204e:	3b01      	subs	r3, #1
 8002050:	70fb      	strb	r3, [r7, #3]
 8002052:	78fb      	ldrb	r3, [r7, #3]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d1ec      	bne.n	8002032 <i2cMCP23017_Lcd16x2_WriteStr+0xe>
		}
	}
	return 0;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <i2cMCP23017_Lcd16x2_Init>:

static uint8_t i2cMCP23017_Lcd16x2_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
	uint8_t i2cTxBuf[3];
	HAL_StatusTypeDef stat;

	/* IO-Dir of port A/B */
	i2cTxBuf[0] = (uint8_t) (I2C_MCP23017_ADDR_IODIR_A);
 800206a:	2300      	movs	r3, #0
 800206c:	703b      	strb	r3, [r7, #0]
	i2cTxBuf[1] = 0xffU;	// Input until R/!W signal is stable
 800206e:	23ff      	movs	r3, #255	; 0xff
 8002070:	707b      	strb	r3, [r7, #1]
	i2cTxBuf[2] = 0xf0U;	// Output for all used pins
 8002072:	23f0      	movs	r3, #240	; 0xf0
 8002074:	70bb      	strb	r3, [r7, #2]
	stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_0 << 1), i2cTxBuf, 3);
 8002076:	463a      	mov	r2, r7
 8002078:	2303      	movs	r3, #3
 800207a:	2140      	movs	r1, #64	; 0x40
 800207c:	4854      	ldr	r0, [pc, #336]	; (80021d0 <i2cMCP23017_Lcd16x2_Init+0x16c>)
 800207e:	f005 febf 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 8002082:	4603      	mov	r3, r0
 8002084:	71bb      	strb	r3, [r7, #6]
	if (stat != HAL_OK) {
 8002086:	79bb      	ldrb	r3, [r7, #6]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <i2cMCP23017_Lcd16x2_Init+0x2c>
		return 1;
 800208c:	2301      	movs	r3, #1
 800208e:	e09a      	b.n	80021c6 <i2cMCP23017_Lcd16x2_Init+0x162>
	}
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 8002090:	bf00      	nop
 8002092:	484f      	ldr	r0, [pc, #316]	; (80021d0 <i2cMCP23017_Lcd16x2_Init+0x16c>)
 8002094:	f006 fa17 	bl	80084c6 <HAL_I2C_GetState>
 8002098:	4603      	mov	r3, r0
 800209a:	2b20      	cmp	r3, #32
 800209c:	d1f9      	bne.n	8002092 <i2cMCP23017_Lcd16x2_Init+0x2e>
    }

	/* Pull-up of port A/B */
	i2cTxBuf[0] = (uint8_t) (I2C_MCP23017_ADDR_GPPU_A);
 800209e:	230c      	movs	r3, #12
 80020a0:	703b      	strb	r3, [r7, #0]
	i2cTxBuf[1] = 0xffU;	// Pull up all data pins
 80020a2:	23ff      	movs	r3, #255	; 0xff
 80020a4:	707b      	strb	r3, [r7, #1]
	i2cTxBuf[2] = 0xf0U;	// Pull up all unused pins
 80020a6:	23f0      	movs	r3, #240	; 0xf0
 80020a8:	70bb      	strb	r3, [r7, #2]
	stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_0 << 1), i2cTxBuf, 3);
 80020aa:	463a      	mov	r2, r7
 80020ac:	2303      	movs	r3, #3
 80020ae:	2140      	movs	r1, #64	; 0x40
 80020b0:	4847      	ldr	r0, [pc, #284]	; (80021d0 <i2cMCP23017_Lcd16x2_Init+0x16c>)
 80020b2:	f005 fea5 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 80020b6:	4603      	mov	r3, r0
 80020b8:	71bb      	strb	r3, [r7, #6]
	if (stat != HAL_OK) {
 80020ba:	79bb      	ldrb	r3, [r7, #6]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <i2cMCP23017_Lcd16x2_Init+0x60>
		return 1;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e080      	b.n	80021c6 <i2cMCP23017_Lcd16x2_Init+0x162>
	}
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 80020c4:	bf00      	nop
 80020c6:	4842      	ldr	r0, [pc, #264]	; (80021d0 <i2cMCP23017_Lcd16x2_Init+0x16c>)
 80020c8:	f006 f9fd 	bl	80084c6 <HAL_I2C_GetState>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b20      	cmp	r3, #32
 80020d0:	d1f9      	bne.n	80020c6 <i2cMCP23017_Lcd16x2_Init+0x62>
    }

	/* GPIO bits of port A/B - turn backlight on */
	i2cTxBuf[0] = (uint8_t) (I2C_MCP23017_ADDR_GPIO_A);
 80020d2:	2312      	movs	r3, #18
 80020d4:	703b      	strb	r3, [r7, #0]
	i2cTxBuf[1] = 0x00U;		//
 80020d6:	2300      	movs	r3, #0
 80020d8:	707b      	strb	r3, [r7, #1]
	i2cTxBuf[2] = 0b00001000;	// 0b0000 . LED . RS . R/!W . E
 80020da:	2308      	movs	r3, #8
 80020dc:	70bb      	strb	r3, [r7, #2]
	stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_0 << 1), i2cTxBuf, 3);
 80020de:	463a      	mov	r2, r7
 80020e0:	2303      	movs	r3, #3
 80020e2:	2140      	movs	r1, #64	; 0x40
 80020e4:	483a      	ldr	r0, [pc, #232]	; (80021d0 <i2cMCP23017_Lcd16x2_Init+0x16c>)
 80020e6:	f005 fe8b 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 80020ea:	4603      	mov	r3, r0
 80020ec:	71bb      	strb	r3, [r7, #6]
	if (stat != HAL_OK) {
 80020ee:	79bb      	ldrb	r3, [r7, #6]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <i2cMCP23017_Lcd16x2_Init+0x94>
		return 1;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e066      	b.n	80021c6 <i2cMCP23017_Lcd16x2_Init+0x162>
	}
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 80020f8:	bf00      	nop
 80020fa:	4835      	ldr	r0, [pc, #212]	; (80021d0 <i2cMCP23017_Lcd16x2_Init+0x16c>)
 80020fc:	f006 f9e3 	bl	80084c6 <HAL_I2C_GetState>
 8002100:	4603      	mov	r3, r0
 8002102:	2b20      	cmp	r3, #32
 8002104:	d1f9      	bne.n	80020fa <i2cMCP23017_Lcd16x2_Init+0x96>
    }

	/* IOCON for port A/B */
	i2cTxBuf[0] = (uint8_t) (I2C_MCP23017_ADDR_IOCON_A);
 8002106:	230a      	movs	r3, #10
 8002108:	703b      	strb	r3, [r7, #0]
	i2cTxBuf[1] = 0x00;
 800210a:	2300      	movs	r3, #0
 800210c:	707b      	strb	r3, [r7, #1]
	stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_0 << 1), i2cTxBuf, 2);
 800210e:	463a      	mov	r2, r7
 8002110:	2302      	movs	r3, #2
 8002112:	2140      	movs	r1, #64	; 0x40
 8002114:	482e      	ldr	r0, [pc, #184]	; (80021d0 <i2cMCP23017_Lcd16x2_Init+0x16c>)
 8002116:	f005 fe73 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 800211a:	4603      	mov	r3, r0
 800211c:	71bb      	strb	r3, [r7, #6]
	if (stat != HAL_OK) {
 800211e:	79bb      	ldrb	r3, [r7, #6]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <i2cMCP23017_Lcd16x2_Init+0xc4>
		return 1;
 8002124:	2301      	movs	r3, #1
 8002126:	e04e      	b.n	80021c6 <i2cMCP23017_Lcd16x2_Init+0x162>
	}
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 8002128:	bf00      	nop
 800212a:	4829      	ldr	r0, [pc, #164]	; (80021d0 <i2cMCP23017_Lcd16x2_Init+0x16c>)
 800212c:	f006 f9cb 	bl	80084c6 <HAL_I2C_GetState>
 8002130:	4603      	mov	r3, r0
 8002132:	2b20      	cmp	r3, #32
 8002134:	d1f9      	bne.n	800212a <i2cMCP23017_Lcd16x2_Init+0xc6>
    }

	/* Turn Port A to output direction */
	i2cTxBuf[0] = (uint8_t) (I2C_MCP23017_ADDR_IODIR_A);
 8002136:	2300      	movs	r3, #0
 8002138:	703b      	strb	r3, [r7, #0]
	i2cTxBuf[1] = 0x00U;	// Output mode
 800213a:	2300      	movs	r3, #0
 800213c:	707b      	strb	r3, [r7, #1]
	stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_0 << 1), i2cTxBuf, 2);
 800213e:	463a      	mov	r2, r7
 8002140:	2302      	movs	r3, #2
 8002142:	2140      	movs	r1, #64	; 0x40
 8002144:	4822      	ldr	r0, [pc, #136]	; (80021d0 <i2cMCP23017_Lcd16x2_Init+0x16c>)
 8002146:	f005 fe5b 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 800214a:	4603      	mov	r3, r0
 800214c:	71bb      	strb	r3, [r7, #6]
	if (stat != HAL_OK) {
 800214e:	79bb      	ldrb	r3, [r7, #6]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <i2cMCP23017_Lcd16x2_Init+0xf4>
		return 1;
 8002154:	2301      	movs	r3, #1
 8002156:	e036      	b.n	80021c6 <i2cMCP23017_Lcd16x2_Init+0x162>
	}
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 8002158:	bf00      	nop
 800215a:	481d      	ldr	r0, [pc, #116]	; (80021d0 <i2cMCP23017_Lcd16x2_Init+0x16c>)
 800215c:	f006 f9b3 	bl	80084c6 <HAL_I2C_GetState>
 8002160:	4603      	mov	r3, r0
 8002162:	2b20      	cmp	r3, #32
 8002164:	d1f9      	bne.n	800215a <i2cMCP23017_Lcd16x2_Init+0xf6>


	/* RESET sequence starts */

	/* Function set Interface has to be sent 4 times */
	for (uint8_t cnt = 4; cnt; --cnt) {
 8002166:	2304      	movs	r3, #4
 8002168:	71fb      	strb	r3, [r7, #7]
 800216a:	e00b      	b.n	8002184 <i2cMCP23017_Lcd16x2_Init+0x120>
		/* Function Set */
		if (i2cMCP23017_Lcd16x2_Write(0x38U, 0U)) {
 800216c:	2100      	movs	r1, #0
 800216e:	2038      	movs	r0, #56	; 0x38
 8002170:	f7ff feb2 	bl	8001ed8 <i2cMCP23017_Lcd16x2_Write>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <i2cMCP23017_Lcd16x2_Init+0x11a>
			return 1;
 800217a:	2301      	movs	r3, #1
 800217c:	e023      	b.n	80021c6 <i2cMCP23017_Lcd16x2_Init+0x162>
	for (uint8_t cnt = 4; cnt; --cnt) {
 800217e:	79fb      	ldrb	r3, [r7, #7]
 8002180:	3b01      	subs	r3, #1
 8002182:	71fb      	strb	r3, [r7, #7]
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1f0      	bne.n	800216c <i2cMCP23017_Lcd16x2_Init+0x108>
		}
	}

	/* Display OFF */
	if (i2cMCP23017_Lcd16x2_Write(0x08U, 0U)) {
 800218a:	2100      	movs	r1, #0
 800218c:	2008      	movs	r0, #8
 800218e:	f7ff fea3 	bl	8001ed8 <i2cMCP23017_Lcd16x2_Write>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <i2cMCP23017_Lcd16x2_Init+0x138>
		return 1;
 8002198:	2301      	movs	r3, #1
 800219a:	e014      	b.n	80021c6 <i2cMCP23017_Lcd16x2_Init+0x162>
	}

	i2cMCP23017_Lcd16x2_ClrScr();
 800219c:	f7ff ff16 	bl	8001fcc <i2cMCP23017_Lcd16x2_ClrScr>

	/* Entry Mode Set */
	if (i2cMCP23017_Lcd16x2_Write(0x06U, 0U)) {
 80021a0:	2100      	movs	r1, #0
 80021a2:	2006      	movs	r0, #6
 80021a4:	f7ff fe98 	bl	8001ed8 <i2cMCP23017_Lcd16x2_Write>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <i2cMCP23017_Lcd16x2_Init+0x14e>
		return 1;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e009      	b.n	80021c6 <i2cMCP23017_Lcd16x2_Init+0x162>
	}

	/* Display ON */
	if (i2cMCP23017_Lcd16x2_Write(0x0cU, 0U)) {
 80021b2:	2100      	movs	r1, #0
 80021b4:	200c      	movs	r0, #12
 80021b6:	f7ff fe8f 	bl	8001ed8 <i2cMCP23017_Lcd16x2_Write>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <i2cMCP23017_Lcd16x2_Init+0x160>
		return 1;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e000      	b.n	80021c6 <i2cMCP23017_Lcd16x2_Init+0x162>
	}

	return 0;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	2000252c 	.word	0x2000252c

080021d4 <i2cMCP23017_Lcd16x2_Welcome>:

void i2cMCP23017_Lcd16x2_Welcome(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
	i2cMCP23017_Lcd16x2_Init();
 80021d8:	f7ff ff44 	bl	8002064 <i2cMCP23017_Lcd16x2_Init>

	/* Goto first line */
	i2cMCP23017_Lcd16x2_SetAddr(0U, 0U);
 80021dc:	2100      	movs	r1, #0
 80021de:	2000      	movs	r0, #0
 80021e0:	f7ff fefd 	bl	8001fde <i2cMCP23017_Lcd16x2_SetAddr>
	i2cMCP23017_Lcd16x2_WriteStr((uint8_t*)I2c_Lcd16x2_Welcome_L0_str, sizeof(I2c_Lcd16x2_Welcome_L0_str) - 1);
 80021e4:	2110      	movs	r1, #16
 80021e6:	4806      	ldr	r0, [pc, #24]	; (8002200 <i2cMCP23017_Lcd16x2_Welcome+0x2c>)
 80021e8:	f7ff ff1c 	bl	8002024 <i2cMCP23017_Lcd16x2_WriteStr>

	/* Goto second line */
	i2cMCP23017_Lcd16x2_SetAddr(1U, 0U);
 80021ec:	2100      	movs	r1, #0
 80021ee:	2001      	movs	r0, #1
 80021f0:	f7ff fef5 	bl	8001fde <i2cMCP23017_Lcd16x2_SetAddr>
	i2cMCP23017_Lcd16x2_WriteStr((uint8_t*)I2c_Lcd16x2_Welcome_L1_str, sizeof(I2c_Lcd16x2_Welcome_L1_str) - 1);
 80021f4:	2110      	movs	r1, #16
 80021f6:	4803      	ldr	r0, [pc, #12]	; (8002204 <i2cMCP23017_Lcd16x2_Welcome+0x30>)
 80021f8:	f7ff ff14 	bl	8002024 <i2cMCP23017_Lcd16x2_WriteStr>
}
 80021fc:	bf00      	nop
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	08010ad4 	.word	0x08010ad4
 8002204:	08010ae8 	.word	0x08010ae8

08002208 <i2cMCP23017_Lcd16x2_OCXO_HeatingUp>:

void i2cMCP23017_Lcd16x2_OCXO_HeatingUp(int16_t temp, uint32_t tAcc)
{
 8002208:	b5b0      	push	{r4, r5, r7, lr}
 800220a:	b08e      	sub	sp, #56	; 0x38
 800220c:	af02      	add	r7, sp, #8
 800220e:	4603      	mov	r3, r0
 8002210:	6039      	str	r1, [r7, #0]
 8002212:	80fb      	strh	r3, [r7, #6]
	uint8_t line0_str[] = "== Heating up ==";
 8002214:	4b21      	ldr	r3, [pc, #132]	; (800229c <i2cMCP23017_Lcd16x2_OCXO_HeatingUp+0x94>)
 8002216:	f107 041c 	add.w	r4, r7, #28
 800221a:	461d      	mov	r5, r3
 800221c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800221e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002220:	682b      	ldr	r3, [r5, #0]
 8002222:	7023      	strb	r3, [r4, #0]
	uint8_t line1_str[] = "                ";
 8002224:	4b1e      	ldr	r3, [pc, #120]	; (80022a0 <i2cMCP23017_Lcd16x2_OCXO_HeatingUp+0x98>)
 8002226:	f107 0408 	add.w	r4, r7, #8
 800222a:	461d      	mov	r5, r3
 800222c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800222e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002230:	682b      	ldr	r3, [r5, #0]
 8002232:	7023      	strb	r3, [r4, #0]

	if (temp && tAcc) {
 8002234:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d016      	beq.n	800226a <i2cMCP23017_Lcd16x2_OCXO_HeatingUp+0x62>
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d013      	beq.n	800226a <i2cMCP23017_Lcd16x2_OCXO_HeatingUp+0x62>
		if (tAcc > 999UL) {
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002248:	d302      	bcc.n	8002250 <i2cMCP23017_Lcd16x2_OCXO_HeatingUp+0x48>
			tAcc = 999UL;
 800224a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800224e:	603b      	str	r3, [r7, #0]
		}
		snprintf((char*)line1_str, sizeof(line1_str), "%02d%cC / Acc %3ldns", temp, 0xdfU, tAcc);
 8002250:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002254:	f107 0008 	add.w	r0, r7, #8
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	9301      	str	r3, [sp, #4]
 800225c:	23df      	movs	r3, #223	; 0xdf
 800225e:	9300      	str	r3, [sp, #0]
 8002260:	4613      	mov	r3, r2
 8002262:	4a10      	ldr	r2, [pc, #64]	; (80022a4 <i2cMCP23017_Lcd16x2_OCXO_HeatingUp+0x9c>)
 8002264:	2111      	movs	r1, #17
 8002266:	f00b fcfd 	bl	800dc64 <sniprintf>
	}

	/* First line */
	i2cMCP23017_Lcd16x2_SetAddr(0U, 0U);
 800226a:	2100      	movs	r1, #0
 800226c:	2000      	movs	r0, #0
 800226e:	f7ff feb6 	bl	8001fde <i2cMCP23017_Lcd16x2_SetAddr>
	i2cMCP23017_Lcd16x2_WriteStr(line0_str, sizeof(line0_str) - 1);
 8002272:	f107 031c 	add.w	r3, r7, #28
 8002276:	2110      	movs	r1, #16
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff fed3 	bl	8002024 <i2cMCP23017_Lcd16x2_WriteStr>

	/* Second line */
	i2cMCP23017_Lcd16x2_SetAddr(1U, 0U);
 800227e:	2100      	movs	r1, #0
 8002280:	2001      	movs	r0, #1
 8002282:	f7ff feac 	bl	8001fde <i2cMCP23017_Lcd16x2_SetAddr>
	i2cMCP23017_Lcd16x2_WriteStr(line1_str, sizeof(line1_str) - 1);
 8002286:	f107 0308 	add.w	r3, r7, #8
 800228a:	2110      	movs	r1, #16
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff fec9 	bl	8002024 <i2cMCP23017_Lcd16x2_WriteStr>
}
 8002292:	bf00      	nop
 8002294:	3730      	adds	r7, #48	; 0x30
 8002296:	46bd      	mov	sp, r7
 8002298:	bdb0      	pop	{r4, r5, r7, pc}
 800229a:	bf00      	nop
 800229c:	080100f8 	.word	0x080100f8
 80022a0:	0801010c 	.word	0x0801010c
 80022a4:	080100e0 	.word	0x080100e0

080022a8 <i2cMCP23017_Lcd16x2_Locked>:

void i2cMCP23017_Lcd16x2_Locked(int16_t temp, uint32_t tAcc, int32_t sumDev)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b090      	sub	sp, #64	; 0x40
 80022ac:	af02      	add	r7, sp, #8
 80022ae:	4603      	mov	r3, r0
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
 80022b4:	81fb      	strh	r3, [r7, #14]
	uint8_t line0_str[17];
	uint8_t line1_str[17];

	if (tAcc > 999UL) {
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022bc:	d302      	bcc.n	80022c4 <i2cMCP23017_Lcd16x2_Locked+0x1c>
		tAcc = 999UL;
 80022be:	f240 33e7 	movw	r3, #999	; 0x3e7
 80022c2:	60bb      	str	r3, [r7, #8]
	}

	snprintf((char*)line0_str, sizeof(line0_str), "== Lockd %02d%cC ==", temp, 0xdfU);
 80022c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80022c8:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80022cc:	22df      	movs	r2, #223	; 0xdf
 80022ce:	9200      	str	r2, [sp, #0]
 80022d0:	4a12      	ldr	r2, [pc, #72]	; (800231c <i2cMCP23017_Lcd16x2_Locked+0x74>)
 80022d2:	2111      	movs	r1, #17
 80022d4:	f00b fcc6 	bl	800dc64 <sniprintf>
	snprintf((char*)line1_str, sizeof(line1_str), "%+05ldps/s, %3ldns", sumDev, tAcc);
 80022d8:	f107 0010 	add.w	r0, r7, #16
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4a0f      	ldr	r2, [pc, #60]	; (8002320 <i2cMCP23017_Lcd16x2_Locked+0x78>)
 80022e4:	2111      	movs	r1, #17
 80022e6:	f00b fcbd 	bl	800dc64 <sniprintf>

	/* First line */
	i2cMCP23017_Lcd16x2_SetAddr(0U, 0U);
 80022ea:	2100      	movs	r1, #0
 80022ec:	2000      	movs	r0, #0
 80022ee:	f7ff fe76 	bl	8001fde <i2cMCP23017_Lcd16x2_SetAddr>
	i2cMCP23017_Lcd16x2_WriteStr(line0_str, sizeof(line0_str) - 1);
 80022f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022f6:	2110      	movs	r1, #16
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff fe93 	bl	8002024 <i2cMCP23017_Lcd16x2_WriteStr>

	/* Second line */
	i2cMCP23017_Lcd16x2_SetAddr(1U, 0U);
 80022fe:	2100      	movs	r1, #0
 8002300:	2001      	movs	r0, #1
 8002302:	f7ff fe6c 	bl	8001fde <i2cMCP23017_Lcd16x2_SetAddr>
	i2cMCP23017_Lcd16x2_WriteStr(line1_str, sizeof(line1_str) - 1);
 8002306:	f107 0310 	add.w	r3, r7, #16
 800230a:	2110      	movs	r1, #16
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff fe89 	bl	8002024 <i2cMCP23017_Lcd16x2_WriteStr>
}
 8002312:	bf00      	nop
 8002314:	3738      	adds	r7, #56	; 0x38
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	08010120 	.word	0x08010120
 8002320:	08010134 	.word	0x08010134

08002324 <i2cSmartLCD_Gfx240x128_Write_parcnt0>:


static uint8_t i2cSmartLCD_Gfx240x128_Write_parcnt0(uint8_t cmd)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef stat;
	uint8_t i2cTxBuf[1];

	i2cTxBuf[0] = cmd;
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	733b      	strb	r3, [r7, #12]
	stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_1 << 1), i2cTxBuf, sizeof(i2cTxBuf));
 8002332:	f107 020c 	add.w	r2, r7, #12
 8002336:	2301      	movs	r3, #1
 8002338:	2144      	movs	r1, #68	; 0x44
 800233a:	480f      	ldr	r0, [pc, #60]	; (8002378 <i2cSmartLCD_Gfx240x128_Write_parcnt0+0x54>)
 800233c:	f005 fd60 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 8002340:	4603      	mov	r3, r0
 8002342:	73fb      	strb	r3, [r7, #15]
	if (stat != HAL_OK) {
 8002344:	7bfb      	ldrb	r3, [r7, #15]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <i2cSmartLCD_Gfx240x128_Write_parcnt0+0x2a>
		return 1;
 800234a:	2301      	movs	r3, #1
 800234c:	e00f      	b.n	800236e <i2cSmartLCD_Gfx240x128_Write_parcnt0+0x4a>
	}
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 800234e:	bf00      	nop
 8002350:	4809      	ldr	r0, [pc, #36]	; (8002378 <i2cSmartLCD_Gfx240x128_Write_parcnt0+0x54>)
 8002352:	f006 f8b8 	bl	80084c6 <HAL_I2C_GetState>
 8002356:	4603      	mov	r3, r0
 8002358:	2b20      	cmp	r3, #32
 800235a:	d1f9      	bne.n	8002350 <i2cSmartLCD_Gfx240x128_Write_parcnt0+0x2c>
    }
	/* Check for ACK */
	if (HAL_I2C_GetError(&hi2c1) == I2C_FLAG_AF) {
 800235c:	4806      	ldr	r0, [pc, #24]	; (8002378 <i2cSmartLCD_Gfx240x128_Write_parcnt0+0x54>)
 800235e:	f006 f8c0 	bl	80084e2 <HAL_I2C_GetError>
 8002362:	4603      	mov	r3, r0
 8002364:	2b10      	cmp	r3, #16
 8002366:	d101      	bne.n	800236c <i2cSmartLCD_Gfx240x128_Write_parcnt0+0x48>
		return 1;
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <i2cSmartLCD_Gfx240x128_Write_parcnt0+0x4a>
	}

	return 0;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	2000252c 	.word	0x2000252c

0800237c <i2cSmartLCD_Gfx240x128_Write_parcnt1>:

static uint8_t i2cSmartLCD_Gfx240x128_Write_parcnt1(uint8_t cmd, uint8_t par1)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	4603      	mov	r3, r0
 8002384:	460a      	mov	r2, r1
 8002386:	71fb      	strb	r3, [r7, #7]
 8002388:	4613      	mov	r3, r2
 800238a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef stat;
	uint8_t i2cTxBuf[2];

	i2cTxBuf[0] = cmd;
 800238c:	79fb      	ldrb	r3, [r7, #7]
 800238e:	733b      	strb	r3, [r7, #12]
	i2cTxBuf[1] = par1;
 8002390:	79bb      	ldrb	r3, [r7, #6]
 8002392:	737b      	strb	r3, [r7, #13]
	stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_1 << 1), i2cTxBuf, sizeof(i2cTxBuf));
 8002394:	f107 020c 	add.w	r2, r7, #12
 8002398:	2302      	movs	r3, #2
 800239a:	2144      	movs	r1, #68	; 0x44
 800239c:	480e      	ldr	r0, [pc, #56]	; (80023d8 <i2cSmartLCD_Gfx240x128_Write_parcnt1+0x5c>)
 800239e:	f005 fd2f 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 80023a2:	4603      	mov	r3, r0
 80023a4:	73fb      	strb	r3, [r7, #15]
	if (stat != HAL_OK) {
 80023a6:	7bfb      	ldrb	r3, [r7, #15]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <i2cSmartLCD_Gfx240x128_Write_parcnt1+0x34>
		return 1;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e00f      	b.n	80023d0 <i2cSmartLCD_Gfx240x128_Write_parcnt1+0x54>
	}
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 80023b0:	bf00      	nop
 80023b2:	4809      	ldr	r0, [pc, #36]	; (80023d8 <i2cSmartLCD_Gfx240x128_Write_parcnt1+0x5c>)
 80023b4:	f006 f887 	bl	80084c6 <HAL_I2C_GetState>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b20      	cmp	r3, #32
 80023bc:	d1f9      	bne.n	80023b2 <i2cSmartLCD_Gfx240x128_Write_parcnt1+0x36>
    }
	/* Check for ACK */
	if (HAL_I2C_GetError(&hi2c1) == I2C_FLAG_AF) {
 80023be:	4806      	ldr	r0, [pc, #24]	; (80023d8 <i2cSmartLCD_Gfx240x128_Write_parcnt1+0x5c>)
 80023c0:	f006 f88f 	bl	80084e2 <HAL_I2C_GetError>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b10      	cmp	r3, #16
 80023c8:	d101      	bne.n	80023ce <i2cSmartLCD_Gfx240x128_Write_parcnt1+0x52>
		return 1;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e000      	b.n	80023d0 <i2cSmartLCD_Gfx240x128_Write_parcnt1+0x54>
	}

	return 0;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	2000252c 	.word	0x2000252c

080023dc <i2cSmartLCD_Gfx240x128_Write_parcnt2>:

static uint8_t i2cSmartLCD_Gfx240x128_Write_parcnt2(uint8_t cmd, uint8_t par1, uint8_t par2)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	4603      	mov	r3, r0
 80023e4:	71fb      	strb	r3, [r7, #7]
 80023e6:	460b      	mov	r3, r1
 80023e8:	71bb      	strb	r3, [r7, #6]
 80023ea:	4613      	mov	r3, r2
 80023ec:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef stat;
	uint8_t i2cTxBuf[3];

	i2cTxBuf[0] = cmd;
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	733b      	strb	r3, [r7, #12]
	i2cTxBuf[1] = par1;
 80023f2:	79bb      	ldrb	r3, [r7, #6]
 80023f4:	737b      	strb	r3, [r7, #13]
	i2cTxBuf[2] = par2;
 80023f6:	797b      	ldrb	r3, [r7, #5]
 80023f8:	73bb      	strb	r3, [r7, #14]
	stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_1 << 1), i2cTxBuf, sizeof(i2cTxBuf));
 80023fa:	f107 020c 	add.w	r2, r7, #12
 80023fe:	2303      	movs	r3, #3
 8002400:	2144      	movs	r1, #68	; 0x44
 8002402:	480f      	ldr	r0, [pc, #60]	; (8002440 <i2cSmartLCD_Gfx240x128_Write_parcnt2+0x64>)
 8002404:	f005 fcfc 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 8002408:	4603      	mov	r3, r0
 800240a:	73fb      	strb	r3, [r7, #15]
	if (stat != HAL_OK) {
 800240c:	7bfb      	ldrb	r3, [r7, #15]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <i2cSmartLCD_Gfx240x128_Write_parcnt2+0x3a>
		return 1;
 8002412:	2301      	movs	r3, #1
 8002414:	e00f      	b.n	8002436 <i2cSmartLCD_Gfx240x128_Write_parcnt2+0x5a>
	}
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 8002416:	bf00      	nop
 8002418:	4809      	ldr	r0, [pc, #36]	; (8002440 <i2cSmartLCD_Gfx240x128_Write_parcnt2+0x64>)
 800241a:	f006 f854 	bl	80084c6 <HAL_I2C_GetState>
 800241e:	4603      	mov	r3, r0
 8002420:	2b20      	cmp	r3, #32
 8002422:	d1f9      	bne.n	8002418 <i2cSmartLCD_Gfx240x128_Write_parcnt2+0x3c>
    }
	/* Check for ACK */
	if (HAL_I2C_GetError(&hi2c1) == I2C_FLAG_AF) {
 8002424:	4806      	ldr	r0, [pc, #24]	; (8002440 <i2cSmartLCD_Gfx240x128_Write_parcnt2+0x64>)
 8002426:	f006 f85c 	bl	80084e2 <HAL_I2C_GetError>
 800242a:	4603      	mov	r3, r0
 800242c:	2b10      	cmp	r3, #16
 800242e:	d101      	bne.n	8002434 <i2cSmartLCD_Gfx240x128_Write_parcnt2+0x58>
		return 1;
 8002430:	2301      	movs	r3, #1
 8002432:	e000      	b.n	8002436 <i2cSmartLCD_Gfx240x128_Write_parcnt2+0x5a>
	}

	return 0;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	2000252c 	.word	0x2000252c

08002444 <i2cSmartLCD_Gfx240x128_Write_parcnt3>:

static uint8_t i2cSmartLCD_Gfx240x128_Write_parcnt3(uint8_t cmd, uint8_t par1, uint8_t par2, uint8_t par3)
{
 8002444:	b590      	push	{r4, r7, lr}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	4604      	mov	r4, r0
 800244c:	4608      	mov	r0, r1
 800244e:	4611      	mov	r1, r2
 8002450:	461a      	mov	r2, r3
 8002452:	4623      	mov	r3, r4
 8002454:	71fb      	strb	r3, [r7, #7]
 8002456:	4603      	mov	r3, r0
 8002458:	71bb      	strb	r3, [r7, #6]
 800245a:	460b      	mov	r3, r1
 800245c:	717b      	strb	r3, [r7, #5]
 800245e:	4613      	mov	r3, r2
 8002460:	713b      	strb	r3, [r7, #4]
	HAL_StatusTypeDef stat;
	uint8_t i2cTxBuf[4];

	i2cTxBuf[0] = cmd;
 8002462:	79fb      	ldrb	r3, [r7, #7]
 8002464:	723b      	strb	r3, [r7, #8]
	i2cTxBuf[1] = par1;
 8002466:	79bb      	ldrb	r3, [r7, #6]
 8002468:	727b      	strb	r3, [r7, #9]
	i2cTxBuf[2] = par2;
 800246a:	797b      	ldrb	r3, [r7, #5]
 800246c:	72bb      	strb	r3, [r7, #10]
	i2cTxBuf[3] = par3;
 800246e:	793b      	ldrb	r3, [r7, #4]
 8002470:	72fb      	strb	r3, [r7, #11]
	stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_1 << 1), i2cTxBuf, sizeof(i2cTxBuf));
 8002472:	f107 0208 	add.w	r2, r7, #8
 8002476:	2304      	movs	r3, #4
 8002478:	2144      	movs	r1, #68	; 0x44
 800247a:	480f      	ldr	r0, [pc, #60]	; (80024b8 <i2cSmartLCD_Gfx240x128_Write_parcnt3+0x74>)
 800247c:	f005 fcc0 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 8002480:	4603      	mov	r3, r0
 8002482:	73fb      	strb	r3, [r7, #15]
	if (stat != HAL_OK) {
 8002484:	7bfb      	ldrb	r3, [r7, #15]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <i2cSmartLCD_Gfx240x128_Write_parcnt3+0x4a>
		return 1;
 800248a:	2301      	movs	r3, #1
 800248c:	e00f      	b.n	80024ae <i2cSmartLCD_Gfx240x128_Write_parcnt3+0x6a>
	}
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 800248e:	bf00      	nop
 8002490:	4809      	ldr	r0, [pc, #36]	; (80024b8 <i2cSmartLCD_Gfx240x128_Write_parcnt3+0x74>)
 8002492:	f006 f818 	bl	80084c6 <HAL_I2C_GetState>
 8002496:	4603      	mov	r3, r0
 8002498:	2b20      	cmp	r3, #32
 800249a:	d1f9      	bne.n	8002490 <i2cSmartLCD_Gfx240x128_Write_parcnt3+0x4c>
    }
	/* Check for ACK */
	if (HAL_I2C_GetError(&hi2c1) == I2C_FLAG_AF) {
 800249c:	4806      	ldr	r0, [pc, #24]	; (80024b8 <i2cSmartLCD_Gfx240x128_Write_parcnt3+0x74>)
 800249e:	f006 f820 	bl	80084e2 <HAL_I2C_GetError>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b10      	cmp	r3, #16
 80024a6:	d101      	bne.n	80024ac <i2cSmartLCD_Gfx240x128_Write_parcnt3+0x68>
		return 1;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e000      	b.n	80024ae <i2cSmartLCD_Gfx240x128_Write_parcnt3+0x6a>
	}

	return 0;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3714      	adds	r7, #20
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd90      	pop	{r4, r7, pc}
 80024b6:	bf00      	nop
 80024b8:	2000252c 	.word	0x2000252c

080024bc <i2cSmartLCD_Gfx240x128_Read>:

static uint8_t i2cSmartLCD_Gfx240x128_Read(uint8_t cmd)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af02      	add	r7, sp, #8
 80024c2:	4603      	mov	r3, r0
 80024c4:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef stat;
	uint8_t i2cTxBuf[1];
	uint8_t i2cRxBuf[1]	= { 0 };
 80024c6:	2300      	movs	r3, #0
 80024c8:	723b      	strb	r3, [r7, #8]

	i2cTxBuf[0] = LCD1_SMART_LCD_CMD_GET_VER;
 80024ca:	2301      	movs	r3, #1
 80024cc:	733b      	strb	r3, [r7, #12]

	stat = HAL_I2C_Master_Seq_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_1 << 1), i2cTxBuf, sizeof(i2cTxBuf), I2C_FIRST_FRAME);
 80024ce:	f107 020c 	add.w	r2, r7, #12
 80024d2:	2300      	movs	r3, #0
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	2301      	movs	r3, #1
 80024d8:	2144      	movs	r1, #68	; 0x44
 80024da:	481f      	ldr	r0, [pc, #124]	; (8002558 <i2cSmartLCD_Gfx240x128_Read+0x9c>)
 80024dc:	f005 fe08 	bl	80080f0 <HAL_I2C_Master_Seq_Transmit_IT>
 80024e0:	4603      	mov	r3, r0
 80024e2:	73fb      	strb	r3, [r7, #15]
	if (stat != HAL_OK) {
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <i2cSmartLCD_Gfx240x128_Read+0x32>
		return 0x00U;
 80024ea:	2300      	movs	r3, #0
 80024ec:	e02f      	b.n	800254e <i2cSmartLCD_Gfx240x128_Read+0x92>
	}
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 80024ee:	bf00      	nop
 80024f0:	4819      	ldr	r0, [pc, #100]	; (8002558 <i2cSmartLCD_Gfx240x128_Read+0x9c>)
 80024f2:	f005 ffe8 	bl	80084c6 <HAL_I2C_GetState>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b20      	cmp	r3, #32
 80024fa:	d1f9      	bne.n	80024f0 <i2cSmartLCD_Gfx240x128_Read+0x34>
    }
	if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) {
 80024fc:	4816      	ldr	r0, [pc, #88]	; (8002558 <i2cSmartLCD_Gfx240x128_Read+0x9c>)
 80024fe:	f005 fff0 	bl	80084e2 <HAL_I2C_GetError>
 8002502:	4603      	mov	r3, r0
 8002504:	2b04      	cmp	r3, #4
 8002506:	d101      	bne.n	800250c <i2cSmartLCD_Gfx240x128_Read+0x50>
		/* No ACK */
		return 0x00U;
 8002508:	2300      	movs	r3, #0
 800250a:	e020      	b.n	800254e <i2cSmartLCD_Gfx240x128_Read+0x92>
	}

	stat = HAL_I2C_Master_Seq_Receive_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_1 << 1), i2cRxBuf, sizeof(i2cRxBuf), I2C_LAST_FRAME);
 800250c:	f107 0208 	add.w	r2, r7, #8
 8002510:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	2301      	movs	r3, #1
 8002518:	2144      	movs	r1, #68	; 0x44
 800251a:	480f      	ldr	r0, [pc, #60]	; (8002558 <i2cSmartLCD_Gfx240x128_Read+0x9c>)
 800251c:	f005 fe6c 	bl	80081f8 <HAL_I2C_Master_Seq_Receive_IT>
 8002520:	4603      	mov	r3, r0
 8002522:	73fb      	strb	r3, [r7, #15]
	if (stat != HAL_OK) {
 8002524:	7bfb      	ldrb	r3, [r7, #15]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d001      	beq.n	800252e <i2cSmartLCD_Gfx240x128_Read+0x72>
		return 0x00U;
 800252a:	2300      	movs	r3, #0
 800252c:	e00f      	b.n	800254e <i2cSmartLCD_Gfx240x128_Read+0x92>
	}
	/* Wait until transfer has completed */
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 800252e:	bf00      	nop
 8002530:	4809      	ldr	r0, [pc, #36]	; (8002558 <i2cSmartLCD_Gfx240x128_Read+0x9c>)
 8002532:	f005 ffc8 	bl	80084c6 <HAL_I2C_GetState>
 8002536:	4603      	mov	r3, r0
 8002538:	2b20      	cmp	r3, #32
 800253a:	d1f9      	bne.n	8002530 <i2cSmartLCD_Gfx240x128_Read+0x74>
    }
	if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) {
 800253c:	4806      	ldr	r0, [pc, #24]	; (8002558 <i2cSmartLCD_Gfx240x128_Read+0x9c>)
 800253e:	f005 ffd0 	bl	80084e2 <HAL_I2C_GetError>
 8002542:	4603      	mov	r3, r0
 8002544:	2b04      	cmp	r3, #4
 8002546:	d101      	bne.n	800254c <i2cSmartLCD_Gfx240x128_Read+0x90>
		/* No ACK */
		return 0x00U;
 8002548:	2300      	movs	r3, #0
 800254a:	e000      	b.n	800254e <i2cSmartLCD_Gfx240x128_Read+0x92>
	}

	/* Version byte */
	return i2cRxBuf[0];
 800254c:	7a3b      	ldrb	r3, [r7, #8]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	2000252c 	.word	0x2000252c

0800255c <i2cSmartLCD_Gfx240x128_GetVer>:

uint8_t i2cSmartLCD_Gfx240x128_GetVer(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
	return i2cSmartLCD_Gfx240x128_Read(LCD1_SMART_LCD_CMD_GET_VER);
 8002560:	2001      	movs	r0, #1
 8002562:	f7ff ffab 	bl	80024bc <i2cSmartLCD_Gfx240x128_Read>
 8002566:	4603      	mov	r3, r0
}
 8002568:	4618      	mov	r0, r3
 800256a:	bd80      	pop	{r7, pc}

0800256c <i2cSmartLCD_Gfx240x128_WriteText>:

uint8_t i2cSmartLCD_Gfx240x128_WriteText(uint8_t pos_x, uint8_t pos_y, uint8_t len, const uint8_t* str)
{
 800256c:	b590      	push	{r4, r7, lr}
 800256e:	b0c5      	sub	sp, #276	; 0x114
 8002570:	af00      	add	r7, sp, #0
 8002572:	4604      	mov	r4, r0
 8002574:	4608      	mov	r0, r1
 8002576:	4611      	mov	r1, r2
 8002578:	463a      	mov	r2, r7
 800257a:	6013      	str	r3, [r2, #0]
 800257c:	1dfb      	adds	r3, r7, #7
 800257e:	4622      	mov	r2, r4
 8002580:	701a      	strb	r2, [r3, #0]
 8002582:	1dbb      	adds	r3, r7, #6
 8002584:	4602      	mov	r2, r0
 8002586:	701a      	strb	r2, [r3, #0]
 8002588:	1d7b      	adds	r3, r7, #5
 800258a:	460a      	mov	r2, r1
 800258c:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef stat;
	uint8_t remaining;
	uint8_t i2cTxBuf[256] = { 0 };
 800258e:	f107 030c 	add.w	r3, r7, #12
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	3304      	adds	r3, #4
 8002598:	22fc      	movs	r2, #252	; 0xfc
 800259a:	2100      	movs	r1, #0
 800259c:	4618      	mov	r0, r3
 800259e:	f00a feef 	bl	800d380 <memset>

	while (len) {
 80025a2:	e078      	b.n	8002696 <i2cSmartLCD_Gfx240x128_WriteText+0x12a>
		/* Partitioning */
		if (len > LCD1_SMART_LCD_STR_MAXLEN_BUG) {
 80025a4:	1d7b      	adds	r3, r7, #5
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b07      	cmp	r3, #7
 80025aa:	d903      	bls.n	80025b4 <i2cSmartLCD_Gfx240x128_WriteText+0x48>
			remaining = LCD1_SMART_LCD_STR_MAXLEN_BUG;
 80025ac:	2307      	movs	r3, #7
 80025ae:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80025b2:	e003      	b.n	80025bc <i2cSmartLCD_Gfx240x128_WriteText+0x50>
		} else {
			remaining = len;
 80025b4:	1d7b      	adds	r3, r7, #5
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
		}
		len -= remaining;
 80025bc:	1d7b      	adds	r3, r7, #5
 80025be:	1d7a      	adds	r2, r7, #5
 80025c0:	7811      	ldrb	r1, [r2, #0]
 80025c2:	f897 210f 	ldrb.w	r2, [r7, #271]	; 0x10f
 80025c6:	1a8a      	subs	r2, r1, r2
 80025c8:	701a      	strb	r2, [r3, #0]

		/* Set cursor */
		if (i2cSmartLCD_Gfx240x128_Write_parcnt2(LCD1_SMART_LCD_CMD_SET_POS_X_Y, pos_x, pos_y)) {
 80025ca:	1dbb      	adds	r3, r7, #6
 80025cc:	781a      	ldrb	r2, [r3, #0]
 80025ce:	1dfb      	adds	r3, r7, #7
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	4619      	mov	r1, r3
 80025d4:	2020      	movs	r0, #32
 80025d6:	f7ff ff01 	bl	80023dc <i2cSmartLCD_Gfx240x128_Write_parcnt2>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <i2cSmartLCD_Gfx240x128_WriteText+0x78>
			return 1;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e05d      	b.n	80026a0 <i2cSmartLCD_Gfx240x128_WriteText+0x134>
		}
		HAL_Delay(1);
 80025e4:	2001      	movs	r0, #1
 80025e6:	f003 f919 	bl	800581c <HAL_Delay>

		/* Copy send buffer */
		i2cTxBuf[0] = LCD1_SMART_LCD_CMD_WRITE;
 80025ea:	f107 030c 	add.w	r3, r7, #12
 80025ee:	2230      	movs	r2, #48	; 0x30
 80025f0:	701a      	strb	r2, [r3, #0]
		i2cTxBuf[1] = remaining;
 80025f2:	f107 030c 	add.w	r3, r7, #12
 80025f6:	f897 210f 	ldrb.w	r2, [r7, #271]	; 0x10f
 80025fa:	705a      	strb	r2, [r3, #1]
		for (uint8_t idx = 0U; idx < remaining; ++idx) {
 80025fc:	2300      	movs	r3, #0
 80025fe:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8002602:	e010      	b.n	8002626 <i2cSmartLCD_Gfx240x128_WriteText+0xba>
			i2cTxBuf[2 + idx] = *(str++);
 8002604:	463b      	mov	r3, r7
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	463a      	mov	r2, r7
 800260a:	1c59      	adds	r1, r3, #1
 800260c:	6011      	str	r1, [r2, #0]
 800260e:	f897 210e 	ldrb.w	r2, [r7, #270]	; 0x10e
 8002612:	3202      	adds	r2, #2
 8002614:	7819      	ldrb	r1, [r3, #0]
 8002616:	f107 030c 	add.w	r3, r7, #12
 800261a:	5499      	strb	r1, [r3, r2]
		for (uint8_t idx = 0U; idx < remaining; ++idx) {
 800261c:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8002620:	3301      	adds	r3, #1
 8002622:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8002626:	f897 210e 	ldrb.w	r2, [r7, #270]	; 0x10e
 800262a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800262e:	429a      	cmp	r2, r3
 8002630:	d3e8      	bcc.n	8002604 <i2cSmartLCD_Gfx240x128_WriteText+0x98>
		}

		/* Write Text since pen position */
		stat = HAL_I2C_Master_Transmit_IT(&hi2c1, (I2C_CHIP_ADDR_LCD_1 << 1), i2cTxBuf, (remaining + 2));
 8002632:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002636:	b29b      	uxth	r3, r3
 8002638:	3302      	adds	r3, #2
 800263a:	b29b      	uxth	r3, r3
 800263c:	f107 020c 	add.w	r2, r7, #12
 8002640:	2144      	movs	r1, #68	; 0x44
 8002642:	481a      	ldr	r0, [pc, #104]	; (80026ac <i2cSmartLCD_Gfx240x128_WriteText+0x140>)
 8002644:	f005 fbdc 	bl	8007e00 <HAL_I2C_Master_Transmit_IT>
 8002648:	4603      	mov	r3, r0
 800264a:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
		if (stat != HAL_OK) {
 800264e:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <i2cSmartLCD_Gfx240x128_WriteText+0xee>
			return 1;
 8002656:	2301      	movs	r3, #1
 8002658:	e022      	b.n	80026a0 <i2cSmartLCD_Gfx240x128_WriteText+0x134>
		}
		/* Wait until transfer has completed */
		while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 800265a:	bf00      	nop
 800265c:	4813      	ldr	r0, [pc, #76]	; (80026ac <i2cSmartLCD_Gfx240x128_WriteText+0x140>)
 800265e:	f005 ff32 	bl	80084c6 <HAL_I2C_GetState>
 8002662:	4603      	mov	r3, r0
 8002664:	2b20      	cmp	r3, #32
 8002666:	d1f9      	bne.n	800265c <i2cSmartLCD_Gfx240x128_WriteText+0xf0>
		}
		/* Check for ACK */
		if (HAL_I2C_GetError(&hi2c1) == I2C_FLAG_AF) {
 8002668:	4810      	ldr	r0, [pc, #64]	; (80026ac <i2cSmartLCD_Gfx240x128_WriteText+0x140>)
 800266a:	f005 ff3a 	bl	80084e2 <HAL_I2C_GetError>
 800266e:	4603      	mov	r3, r0
 8002670:	2b10      	cmp	r3, #16
 8002672:	d101      	bne.n	8002678 <i2cSmartLCD_Gfx240x128_WriteText+0x10c>
			return 1;
 8002674:	2301      	movs	r3, #1
 8002676:	e013      	b.n	80026a0 <i2cSmartLCD_Gfx240x128_WriteText+0x134>
		}
		HAL_Delay(1);
 8002678:	2001      	movs	r0, #1
 800267a:	f003 f8cf 	bl	800581c <HAL_Delay>

		pos_x += remaining * LCD1_SYSFONT_WIDTH;  // Smart-LCD: sysfont->width
 800267e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002682:	461a      	mov	r2, r3
 8002684:	0052      	lsls	r2, r2, #1
 8002686:	4413      	add	r3, r2
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	b2d9      	uxtb	r1, r3
 800268c:	1dfb      	adds	r3, r7, #7
 800268e:	1dfa      	adds	r2, r7, #7
 8002690:	7812      	ldrb	r2, [r2, #0]
 8002692:	440a      	add	r2, r1
 8002694:	701a      	strb	r2, [r3, #0]
	while (len) {
 8002696:	1d7b      	adds	r3, r7, #5
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d182      	bne.n	80025a4 <i2cSmartLCD_Gfx240x128_WriteText+0x38>
	}

	return 0;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd90      	pop	{r4, r7, pc}
 80026aa:	bf00      	nop
 80026ac:	2000252c 	.word	0x2000252c

080026b0 <i2cSmartLCD_Gfx240x128_Init>:

static uint8_t i2cSmartLCD_Gfx240x128_Init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
	/* GetVer */
	uint8_t ver = i2cSmartLCD_Gfx240x128_GetVer();
 80026b6:	f7ff ff51 	bl	800255c <i2cSmartLCD_Gfx240x128_GetVer>
 80026ba:	4603      	mov	r3, r0
 80026bc:	71fb      	strb	r3, [r7, #7]

	if (ver >= 0x11) {
 80026be:	79fb      	ldrb	r3, [r7, #7]
 80026c0:	2b10      	cmp	r3, #16
 80026c2:	d91f      	bls.n	8002704 <i2cSmartLCD_Gfx240x128_Init+0x54>
		/* SetMode */
		i2cSmartLCD_Gfx240x128_Write_parcnt1(LCD1_SMART_LCD_CMD_SET_MODE, LCD1_SMART_LCD_MODE_SMARTLCD);
 80026c4:	2110      	movs	r1, #16
 80026c6:	2002      	movs	r0, #2
 80026c8:	f7ff fe58 	bl	800237c <i2cSmartLCD_Gfx240x128_Write_parcnt1>
		HAL_Delay(100);
 80026cc:	2064      	movs	r0, #100	; 0x64
 80026ce:	f003 f8a5 	bl	800581c <HAL_Delay>

		/* ClrScr */
		if (i2cSmartLCD_Gfx240x128_Write_parcnt0(LCD1_SMART_LCD_CMD_CLS)) {
 80026d2:	2011      	movs	r0, #17
 80026d4:	f7ff fe26 	bl	8002324 <i2cSmartLCD_Gfx240x128_Write_parcnt0>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <i2cSmartLCD_Gfx240x128_Init+0x32>
			return 2;
 80026de:	2302      	movs	r3, #2
 80026e0:	e011      	b.n	8002706 <i2cSmartLCD_Gfx240x128_Init+0x56>
		}
		HAL_Delay(100);
 80026e2:	2064      	movs	r0, #100	; 0x64
 80026e4:	f003 f89a 	bl	800581c <HAL_Delay>

		/* Default: Pen ON */
		if (i2cSmartLCD_Gfx240x128_Write_parcnt1(LCD1_SMART_LCD_CMD_SET_PIXEL_TYPE, LCD1_PIXEL_SET)) {
 80026e8:	2101      	movs	r1, #1
 80026ea:	2014      	movs	r0, #20
 80026ec:	f7ff fe46 	bl	800237c <i2cSmartLCD_Gfx240x128_Write_parcnt1>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <i2cSmartLCD_Gfx240x128_Init+0x4a>
			return 1;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e005      	b.n	8002706 <i2cSmartLCD_Gfx240x128_Init+0x56>
		}
		HAL_Delay(1);
 80026fa:	2001      	movs	r0, #1
 80026fc:	f003 f88e 	bl	800581c <HAL_Delay>

		return 0;
 8002700:	2300      	movs	r3, #0
 8002702:	e000      	b.n	8002706 <i2cSmartLCD_Gfx240x128_Init+0x56>
	}

	return 1;
 8002704:	2301      	movs	r3, #1
}
 8002706:	4618      	mov	r0, r3
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <i2cSmartLCD_Gfx240x128_Template>:

uint8_t i2cSmartLCD_Gfx240x128_Template(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
	if (i2cSmartLCD_Gfx240x128_Init()) {
 8002714:	f7ff ffcc 	bl	80026b0 <i2cSmartLCD_Gfx240x128_Init>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <i2cSmartLCD_Gfx240x128_Template+0x12>
		return 1;
 800271e:	2301      	movs	r3, #1
 8002720:	e027      	b.n	8002772 <i2cSmartLCD_Gfx240x128_Template+0x62>
	}

	/* Write header text */
	{
		i2cSmartLCD_Gfx240x128_WriteText(
 8002722:	4b15      	ldr	r3, [pc, #84]	; (8002778 <i2cSmartLCD_Gfx240x128_Template+0x68>)
 8002724:	2210      	movs	r2, #16
 8002726:	2100      	movs	r1, #0
 8002728:	201e      	movs	r0, #30
 800272a:	f7ff ff1f 	bl	800256c <i2cSmartLCD_Gfx240x128_WriteText>
				0 + (LCD1_SYSFONT_WIDTH  *  5),
				0 + (LCD1_SYSFONT_HEIGHT *  0),
				strlen((char*)I2c_Lcd16x2_Welcome_L0_str), I2c_Lcd16x2_Welcome_L0_str);

		i2cSmartLCD_Gfx240x128_WriteText(
 800272e:	4b13      	ldr	r3, [pc, #76]	; (800277c <i2cSmartLCD_Gfx240x128_Template+0x6c>)
 8002730:	2210      	movs	r2, #16
 8002732:	2100      	movs	r1, #0
 8002734:	2072      	movs	r0, #114	; 0x72
 8002736:	f7ff ff19 	bl	800256c <i2cSmartLCD_Gfx240x128_WriteText>
				strlen((char*)I2c_Lcd16x2_Welcome_L1_str), I2c_Lcd16x2_Welcome_L1_str);
	}

	/* Line */
	{
		if (i2cSmartLCD_Gfx240x128_Write_parcnt2(LCD1_SMART_LCD_CMD_SET_POS_X_Y,
 800273a:	2208      	movs	r2, #8
 800273c:	2100      	movs	r1, #0
 800273e:	2020      	movs	r0, #32
 8002740:	f7ff fe4c 	bl	80023dc <i2cSmartLCD_Gfx240x128_Write_parcnt2>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <i2cSmartLCD_Gfx240x128_Template+0x3e>
				0U,
				0 + (LCD1_SYSFONT_HEIGHT *  1) + 1)) {
			return 1;
 800274a:	2301      	movs	r3, #1
 800274c:	e011      	b.n	8002772 <i2cSmartLCD_Gfx240x128_Template+0x62>
		}
		HAL_Delay(1);
 800274e:	2001      	movs	r0, #1
 8002750:	f003 f864 	bl	800581c <HAL_Delay>
		if (i2cSmartLCD_Gfx240x128_Write_parcnt3(LCD1_SMART_LCD_CMD_DRAW_LINE,
 8002754:	2301      	movs	r3, #1
 8002756:	2208      	movs	r2, #8
 8002758:	21ef      	movs	r1, #239	; 0xef
 800275a:	2032      	movs	r0, #50	; 0x32
 800275c:	f7ff fe72 	bl	8002444 <i2cSmartLCD_Gfx240x128_Write_parcnt3>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <i2cSmartLCD_Gfx240x128_Template+0x5a>
				239U,
				0 + (LCD1_SYSFONT_HEIGHT *  1) + 1,
				LCD1_PIXEL_SET)) {
			return 1;
 8002766:	2301      	movs	r3, #1
 8002768:	e003      	b.n	8002772 <i2cSmartLCD_Gfx240x128_Template+0x62>
		}
		HAL_Delay(1);
 800276a:	2001      	movs	r0, #1
 800276c:	f003 f856 	bl	800581c <HAL_Delay>
	}
	return 0;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	08010ad4 	.word	0x08010ad4
 800277c:	08010ae8 	.word	0x08010ae8

08002780 <i2cSmartLCD_Gfx240x128_Welcome>:

uint8_t i2cSmartLCD_Gfx240x128_Welcome(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
	if (i2cSmartLCD_Gfx240x128_Template()) {
 8002784:	f7ff ffc4 	bl	8002710 <i2cSmartLCD_Gfx240x128_Template>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <i2cSmartLCD_Gfx240x128_Welcome+0x12>
		return 1;
 800278e:	2301      	movs	r3, #1
 8002790:	e01e      	b.n	80027d0 <i2cSmartLCD_Gfx240x128_Welcome+0x50>
	}

	/* Write welcome */
	{
		i2cSmartLCD_Gfx240x128_WriteText(
 8002792:	4b10      	ldr	r3, [pc, #64]	; (80027d4 <i2cSmartLCD_Gfx240x128_Welcome+0x54>)
 8002794:	2209      	movs	r2, #9
 8002796:	2114      	movs	r1, #20
 8002798:	2006      	movs	r0, #6
 800279a:	f7ff fee7 	bl	800256c <i2cSmartLCD_Gfx240x128_WriteText>
				0 + ((LCD1_SYSFONT_WIDTH  + 0) *  1),
				0 + ((LCD1_SYSFONT_HEIGHT + 3) *  2),
				strlen((char*)I2c_Lcd16x2_Welcome_L2_str), I2c_Lcd16x2_Welcome_L2_str);

		i2cSmartLCD_Gfx240x128_WriteText(
 800279e:	4b0e      	ldr	r3, [pc, #56]	; (80027d8 <i2cSmartLCD_Gfx240x128_Welcome+0x58>)
 80027a0:	2210      	movs	r2, #16
 80027a2:	211e      	movs	r1, #30
 80027a4:	2006      	movs	r0, #6
 80027a6:	f7ff fee1 	bl	800256c <i2cSmartLCD_Gfx240x128_WriteText>
				0 + ((LCD1_SYSFONT_WIDTH  + 0) *  1),
				0 + ((LCD1_SYSFONT_HEIGHT + 3) *  3),
				strlen((char*)I2c_Lcd16x2_Welcome_L3_str), I2c_Lcd16x2_Welcome_L3_str);

		i2cSmartLCD_Gfx240x128_WriteText(
 80027aa:	4b0c      	ldr	r3, [pc, #48]	; (80027dc <i2cSmartLCD_Gfx240x128_Welcome+0x5c>)
 80027ac:	221e      	movs	r2, #30
 80027ae:	2128      	movs	r1, #40	; 0x28
 80027b0:	2006      	movs	r0, #6
 80027b2:	f7ff fedb 	bl	800256c <i2cSmartLCD_Gfx240x128_WriteText>
				0 + ((LCD1_SYSFONT_WIDTH  + 0) *  1),
				0 + ((LCD1_SYSFONT_HEIGHT + 3) *  4),
				strlen((char*)I2c_Lcd16x2_Welcome_L4_str), I2c_Lcd16x2_Welcome_L4_str);

		i2cSmartLCD_Gfx240x128_WriteText(
 80027b6:	4b0a      	ldr	r3, [pc, #40]	; (80027e0 <i2cSmartLCD_Gfx240x128_Welcome+0x60>)
 80027b8:	2218      	movs	r2, #24
 80027ba:	2132      	movs	r1, #50	; 0x32
 80027bc:	2006      	movs	r0, #6
 80027be:	f7ff fed5 	bl	800256c <i2cSmartLCD_Gfx240x128_WriteText>
				0 + ((LCD1_SYSFONT_WIDTH  + 0) *  1),
				0 + ((LCD1_SYSFONT_HEIGHT + 3) *  5),
				strlen((char*)I2c_Lcd16x2_Welcome_L5_str), I2c_Lcd16x2_Welcome_L5_str);

		i2cSmartLCD_Gfx240x128_WriteText(
 80027c2:	4b08      	ldr	r3, [pc, #32]	; (80027e4 <i2cSmartLCD_Gfx240x128_Welcome+0x64>)
 80027c4:	221e      	movs	r2, #30
 80027c6:	213c      	movs	r1, #60	; 0x3c
 80027c8:	2006      	movs	r0, #6
 80027ca:	f7ff fecf 	bl	800256c <i2cSmartLCD_Gfx240x128_WriteText>
				0 + ((LCD1_SYSFONT_WIDTH  + 0) *  1),
				0 + ((LCD1_SYSFONT_HEIGHT + 3) *  6),
				strlen((char*)I2c_Lcd16x2_Welcome_L6_str), I2c_Lcd16x2_Welcome_L6_str);
	}

	return 0;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	08010afc 	.word	0x08010afc
 80027d8:	08010b08 	.word	0x08010b08
 80027dc:	08010b1c 	.word	0x08010b1c
 80027e0:	08010b3c 	.word	0x08010b3c
 80027e4:	08010b58 	.word	0x08010b58

080027e8 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp>:

uint8_t i2cSmartLCD_Gfx240x128_OCXO_HeatingUp(int16_t temp, uint32_t tAcc)
{
 80027e8:	b5b0      	push	{r4, r5, r7, lr}
 80027ea:	b092      	sub	sp, #72	; 0x48
 80027ec:	af02      	add	r7, sp, #8
 80027ee:	4603      	mov	r3, r0
 80027f0:	6039      	str	r1, [r7, #0]
 80027f2:	80fb      	strh	r3, [r7, #6]
	static int16_t s_tempLast = 0;
	static uint32_t s_tAccLast = 0UL;

	/* Draw message box */
	{
		if (i2cSmartLCD_Gfx240x128_Write_parcnt2(LCD1_SMART_LCD_CMD_SET_POS_X_Y,
 80027f4:	224c      	movs	r2, #76	; 0x4c
 80027f6:	213e      	movs	r1, #62	; 0x3e
 80027f8:	2020      	movs	r0, #32
 80027fa:	f7ff fdef 	bl	80023dc <i2cSmartLCD_Gfx240x128_Write_parcnt2>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x20>
				-4 + ((LCD1_SYSFONT_WIDTH  + 0) * 11),
				-4 + ((LCD1_SYSFONT_HEIGHT + 3) *  8))) {
			return 1;
 8002804:	2301      	movs	r3, #1
 8002806:	e07e      	b.n	8002906 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x11e>
		}
		HAL_Delay(1);
 8002808:	2001      	movs	r0, #1
 800280a:	f003 f807 	bl	800581c <HAL_Delay>

		if (i2cSmartLCD_Gfx240x128_Write_parcnt3(LCD1_SMART_LCD_CMD_DRAW_RECT,
 800280e:	2301      	movs	r3, #1
 8002810:	2228      	movs	r2, #40	; 0x28
 8002812:	216e      	movs	r1, #110	; 0x6e
 8002814:	2034      	movs	r0, #52	; 0x34
 8002816:	f7ff fe15 	bl	8002444 <i2cSmartLCD_Gfx240x128_Write_parcnt3>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x3c>
				 8 + ((LCD1_SYSFONT_WIDTH  + 0) * 17),
				10 + ((LCD1_SYSFONT_HEIGHT + 3) *  3),
				LCD1_PIXEL_SET)) {
			return 1;
 8002820:	2301      	movs	r3, #1
 8002822:	e070      	b.n	8002906 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x11e>
		}
		HAL_Delay(1);
 8002824:	2001      	movs	r0, #1
 8002826:	f002 fff9 	bl	800581c <HAL_Delay>
	}

	/* Write Heating up Header */
	{
		uint8_t line0_str[] = "== Heating up ==";
 800282a:	4b39      	ldr	r3, [pc, #228]	; (8002910 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x128>)
 800282c:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8002830:	461d      	mov	r5, r3
 8002832:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002834:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002836:	682b      	ldr	r3, [r5, #0]
 8002838:	7023      	strb	r3, [r4, #0]

		if (i2cSmartLCD_Gfx240x128_WriteText(
				0 + ((LCD1_SYSFONT_WIDTH  + 0) * 11),
				0 + ((LCD1_SYSFONT_HEIGHT + 3) *  8),
				strlen((char*)line0_str), line0_str)) {
 800283a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800283e:	4618      	mov	r0, r3
 8002840:	f7fd fcc6 	bl	80001d0 <strlen>
 8002844:	4603      	mov	r3, r0
		if (i2cSmartLCD_Gfx240x128_WriteText(
 8002846:	b2da      	uxtb	r2, r3
 8002848:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800284c:	2150      	movs	r1, #80	; 0x50
 800284e:	2042      	movs	r0, #66	; 0x42
 8002850:	f7ff fe8c 	bl	800256c <i2cSmartLCD_Gfx240x128_WriteText>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x76>
			return 1;
 800285a:	2301      	movs	r3, #1
 800285c:	e053      	b.n	8002906 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x11e>
		}

		if (temp) {
 800285e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d025      	beq.n	80028b2 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0xca>
			/* Update OCXO temperature */
			if (s_tempLast != temp) {
 8002866:	4b2b      	ldr	r3, [pc, #172]	; (8002914 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x12c>)
 8002868:	f9b3 3000 	ldrsh.w	r3, [r3]
 800286c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002870:	429a      	cmp	r2, r3
 8002872:	d01e      	beq.n	80028b2 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0xca>
				uint8_t line1_str[32];
				snprintf((char*)line1_str, sizeof(line1_str) - 1, "OCXO temp:  %2d%cC", temp, 0x7e);
 8002874:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002878:	f107 000c 	add.w	r0, r7, #12
 800287c:	227e      	movs	r2, #126	; 0x7e
 800287e:	9200      	str	r2, [sp, #0]
 8002880:	4a25      	ldr	r2, [pc, #148]	; (8002918 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x130>)
 8002882:	211f      	movs	r1, #31
 8002884:	f00b f9ee 	bl	800dc64 <sniprintf>

				if (i2cSmartLCD_Gfx240x128_WriteText(
						0 + ((LCD1_SYSFONT_WIDTH  + 0) * 11),
						2 + ((LCD1_SYSFONT_HEIGHT + 3) *  9),
						strlen((char*)line1_str), line1_str)) {
 8002888:	f107 030c 	add.w	r3, r7, #12
 800288c:	4618      	mov	r0, r3
 800288e:	f7fd fc9f 	bl	80001d0 <strlen>
 8002892:	4603      	mov	r3, r0
				if (i2cSmartLCD_Gfx240x128_WriteText(
 8002894:	b2da      	uxtb	r2, r3
 8002896:	f107 030c 	add.w	r3, r7, #12
 800289a:	215c      	movs	r1, #92	; 0x5c
 800289c:	2042      	movs	r0, #66	; 0x42
 800289e:	f7ff fe65 	bl	800256c <i2cSmartLCD_Gfx240x128_WriteText>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0xc4>
					return 1;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e02c      	b.n	8002906 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x11e>
				}
				s_tempLast = temp;
 80028ac:	4a19      	ldr	r2, [pc, #100]	; (8002914 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x12c>)
 80028ae:	88fb      	ldrh	r3, [r7, #6]
 80028b0:	8013      	strh	r3, [r2, #0]
			}
		}

		if (tAcc) {
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d025      	beq.n	8002904 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x11c>
			/* Update ublox NEO tAcc */
			if (s_tAccLast != tAcc) {
 80028b8:	4b18      	ldr	r3, [pc, #96]	; (800291c <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x134>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d020      	beq.n	8002904 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x11c>
				uint8_t line2_str[32];
				snprintf((char*)line2_str, sizeof(line2_str) - 1, "NEO  tAcc: %3ld ns", (tAcc > 999 ?  999 : tAcc));
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80028c8:	4293      	cmp	r3, r2
 80028ca:	bf28      	it	cs
 80028cc:	4613      	movcs	r3, r2
 80028ce:	f107 000c 	add.w	r0, r7, #12
 80028d2:	4a13      	ldr	r2, [pc, #76]	; (8002920 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x138>)
 80028d4:	211f      	movs	r1, #31
 80028d6:	f00b f9c5 	bl	800dc64 <sniprintf>

				if (i2cSmartLCD_Gfx240x128_WriteText(
						0 + ((LCD1_SYSFONT_WIDTH  + 0) * 11),
						2 + ((LCD1_SYSFONT_HEIGHT + 3) * 10),
						strlen((char*)line2_str), line2_str)) {
 80028da:	f107 030c 	add.w	r3, r7, #12
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fd fc76 	bl	80001d0 <strlen>
 80028e4:	4603      	mov	r3, r0
				if (i2cSmartLCD_Gfx240x128_WriteText(
 80028e6:	b2da      	uxtb	r2, r3
 80028e8:	f107 030c 	add.w	r3, r7, #12
 80028ec:	2166      	movs	r1, #102	; 0x66
 80028ee:	2042      	movs	r0, #66	; 0x42
 80028f0:	f7ff fe3c 	bl	800256c <i2cSmartLCD_Gfx240x128_WriteText>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x116>
					return 1;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e003      	b.n	8002906 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x11e>
				}
				s_tAccLast = tAcc;
 80028fe:	4a07      	ldr	r2, [pc, #28]	; (800291c <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp+0x134>)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	6013      	str	r3, [r2, #0]
			}
		}
	}

	return 0;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3740      	adds	r7, #64	; 0x40
 800290a:	46bd      	mov	sp, r7
 800290c:	bdb0      	pop	{r4, r5, r7, pc}
 800290e:	bf00      	nop
 8002910:	080100f8 	.word	0x080100f8
 8002914:	20000280 	.word	0x20000280
 8002918:	08010148 	.word	0x08010148
 800291c:	20000284 	.word	0x20000284
 8002920:	0801015c 	.word	0x0801015c

08002924 <i2cSmartLCD_Gfx240x128_Locked_Template>:


uint8_t i2cSmartLCD_Gfx240x128_Locked_Template(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
	i2cSmartLCD_Gfx240x128_Template();
 800292a:	f7ff fef1 	bl	8002710 <i2cSmartLCD_Gfx240x128_Template>

	uint8_t line_str[] = "Lckd";
 800292e:	4a0e      	ldr	r2, [pc, #56]	; (8002968 <i2cSmartLCD_Gfx240x128_Locked_Template+0x44>)
 8002930:	463b      	mov	r3, r7
 8002932:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002936:	6018      	str	r0, [r3, #0]
 8002938:	3304      	adds	r3, #4
 800293a:	7019      	strb	r1, [r3, #0]
	if (i2cSmartLCD_Gfx240x128_WriteText(
			0 + ((LCD1_SYSFONT_WIDTH  + 0) *  0),
			0 + ((LCD1_SYSFONT_HEIGHT + 0) *  0),
			strlen((char*)line_str), line_str)) {
 800293c:	463b      	mov	r3, r7
 800293e:	4618      	mov	r0, r3
 8002940:	f7fd fc46 	bl	80001d0 <strlen>
 8002944:	4603      	mov	r3, r0
	if (i2cSmartLCD_Gfx240x128_WriteText(
 8002946:	b2da      	uxtb	r2, r3
 8002948:	463b      	mov	r3, r7
 800294a:	2100      	movs	r1, #0
 800294c:	2000      	movs	r0, #0
 800294e:	f7ff fe0d 	bl	800256c <i2cSmartLCD_Gfx240x128_WriteText>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <i2cSmartLCD_Gfx240x128_Locked_Template+0x38>
		return 1;
 8002958:	2301      	movs	r3, #1
 800295a:	e000      	b.n	800295e <i2cSmartLCD_Gfx240x128_Locked_Template+0x3a>
	}

	return 0;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	08010170 	.word	0x08010170

0800296c <i2cSmartLCD_Gfx240x128_Locked>:

void i2cSmartLCD_Gfx240x128_Locked(int16_t temp, uint32_t tAcc, int32_t sumDev)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
 8002978:	81fb      	strh	r3, [r7, #14]
	// xxx TODO
}
 800297a:	bf00      	nop
 800297c:	3714      	adds	r7, #20
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
	...

08002988 <uDelay>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void uDelay(uint16_t uDelay)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	80fb      	strh	r3, [r7, #6]
	uint32_t uCnt = (uDelay * 66UL) / 10;
 8002992:	88fa      	ldrh	r2, [r7, #6]
 8002994:	4613      	mov	r3, r2
 8002996:	015b      	lsls	r3, r3, #5
 8002998:	4413      	add	r3, r2
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	461a      	mov	r2, r3
 800299e:	4b09      	ldr	r3, [pc, #36]	; (80029c4 <uDelay+0x3c>)
 80029a0:	fba3 2302 	umull	r2, r3, r3, r2
 80029a4:	08db      	lsrs	r3, r3, #3
 80029a6:	60fb      	str	r3, [r7, #12]

	for (; uCnt; --uCnt) {
 80029a8:	e002      	b.n	80029b0 <uDelay+0x28>
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	3b01      	subs	r3, #1
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f9      	bne.n	80029aa <uDelay+0x22>
	}
}
 80029b6:	bf00      	nop
 80029b8:	bf00      	nop
 80029ba:	3714      	adds	r7, #20
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr
 80029c4:	cccccccd 	.word	0xcccccccd

080029c8 <memclear>:

void memclear(uint8_t* ary, uint16_t len)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	460b      	mov	r3, r1
 80029d2:	807b      	strh	r3, [r7, #2]
	while (len--) {
 80029d4:	e004      	b.n	80029e0 <memclear+0x18>
		*(ary++) = 0U;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	1c5a      	adds	r2, r3, #1
 80029da:	607a      	str	r2, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	701a      	strb	r2, [r3, #0]
	while (len--) {
 80029e0:	887b      	ldrh	r3, [r7, #2]
 80029e2:	1e5a      	subs	r2, r3, #1
 80029e4:	807a      	strh	r2, [r7, #2]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1f5      	bne.n	80029d6 <memclear+0xe>
	}
}
 80029ea:	bf00      	nop
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <mainLoop_PLL_calc>:


void mainLoop_PLL_calc(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
#if defined(DISCIPLINED_BY_SOFTWARE)

  /* Software PLL logics */
  {
	  /* Default value for everything is okay */
	  gpioLockedLED = GPIO_PIN_SET;
 80029fc:	4b7f      	ldr	r3, [pc, #508]	; (8002bfc <mainLoop_PLL_calc+0x204>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	701a      	strb	r2, [r3, #0]

	  /* DAC output mode */
	  i2cDacMode = 0b00;
 8002a02:	4b7f      	ldr	r3, [pc, #508]	; (8002c00 <mainLoop_PLL_calc+0x208>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	701a      	strb	r2, [r3, #0]

	  /* Do not tune when primary temp sensor is out of temp range of OCXO */
	  if (owDevicesCount) {
 8002a08:	4b7e      	ldr	r3, [pc, #504]	; (8002c04 <mainLoop_PLL_calc+0x20c>)
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d012      	beq.n	8002a36 <mainLoop_PLL_calc+0x3e>
		  if (owDs18b20_Temp_f[0] < ONEWIRE_DS18B20_ALARM_LO) {
 8002a10:	4b7d      	ldr	r3, [pc, #500]	; (8002c08 <mainLoop_PLL_calc+0x210>)
 8002a12:	edd3 7a00 	vldr	s15, [r3]
 8002a16:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8002c0c <mainLoop_PLL_calc+0x214>
 8002a1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a22:	d508      	bpl.n	8002a36 <mainLoop_PLL_calc+0x3e>
			  /* Keep sum-up registers cleared */
			  timTicksDiff 	= 0L;
 8002a24:	4b7a      	ldr	r3, [pc, #488]	; (8002c10 <mainLoop_PLL_calc+0x218>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]
			  timTicksEvt	= 1UL;
 8002a2a:	4b7a      	ldr	r3, [pc, #488]	; (8002c14 <mainLoop_PLL_calc+0x21c>)
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	601a      	str	r2, [r3, #0]

			  /* Not locked in */
			  gpioLockedLED = GPIO_PIN_RESET;
 8002a30:	4b72      	ldr	r3, [pc, #456]	; (8002bfc <mainLoop_PLL_calc+0x204>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  /* Check if ubox NEO is locked in */
	  if (ubloxTimeAcc >= 250UL) {  // when worse than that stop time tracking
 8002a36:	4b78      	ldr	r3, [pc, #480]	; (8002c18 <mainLoop_PLL_calc+0x220>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2bf9      	cmp	r3, #249	; 0xf9
 8002a3c:	d908      	bls.n	8002a50 <mainLoop_PLL_calc+0x58>
		  /* Keep sum-up registers cleared */
		  timTicksDiff 	= 0L;
 8002a3e:	4b74      	ldr	r3, [pc, #464]	; (8002c10 <mainLoop_PLL_calc+0x218>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
		  timTicksEvt	= 1UL;
 8002a44:	4b73      	ldr	r3, [pc, #460]	; (8002c14 <mainLoop_PLL_calc+0x21c>)
 8002a46:	2201      	movs	r2, #1
 8002a48:	601a      	str	r2, [r3, #0]

		  /* Not locked in */
		  gpioLockedLED = GPIO_PIN_RESET;
 8002a4a:	4b6c      	ldr	r3, [pc, #432]	; (8002bfc <mainLoop_PLL_calc+0x204>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	701a      	strb	r2, [r3, #0]
	  }

	  if (timTicksEvt > 12) {
 8002a50:	4b70      	ldr	r3, [pc, #448]	; (8002c14 <mainLoop_PLL_calc+0x21c>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2b0c      	cmp	r3, #12
 8002a56:	f240 80c8 	bls.w	8002bea <mainLoop_PLL_calc+0x1f2>
		  /* Fractions accounting */
		  if (0 < timTicksDiff) {
 8002a5a:	4b6d      	ldr	r3, [pc, #436]	; (8002c10 <mainLoop_PLL_calc+0x218>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	dd2d      	ble.n	8002abe <mainLoop_PLL_calc+0xc6>
			  if (tim2Ch2_ppm > 0.0f) {
 8002a62:	4b6e      	ldr	r3, [pc, #440]	; (8002c1c <mainLoop_PLL_calc+0x224>)
 8002a64:	edd3 7a00 	vldr	s15, [r3]
 8002a68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a70:	dd12      	ble.n	8002a98 <mainLoop_PLL_calc+0xa0>
				  i2cDacFraction -= timTicksDiff /  10000.0f;
 8002a72:	4b6b      	ldr	r3, [pc, #428]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002a74:	ed93 7a00 	vldr	s14, [r3]
 8002a78:	4b65      	ldr	r3, [pc, #404]	; (8002c10 <mainLoop_PLL_calc+0x218>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	ee07 3a90 	vmov	s15, r3
 8002a80:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002a84:	ed9f 6a67 	vldr	s12, [pc, #412]	; 8002c24 <mainLoop_PLL_calc+0x22c>
 8002a88:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002a8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a90:	4b63      	ldr	r3, [pc, #396]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002a92:	edc3 7a00 	vstr	s15, [r3]
 8002a96:	e043      	b.n	8002b20 <mainLoop_PLL_calc+0x128>
			  } else {
				  i2cDacFraction -= timTicksDiff / 100000.0f;
 8002a98:	4b61      	ldr	r3, [pc, #388]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002a9a:	ed93 7a00 	vldr	s14, [r3]
 8002a9e:	4b5c      	ldr	r3, [pc, #368]	; (8002c10 <mainLoop_PLL_calc+0x218>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	ee07 3a90 	vmov	s15, r3
 8002aa6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002aaa:	ed9f 6a5f 	vldr	s12, [pc, #380]	; 8002c28 <mainLoop_PLL_calc+0x230>
 8002aae:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002ab2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ab6:	4b5a      	ldr	r3, [pc, #360]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002ab8:	edc3 7a00 	vstr	s15, [r3]
 8002abc:	e030      	b.n	8002b20 <mainLoop_PLL_calc+0x128>
			  }
		  }
		  else if (timTicksDiff < 0) {
 8002abe:	4b54      	ldr	r3, [pc, #336]	; (8002c10 <mainLoop_PLL_calc+0x218>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	da2c      	bge.n	8002b20 <mainLoop_PLL_calc+0x128>
			  if (tim2Ch2_ppm < 0.0f) {
 8002ac6:	4b55      	ldr	r3, [pc, #340]	; (8002c1c <mainLoop_PLL_calc+0x224>)
 8002ac8:	edd3 7a00 	vldr	s15, [r3]
 8002acc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad4:	d512      	bpl.n	8002afc <mainLoop_PLL_calc+0x104>
				  i2cDacFraction -= timTicksDiff /  10000.0f;
 8002ad6:	4b52      	ldr	r3, [pc, #328]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002ad8:	ed93 7a00 	vldr	s14, [r3]
 8002adc:	4b4c      	ldr	r3, [pc, #304]	; (8002c10 <mainLoop_PLL_calc+0x218>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	ee07 3a90 	vmov	s15, r3
 8002ae4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ae8:	ed9f 6a4e 	vldr	s12, [pc, #312]	; 8002c24 <mainLoop_PLL_calc+0x22c>
 8002aec:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002af0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af4:	4b4a      	ldr	r3, [pc, #296]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002af6:	edc3 7a00 	vstr	s15, [r3]
 8002afa:	e011      	b.n	8002b20 <mainLoop_PLL_calc+0x128>
			  } else {
				  i2cDacFraction -= timTicksDiff / 100000.0f;
 8002afc:	4b48      	ldr	r3, [pc, #288]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002afe:	ed93 7a00 	vldr	s14, [r3]
 8002b02:	4b43      	ldr	r3, [pc, #268]	; (8002c10 <mainLoop_PLL_calc+0x218>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	ee07 3a90 	vmov	s15, r3
 8002b0a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002b0e:	ed9f 6a46 	vldr	s12, [pc, #280]	; 8002c28 <mainLoop_PLL_calc+0x230>
 8002b12:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002b16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b1a:	4b41      	ldr	r3, [pc, #260]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002b1c:	edc3 7a00 	vstr	s15, [r3]
			  }
		  }

		  /* Fractions to DAC value */
		  if (i2cDacFraction > +0.501f) {
 8002b20:	4b3f      	ldr	r3, [pc, #252]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002b22:	edd3 7a00 	vldr	s15, [r3]
 8002b26:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002c2c <mainLoop_PLL_calc+0x234>
 8002b2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b32:	dd28      	ble.n	8002b86 <mainLoop_PLL_calc+0x18e>
			  if (i2cDacVal < 2046) {
 8002b34:	4b3e      	ldr	r3, [pc, #248]	; (8002c30 <mainLoop_PLL_calc+0x238>)
 8002b36:	881b      	ldrh	r3, [r3, #0]
 8002b38:	f240 72fd 	movw	r2, #2045	; 0x7fd
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d805      	bhi.n	8002b4c <mainLoop_PLL_calc+0x154>
				  ++i2cDacVal;
 8002b40:	4b3b      	ldr	r3, [pc, #236]	; (8002c30 <mainLoop_PLL_calc+0x238>)
 8002b42:	881b      	ldrh	r3, [r3, #0]
 8002b44:	3301      	adds	r3, #1
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	4b39      	ldr	r3, [pc, #228]	; (8002c30 <mainLoop_PLL_calc+0x238>)
 8002b4a:	801a      	strh	r2, [r3, #0]
			  }

			  i2cDacFraction -= 1.0f;
 8002b4c:	4b34      	ldr	r3, [pc, #208]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002b4e:	edd3 7a00 	vldr	s15, [r3]
 8002b52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b5a:	4b31      	ldr	r3, [pc, #196]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002b5c:	edc3 7a00 	vstr	s15, [r3]

			  if (i2cDacFraction > +0.501f) {
 8002b60:	4b2f      	ldr	r3, [pc, #188]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002b62:	edd3 7a00 	vldr	s15, [r3]
 8002b66:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002c2c <mainLoop_PLL_calc+0x234>
 8002b6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b72:	dc00      	bgt.n	8002b76 <mainLoop_PLL_calc+0x17e>
	  i2cDacMode	= 0b11;
	  i2cDacVal		= I2C_DAC_MCP4725_0_VAL;
  }

#endif
}
 8002b74:	e03c      	b.n	8002bf0 <mainLoop_PLL_calc+0x1f8>
				  i2cDacFraction = +0.5f;
 8002b76:	4b2a      	ldr	r3, [pc, #168]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002b78:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002b7c:	601a      	str	r2, [r3, #0]
				  gpioLockedLED = GPIO_PIN_RESET;
 8002b7e:	4b1f      	ldr	r3, [pc, #124]	; (8002bfc <mainLoop_PLL_calc+0x204>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
}
 8002b84:	e034      	b.n	8002bf0 <mainLoop_PLL_calc+0x1f8>
		  else if (i2cDacFraction < -0.501f) {
 8002b86:	4b26      	ldr	r3, [pc, #152]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002b88:	edd3 7a00 	vldr	s15, [r3]
 8002b8c:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002c34 <mainLoop_PLL_calc+0x23c>
 8002b90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b98:	d400      	bmi.n	8002b9c <mainLoop_PLL_calc+0x1a4>
}
 8002b9a:	e029      	b.n	8002bf0 <mainLoop_PLL_calc+0x1f8>
			  if (i2cDacVal > 0) {
 8002b9c:	4b24      	ldr	r3, [pc, #144]	; (8002c30 <mainLoop_PLL_calc+0x238>)
 8002b9e:	881b      	ldrh	r3, [r3, #0]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d005      	beq.n	8002bb0 <mainLoop_PLL_calc+0x1b8>
				  --i2cDacVal;
 8002ba4:	4b22      	ldr	r3, [pc, #136]	; (8002c30 <mainLoop_PLL_calc+0x238>)
 8002ba6:	881b      	ldrh	r3, [r3, #0]
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	4b20      	ldr	r3, [pc, #128]	; (8002c30 <mainLoop_PLL_calc+0x238>)
 8002bae:	801a      	strh	r2, [r3, #0]
			  i2cDacFraction += 1.0f;
 8002bb0:	4b1b      	ldr	r3, [pc, #108]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002bb2:	edd3 7a00 	vldr	s15, [r3]
 8002bb6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002bba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002bbe:	4b18      	ldr	r3, [pc, #96]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002bc0:	edc3 7a00 	vstr	s15, [r3]
			  if (i2cDacFraction < -0.501f) {
 8002bc4:	4b16      	ldr	r3, [pc, #88]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002bc6:	edd3 7a00 	vldr	s15, [r3]
 8002bca:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002c34 <mainLoop_PLL_calc+0x23c>
 8002bce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd6:	d400      	bmi.n	8002bda <mainLoop_PLL_calc+0x1e2>
}
 8002bd8:	e00a      	b.n	8002bf0 <mainLoop_PLL_calc+0x1f8>
				  i2cDacFraction = -0.5f;
 8002bda:	4b11      	ldr	r3, [pc, #68]	; (8002c20 <mainLoop_PLL_calc+0x228>)
 8002bdc:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 8002be0:	601a      	str	r2, [r3, #0]
				  gpioLockedLED = GPIO_PIN_RESET;
 8002be2:	4b06      	ldr	r3, [pc, #24]	; (8002bfc <mainLoop_PLL_calc+0x204>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	701a      	strb	r2, [r3, #0]
}
 8002be8:	e002      	b.n	8002bf0 <mainLoop_PLL_calc+0x1f8>
		  gpioLockedLED = GPIO_PIN_RESET;
 8002bea:	4b04      	ldr	r3, [pc, #16]	; (8002bfc <mainLoop_PLL_calc+0x204>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	701a      	strb	r2, [r3, #0]
}
 8002bf0:	bf00      	nop
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	2000023c 	.word	0x2000023c
 8002c00:	20000275 	.word	0x20000275
 8002c04:	20000240 	.word	0x20000240
 8002c08:	20000254 	.word	0x20000254
 8002c0c:	42200000 	.word	0x42200000
 8002c10:	200002c8 	.word	0x200002c8
 8002c14:	200002c4 	.word	0x200002c4
 8002c18:	20000004 	.word	0x20000004
 8002c1c:	200002cc 	.word	0x200002cc
 8002c20:	2000027c 	.word	0x2000027c
 8002c24:	461c4000 	.word	0x461c4000
 8002c28:	47c35000 	.word	0x47c35000
 8002c2c:	3f004189 	.word	0x3f004189
 8002c30:	20000278 	.word	0x20000278
 8002c34:	bf004189 	.word	0xbf004189

08002c38 <mainLoop_PLL_print>:

void mainLoop_PLL_print(void)
{
 8002c38:	b590      	push	{r4, r7, lr}
 8002c3a:	b095      	sub	sp, #84	; 0x54
 8002c3c:	af02      	add	r7, sp, #8
	  /* Show PLL Lock state */
	  {
		  uint8_t msg[64];
		  int len;

		  len = snprintf(((char*) msg), sizeof(msg), "\r\n*** Software-PLL: DAC value = %04u - fractions = %+8.5f\r\n", i2cDacVal, i2cDacFraction);
 8002c3e:	4b0f      	ldr	r3, [pc, #60]	; (8002c7c <mainLoop_PLL_print+0x44>)
 8002c40:	881b      	ldrh	r3, [r3, #0]
 8002c42:	461c      	mov	r4, r3
 8002c44:	4b0e      	ldr	r3, [pc, #56]	; (8002c80 <mainLoop_PLL_print+0x48>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7fd fc7d 	bl	8000548 <__aeabi_f2d>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	460b      	mov	r3, r1
 8002c52:	1d38      	adds	r0, r7, #4
 8002c54:	e9cd 2300 	strd	r2, r3, [sp]
 8002c58:	4623      	mov	r3, r4
 8002c5a:	4a0a      	ldr	r2, [pc, #40]	; (8002c84 <mainLoop_PLL_print+0x4c>)
 8002c5c:	2140      	movs	r1, #64	; 0x40
 8002c5e:	f00b f801 	bl	800dc64 <sniprintf>
 8002c62:	6478      	str	r0, [r7, #68]	; 0x44
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 8002c64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	1d39      	adds	r1, r7, #4
 8002c6a:	2319      	movs	r3, #25
 8002c6c:	4806      	ldr	r0, [pc, #24]	; (8002c88 <mainLoop_PLL_print+0x50>)
 8002c6e:	f009 f8f8 	bl	800be62 <HAL_UART_Transmit>
	  }

# endif

#endif
}
 8002c72:	bf00      	nop
 8002c74:	374c      	adds	r7, #76	; 0x4c
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd90      	pop	{r4, r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	20000278 	.word	0x20000278
 8002c80:	2000027c 	.word	0x2000027c
 8002c84:	08010178 	.word	0x08010178
 8002c88:	20002764 	.word	0x20002764

08002c8c <mainLoop_ublox_requests>:

void mainLoop_ublox_requests(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
	/* Request all needed messages and assign target data structures */
#if defined(LOGGING)
	{
		uint8_t msg[] = "\r\n";
 8002c92:	4a0d      	ldr	r2, [pc, #52]	; (8002cc8 <mainLoop_ublox_requests+0x3c>)
 8002c94:	1d3b      	adds	r3, r7, #4
 8002c96:	6812      	ldr	r2, [r2, #0]
 8002c98:	4611      	mov	r1, r2
 8002c9a:	8019      	strh	r1, [r3, #0]
 8002c9c:	3302      	adds	r3, #2
 8002c9e:	0c12      	lsrs	r2, r2, #16
 8002ca0:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8002ca2:	1d39      	adds	r1, r7, #4
 8002ca4:	2319      	movs	r3, #25
 8002ca6:	2202      	movs	r2, #2
 8002ca8:	4808      	ldr	r0, [pc, #32]	; (8002ccc <mainLoop_ublox_requests+0x40>)
 8002caa:	f009 f8da 	bl	800be62 <HAL_UART_Transmit>
	}
#endif

	ublox_NavClock_req(&ubloxNavClock);
 8002cae:	4808      	ldr	r0, [pc, #32]	; (8002cd0 <mainLoop_ublox_requests+0x44>)
 8002cb0:	f001 fede 	bl	8004a70 <ublox_NavClock_req>
	ublox_NavDop_req(&ubloxNavDop);
 8002cb4:	4807      	ldr	r0, [pc, #28]	; (8002cd4 <mainLoop_ublox_requests+0x48>)
 8002cb6:	f001 fe89 	bl	80049cc <ublox_NavDop_req>
	ublox_NavSvinfo_req(&ubloxNavSvinfo);
 8002cba:	4807      	ldr	r0, [pc, #28]	; (8002cd8 <mainLoop_ublox_requests+0x4c>)
 8002cbc:	f001 ff2a 	bl	8004b14 <ublox_NavSvinfo_req>
}
 8002cc0:	bf00      	nop
 8002cc2:	3708      	adds	r7, #8
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	080101b4 	.word	0x080101b4
 8002ccc:	20002764 	.word	0x20002764
 8002cd0:	200002f0 	.word	0x200002f0
 8002cd4:	200002dc 	.word	0x200002dc
 8002cd8:	20000304 	.word	0x20000304

08002cdc <mainLoop_ublox_waitForResponses>:

void mainLoop_ublox_waitForResponses(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
	/* Blocks until new second starts */
	ubloxRespBf = ublox_All_resp();
 8002ce0:	f001 ff6c 	bl	8004bbc <ublox_All_resp>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	4a04      	ldr	r2, [pc, #16]	; (8002cf8 <mainLoop_ublox_waitForResponses+0x1c>)
 8002ce8:	6013      	str	r3, [r2, #0]

	/* ublox data is assigned to customers */
	ubloxTimeAcc = ubloxNavClock.tAcc;
 8002cea:	4b04      	ldr	r3, [pc, #16]	; (8002cfc <mainLoop_ublox_waitForResponses+0x20>)
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	4a04      	ldr	r2, [pc, #16]	; (8002d00 <mainLoop_ublox_waitForResponses+0x24>)
 8002cf0:	6013      	str	r3, [r2, #0]
}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	200002d8 	.word	0x200002d8
 8002cfc:	200002f0 	.word	0x200002f0
 8002d00:	20000004 	.word	0x20000004

08002d04 <mainLoop_ublox_print>:

void mainLoop_ublox_print(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
#if defined(LOGGING)
	/* Print all data, that was received */
	if (ubloxRespBf & USART_UBLOX_RESP_BF_NAV_DOP) {
 8002d08:	4b09      	ldr	r3, [pc, #36]	; (8002d30 <mainLoop_ublox_print+0x2c>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d002      	beq.n	8002d1a <mainLoop_ublox_print+0x16>
# if 1
		ublox_NavDop_print(&ubloxNavDop);
 8002d14:	4807      	ldr	r0, [pc, #28]	; (8002d34 <mainLoop_ublox_print+0x30>)
 8002d16:	f002 fb5f 	bl	80053d8 <ublox_NavDop_print>
# endif
	}

	if (ubloxRespBf & USART_UBLOX_RESP_BF_NAV_CLOCK) {
 8002d1a:	4b05      	ldr	r3, [pc, #20]	; (8002d30 <mainLoop_ublox_print+0x2c>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d002      	beq.n	8002d2c <mainLoop_ublox_print+0x28>
# if 1
		ublox_NavClock_print(&ubloxNavClock);
 8002d26:	4804      	ldr	r0, [pc, #16]	; (8002d38 <mainLoop_ublox_print+0x34>)
 8002d28:	f002 fc92 	bl	8005650 <ublox_NavClock_print>
# if 0
		ublox_NavSvinfo_print(&ubloxNavSvinfo);
# endif
	}
#endif
}
 8002d2c:	bf00      	nop
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	200002d8 	.word	0x200002d8
 8002d34:	200002dc 	.word	0x200002dc
 8002d38:	200002f0 	.word	0x200002f0

08002d3c <mainLoop_ow_temp_waitForResponse>:

void mainLoop_ow_temp_waitForResponse(uint32_t tempWaitUntil)
{
 8002d3c:	b590      	push	{r4, r7, lr}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
	for (uint8_t idx = 0U; idx < owDevicesCount; ++idx) {
 8002d44:	2300      	movs	r3, #0
 8002d46:	73fb      	strb	r3, [r7, #15]
 8002d48:	e02d      	b.n	8002da6 <mainLoop_ow_temp_waitForResponse+0x6a>
		/* Onewire handling */
		owDs18b20_Temp[idx]		= onewireDS18B20_tempRead(tempWaitUntil, owDevices[idx]);
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
 8002d4c:	00db      	lsls	r3, r3, #3
 8002d4e:	4a1b      	ldr	r2, [pc, #108]	; (8002dbc <mainLoop_ow_temp_waitForResponse+0x80>)
 8002d50:	4413      	add	r3, r2
 8002d52:	7bfc      	ldrb	r4, [r7, #15]
 8002d54:	4619      	mov	r1, r3
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7fe ff0a 	bl	8001b70 <onewireDS18B20_tempRead>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	461a      	mov	r2, r3
 8002d60:	4b17      	ldr	r3, [pc, #92]	; (8002dc0 <mainLoop_ow_temp_waitForResponse+0x84>)
 8002d62:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
		owDs18b20_Temp_f[idx]	= owDs18b20_Temp[idx] / 16.0f;
 8002d66:	7bfb      	ldrb	r3, [r7, #15]
 8002d68:	4a15      	ldr	r2, [pc, #84]	; (8002dc0 <mainLoop_ow_temp_waitForResponse+0x84>)
 8002d6a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002d6e:	ee07 3a90 	vmov	s15, r3
 8002d72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
 8002d78:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8002d7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d80:	4a10      	ldr	r2, [pc, #64]	; (8002dc4 <mainLoop_ow_temp_waitForResponse+0x88>)
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	4413      	add	r3, r2
 8002d86:	edc3 7a00 	vstr	s15, [r3]

		if (!idx) {
 8002d8a:	7bfb      	ldrb	r3, [r7, #15]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d107      	bne.n	8002da0 <mainLoop_ow_temp_waitForResponse+0x64>
			owDs18b20_Temp_Sensor0 = (owDs18b20_Temp[idx] >> 4);
 8002d90:	7bfb      	ldrb	r3, [r7, #15]
 8002d92:	4a0b      	ldr	r2, [pc, #44]	; (8002dc0 <mainLoop_ow_temp_waitForResponse+0x84>)
 8002d94:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002d98:	111b      	asrs	r3, r3, #4
 8002d9a:	b21a      	sxth	r2, r3
 8002d9c:	4b0a      	ldr	r3, [pc, #40]	; (8002dc8 <mainLoop_ow_temp_waitForResponse+0x8c>)
 8002d9e:	801a      	strh	r2, [r3, #0]
	for (uint8_t idx = 0U; idx < owDevicesCount; ++idx) {
 8002da0:	7bfb      	ldrb	r3, [r7, #15]
 8002da2:	3301      	adds	r3, #1
 8002da4:	73fb      	strb	r3, [r7, #15]
 8002da6:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <mainLoop_ow_temp_waitForResponse+0x90>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	7bfa      	ldrb	r2, [r7, #15]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d3cc      	bcc.n	8002d4a <mainLoop_ow_temp_waitForResponse+0xe>
		}
	}
}
 8002db0:	bf00      	nop
 8002db2:	bf00      	nop
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd90      	pop	{r4, r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	200024ec 	.word	0x200024ec
 8002dc0:	20000244 	.word	0x20000244
 8002dc4:	20000254 	.word	0x20000254
 8002dc8:	2000023e 	.word	0x2000023e
 8002dcc:	20000240 	.word	0x20000240

08002dd0 <mainLoop_ow_temp_print>:

void mainLoop_ow_temp_print(void)
{
 8002dd0:	b590      	push	{r4, r7, lr}
 8002dd2:	b097      	sub	sp, #92	; 0x5c
 8002dd4:	af02      	add	r7, sp, #8
#if defined(LOGGING)
	uint8_t msg[64];

	for (uint8_t idx = 0U; idx < owDevicesCount; ++idx) {
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8002ddc:	e07e      	b.n	8002edc <mainLoop_ow_temp_print+0x10c>
		int16_t  t_int			= (owDs18b20_Temp[idx] >> 4);
 8002dde:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002de2:	4a44      	ldr	r2, [pc, #272]	; (8002ef4 <mainLoop_ow_temp_print+0x124>)
 8002de4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002de8:	111b      	asrs	r3, r3, #4
 8002dea:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
		uint16_t t_frac			= (owDs18b20_Temp[idx] & 0xfU);
 8002dee:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002df2:	4a40      	ldr	r2, [pc, #256]	; (8002ef4 <mainLoop_ow_temp_print+0x124>)
 8002df4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	f003 030f 	and.w	r3, r3, #15
 8002dfe:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		if (t_int < 0) {
 8002e02:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	da16      	bge.n	8002e38 <mainLoop_ow_temp_print+0x68>
			t_frac = ~t_frac;
 8002e0a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002e0e:	43db      	mvns	r3, r3
 8002e10:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			++t_frac;
 8002e14:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002e18:	3301      	adds	r3, #1
 8002e1a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			t_frac %= 1000U;
 8002e1e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002e22:	4a35      	ldr	r2, [pc, #212]	; (8002ef8 <mainLoop_ow_temp_print+0x128>)
 8002e24:	fba2 1203 	umull	r1, r2, r2, r3
 8002e28:	0992      	lsrs	r2, r2, #6
 8002e2a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002e2e:	fb01 f202 	mul.w	r2, r1, r2
 8002e32:	1a9b      	subs	r3, r3, r2
 8002e34:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		}

		uint16_t t_fv1000	= 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
		if (t_frac & 0b1000) {
 8002e3e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002e42:	f003 0308 	and.w	r3, r3, #8
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d005      	beq.n	8002e56 <mainLoop_ow_temp_print+0x86>
			t_fv1000 += 500U;
 8002e4a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002e4e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002e52:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
		}
		if (t_frac & 0b0100) {
 8002e56:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002e5a:	f003 0304 	and.w	r3, r3, #4
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d004      	beq.n	8002e6c <mainLoop_ow_temp_print+0x9c>
			t_fv1000 += 250U;
 8002e62:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002e66:	33fa      	adds	r3, #250	; 0xfa
 8002e68:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
		}
		if (t_frac & 0b0010) {
 8002e6c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d004      	beq.n	8002e82 <mainLoop_ow_temp_print+0xb2>
			t_fv1000 += 125U;
 8002e78:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002e7c:	337d      	adds	r3, #125	; 0x7d
 8002e7e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
		}
		if (t_frac & 0b0001) {
 8002e82:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d004      	beq.n	8002e98 <mainLoop_ow_temp_print+0xc8>
			t_fv1000 +=  62U;
 8002e8e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002e92:	333e      	adds	r3, #62	; 0x3e
 8002e94:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
		}

		int len = snprintf(((char*) msg), sizeof(msg), "\r\n*** Temperature sensor %d: %+02d,%02u degC\r\n", idx, t_int, (t_fv1000 + 5) / 10);
 8002e98:	f897 404f 	ldrb.w	r4, [r7, #79]	; 0x4f
 8002e9c:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 8002ea0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002ea4:	3305      	adds	r3, #5
 8002ea6:	4915      	ldr	r1, [pc, #84]	; (8002efc <mainLoop_ow_temp_print+0x12c>)
 8002ea8:	fb81 0103 	smull	r0, r1, r1, r3
 8002eac:	1089      	asrs	r1, r1, #2
 8002eae:	17db      	asrs	r3, r3, #31
 8002eb0:	1acb      	subs	r3, r1, r3
 8002eb2:	1d38      	adds	r0, r7, #4
 8002eb4:	9301      	str	r3, [sp, #4]
 8002eb6:	9200      	str	r2, [sp, #0]
 8002eb8:	4623      	mov	r3, r4
 8002eba:	4a11      	ldr	r2, [pc, #68]	; (8002f00 <mainLoop_ow_temp_print+0x130>)
 8002ebc:	2140      	movs	r1, #64	; 0x40
 8002ebe:	f00a fed1 	bl	800dc64 <sniprintf>
 8002ec2:	6478      	str	r0, [r7, #68]	; 0x44
		HAL_UART_Transmit(&huart2, msg, len, 25);
 8002ec4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ec6:	b29a      	uxth	r2, r3
 8002ec8:	1d39      	adds	r1, r7, #4
 8002eca:	2319      	movs	r3, #25
 8002ecc:	480d      	ldr	r0, [pc, #52]	; (8002f04 <mainLoop_ow_temp_print+0x134>)
 8002ece:	f008 ffc8 	bl	800be62 <HAL_UART_Transmit>
	for (uint8_t idx = 0U; idx < owDevicesCount; ++idx) {
 8002ed2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8002edc:	4b0a      	ldr	r3, [pc, #40]	; (8002f08 <mainLoop_ow_temp_print+0x138>)
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	f4ff af7a 	bcc.w	8002dde <mainLoop_ow_temp_print+0xe>
	}
#endif
}
 8002eea:	bf00      	nop
 8002eec:	bf00      	nop
 8002eee:	3754      	adds	r7, #84	; 0x54
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd90      	pop	{r4, r7, pc}
 8002ef4:	20000244 	.word	0x20000244
 8002ef8:	10624dd3 	.word	0x10624dd3
 8002efc:	66666667 	.word	0x66666667
 8002f00:	080101b8 	.word	0x080101b8
 8002f04:	20002764 	.word	0x20002764
 8002f08:	20000240 	.word	0x20000240

08002f0c <mainLoop_ow_tempAlarm_print>:

void mainLoop_ow_tempAlarm_print(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b096      	sub	sp, #88	; 0x58
 8002f10:	af00      	add	r7, sp, #0
#if defined(LOGGING)
	uint8_t onewireAlarms[2][8] = { 0 };
 8002f12:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002f16:	2200      	movs	r2, #0
 8002f18:	601a      	str	r2, [r3, #0]
 8002f1a:	605a      	str	r2, [r3, #4]
 8002f1c:	609a      	str	r2, [r3, #8]
 8002f1e:	60da      	str	r2, [r3, #12]
	uint8_t onewireAlarmsCount = onewireMasterTree_search(1U, owDevicesCount, onewireAlarms);
 8002f20:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <mainLoop_ow_tempAlarm_print+0x58>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002f28:	4619      	mov	r1, r3
 8002f2a:	2001      	movs	r0, #1
 8002f2c:	f7fe fc60 	bl	80017f0 <onewireMasterTree_search>
 8002f30:	4603      	mov	r3, r0
 8002f32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (onewireAlarmsCount) {
 8002f36:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00e      	beq.n	8002f5c <mainLoop_ow_tempAlarm_print+0x50>
		uint8_t msg[64];
		int len;

		len = snprintf(((char*) msg), sizeof(msg), "\r\n*** Temperature ALARM: %d sensor(s) out of limits.\r\n", onewireAlarmsCount);
 8002f3e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f42:	4638      	mov	r0, r7
 8002f44:	4a08      	ldr	r2, [pc, #32]	; (8002f68 <mainLoop_ow_tempAlarm_print+0x5c>)
 8002f46:	2140      	movs	r1, #64	; 0x40
 8002f48:	f00a fe8c 	bl	800dc64 <sniprintf>
 8002f4c:	6538      	str	r0, [r7, #80]	; 0x50
		HAL_UART_Transmit(&huart2, msg, len, 25);
 8002f4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	4639      	mov	r1, r7
 8002f54:	2319      	movs	r3, #25
 8002f56:	4805      	ldr	r0, [pc, #20]	; (8002f6c <mainLoop_ow_tempAlarm_print+0x60>)
 8002f58:	f008 ff83 	bl	800be62 <HAL_UART_Transmit>
	}
#endif
}
 8002f5c:	bf00      	nop
 8002f5e:	3758      	adds	r7, #88	; 0x58
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	20000240 	.word	0x20000240
 8002f68:	080101e8 	.word	0x080101e8
 8002f6c:	20002764 	.word	0x20002764

08002f70 <mainLoop_adc_volts_resp>:


void mainLoop_adc_volts_resp(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
	adc_VDDA 		= (3.0f * VREFINT_CAL) / adcVrefint_val;  // p. 448f
 8002f74:	4b26      	ldr	r3, [pc, #152]	; (8003010 <mainLoop_adc_volts_resp+0xa0>)
 8002f76:	edd3 7a00 	vldr	s15, [r3]
 8002f7a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002f7e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002f82:	4b24      	ldr	r3, [pc, #144]	; (8003014 <mainLoop_adc_volts_resp+0xa4>)
 8002f84:	881b      	ldrh	r3, [r3, #0]
 8002f86:	ee07 3a90 	vmov	s15, r3
 8002f8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f92:	4b21      	ldr	r3, [pc, #132]	; (8003018 <mainLoop_adc_volts_resp+0xa8>)
 8002f94:	edc3 7a00 	vstr	s15, [r3]
	adcCh9_volts	= ( adcCh9_val * adc_VDDA / 65536.0f);
 8002f98:	4b20      	ldr	r3, [pc, #128]	; (800301c <mainLoop_adc_volts_resp+0xac>)
 8002f9a:	881b      	ldrh	r3, [r3, #0]
 8002f9c:	ee07 3a90 	vmov	s15, r3
 8002fa0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fa4:	4b1c      	ldr	r3, [pc, #112]	; (8003018 <mainLoop_adc_volts_resp+0xa8>)
 8002fa6:	edd3 7a00 	vldr	s15, [r3]
 8002faa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fae:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8003020 <mainLoop_adc_volts_resp+0xb0>
 8002fb2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fb6:	4b1b      	ldr	r3, [pc, #108]	; (8003024 <mainLoop_adc_volts_resp+0xb4>)
 8002fb8:	edc3 7a00 	vstr	s15, [r3]
	adcCh10_volts	= (adcCh10_val * adc_VDDA / 65536.0f);
 8002fbc:	4b1a      	ldr	r3, [pc, #104]	; (8003028 <mainLoop_adc_volts_resp+0xb8>)
 8002fbe:	881b      	ldrh	r3, [r3, #0]
 8002fc0:	ee07 3a90 	vmov	s15, r3
 8002fc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fc8:	4b13      	ldr	r3, [pc, #76]	; (8003018 <mainLoop_adc_volts_resp+0xa8>)
 8002fca:	edd3 7a00 	vldr	s15, [r3]
 8002fce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fd2:	eddf 6a13 	vldr	s13, [pc, #76]	; 8003020 <mainLoop_adc_volts_resp+0xb0>
 8002fd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fda:	4b14      	ldr	r3, [pc, #80]	; (800302c <mainLoop_adc_volts_resp+0xbc>)
 8002fdc:	edc3 7a00 	vstr	s15, [r3]
	adcCh16_volts	= (adcCh16_val * adc_VDDA / 65536.0f);
 8002fe0:	4b13      	ldr	r3, [pc, #76]	; (8003030 <mainLoop_adc_volts_resp+0xc0>)
 8002fe2:	881b      	ldrh	r3, [r3, #0]
 8002fe4:	ee07 3a90 	vmov	s15, r3
 8002fe8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fec:	4b0a      	ldr	r3, [pc, #40]	; (8003018 <mainLoop_adc_volts_resp+0xa8>)
 8002fee:	edd3 7a00 	vldr	s15, [r3]
 8002ff2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ff6:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8003020 <mainLoop_adc_volts_resp+0xb0>
 8002ffa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ffe:	4b0d      	ldr	r3, [pc, #52]	; (8003034 <mainLoop_adc_volts_resp+0xc4>)
 8003000:	edc3 7a00 	vstr	s15, [r3]
}
 8003004:	bf00      	nop
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	08010ad0 	.word	0x08010ad0
 8003014:	2000021a 	.word	0x2000021a
 8003018:	2000021c 	.word	0x2000021c
 800301c:	20000214 	.word	0x20000214
 8003020:	47800000 	.word	0x47800000
 8003024:	20000220 	.word	0x20000220
 8003028:	20000216 	.word	0x20000216
 800302c:	20000224 	.word	0x20000224
 8003030:	20000218 	.word	0x20000218
 8003034:	20000228 	.word	0x20000228

08003038 <mainLoop_adc_volts_print>:

void mainLoop_adc_volts_print(void)
{
 8003038:	b5b0      	push	{r4, r5, r7, lr}
 800303a:	b0a6      	sub	sp, #152	; 0x98
 800303c:	af04      	add	r7, sp, #16
#if defined(LOGGING)
	/* Show ADC values */
	uint8_t msg[128];
	int len;

	len = snprintf(((char*) msg), sizeof(msg), "\r\n*** ADC values:\r\n");
 800303e:	1d3b      	adds	r3, r7, #4
 8003040:	4a45      	ldr	r2, [pc, #276]	; (8003158 <mainLoop_adc_volts_print+0x120>)
 8003042:	2180      	movs	r1, #128	; 0x80
 8003044:	4618      	mov	r0, r3
 8003046:	f00a fe0d 	bl	800dc64 <sniprintf>
 800304a:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	HAL_UART_Transmit(&huart2, msg, len, 25);
 800304e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003052:	b29a      	uxth	r2, r3
 8003054:	1d39      	adds	r1, r7, #4
 8003056:	2319      	movs	r3, #25
 8003058:	4840      	ldr	r0, [pc, #256]	; (800315c <mainLoop_adc_volts_print+0x124>)
 800305a:	f008 ff02 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * VDDA                 = %1.4f V\r\n"
 800305e:	4b40      	ldr	r3, [pc, #256]	; (8003160 <mainLoop_adc_volts_print+0x128>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f7fd fa70 	bl	8000548 <__aeabi_f2d>
 8003068:	4602      	mov	r2, r0
 800306a:	460b      	mov	r3, r1
 800306c:	1d38      	adds	r0, r7, #4
 800306e:	e9cd 2300 	strd	r2, r3, [sp]
 8003072:	4a3c      	ldr	r2, [pc, #240]	; (8003164 <mainLoop_adc_volts_print+0x12c>)
 8003074:	2180      	movs	r1, #128	; 0x80
 8003076:	f00a fdf5 	bl	800dc64 <sniprintf>
 800307a:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
											   "  *\r\n",
		  adc_VDDA);
	HAL_UART_Transmit(&huart2, msg, len, 25);
 800307e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003082:	b29a      	uxth	r2, r3
 8003084:	1d39      	adds	r1, r7, #4
 8003086:	2319      	movs	r3, #25
 8003088:	4834      	ldr	r0, [pc, #208]	; (800315c <mainLoop_adc_volts_print+0x124>)
 800308a:	f008 feea 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * (Ch09) V_OCXO        = 0x%04x = %05d  -->  V_OCXO   = %1.3f V\r\n",
 800308e:	4b36      	ldr	r3, [pc, #216]	; (8003168 <mainLoop_adc_volts_print+0x130>)
 8003090:	881b      	ldrh	r3, [r3, #0]
 8003092:	461d      	mov	r5, r3
 8003094:	4b34      	ldr	r3, [pc, #208]	; (8003168 <mainLoop_adc_volts_print+0x130>)
 8003096:	881b      	ldrh	r3, [r3, #0]
 8003098:	461c      	mov	r4, r3
 800309a:	4b34      	ldr	r3, [pc, #208]	; (800316c <mainLoop_adc_volts_print+0x134>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4618      	mov	r0, r3
 80030a0:	f7fd fa52 	bl	8000548 <__aeabi_f2d>
 80030a4:	4602      	mov	r2, r0
 80030a6:	460b      	mov	r3, r1
 80030a8:	1d38      	adds	r0, r7, #4
 80030aa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80030ae:	9400      	str	r4, [sp, #0]
 80030b0:	462b      	mov	r3, r5
 80030b2:	4a2f      	ldr	r2, [pc, #188]	; (8003170 <mainLoop_adc_volts_print+0x138>)
 80030b4:	2180      	movs	r1, #128	; 0x80
 80030b6:	f00a fdd5 	bl	800dc64 <sniprintf>
 80030ba:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
		  adcCh9_val,
		  adcCh9_val,
		  adcCh9_volts);
	HAL_UART_Transmit(&huart2, msg, len, 25);
 80030be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	1d39      	adds	r1, r7, #4
 80030c6:	2319      	movs	r3, #25
 80030c8:	4824      	ldr	r0, [pc, #144]	; (800315c <mainLoop_adc_volts_print+0x124>)
 80030ca:	f008 feca 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * (Ch10) V_HOLD        = 0x%04x = %05d  -->  V_HOLD   = %1.3f V\r\n",
 80030ce:	4b29      	ldr	r3, [pc, #164]	; (8003174 <mainLoop_adc_volts_print+0x13c>)
 80030d0:	881b      	ldrh	r3, [r3, #0]
 80030d2:	461d      	mov	r5, r3
 80030d4:	4b27      	ldr	r3, [pc, #156]	; (8003174 <mainLoop_adc_volts_print+0x13c>)
 80030d6:	881b      	ldrh	r3, [r3, #0]
 80030d8:	461c      	mov	r4, r3
 80030da:	4b27      	ldr	r3, [pc, #156]	; (8003178 <mainLoop_adc_volts_print+0x140>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7fd fa32 	bl	8000548 <__aeabi_f2d>
 80030e4:	4602      	mov	r2, r0
 80030e6:	460b      	mov	r3, r1
 80030e8:	1d38      	adds	r0, r7, #4
 80030ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80030ee:	9400      	str	r4, [sp, #0]
 80030f0:	462b      	mov	r3, r5
 80030f2:	4a22      	ldr	r2, [pc, #136]	; (800317c <mainLoop_adc_volts_print+0x144>)
 80030f4:	2180      	movs	r1, #128	; 0x80
 80030f6:	f00a fdb5 	bl	800dc64 <sniprintf>
 80030fa:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
		  adcCh10_val,
		  adcCh10_val,
		  adcCh10_volts);
	HAL_UART_Transmit(&huart2, msg, len, 25);
 80030fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003102:	b29a      	uxth	r2, r3
 8003104:	1d39      	adds	r1, r7, #4
 8003106:	2319      	movs	r3, #25
 8003108:	4814      	ldr	r0, [pc, #80]	; (800315c <mainLoop_adc_volts_print+0x124>)
 800310a:	f008 feaa 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * (Ch16) V_DCF77_DEMOD = 0x%04x = %05d  -->  V_DCFAMP = %1.3f V\r\n",
 800310e:	4b1c      	ldr	r3, [pc, #112]	; (8003180 <mainLoop_adc_volts_print+0x148>)
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	461d      	mov	r5, r3
 8003114:	4b1a      	ldr	r3, [pc, #104]	; (8003180 <mainLoop_adc_volts_print+0x148>)
 8003116:	881b      	ldrh	r3, [r3, #0]
 8003118:	461c      	mov	r4, r3
 800311a:	4b1a      	ldr	r3, [pc, #104]	; (8003184 <mainLoop_adc_volts_print+0x14c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f7fd fa12 	bl	8000548 <__aeabi_f2d>
 8003124:	4602      	mov	r2, r0
 8003126:	460b      	mov	r3, r1
 8003128:	1d38      	adds	r0, r7, #4
 800312a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800312e:	9400      	str	r4, [sp, #0]
 8003130:	462b      	mov	r3, r5
 8003132:	4a15      	ldr	r2, [pc, #84]	; (8003188 <mainLoop_adc_volts_print+0x150>)
 8003134:	2180      	movs	r1, #128	; 0x80
 8003136:	f00a fd95 	bl	800dc64 <sniprintf>
 800313a:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
		  adcCh16_val,
		  adcCh16_val,
		  adcCh16_volts);
	HAL_UART_Transmit(&huart2, msg, len, 25);
 800313e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003142:	b29a      	uxth	r2, r3
 8003144:	1d39      	adds	r1, r7, #4
 8003146:	2319      	movs	r3, #25
 8003148:	4804      	ldr	r0, [pc, #16]	; (800315c <mainLoop_adc_volts_print+0x124>)
 800314a:	f008 fe8a 	bl	800be62 <HAL_UART_Transmit>
#endif
}
 800314e:	bf00      	nop
 8003150:	3788      	adds	r7, #136	; 0x88
 8003152:	46bd      	mov	sp, r7
 8003154:	bdb0      	pop	{r4, r5, r7, pc}
 8003156:	bf00      	nop
 8003158:	08010220 	.word	0x08010220
 800315c:	20002764 	.word	0x20002764
 8003160:	2000021c 	.word	0x2000021c
 8003164:	08010234 	.word	0x08010234
 8003168:	20000214 	.word	0x20000214
 800316c:	20000220 	.word	0x20000220
 8003170:	08010260 	.word	0x08010260
 8003174:	20000216 	.word	0x20000216
 8003178:	20000224 	.word	0x20000224
 800317c:	080102a4 	.word	0x080102a4
 8003180:	20000218 	.word	0x20000218
 8003184:	20000228 	.word	0x20000228
 8003188:	080102e8 	.word	0x080102e8

0800318c <mainLoop_tim_deviation_resp>:


void mainLoop_tim_deviation_resp(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
	/* Export accumulated deviation */
	if (timTicksDiff >= 0L) {
 8003190:	4b24      	ldr	r3, [pc, #144]	; (8003224 <mainLoop_tim_deviation_resp+0x98>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2b00      	cmp	r3, #0
 8003196:	db20      	blt.n	80031da <mainLoop_tim_deviation_resp+0x4e>
		timTicksSumDev = (int32_t) (+0.5f + timTicksDiff * 100.0f / (6.0f * timTicksEvt));
 8003198:	4b22      	ldr	r3, [pc, #136]	; (8003224 <mainLoop_tim_deviation_resp+0x98>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	ee07 3a90 	vmov	s15, r3
 80031a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031a4:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003228 <mainLoop_tim_deviation_resp+0x9c>
 80031a8:	ee67 6a87 	vmul.f32	s13, s15, s14
 80031ac:	4b1f      	ldr	r3, [pc, #124]	; (800322c <mainLoop_tim_deviation_resp+0xa0>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	ee07 3a90 	vmov	s15, r3
 80031b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031b8:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 80031bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031c4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80031c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80031cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031d0:	ee17 2a90 	vmov	r2, s15
 80031d4:	4b16      	ldr	r3, [pc, #88]	; (8003230 <mainLoop_tim_deviation_resp+0xa4>)
 80031d6:	601a      	str	r2, [r3, #0]
	}
	else {
		timTicksSumDev = (int32_t) (-0.5f + timTicksDiff * 100.0f / (6.0f * timTicksEvt));
	}
}
 80031d8:	e01f      	b.n	800321a <mainLoop_tim_deviation_resp+0x8e>
		timTicksSumDev = (int32_t) (-0.5f + timTicksDiff * 100.0f / (6.0f * timTicksEvt));
 80031da:	4b12      	ldr	r3, [pc, #72]	; (8003224 <mainLoop_tim_deviation_resp+0x98>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	ee07 3a90 	vmov	s15, r3
 80031e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031e6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003228 <mainLoop_tim_deviation_resp+0x9c>
 80031ea:	ee67 6a87 	vmul.f32	s13, s15, s14
 80031ee:	4b0f      	ldr	r3, [pc, #60]	; (800322c <mainLoop_tim_deviation_resp+0xa0>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	ee07 3a90 	vmov	s15, r3
 80031f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031fa:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 80031fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003202:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003206:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800320a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800320e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003212:	ee17 2a90 	vmov	r2, s15
 8003216:	4b06      	ldr	r3, [pc, #24]	; (8003230 <mainLoop_tim_deviation_resp+0xa4>)
 8003218:	601a      	str	r2, [r3, #0]
}
 800321a:	bf00      	nop
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr
 8003224:	200002c8 	.word	0x200002c8
 8003228:	42c80000 	.word	0x42c80000
 800322c:	200002c4 	.word	0x200002c4
 8003230:	200002d0 	.word	0x200002d0
 8003234:	00000000 	.word	0x00000000

08003238 <mainLoop_tim_deviation_print>:

void mainLoop_tim_deviation_print(void)
{
 8003238:	b590      	push	{r4, r7, lr}
 800323a:	b0a9      	sub	sp, #164	; 0xa4
 800323c:	af04      	add	r7, sp, #16
		uint32_t ticks_d, ticks_f;
		uint8_t chr;
		uint8_t msg[128];
		int len;

		len = snprintf(((char*) msg), sizeof(msg), "\r\n*** OCXO deviation against GPS PPS pulses:\r\n");
 800323e:	463b      	mov	r3, r7
 8003240:	4a67      	ldr	r2, [pc, #412]	; (80033e0 <mainLoop_tim_deviation_print+0x1a8>)
 8003242:	2180      	movs	r1, #128	; 0x80
 8003244:	4618      	mov	r0, r3
 8003246:	f00a fd0d 	bl	800dc64 <sniprintf>
 800324a:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
		HAL_UART_Transmit(&huart2, msg, len, 25);
 800324e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003252:	b29a      	uxth	r2, r3
 8003254:	4639      	mov	r1, r7
 8003256:	2319      	movs	r3, #25
 8003258:	4862      	ldr	r0, [pc, #392]	; (80033e4 <mainLoop_tim_deviation_print+0x1ac>)
 800325a:	f008 fe02 	bl	800be62 <HAL_UART_Transmit>

		len = snprintf(((char*) msg), sizeof(msg), "  *%+12.2f ps/s\r\n", 1e6 * tim2Ch2_ppm);
 800325e:	4b62      	ldr	r3, [pc, #392]	; (80033e8 <mainLoop_tim_deviation_print+0x1b0>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4618      	mov	r0, r3
 8003264:	f7fd f970 	bl	8000548 <__aeabi_f2d>
 8003268:	a359      	add	r3, pc, #356	; (adr r3, 80033d0 <mainLoop_tim_deviation_print+0x198>)
 800326a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326e:	f7fd f9c3 	bl	80005f8 <__aeabi_dmul>
 8003272:	4602      	mov	r2, r0
 8003274:	460b      	mov	r3, r1
 8003276:	4638      	mov	r0, r7
 8003278:	e9cd 2300 	strd	r2, r3, [sp]
 800327c:	4a5b      	ldr	r2, [pc, #364]	; (80033ec <mainLoop_tim_deviation_print+0x1b4>)
 800327e:	2180      	movs	r1, #128	; 0x80
 8003280:	f00a fcf0 	bl	800dc64 <sniprintf>
 8003284:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
		HAL_UART_Transmit(&huart2, msg, len, 25);
 8003288:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800328c:	b29a      	uxth	r2, r3
 800328e:	4639      	mov	r1, r7
 8003290:	2319      	movs	r3, #25
 8003292:	4854      	ldr	r0, [pc, #336]	; (80033e4 <mainLoop_tim_deviation_print+0x1ac>)
 8003294:	f008 fde5 	bl	800be62 <HAL_UART_Transmit>

		len = snprintf(((char*) msg), sizeof(msg), "  *%011.2f Hz\r\n", (110e6 + tim2Ch2_ppm * 10.0f));
 8003298:	4b53      	ldr	r3, [pc, #332]	; (80033e8 <mainLoop_tim_deviation_print+0x1b0>)
 800329a:	edd3 7a00 	vldr	s15, [r3]
 800329e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80032a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032a6:	ee17 0a90 	vmov	r0, s15
 80032aa:	f7fd f94d 	bl	8000548 <__aeabi_f2d>
 80032ae:	a34a      	add	r3, pc, #296	; (adr r3, 80033d8 <mainLoop_tim_deviation_print+0x1a0>)
 80032b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b4:	f7fc ffea 	bl	800028c <__adddf3>
 80032b8:	4602      	mov	r2, r0
 80032ba:	460b      	mov	r3, r1
 80032bc:	4638      	mov	r0, r7
 80032be:	e9cd 2300 	strd	r2, r3, [sp]
 80032c2:	4a4b      	ldr	r2, [pc, #300]	; (80033f0 <mainLoop_tim_deviation_print+0x1b8>)
 80032c4:	2180      	movs	r1, #128	; 0x80
 80032c6:	f00a fccd 	bl	800dc64 <sniprintf>
 80032ca:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
		msg[3] = ' ';
 80032ce:	2320      	movs	r3, #32
 80032d0:	70fb      	strb	r3, [r7, #3]
		HAL_UART_Transmit(&huart2, msg, len, 25);
 80032d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	4639      	mov	r1, r7
 80032da:	2319      	movs	r3, #25
 80032dc:	4841      	ldr	r0, [pc, #260]	; (80033e4 <mainLoop_tim_deviation_print+0x1ac>)
 80032de:	f008 fdc0 	bl	800be62 <HAL_UART_Transmit>

		if (timTicksDiff >= 0) {
 80032e2:	4b44      	ldr	r3, [pc, #272]	; (80033f4 <mainLoop_tim_deviation_print+0x1bc>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	db1a      	blt.n	8003320 <mainLoop_tim_deviation_print+0xe8>
		  ticks_d = (uint32_t)timTicksDiff / 10;
 80032ea:	4b42      	ldr	r3, [pc, #264]	; (80033f4 <mainLoop_tim_deviation_print+0x1bc>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	461a      	mov	r2, r3
 80032f0:	4b41      	ldr	r3, [pc, #260]	; (80033f8 <mainLoop_tim_deviation_print+0x1c0>)
 80032f2:	fba3 2302 	umull	r2, r3, r3, r2
 80032f6:	08db      	lsrs	r3, r3, #3
 80032f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		  ticks_f = (uint32_t)timTicksDiff % 10;
 80032fc:	4b3d      	ldr	r3, [pc, #244]	; (80033f4 <mainLoop_tim_deviation_print+0x1bc>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	461a      	mov	r2, r3
 8003302:	4b3d      	ldr	r3, [pc, #244]	; (80033f8 <mainLoop_tim_deviation_print+0x1c0>)
 8003304:	fba3 1302 	umull	r1, r3, r3, r2
 8003308:	08d9      	lsrs	r1, r3, #3
 800330a:	460b      	mov	r3, r1
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	440b      	add	r3, r1
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		  chr = '+';
 8003318:	232b      	movs	r3, #43	; 0x2b
 800331a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800331e:	e01b      	b.n	8003358 <mainLoop_tim_deviation_print+0x120>
		} else {
		  ticks_d = (uint32_t)(-timTicksDiff) / 10;
 8003320:	4b34      	ldr	r3, [pc, #208]	; (80033f4 <mainLoop_tim_deviation_print+0x1bc>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	425b      	negs	r3, r3
 8003326:	461a      	mov	r2, r3
 8003328:	4b33      	ldr	r3, [pc, #204]	; (80033f8 <mainLoop_tim_deviation_print+0x1c0>)
 800332a:	fba3 2302 	umull	r2, r3, r3, r2
 800332e:	08db      	lsrs	r3, r3, #3
 8003330:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		  ticks_f = (uint32_t)(-timTicksDiff) % 10;
 8003334:	4b2f      	ldr	r3, [pc, #188]	; (80033f4 <mainLoop_tim_deviation_print+0x1bc>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	425b      	negs	r3, r3
 800333a:	461a      	mov	r2, r3
 800333c:	4b2e      	ldr	r3, [pc, #184]	; (80033f8 <mainLoop_tim_deviation_print+0x1c0>)
 800333e:	fba3 1302 	umull	r1, r3, r3, r2
 8003342:	08d9      	lsrs	r1, r3, #3
 8003344:	460b      	mov	r3, r1
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	440b      	add	r3, r1
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		  chr = '-';
 8003352:	232d      	movs	r3, #45	; 0x2d
 8003354:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
		}
		len = snprintf(((char*) msg), sizeof(msg), "  * ?%lu.%01lu accumulated deviation ticks  during  runtime = %lu sec  (%.2f ps/s).\r\n",
 8003358:	4b28      	ldr	r3, [pc, #160]	; (80033fc <mainLoop_tim_deviation_print+0x1c4>)
 800335a:	681c      	ldr	r4, [r3, #0]
			  ticks_d, ticks_f,
			  timTicksEvt,
			  timTicksDiff * 100.0f / (6.0f * timTicksEvt));
 800335c:	4b25      	ldr	r3, [pc, #148]	; (80033f4 <mainLoop_tim_deviation_print+0x1bc>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	ee07 3a90 	vmov	s15, r3
 8003364:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003368:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8003400 <mainLoop_tim_deviation_print+0x1c8>
 800336c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003370:	4b22      	ldr	r3, [pc, #136]	; (80033fc <mainLoop_tim_deviation_print+0x1c4>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	ee07 3a90 	vmov	s15, r3
 8003378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800337c:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8003380:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003384:	eec7 6a27 	vdiv.f32	s13, s14, s15
		len = snprintf(((char*) msg), sizeof(msg), "  * ?%lu.%01lu accumulated deviation ticks  during  runtime = %lu sec  (%.2f ps/s).\r\n",
 8003388:	ee16 0a90 	vmov	r0, s13
 800338c:	f7fd f8dc 	bl	8000548 <__aeabi_f2d>
 8003390:	4602      	mov	r2, r0
 8003392:	460b      	mov	r3, r1
 8003394:	4638      	mov	r0, r7
 8003396:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800339a:	9401      	str	r4, [sp, #4]
 800339c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80033a6:	4a17      	ldr	r2, [pc, #92]	; (8003404 <mainLoop_tim_deviation_print+0x1cc>)
 80033a8:	2180      	movs	r1, #128	; 0x80
 80033aa:	f00a fc5b 	bl	800dc64 <sniprintf>
 80033ae:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
		msg[4] = chr;
 80033b2:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80033b6:	713b      	strb	r3, [r7, #4]
		HAL_UART_Transmit(&huart2, msg, len, 25);
 80033b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80033bc:	b29a      	uxth	r2, r3
 80033be:	4639      	mov	r1, r7
 80033c0:	2319      	movs	r3, #25
 80033c2:	4808      	ldr	r0, [pc, #32]	; (80033e4 <mainLoop_tim_deviation_print+0x1ac>)
 80033c4:	f008 fd4d 	bl	800be62 <HAL_UART_Transmit>
	}
#endif
}
 80033c8:	bf00      	nop
 80033ca:	3794      	adds	r7, #148	; 0x94
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd90      	pop	{r4, r7, pc}
 80033d0:	00000000 	.word	0x00000000
 80033d4:	412e8480 	.word	0x412e8480
 80033d8:	00000000 	.word	0x00000000
 80033dc:	419a39de 	.word	0x419a39de
 80033e0:	0801032c 	.word	0x0801032c
 80033e4:	20002764 	.word	0x20002764
 80033e8:	200002cc 	.word	0x200002cc
 80033ec:	0801035c 	.word	0x0801035c
 80033f0:	08010370 	.word	0x08010370
 80033f4:	200002c8 	.word	0x200002c8
 80033f8:	cccccccd 	.word	0xcccccccd
 80033fc:	200002c4 	.word	0x200002c4
 8003400:	42c80000 	.word	0x42c80000
 8003404:	08010380 	.word	0x08010380

08003408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b09e      	sub	sp, #120	; 0x78
 800340c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  for (uint32_t cnt = 0x000c0000UL; cnt; --cnt) {
 800340e:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8003412:	677b      	str	r3, [r7, #116]	; 0x74
 8003414:	e002      	b.n	800341c <main+0x14>
 8003416:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003418:	3b01      	subs	r3, #1
 800341a:	677b      	str	r3, [r7, #116]	; 0x74
 800341c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f9      	bne.n	8003416 <main+0xe>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003422:	f002 f9bb 	bl	800579c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003426:	f000 fa0b 	bl	8003840 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800342a:	f7fe f813 	bl	8001454 <MX_GPIO_Init>
  MX_RTC_Init();
 800342e:	f000 fa81 	bl	8003934 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8003432:	f000 ff4f 	bl	80042d4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003436:	f000 ff7d 	bl	8004334 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800343a:	f7fd fd59 	bl	8000ef0 <MX_ADC1_Init>
  MX_I2C1_Init();
 800343e:	f7fe fbf9 	bl	8001c34 <MX_I2C1_Init>
  MX_SPI1_Init();
 8003442:	f000 facf 	bl	80039e4 <MX_SPI1_Init>
  MX_DMA_Init();
 8003446:	f7fd ffdf 	bl	8001408 <MX_DMA_Init>
  MX_TIM2_Init();
 800344a:	f000 fd39 	bl	8003ec0 <MX_TIM2_Init>


#if defined(LOGGING)
  /* UART: DEBUGGING terminal */
  {
	uint8_t msg[] = "\r\n\r\n**************************\r\n*** sGPSDO a la DF4IAH ***\r\n**************************\r\n\r\n";
 800344e:	4a6a      	ldr	r2, [pc, #424]	; (80035f8 <main+0x1f0>)
 8003450:	1d3b      	adds	r3, r7, #4
 8003452:	4611      	mov	r1, r2
 8003454:	225b      	movs	r2, #91	; 0x5b
 8003456:	4618      	mov	r0, r3
 8003458:	f009 ff84 	bl	800d364 <memcpy>
	HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 800345c:	1d39      	adds	r1, r7, #4
 800345e:	2319      	movs	r3, #25
 8003460:	225a      	movs	r2, #90	; 0x5a
 8003462:	4866      	ldr	r0, [pc, #408]	; (80035fc <main+0x1f4>)
 8003464:	f008 fcfd 	bl	800be62 <HAL_UART_Transmit>
  }
#endif


  /* I2C: Get list of all I2C devices */
  uint32_t i2cDevicesBF = 0UL;
 8003468:	2300      	movs	r3, #0
 800346a:	663b      	str	r3, [r7, #96]	; 0x60
  uint8_t i2cBusCnt = i2cBusGetDeviceList(&i2cDevicesBF);  (void) i2cBusCnt;
 800346c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003470:	4618      	mov	r0, r3
 8003472:	f7fe fc89 	bl	8001d88 <i2cBusGetDeviceList>
 8003476:	4603      	mov	r3, r0
 8003478:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72

  /* I2C: DAC */
  if (i2cDevicesBF & I2C_DEVICE_DAC_MCP4725_0) {
 800347c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d015      	beq.n	80034b2 <main+0xaa>
	  /* Switch DAC to high impedance (500kR) mode */
	  i2cDacModeLast	= 0b11;
 8003486:	4b5e      	ldr	r3, [pc, #376]	; (8003600 <main+0x1f8>)
 8003488:	2203      	movs	r2, #3
 800348a:	701a      	strb	r2, [r3, #0]
	  i2cDacMode		= 0b11;
 800348c:	4b5d      	ldr	r3, [pc, #372]	; (8003604 <main+0x1fc>)
 800348e:	2203      	movs	r2, #3
 8003490:	701a      	strb	r2, [r3, #0]
	  i2cDacValLast		= I2C_DAC_MCP4725_0_VAL;
 8003492:	4b5d      	ldr	r3, [pc, #372]	; (8003608 <main+0x200>)
 8003494:	f240 62ce 	movw	r2, #1742	; 0x6ce
 8003498:	801a      	strh	r2, [r3, #0]
	  i2cDacVal 		= I2C_DAC_MCP4725_0_VAL;
 800349a:	4b5c      	ldr	r3, [pc, #368]	; (800360c <main+0x204>)
 800349c:	f240 62ce 	movw	r2, #1742	; 0x6ce
 80034a0:	801a      	strh	r2, [r3, #0]

	  i2cDeviceDacMcp4725_set(0, i2cDacMode, i2cDacVal);
 80034a2:	4b58      	ldr	r3, [pc, #352]	; (8003604 <main+0x1fc>)
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	4a59      	ldr	r2, [pc, #356]	; (800360c <main+0x204>)
 80034a8:	8812      	ldrh	r2, [r2, #0]
 80034aa:	4619      	mov	r1, r3
 80034ac:	2000      	movs	r0, #0
 80034ae:	f7fe fcc1 	bl	8001e34 <i2cDeviceDacMcp4725_set>
  }

  /* I2C: LCD 16x2 */
  if (i2cDevicesBF & I2C_DEVICE_LCD_0) {
 80034b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d001      	beq.n	80034c0 <main+0xb8>
	  /* Init and welcome string */
	  i2cMCP23017_Lcd16x2_Welcome();
 80034bc:	f7fe fe8a 	bl	80021d4 <i2cMCP23017_Lcd16x2_Welcome>
  }

  /* I2C: LCD Gfx 240x128 */
  if (i2cDevicesBF & I2C_DEVICE_LCD_1) {
 80034c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <main+0xc6>
	  i2cSmartLCD_Gfx240x128_Welcome();
 80034ca:	f7ff f959 	bl	8002780 <i2cSmartLCD_Gfx240x128_Welcome>
  }

#if defined(LOGGING)
  {
	uint8_t msg[32] = { 0 };
 80034ce:	2300      	movs	r3, #0
 80034d0:	607b      	str	r3, [r7, #4]
 80034d2:	f107 0308 	add.w	r3, r7, #8
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	605a      	str	r2, [r3, #4]
 80034dc:	609a      	str	r2, [r3, #8]
 80034de:	60da      	str	r2, [r3, #12]
 80034e0:	611a      	str	r2, [r3, #16]
 80034e2:	615a      	str	r2, [r3, #20]
 80034e4:	619a      	str	r2, [r3, #24]
	int len;

	len = snprintf((char*)msg, sizeof(msg) - 1, "*** I2C bus scan:\r\n");
 80034e6:	1d3b      	adds	r3, r7, #4
 80034e8:	4a49      	ldr	r2, [pc, #292]	; (8003610 <main+0x208>)
 80034ea:	211f      	movs	r1, #31
 80034ec:	4618      	mov	r0, r3
 80034ee:	f00a fbb9 	bl	800dc64 <sniprintf>
 80034f2:	66f8      	str	r0, [r7, #108]	; 0x6c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 80034f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	1d39      	adds	r1, r7, #4
 80034fa:	2319      	movs	r3, #25
 80034fc:	483f      	ldr	r0, [pc, #252]	; (80035fc <main+0x1f4>)
 80034fe:	f008 fcb0 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf((char*)msg, sizeof(msg) - 1, "  * %d device(s) found.\r\n", i2cBusCnt);
 8003502:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 8003506:	1d38      	adds	r0, r7, #4
 8003508:	4a42      	ldr	r2, [pc, #264]	; (8003614 <main+0x20c>)
 800350a:	211f      	movs	r1, #31
 800350c:	f00a fbaa 	bl	800dc64 <sniprintf>
 8003510:	66f8      	str	r0, [r7, #108]	; 0x6c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 8003512:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003514:	b29a      	uxth	r2, r3
 8003516:	1d39      	adds	r1, r7, #4
 8003518:	2319      	movs	r3, #25
 800351a:	4838      	ldr	r0, [pc, #224]	; (80035fc <main+0x1f4>)
 800351c:	f008 fca1 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf((char*)msg, sizeof(msg) - 1, "  * bitfield = 0x%08lx\r\n\r\n", i2cDevicesBF);
 8003520:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003522:	1d38      	adds	r0, r7, #4
 8003524:	4a3c      	ldr	r2, [pc, #240]	; (8003618 <main+0x210>)
 8003526:	211f      	movs	r1, #31
 8003528:	f00a fb9c 	bl	800dc64 <sniprintf>
 800352c:	66f8      	str	r0, [r7, #108]	; 0x6c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 800352e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003530:	b29a      	uxth	r2, r3
 8003532:	1d39      	adds	r1, r7, #4
 8003534:	2319      	movs	r3, #25
 8003536:	4831      	ldr	r0, [pc, #196]	; (80035fc <main+0x1f4>)
 8003538:	f008 fc93 	bl	800be62 <HAL_UART_Transmit>
#endif


  /* GPIO: Acoustic boot check */
  {
	  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, GPIO_PIN_RESET);
 800353c:	2200      	movs	r2, #0
 800353e:	2110      	movs	r1, #16
 8003540:	4836      	ldr	r0, [pc, #216]	; (800361c <main+0x214>)
 8003542:	f004 fbb5 	bl	8007cb0 <HAL_GPIO_WritePin>
	  HAL_Delay(250UL);
 8003546:	20fa      	movs	r0, #250	; 0xfa
 8003548:	f002 f968 	bl	800581c <HAL_Delay>
	  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, GPIO_PIN_SET);
 800354c:	2201      	movs	r2, #1
 800354e:	2110      	movs	r1, #16
 8003550:	4832      	ldr	r0, [pc, #200]	; (800361c <main+0x214>)
 8003552:	f004 fbad 	bl	8007cb0 <HAL_GPIO_WritePin>
	  HAL_Delay(250UL);
 8003556:	20fa      	movs	r0, #250	; 0xfa
 8003558:	f002 f960 	bl	800581c <HAL_Delay>
	  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, GPIO_PIN_RESET);
 800355c:	2200      	movs	r2, #0
 800355e:	2110      	movs	r1, #16
 8003560:	482e      	ldr	r0, [pc, #184]	; (800361c <main+0x214>)
 8003562:	f004 fba5 	bl	8007cb0 <HAL_GPIO_WritePin>
  }


  /* GPIO: Turn off Locked LED */
  gpioLockedLED = GPIO_PIN_RESET;
 8003566:	4b2e      	ldr	r3, [pc, #184]	; (8003620 <main+0x218>)
 8003568:	2200      	movs	r2, #0
 800356a:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(D2_OCXO_LCKD_GPIO_O_GPIO_Port, D2_OCXO_LCKD_GPIO_O_Pin, gpioLockedLED);
 800356c:	4b2c      	ldr	r3, [pc, #176]	; (8003620 <main+0x218>)
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	461a      	mov	r2, r3
 8003572:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003576:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800357a:	f004 fb99 	bl	8007cb0 <HAL_GPIO_WritePin>


  /* NEO: Turn NMEA messages off */
  ubloxMsgsTurnOff();
 800357e:	f001 f9ff 	bl	8004980 <ubloxMsgsTurnOff>

  /* NEO: Change baudrate of the u-blox */
  ubloxUartSpeedFast();
 8003582:	f001 f871 	bl	8004668 <ubloxUartSpeedFast>
		  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, gpioHoRelayOut);
	  }
	  break;
  } while (1);
#else
  gpioHoRelayOut = GPIO_PIN_SET;
 8003586:	4b27      	ldr	r3, [pc, #156]	; (8003624 <main+0x21c>)
 8003588:	2201      	movs	r2, #1
 800358a:	701a      	strb	r2, [r3, #0]
#endif


  /* ADC: Prepare */
  adc_init();
 800358c:	f7fd fef2 	bl	8001374 <adc_init>


  /* TIMER: Prepare the Time capture for CH2 (GPS PPS) & CH4 (DCF77 Phase) */
  tim_start();
 8003590:	f000 fdfc 	bl	800418c <tim_start>

  if (i2cDevicesBF & I2C_DEVICE_LCD_0) {
 8003594:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003596:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <main+0x19e>
	  /* Inform about firing up the OCXO and GPS */
	  i2cMCP23017_Lcd16x2_OCXO_HeatingUp(0U, 0U);
 800359e:	2100      	movs	r1, #0
 80035a0:	2000      	movs	r0, #0
 80035a2:	f7fe fe31 	bl	8002208 <i2cMCP23017_Lcd16x2_OCXO_HeatingUp>
  }

  if (i2cDevicesBF & I2C_DEVICE_LCD_1) {
 80035a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d003      	beq.n	80035b8 <main+0x1b0>
	  /* Inform about firing up the OCXO and GPS */
	  i2cSmartLCD_Gfx240x128_OCXO_HeatingUp(0U, 0U);
 80035b0:	2100      	movs	r1, #0
 80035b2:	2000      	movs	r0, #0
 80035b4:	f7ff f918 	bl	80027e8 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp>
  }


  /* GPIO / ONEWIRE: Init the DS18B20 temperature sensor(s)  */
  {
	  memclear((uint8_t*) owDevices, sizeof(owDevices));
 80035b8:	2140      	movs	r1, #64	; 0x40
 80035ba:	481b      	ldr	r0, [pc, #108]	; (8003628 <main+0x220>)
 80035bc:	f7ff fa04 	bl	80029c8 <memclear>
	  owDevicesCount = onewireMasterTree_search(0U, ONEWIRE_DEVICES_MAX, owDevices);
 80035c0:	4a19      	ldr	r2, [pc, #100]	; (8003628 <main+0x220>)
 80035c2:	2108      	movs	r1, #8
 80035c4:	2000      	movs	r0, #0
 80035c6:	f7fe f913 	bl	80017f0 <onewireMasterTree_search>
 80035ca:	4603      	mov	r3, r0
 80035cc:	461a      	mov	r2, r3
 80035ce:	4b17      	ldr	r3, [pc, #92]	; (800362c <main+0x224>)
 80035d0:	701a      	strb	r2, [r3, #0]
#if defined(LOGGING)
	  {
		  uint8_t msg[64];
		  int len;

		  len = snprintf(((char*) msg), sizeof(msg), "\r\n*** 1-wire Temperature sensors found: %d\r\n", owDevicesCount);
 80035d2:	4b16      	ldr	r3, [pc, #88]	; (800362c <main+0x224>)
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	1d38      	adds	r0, r7, #4
 80035d8:	4a15      	ldr	r2, [pc, #84]	; (8003630 <main+0x228>)
 80035da:	2140      	movs	r1, #64	; 0x40
 80035dc:	f00a fb42 	bl	800dc64 <sniprintf>
 80035e0:	66b8      	str	r0, [r7, #104]	; 0x68
		  HAL_UART_Transmit(&huart2, msg, len, 25);
 80035e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	1d39      	adds	r1, r7, #4
 80035e8:	2319      	movs	r3, #25
 80035ea:	4804      	ldr	r0, [pc, #16]	; (80035fc <main+0x1f4>)
 80035ec:	f008 fc39 	bl	800be62 <HAL_UART_Transmit>
	  }
#endif

	  /* Set configuration and temp alarm limits */
	  for (uint8_t idx = 0; idx < owDevicesCount; ++idx) {
 80035f0:	2300      	movs	r3, #0
 80035f2:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
 80035f6:	e02c      	b.n	8003652 <main+0x24a>
 80035f8:	08010454 	.word	0x08010454
 80035fc:	20002764 	.word	0x20002764
 8003600:	20000274 	.word	0x20000274
 8003604:	20000275 	.word	0x20000275
 8003608:	20000276 	.word	0x20000276
 800360c:	20000278 	.word	0x20000278
 8003610:	080103d8 	.word	0x080103d8
 8003614:	080103ec 	.word	0x080103ec
 8003618:	08010408 	.word	0x08010408
 800361c:	48000400 	.word	0x48000400
 8003620:	2000023c 	.word	0x2000023c
 8003624:	2000023d 	.word	0x2000023d
 8003628:	200024ec 	.word	0x200024ec
 800362c:	20000240 	.word	0x20000240
 8003630:	08010424 	.word	0x08010424
#if   defined(ONEWIRE_DS18B20_ADC_12B)
		  onewireDS18B20_setAdcWidth(12, ONEWIRE_DS18B20_ALARM_HI, ONEWIRE_DS18B20_ALARM_LO, owDevices[idx]);
 8003634:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8003638:	00db      	lsls	r3, r3, #3
 800363a:	4a71      	ldr	r2, [pc, #452]	; (8003800 <main+0x3f8>)
 800363c:	4413      	add	r3, r2
 800363e:	2228      	movs	r2, #40	; 0x28
 8003640:	2132      	movs	r1, #50	; 0x32
 8003642:	200c      	movs	r0, #12
 8003644:	f7fe f9cc 	bl	80019e0 <onewireDS18B20_setAdcWidth>
	  for (uint8_t idx = 0; idx < owDevicesCount; ++idx) {
 8003648:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800364c:	3301      	adds	r3, #1
 800364e:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
 8003652:	4b6c      	ldr	r3, [pc, #432]	; (8003804 <main+0x3fc>)
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
 800365a:	429a      	cmp	r2, r3
 800365c:	d3ea      	bcc.n	8003634 <main+0x22c>

  // xxx start of WHILE LOOP
  while (1)
  {
	  static uint32_t tempWaitUntil = 0UL;
	  uint32_t now = HAL_GetTick() / 1000UL;  (void) now;
 800365e:	f002 f8d1 	bl	8005804 <HAL_GetTick>
 8003662:	4603      	mov	r3, r0
 8003664:	4a68      	ldr	r2, [pc, #416]	; (8003808 <main+0x400>)
 8003666:	fba2 2303 	umull	r2, r3, r2, r3
 800366a:	099b      	lsrs	r3, r3, #6
 800366c:	667b      	str	r3, [r7, #100]	; 0x64

	  /* REQUEST SECTION */
	  {
		  /* Send ublox NEO requests */
  HAL_GPIO_WritePin(D2_OCXO_LCKD_GPIO_O_GPIO_Port, D2_OCXO_LCKD_GPIO_O_Pin, GPIO_PIN_SET);
 800366e:	2201      	movs	r2, #1
 8003670:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003674:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003678:	f004 fb1a 	bl	8007cb0 <HAL_GPIO_WritePin>
		  mainLoop_ublox_requests();
 800367c:	f7ff fb06 	bl	8002c8c <mainLoop_ublox_requests>
		  /* Start Onewire temp sensor - one per second */
		  {
			  static uint8_t onewireSensorIdx = 0;

			  /* Request next temperature value of one sensor */
			  tempWaitUntil = onewireDS18B20_tempReq(owDevices[onewireSensorIdx]);
 8003680:	4b62      	ldr	r3, [pc, #392]	; (800380c <main+0x404>)
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	00db      	lsls	r3, r3, #3
 8003686:	4a5e      	ldr	r2, [pc, #376]	; (8003800 <main+0x3f8>)
 8003688:	4413      	add	r3, r2
 800368a:	4618      	mov	r0, r3
 800368c:	f7fe fa1d 	bl	8001aca <onewireDS18B20_tempReq>
 8003690:	4603      	mov	r3, r0
 8003692:	4a5f      	ldr	r2, [pc, #380]	; (8003810 <main+0x408>)
 8003694:	6013      	str	r3, [r2, #0]

			  /* Switch to the next sensor */
			  ++onewireSensorIdx;
 8003696:	4b5d      	ldr	r3, [pc, #372]	; (800380c <main+0x404>)
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	3301      	adds	r3, #1
 800369c:	b2da      	uxtb	r2, r3
 800369e:	4b5b      	ldr	r3, [pc, #364]	; (800380c <main+0x404>)
 80036a0:	701a      	strb	r2, [r3, #0]
			  onewireSensorIdx %= owDevicesCount;
 80036a2:	4b5a      	ldr	r3, [pc, #360]	; (800380c <main+0x404>)
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	4a57      	ldr	r2, [pc, #348]	; (8003804 <main+0x3fc>)
 80036a8:	7812      	ldrb	r2, [r2, #0]
 80036aa:	fbb3 f1f2 	udiv	r1, r3, r2
 80036ae:	fb02 f201 	mul.w	r2, r2, r1
 80036b2:	1a9b      	subs	r3, r3, r2
 80036b4:	b2da      	uxtb	r2, r3
 80036b6:	4b55      	ldr	r3, [pc, #340]	; (800380c <main+0x404>)
 80036b8:	701a      	strb	r2, [r3, #0]
		  }

		  /* Start ADC channel scan */
		  adc_start();
 80036ba:	f7fd fe6b 	bl	8001394 <adc_start>


	  /* RESPONSE SECTION */
	  {
		  /* Wait for ublox NEO responses - blocking until new second starts */
		  mainLoop_ublox_waitForResponses();
 80036be:	f7ff fb0d 	bl	8002cdc <mainLoop_ublox_waitForResponses>
  HAL_GPIO_WritePin(D2_OCXO_LCKD_GPIO_O_GPIO_Port, D2_OCXO_LCKD_GPIO_O_Pin, GPIO_PIN_RESET);
 80036c2:	2200      	movs	r2, #0
 80036c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80036c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036cc:	f004 faf0 	bl	8007cb0 <HAL_GPIO_WritePin>

		  /* Wait for temperature data - blocking about until 750 ms after start */
		  if (tempWaitUntil) {
 80036d0:	4b4f      	ldr	r3, [pc, #316]	; (8003810 <main+0x408>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d004      	beq.n	80036e2 <main+0x2da>
			  mainLoop_ow_temp_waitForResponse(tempWaitUntil);
 80036d8:	4b4d      	ldr	r3, [pc, #308]	; (8003810 <main+0x408>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4618      	mov	r0, r3
 80036de:	f7ff fb2d 	bl	8002d3c <mainLoop_ow_temp_waitForResponse>
		  }

		  /* Stop ADC in case something still runs */
		  adc_stop();
 80036e2:	f7fd fe73 	bl	80013cc <adc_stop>

		  /* Get ADC voltages */
		  mainLoop_adc_volts_resp();
 80036e6:	f7ff fc43 	bl	8002f70 <mainLoop_adc_volts_resp>

		  /* Calculate timing deviation */
		  mainLoop_tim_deviation_resp();
 80036ea:	f7ff fd4f 	bl	800318c <mainLoop_tim_deviation_resp>

		  /* The PLL control */
		  mainLoop_PLL_calc();
 80036ee:	f7ff f983 	bl	80029f8 <mainLoop_PLL_calc>


	  /* OUTPUT SECTION */
	  {
		  /* Update relay and DAC setting */
		  HAL_GPIO_WritePin(D12_HoRelay_GPIO_O_GPIO_Port, D12_HoRelay_GPIO_O_Pin, gpioHoRelayOut);
 80036f2:	4b48      	ldr	r3, [pc, #288]	; (8003814 <main+0x40c>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	461a      	mov	r2, r3
 80036f8:	2110      	movs	r1, #16
 80036fa:	4847      	ldr	r0, [pc, #284]	; (8003818 <main+0x410>)
 80036fc:	f004 fad8 	bl	8007cb0 <HAL_GPIO_WritePin>
		  if (gpioHoRelayOut == GPIO_PIN_SET) {
 8003700:	4b44      	ldr	r3, [pc, #272]	; (8003814 <main+0x40c>)
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	2b01      	cmp	r3, #1
 8003706:	d120      	bne.n	800374a <main+0x342>
			  /* Check for DAC */
			  if (i2cDevicesBF & I2C_DEVICE_DAC_MCP4725_0) {
 8003708:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	2b00      	cmp	r3, #0
 8003710:	d01b      	beq.n	800374a <main+0x342>
				  if ((i2cDacModeLast != i2cDacMode) || (i2cDacValLast != i2cDacVal)) {
 8003712:	4b42      	ldr	r3, [pc, #264]	; (800381c <main+0x414>)
 8003714:	781a      	ldrb	r2, [r3, #0]
 8003716:	4b42      	ldr	r3, [pc, #264]	; (8003820 <main+0x418>)
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	429a      	cmp	r2, r3
 800371c:	d105      	bne.n	800372a <main+0x322>
 800371e:	4b41      	ldr	r3, [pc, #260]	; (8003824 <main+0x41c>)
 8003720:	881a      	ldrh	r2, [r3, #0]
 8003722:	4b41      	ldr	r3, [pc, #260]	; (8003828 <main+0x420>)
 8003724:	881b      	ldrh	r3, [r3, #0]
 8003726:	429a      	cmp	r2, r3
 8003728:	d00f      	beq.n	800374a <main+0x342>
					  i2cDeviceDacMcp4725_set(0, i2cDacMode, i2cDacVal);
 800372a:	4b3d      	ldr	r3, [pc, #244]	; (8003820 <main+0x418>)
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	4a3e      	ldr	r2, [pc, #248]	; (8003828 <main+0x420>)
 8003730:	8812      	ldrh	r2, [r2, #0]
 8003732:	4619      	mov	r1, r3
 8003734:	2000      	movs	r0, #0
 8003736:	f7fe fb7d 	bl	8001e34 <i2cDeviceDacMcp4725_set>

					  /* Store current settings */
					  i2cDacModeLast 	= i2cDacMode;
 800373a:	4b39      	ldr	r3, [pc, #228]	; (8003820 <main+0x418>)
 800373c:	781a      	ldrb	r2, [r3, #0]
 800373e:	4b37      	ldr	r3, [pc, #220]	; (800381c <main+0x414>)
 8003740:	701a      	strb	r2, [r3, #0]
					  i2cDacValLast 	= i2cDacVal;
 8003742:	4b39      	ldr	r3, [pc, #228]	; (8003828 <main+0x420>)
 8003744:	881a      	ldrh	r2, [r3, #0]
 8003746:	4b37      	ldr	r3, [pc, #220]	; (8003824 <main+0x41c>)
 8003748:	801a      	strh	r2, [r3, #0]
		  /* Update Locked-LED */
		  //HAL_GPIO_WritePin(D2_OCXO_LCKD_GPIO_O_GPIO_Port, D2_OCXO_LCKD_GPIO_O_Pin, gpioLockedLED);


		  /* Show all NEO data */
		  mainLoop_ublox_print();
 800374a:	f7ff fadb 	bl	8002d04 <mainLoop_ublox_print>

		  /* Show deviation values */
		  mainLoop_tim_deviation_print();
 800374e:	f7ff fd73 	bl	8003238 <mainLoop_tim_deviation_print>

		  /* Show PLL settings */
		  mainLoop_PLL_print();
 8003752:	f7ff fa71 	bl	8002c38 <mainLoop_PLL_print>

		  /* Show ADC voltages */
		  mainLoop_adc_volts_print();
 8003756:	f7ff fc6f 	bl	8003038 <mainLoop_adc_volts_print>

		  /* Temp values and alarms */
		  mainLoop_ow_temp_print();
 800375a:	f7ff fb39 	bl	8002dd0 <mainLoop_ow_temp_print>
		  mainLoop_ow_tempAlarm_print();
 800375e:	f7ff fbd5 	bl	8002f0c <mainLoop_ow_tempAlarm_print>


		  /* Update LCD16x2 */
		  if (i2cDevicesBF & I2C_DEVICE_LCD_0) {
 8003762:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003768:	2b00      	cmp	r3, #0
 800376a:	d017      	beq.n	800379c <main+0x394>
			  if (!gpioLockedLED) {
 800376c:	4b2f      	ldr	r3, [pc, #188]	; (800382c <main+0x424>)
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d109      	bne.n	8003788 <main+0x380>
				  i2cMCP23017_Lcd16x2_OCXO_HeatingUp(owDs18b20_Temp_Sensor0, ubloxTimeAcc);
 8003774:	4b2e      	ldr	r3, [pc, #184]	; (8003830 <main+0x428>)
 8003776:	f9b3 3000 	ldrsh.w	r3, [r3]
 800377a:	4a2e      	ldr	r2, [pc, #184]	; (8003834 <main+0x42c>)
 800377c:	6812      	ldr	r2, [r2, #0]
 800377e:	4611      	mov	r1, r2
 8003780:	4618      	mov	r0, r3
 8003782:	f7fe fd41 	bl	8002208 <i2cMCP23017_Lcd16x2_OCXO_HeatingUp>
 8003786:	e009      	b.n	800379c <main+0x394>
			  }
			  else {
				  i2cMCP23017_Lcd16x2_Locked(owDs18b20_Temp_Sensor0, ubloxTimeAcc, timTicksSumDev);
 8003788:	4b29      	ldr	r3, [pc, #164]	; (8003830 <main+0x428>)
 800378a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800378e:	4a29      	ldr	r2, [pc, #164]	; (8003834 <main+0x42c>)
 8003790:	6811      	ldr	r1, [r2, #0]
 8003792:	4a29      	ldr	r2, [pc, #164]	; (8003838 <main+0x430>)
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	4618      	mov	r0, r3
 8003798:	f7fe fd86 	bl	80022a8 <i2cMCP23017_Lcd16x2_Locked>
			  }
		  }

		  /* Update LCD240x128 */
		  if (i2cDevicesBF & I2C_DEVICE_LCD_1) {
 800379c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800379e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	f43f af5b 	beq.w	800365e <main+0x256>
			  static uint8_t lcd1StateLast = 0U;

			  if (!gpioLockedLED) {
 80037a8:	4b20      	ldr	r3, [pc, #128]	; (800382c <main+0x424>)
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d112      	bne.n	80037d6 <main+0x3ce>
				  if (lcd1StateLast) {
 80037b0:	4b22      	ldr	r3, [pc, #136]	; (800383c <main+0x434>)
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d001      	beq.n	80037bc <main+0x3b4>
					  /* Welcome template */
					  i2cSmartLCD_Gfx240x128_Welcome();
 80037b8:	f7fe ffe2 	bl	8002780 <i2cSmartLCD_Gfx240x128_Welcome>
				  }

				  i2cSmartLCD_Gfx240x128_OCXO_HeatingUp(owDs18b20_Temp_Sensor0, ubloxTimeAcc);
 80037bc:	4b1c      	ldr	r3, [pc, #112]	; (8003830 <main+0x428>)
 80037be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037c2:	4a1c      	ldr	r2, [pc, #112]	; (8003834 <main+0x42c>)
 80037c4:	6812      	ldr	r2, [r2, #0]
 80037c6:	4611      	mov	r1, r2
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff f80d 	bl	80027e8 <i2cSmartLCD_Gfx240x128_OCXO_HeatingUp>
				  lcd1StateLast = 0U;
 80037ce:	4b1b      	ldr	r3, [pc, #108]	; (800383c <main+0x434>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	701a      	strb	r2, [r3, #0]
 80037d4:	e743      	b.n	800365e <main+0x256>
			  }
			  else {
				  if (!lcd1StateLast) {
 80037d6:	4b19      	ldr	r3, [pc, #100]	; (800383c <main+0x434>)
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <main+0x3da>
					  /* Locked template */
					  i2cSmartLCD_Gfx240x128_Locked_Template();
 80037de:	f7ff f8a1 	bl	8002924 <i2cSmartLCD_Gfx240x128_Locked_Template>
				  }

				  i2cSmartLCD_Gfx240x128_Locked(owDs18b20_Temp_Sensor0, ubloxTimeAcc, timTicksSumDev);
 80037e2:	4b13      	ldr	r3, [pc, #76]	; (8003830 <main+0x428>)
 80037e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037e8:	4a12      	ldr	r2, [pc, #72]	; (8003834 <main+0x42c>)
 80037ea:	6811      	ldr	r1, [r2, #0]
 80037ec:	4a12      	ldr	r2, [pc, #72]	; (8003838 <main+0x430>)
 80037ee:	6812      	ldr	r2, [r2, #0]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff f8bb 	bl	800296c <i2cSmartLCD_Gfx240x128_Locked>
				  lcd1StateLast = 1U;
 80037f6:	4b11      	ldr	r3, [pc, #68]	; (800383c <main+0x434>)
 80037f8:	2201      	movs	r2, #1
 80037fa:	701a      	strb	r2, [r3, #0]
  {
 80037fc:	e72f      	b.n	800365e <main+0x256>
 80037fe:	bf00      	nop
 8003800:	200024ec 	.word	0x200024ec
 8003804:	20000240 	.word	0x20000240
 8003808:	10624dd3 	.word	0x10624dd3
 800380c:	20000288 	.word	0x20000288
 8003810:	2000028c 	.word	0x2000028c
 8003814:	2000023d 	.word	0x2000023d
 8003818:	48000400 	.word	0x48000400
 800381c:	20000274 	.word	0x20000274
 8003820:	20000275 	.word	0x20000275
 8003824:	20000276 	.word	0x20000276
 8003828:	20000278 	.word	0x20000278
 800382c:	2000023c 	.word	0x2000023c
 8003830:	2000023e 	.word	0x2000023e
 8003834:	20000004 	.word	0x20000004
 8003838:	200002d0 	.word	0x200002d0
 800383c:	20000290 	.word	0x20000290

08003840 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b096      	sub	sp, #88	; 0x58
 8003844:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003846:	f107 0314 	add.w	r3, r7, #20
 800384a:	2244      	movs	r2, #68	; 0x44
 800384c:	2100      	movs	r1, #0
 800384e:	4618      	mov	r0, r3
 8003850:	f009 fd96 	bl	800d380 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003854:	463b      	mov	r3, r7
 8003856:	2200      	movs	r2, #0
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	605a      	str	r2, [r3, #4]
 800385c:	609a      	str	r2, [r3, #8]
 800385e:	60da      	str	r2, [r3, #12]
 8003860:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003862:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003866:	f006 f8c9 	bl	80099fc <HAL_PWREx_ControlVoltageScaling>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d001      	beq.n	8003874 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003870:	f000 f85a 	bl	8003928 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003874:	f006 f8a4 	bl	80099c0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003878:	4b21      	ldr	r3, [pc, #132]	; (8003900 <SystemClock_Config+0xc0>)
 800387a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800387e:	4a20      	ldr	r2, [pc, #128]	; (8003900 <SystemClock_Config+0xc0>)
 8003880:	f023 0318 	bic.w	r3, r3, #24
 8003884:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8003888:	2307      	movs	r3, #7
 800388a:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800388c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003890:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003892:	2301      	movs	r3, #1
 8003894:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003896:	f44f 7380 	mov.w	r3, #256	; 0x100
 800389a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800389c:	2310      	movs	r3, #16
 800389e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80038a0:	2302      	movs	r3, #2
 80038a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80038a4:	2303      	movs	r3, #3
 80038a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80038a8:	2301      	movs	r3, #1
 80038aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 12;
 80038ac:	230c      	movs	r3, #12
 80038ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80038b0:	2307      	movs	r3, #7
 80038b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80038b4:	2302      	movs	r3, #2
 80038b6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80038b8:	2302      	movs	r3, #2
 80038ba:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038bc:	f107 0314 	add.w	r3, r7, #20
 80038c0:	4618      	mov	r0, r3
 80038c2:	f006 f8f1 	bl	8009aa8 <HAL_RCC_OscConfig>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80038cc:	f000 f82c 	bl	8003928 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038d0:	230f      	movs	r3, #15
 80038d2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038d4:	2303      	movs	r3, #3
 80038d6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038d8:	2300      	movs	r3, #0
 80038da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80038dc:	2300      	movs	r3, #0
 80038de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80038e0:	2300      	movs	r3, #0
 80038e2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80038e4:	463b      	mov	r3, r7
 80038e6:	2103      	movs	r1, #3
 80038e8:	4618      	mov	r0, r3
 80038ea:	f006 fcfd 	bl	800a2e8 <HAL_RCC_ClockConfig>
 80038ee:	4603      	mov	r3, r0
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d001      	beq.n	80038f8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80038f4:	f000 f818 	bl	8003928 <Error_Handler>
  }
}
 80038f8:	bf00      	nop
 80038fa:	3758      	adds	r7, #88	; 0x58
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	40021000 	.word	0x40021000

08003904 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a04      	ldr	r2, [pc, #16]	; (8003924 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d101      	bne.n	800391a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003916:	f001 ff61 	bl	80057dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800391a:	bf00      	nop
 800391c:	3708      	adds	r7, #8
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	40012c00 	.word	0x40012c00

08003928 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800392c:	b672      	cpsid	i
}
 800392e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003930:	e7fe      	b.n	8003930 <Error_Handler+0x8>
	...

08003934 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003938:	4b10      	ldr	r3, [pc, #64]	; (800397c <MX_RTC_Init+0x48>)
 800393a:	4a11      	ldr	r2, [pc, #68]	; (8003980 <MX_RTC_Init+0x4c>)
 800393c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800393e:	4b0f      	ldr	r3, [pc, #60]	; (800397c <MX_RTC_Init+0x48>)
 8003940:	2200      	movs	r2, #0
 8003942:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003944:	4b0d      	ldr	r3, [pc, #52]	; (800397c <MX_RTC_Init+0x48>)
 8003946:	227f      	movs	r2, #127	; 0x7f
 8003948:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800394a:	4b0c      	ldr	r3, [pc, #48]	; (800397c <MX_RTC_Init+0x48>)
 800394c:	22ff      	movs	r2, #255	; 0xff
 800394e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003950:	4b0a      	ldr	r3, [pc, #40]	; (800397c <MX_RTC_Init+0x48>)
 8003952:	2200      	movs	r2, #0
 8003954:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003956:	4b09      	ldr	r3, [pc, #36]	; (800397c <MX_RTC_Init+0x48>)
 8003958:	2200      	movs	r2, #0
 800395a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800395c:	4b07      	ldr	r3, [pc, #28]	; (800397c <MX_RTC_Init+0x48>)
 800395e:	2200      	movs	r2, #0
 8003960:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003962:	4b06      	ldr	r3, [pc, #24]	; (800397c <MX_RTC_Init+0x48>)
 8003964:	2200      	movs	r2, #0
 8003966:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003968:	4804      	ldr	r0, [pc, #16]	; (800397c <MX_RTC_Init+0x48>)
 800396a:	f007 f9db 	bl	800ad24 <HAL_RTC_Init>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8003974:	f7ff ffd8 	bl	8003928 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003978:	bf00      	nop
 800397a:	bd80      	pop	{r7, pc}
 800397c:	20002578 	.word	0x20002578
 8003980:	40002800 	.word	0x40002800

08003984 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b098      	sub	sp, #96	; 0x60
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800398c:	f107 030c 	add.w	r3, r7, #12
 8003990:	2254      	movs	r2, #84	; 0x54
 8003992:	2100      	movs	r1, #0
 8003994:	4618      	mov	r0, r3
 8003996:	f009 fcf3 	bl	800d380 <memset>
  if(rtcHandle->Instance==RTC)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a0f      	ldr	r2, [pc, #60]	; (80039dc <HAL_RTC_MspInit+0x58>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d117      	bne.n	80039d4 <HAL_RTC_MspInit+0x50>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80039a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80039a8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80039aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039ae:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039b0:	f107 030c 	add.w	r3, r7, #12
 80039b4:	4618      	mov	r0, r3
 80039b6:	f006 fecf 	bl	800a758 <HAL_RCCEx_PeriphCLKConfig>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80039c0:	f7ff ffb2 	bl	8003928 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80039c4:	4b06      	ldr	r3, [pc, #24]	; (80039e0 <HAL_RTC_MspInit+0x5c>)
 80039c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ca:	4a05      	ldr	r2, [pc, #20]	; (80039e0 <HAL_RTC_MspInit+0x5c>)
 80039cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80039d4:	bf00      	nop
 80039d6:	3760      	adds	r7, #96	; 0x60
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40002800 	.word	0x40002800
 80039e0:	40021000 	.word	0x40021000

080039e4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80039e8:	4b1b      	ldr	r3, [pc, #108]	; (8003a58 <MX_SPI1_Init+0x74>)
 80039ea:	4a1c      	ldr	r2, [pc, #112]	; (8003a5c <MX_SPI1_Init+0x78>)
 80039ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80039ee:	4b1a      	ldr	r3, [pc, #104]	; (8003a58 <MX_SPI1_Init+0x74>)
 80039f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80039f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80039f6:	4b18      	ldr	r3, [pc, #96]	; (8003a58 <MX_SPI1_Init+0x74>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80039fc:	4b16      	ldr	r3, [pc, #88]	; (8003a58 <MX_SPI1_Init+0x74>)
 80039fe:	f44f 7240 	mov.w	r2, #768	; 0x300
 8003a02:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a04:	4b14      	ldr	r3, [pc, #80]	; (8003a58 <MX_SPI1_Init+0x74>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a0a:	4b13      	ldr	r3, [pc, #76]	; (8003a58 <MX_SPI1_Init+0x74>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003a10:	4b11      	ldr	r3, [pc, #68]	; (8003a58 <MX_SPI1_Init+0x74>)
 8003a12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a16:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a18:	4b0f      	ldr	r3, [pc, #60]	; (8003a58 <MX_SPI1_Init+0x74>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a1e:	4b0e      	ldr	r3, [pc, #56]	; (8003a58 <MX_SPI1_Init+0x74>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a24:	4b0c      	ldr	r3, [pc, #48]	; (8003a58 <MX_SPI1_Init+0x74>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a2a:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <MX_SPI1_Init+0x74>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003a30:	4b09      	ldr	r3, [pc, #36]	; (8003a58 <MX_SPI1_Init+0x74>)
 8003a32:	2207      	movs	r2, #7
 8003a34:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003a36:	4b08      	ldr	r3, [pc, #32]	; (8003a58 <MX_SPI1_Init+0x74>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003a3c:	4b06      	ldr	r3, [pc, #24]	; (8003a58 <MX_SPI1_Init+0x74>)
 8003a3e:	2208      	movs	r2, #8
 8003a40:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003a42:	4805      	ldr	r0, [pc, #20]	; (8003a58 <MX_SPI1_Init+0x74>)
 8003a44:	f007 fa80 	bl	800af48 <HAL_SPI_Init>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003a4e:	f7ff ff6b 	bl	8003928 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003a52:	bf00      	nop
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	2000259c 	.word	0x2000259c
 8003a5c:	40013000 	.word	0x40013000

08003a60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b08a      	sub	sp, #40	; 0x28
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a68:	f107 0314 	add.w	r3, r7, #20
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]
 8003a70:	605a      	str	r2, [r3, #4]
 8003a72:	609a      	str	r2, [r3, #8]
 8003a74:	60da      	str	r2, [r3, #12]
 8003a76:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a17      	ldr	r2, [pc, #92]	; (8003adc <HAL_SPI_MspInit+0x7c>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d128      	bne.n	8003ad4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a82:	4b17      	ldr	r3, [pc, #92]	; (8003ae0 <HAL_SPI_MspInit+0x80>)
 8003a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a86:	4a16      	ldr	r2, [pc, #88]	; (8003ae0 <HAL_SPI_MspInit+0x80>)
 8003a88:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a8c:	6613      	str	r3, [r2, #96]	; 0x60
 8003a8e:	4b14      	ldr	r3, [pc, #80]	; (8003ae0 <HAL_SPI_MspInit+0x80>)
 8003a90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a9a:	4b11      	ldr	r3, [pc, #68]	; (8003ae0 <HAL_SPI_MspInit+0x80>)
 8003a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a9e:	4a10      	ldr	r2, [pc, #64]	; (8003ae0 <HAL_SPI_MspInit+0x80>)
 8003aa0:	f043 0301 	orr.w	r3, r3, #1
 8003aa4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003aa6:	4b0e      	ldr	r3, [pc, #56]	; (8003ae0 <HAL_SPI_MspInit+0x80>)
 8003aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	60fb      	str	r3, [r7, #12]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = A1_SPI1_SCK_Pin|A5_SPI1_MISO_Pin|A6_SPI1_MOSI_Pin;
 8003ab2:	23c2      	movs	r3, #194	; 0xc2
 8003ab4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aba:	2300      	movs	r3, #0
 8003abc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ac2:	2305      	movs	r3, #5
 8003ac4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ac6:	f107 0314 	add.w	r3, r7, #20
 8003aca:	4619      	mov	r1, r3
 8003acc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ad0:	f003 fea2 	bl	8007818 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003ad4:	bf00      	nop
 8003ad6:	3728      	adds	r7, #40	; 0x28
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	40013000 	.word	0x40013000
 8003ae0:	40021000 	.word	0x40021000

08003ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aea:	4b0f      	ldr	r3, [pc, #60]	; (8003b28 <HAL_MspInit+0x44>)
 8003aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aee:	4a0e      	ldr	r2, [pc, #56]	; (8003b28 <HAL_MspInit+0x44>)
 8003af0:	f043 0301 	orr.w	r3, r3, #1
 8003af4:	6613      	str	r3, [r2, #96]	; 0x60
 8003af6:	4b0c      	ldr	r3, [pc, #48]	; (8003b28 <HAL_MspInit+0x44>)
 8003af8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	607b      	str	r3, [r7, #4]
 8003b00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b02:	4b09      	ldr	r3, [pc, #36]	; (8003b28 <HAL_MspInit+0x44>)
 8003b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b06:	4a08      	ldr	r2, [pc, #32]	; (8003b28 <HAL_MspInit+0x44>)
 8003b08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b0c:	6593      	str	r3, [r2, #88]	; 0x58
 8003b0e:	4b06      	ldr	r3, [pc, #24]	; (8003b28 <HAL_MspInit+0x44>)
 8003b10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b16:	603b      	str	r3, [r7, #0]
 8003b18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	40021000 	.word	0x40021000

08003b2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b08c      	sub	sp, #48	; 0x30
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003b34:	2300      	movs	r3, #0
 8003b36:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	2019      	movs	r0, #25
 8003b42:	f003 fbad 	bl	80072a0 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003b46:	2019      	movs	r0, #25
 8003b48:	f003 fbc6 	bl	80072d8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003b4c:	4b1e      	ldr	r3, [pc, #120]	; (8003bc8 <HAL_InitTick+0x9c>)
 8003b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b50:	4a1d      	ldr	r2, [pc, #116]	; (8003bc8 <HAL_InitTick+0x9c>)
 8003b52:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b56:	6613      	str	r3, [r2, #96]	; 0x60
 8003b58:	4b1b      	ldr	r3, [pc, #108]	; (8003bc8 <HAL_InitTick+0x9c>)
 8003b5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b60:	60fb      	str	r3, [r7, #12]
 8003b62:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003b64:	f107 0210 	add.w	r2, r7, #16
 8003b68:	f107 0314 	add.w	r3, r7, #20
 8003b6c:	4611      	mov	r1, r2
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f006 fd60 	bl	800a634 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003b74:	f006 fd48 	bl	800a608 <HAL_RCC_GetPCLK2Freq>
 8003b78:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b7c:	4a13      	ldr	r2, [pc, #76]	; (8003bcc <HAL_InitTick+0xa0>)
 8003b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b82:	0c9b      	lsrs	r3, r3, #18
 8003b84:	3b01      	subs	r3, #1
 8003b86:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003b88:	4b11      	ldr	r3, [pc, #68]	; (8003bd0 <HAL_InitTick+0xa4>)
 8003b8a:	4a12      	ldr	r2, [pc, #72]	; (8003bd4 <HAL_InitTick+0xa8>)
 8003b8c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003b8e:	4b10      	ldr	r3, [pc, #64]	; (8003bd0 <HAL_InitTick+0xa4>)
 8003b90:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003b94:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003b96:	4a0e      	ldr	r2, [pc, #56]	; (8003bd0 <HAL_InitTick+0xa4>)
 8003b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b9a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003b9c:	4b0c      	ldr	r3, [pc, #48]	; (8003bd0 <HAL_InitTick+0xa4>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ba2:	4b0b      	ldr	r3, [pc, #44]	; (8003bd0 <HAL_InitTick+0xa4>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003ba8:	4809      	ldr	r0, [pc, #36]	; (8003bd0 <HAL_InitTick+0xa4>)
 8003baa:	f007 fa70 	bl	800b08e <HAL_TIM_Base_Init>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d104      	bne.n	8003bbe <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8003bb4:	4806      	ldr	r0, [pc, #24]	; (8003bd0 <HAL_InitTick+0xa4>)
 8003bb6:	f007 facb 	bl	800b150 <HAL_TIM_Base_Start_IT>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	e000      	b.n	8003bc0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3730      	adds	r7, #48	; 0x30
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	40021000 	.word	0x40021000
 8003bcc:	431bde83 	.word	0x431bde83
 8003bd0:	20002600 	.word	0x20002600
 8003bd4:	40012c00 	.word	0x40012c00

08003bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003bdc:	e7fe      	b.n	8003bdc <NMI_Handler+0x4>

08003bde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bde:	b480      	push	{r7}
 8003be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003be2:	e7fe      	b.n	8003be2 <HardFault_Handler+0x4>

08003be4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003be4:	b480      	push	{r7}
 8003be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003be8:	e7fe      	b.n	8003be8 <MemManage_Handler+0x4>

08003bea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003bea:	b480      	push	{r7}
 8003bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003bee:	e7fe      	b.n	8003bee <BusFault_Handler+0x4>

08003bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003bf4:	e7fe      	b.n	8003bf4 <UsageFault_Handler+0x4>

08003bf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003bfa:	bf00      	nop
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c08:	bf00      	nop
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr

08003c12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c12:	b480      	push	{r7}
 8003c14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c16:	bf00      	nop
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c24:	bf00      	nop
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
	...

08003c30 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003c34:	4802      	ldr	r0, [pc, #8]	; (8003c40 <DMA1_Channel1_IRQHandler+0x10>)
 8003c36:	f003 fd02 	bl	800763e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003c3a:	bf00      	nop
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	200024a4 	.word	0x200024a4

08003c44 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8003c48:	4802      	ldr	r0, [pc, #8]	; (8003c54 <DMA1_Channel7_IRQHandler+0x10>)
 8003c4a:	f003 fcf8 	bl	800763e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8003c4e:	bf00      	nop
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	2000264c 	.word	0x2000264c

08003c58 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003c5c:	4802      	ldr	r0, [pc, #8]	; (8003c68 <ADC1_IRQHandler+0x10>)
 8003c5e:	f002 f9be 	bl	8005fde <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8003c62:	bf00      	nop
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	20002440 	.word	0x20002440

08003c6c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003c70:	4802      	ldr	r0, [pc, #8]	; (8003c7c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8003c72:	f007 fc3f 	bl	800b4f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003c76:	bf00      	nop
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	20002600 	.word	0x20002600

08003c80 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003c84:	4802      	ldr	r0, [pc, #8]	; (8003c90 <TIM2_IRQHandler+0x10>)
 8003c86:	f007 fc35 	bl	800b4f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003c8a:	bf00      	nop
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	20002694 	.word	0x20002694

08003c94 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003c98:	4802      	ldr	r0, [pc, #8]	; (8003ca4 <I2C1_EV_IRQHandler+0x10>)
 8003c9a:	f004 fb31 	bl	8008300 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003c9e:	bf00      	nop
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	2000252c 	.word	0x2000252c

08003ca8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003cac:	4802      	ldr	r0, [pc, #8]	; (8003cb8 <I2C1_ER_IRQHandler+0x10>)
 8003cae:	f004 fb41 	bl	8008334 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003cb2:	bf00      	nop
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	2000252c 	.word	0x2000252c

08003cbc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003cc0:	4802      	ldr	r0, [pc, #8]	; (8003ccc <USART1_IRQHandler+0x10>)
 8003cc2:	f008 fadb 	bl	800c27c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003cc6:	bf00      	nop
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	200026e0 	.word	0x200026e0

08003cd0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	af00      	add	r7, sp, #0
	return 1;
 8003cd4:	2301      	movs	r3, #1
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <_kill>:

int _kill(int pid, int sig)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003cea:	f009 fb11 	bl	800d310 <__errno>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2216      	movs	r2, #22
 8003cf2:	601a      	str	r2, [r3, #0]
	return -1;
 8003cf4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <_exit>:

void _exit (int status)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003d08:	f04f 31ff 	mov.w	r1, #4294967295
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f7ff ffe7 	bl	8003ce0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003d12:	e7fe      	b.n	8003d12 <_exit+0x12>

08003d14 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b086      	sub	sp, #24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d20:	2300      	movs	r3, #0
 8003d22:	617b      	str	r3, [r7, #20]
 8003d24:	e00a      	b.n	8003d3c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003d26:	f3af 8000 	nop.w
 8003d2a:	4601      	mov	r1, r0
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	1c5a      	adds	r2, r3, #1
 8003d30:	60ba      	str	r2, [r7, #8]
 8003d32:	b2ca      	uxtb	r2, r1
 8003d34:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	617b      	str	r3, [r7, #20]
 8003d3c:	697a      	ldr	r2, [r7, #20]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	dbf0      	blt.n	8003d26 <_read+0x12>
	}

return len;
 8003d44:	687b      	ldr	r3, [r7, #4]
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3718      	adds	r7, #24
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b086      	sub	sp, #24
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	60f8      	str	r0, [r7, #12]
 8003d56:	60b9      	str	r1, [r7, #8]
 8003d58:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	617b      	str	r3, [r7, #20]
 8003d5e:	e009      	b.n	8003d74 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	1c5a      	adds	r2, r3, #1
 8003d64:	60ba      	str	r2, [r7, #8]
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	3301      	adds	r3, #1
 8003d72:	617b      	str	r3, [r7, #20]
 8003d74:	697a      	ldr	r2, [r7, #20]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	dbf1      	blt.n	8003d60 <_write+0x12>
	}
	return len;
 8003d7c:	687b      	ldr	r3, [r7, #4]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <_close>:

int _close(int file)
{
 8003d86:	b480      	push	{r7}
 8003d88:	b083      	sub	sp, #12
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
	return -1;
 8003d8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	370c      	adds	r7, #12
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr

08003d9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d9e:	b480      	push	{r7}
 8003da0:	b083      	sub	sp, #12
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
 8003da6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003dae:	605a      	str	r2, [r3, #4]
	return 0;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr

08003dbe <_isatty>:

int _isatty(int file)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b083      	sub	sp, #12
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
	return 1;
 8003dc6:	2301      	movs	r3, #1
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	370c      	adds	r7, #12
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr

08003dd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b085      	sub	sp, #20
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
	return 0;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3714      	adds	r7, #20
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
	...

08003df0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b086      	sub	sp, #24
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003df8:	4a14      	ldr	r2, [pc, #80]	; (8003e4c <_sbrk+0x5c>)
 8003dfa:	4b15      	ldr	r3, [pc, #84]	; (8003e50 <_sbrk+0x60>)
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e04:	4b13      	ldr	r3, [pc, #76]	; (8003e54 <_sbrk+0x64>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d102      	bne.n	8003e12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e0c:	4b11      	ldr	r3, [pc, #68]	; (8003e54 <_sbrk+0x64>)
 8003e0e:	4a12      	ldr	r2, [pc, #72]	; (8003e58 <_sbrk+0x68>)
 8003e10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e12:	4b10      	ldr	r3, [pc, #64]	; (8003e54 <_sbrk+0x64>)
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4413      	add	r3, r2
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d207      	bcs.n	8003e30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e20:	f009 fa76 	bl	800d310 <__errno>
 8003e24:	4603      	mov	r3, r0
 8003e26:	220c      	movs	r2, #12
 8003e28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e2e:	e009      	b.n	8003e44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e30:	4b08      	ldr	r3, [pc, #32]	; (8003e54 <_sbrk+0x64>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e36:	4b07      	ldr	r3, [pc, #28]	; (8003e54 <_sbrk+0x64>)
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	4a05      	ldr	r2, [pc, #20]	; (8003e54 <_sbrk+0x64>)
 8003e40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e42:	68fb      	ldr	r3, [r7, #12]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3718      	adds	r7, #24
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	2000c000 	.word	0x2000c000
 8003e50:	00000400 	.word	0x00000400
 8003e54:	20000294 	.word	0x20000294
 8003e58:	20002800 	.word	0x20002800

08003e5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003e60:	4b15      	ldr	r3, [pc, #84]	; (8003eb8 <SystemInit+0x5c>)
 8003e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e66:	4a14      	ldr	r2, [pc, #80]	; (8003eb8 <SystemInit+0x5c>)
 8003e68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003e70:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <SystemInit+0x60>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a11      	ldr	r2, [pc, #68]	; (8003ebc <SystemInit+0x60>)
 8003e76:	f043 0301 	orr.w	r3, r3, #1
 8003e7a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003e7c:	4b0f      	ldr	r3, [pc, #60]	; (8003ebc <SystemInit+0x60>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003e82:	4b0e      	ldr	r3, [pc, #56]	; (8003ebc <SystemInit+0x60>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a0d      	ldr	r2, [pc, #52]	; (8003ebc <SystemInit+0x60>)
 8003e88:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003e8c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003e90:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8003e92:	4b0a      	ldr	r3, [pc, #40]	; (8003ebc <SystemInit+0x60>)
 8003e94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e98:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003e9a:	4b08      	ldr	r3, [pc, #32]	; (8003ebc <SystemInit+0x60>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a07      	ldr	r2, [pc, #28]	; (8003ebc <SystemInit+0x60>)
 8003ea0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ea4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003ea6:	4b05      	ldr	r3, [pc, #20]	; (8003ebc <SystemInit+0x60>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	619a      	str	r2, [r3, #24]
}
 8003eac:	bf00      	nop
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	e000ed00 	.word	0xe000ed00
 8003ebc:	40021000 	.word	0x40021000

08003ec0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim2_ch2_ch4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ec6:	f107 0314 	add.w	r3, r7, #20
 8003eca:	2200      	movs	r2, #0
 8003ecc:	601a      	str	r2, [r3, #0]
 8003ece:	605a      	str	r2, [r3, #4]
 8003ed0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003ed2:	1d3b      	adds	r3, r7, #4
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	605a      	str	r2, [r3, #4]
 8003eda:	609a      	str	r2, [r3, #8]
 8003edc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003ede:	4b26      	ldr	r3, [pc, #152]	; (8003f78 <MX_TIM2_Init+0xb8>)
 8003ee0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ee4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003ee6:	4b24      	ldr	r3, [pc, #144]	; (8003f78 <MX_TIM2_Init+0xb8>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eec:	4b22      	ldr	r3, [pc, #136]	; (8003f78 <MX_TIM2_Init+0xb8>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 59999999;
 8003ef2:	4b21      	ldr	r3, [pc, #132]	; (8003f78 <MX_TIM2_Init+0xb8>)
 8003ef4:	4a21      	ldr	r2, [pc, #132]	; (8003f7c <MX_TIM2_Init+0xbc>)
 8003ef6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ef8:	4b1f      	ldr	r3, [pc, #124]	; (8003f78 <MX_TIM2_Init+0xb8>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003efe:	4b1e      	ldr	r3, [pc, #120]	; (8003f78 <MX_TIM2_Init+0xb8>)
 8003f00:	2280      	movs	r2, #128	; 0x80
 8003f02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003f04:	481c      	ldr	r0, [pc, #112]	; (8003f78 <MX_TIM2_Init+0xb8>)
 8003f06:	f007 f977 	bl	800b1f8 <HAL_TIM_IC_Init>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d001      	beq.n	8003f14 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003f10:	f7ff fd0a 	bl	8003928 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f14:	2300      	movs	r3, #0
 8003f16:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003f1c:	f107 0314 	add.w	r3, r7, #20
 8003f20:	4619      	mov	r1, r3
 8003f22:	4815      	ldr	r0, [pc, #84]	; (8003f78 <MX_TIM2_Init+0xb8>)
 8003f24:	f007 fe92 	bl	800bc4c <HAL_TIMEx_MasterConfigSynchronization>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d001      	beq.n	8003f32 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003f2e:	f7ff fcfb 	bl	8003928 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003f32:	2300      	movs	r3, #0
 8003f34:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003f36:	2301      	movs	r3, #1
 8003f38:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003f42:	1d3b      	adds	r3, r7, #4
 8003f44:	2204      	movs	r2, #4
 8003f46:	4619      	mov	r1, r3
 8003f48:	480b      	ldr	r0, [pc, #44]	; (8003f78 <MX_TIM2_Init+0xb8>)
 8003f4a:	f007 fbf2 	bl	800b732 <HAL_TIM_IC_ConfigChannel>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8003f54:	f7ff fce8 	bl	8003928 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003f58:	1d3b      	adds	r3, r7, #4
 8003f5a:	220c      	movs	r2, #12
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4806      	ldr	r0, [pc, #24]	; (8003f78 <MX_TIM2_Init+0xb8>)
 8003f60:	f007 fbe7 	bl	800b732 <HAL_TIM_IC_ConfigChannel>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8003f6a:	f7ff fcdd 	bl	8003928 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003f6e:	bf00      	nop
 8003f70:	3720      	adds	r7, #32
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	20002694 	.word	0x20002694
 8003f7c:	039386ff 	.word	0x039386ff

08003f80 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b08a      	sub	sp, #40	; 0x28
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f88:	f107 0314 	add.w	r3, r7, #20
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	605a      	str	r2, [r3, #4]
 8003f92:	609a      	str	r2, [r3, #8]
 8003f94:	60da      	str	r2, [r3, #12]
 8003f96:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fa0:	d17d      	bne.n	800409e <HAL_TIM_IC_MspInit+0x11e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003fa2:	4b41      	ldr	r3, [pc, #260]	; (80040a8 <HAL_TIM_IC_MspInit+0x128>)
 8003fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fa6:	4a40      	ldr	r2, [pc, #256]	; (80040a8 <HAL_TIM_IC_MspInit+0x128>)
 8003fa8:	f043 0301 	orr.w	r3, r3, #1
 8003fac:	6593      	str	r3, [r2, #88]	; 0x58
 8003fae:	4b3e      	ldr	r3, [pc, #248]	; (80040a8 <HAL_TIM_IC_MspInit+0x128>)
 8003fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	613b      	str	r3, [r7, #16]
 8003fb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fba:	4b3b      	ldr	r3, [pc, #236]	; (80040a8 <HAL_TIM_IC_MspInit+0x128>)
 8003fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fbe:	4a3a      	ldr	r2, [pc, #232]	; (80040a8 <HAL_TIM_IC_MspInit+0x128>)
 8003fc0:	f043 0301 	orr.w	r3, r3, #1
 8003fc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fc6:	4b38      	ldr	r3, [pc, #224]	; (80040a8 <HAL_TIM_IC_MspInit+0x128>)
 8003fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	60fb      	str	r3, [r7, #12]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fd2:	4b35      	ldr	r3, [pc, #212]	; (80040a8 <HAL_TIM_IC_MspInit+0x128>)
 8003fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fd6:	4a34      	ldr	r2, [pc, #208]	; (80040a8 <HAL_TIM_IC_MspInit+0x128>)
 8003fd8:	f043 0302 	orr.w	r3, r3, #2
 8003fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fde:	4b32      	ldr	r3, [pc, #200]	; (80040a8 <HAL_TIM_IC_MspInit+0x128>)
 8003fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	60bb      	str	r3, [r7, #8]
 8003fe8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = A2_DCF77_CAR_TIM2_CH4_Pin;
 8003fea:	2308      	movs	r3, #8
 8003fec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fee:	2302      	movs	r3, #2
 8003ff0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(A2_DCF77_CAR_TIM2_CH4_GPIO_Port, &GPIO_InitStruct);
 8003ffe:	f107 0314 	add.w	r3, r7, #20
 8004002:	4619      	mov	r1, r3
 8004004:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004008:	f003 fc06 	bl	8007818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = D13_GPS_PPS_TIM2_CH2_Pin;
 800400c:	2308      	movs	r3, #8
 800400e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004010:	2302      	movs	r3, #2
 8004012:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004014:	2300      	movs	r3, #0
 8004016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004018:	2300      	movs	r3, #0
 800401a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800401c:	2301      	movs	r3, #1
 800401e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(D13_GPS_PPS_TIM2_CH2_GPIO_Port, &GPIO_InitStruct);
 8004020:	f107 0314 	add.w	r3, r7, #20
 8004024:	4619      	mov	r1, r3
 8004026:	4821      	ldr	r0, [pc, #132]	; (80040ac <HAL_TIM_IC_MspInit+0x12c>)
 8004028:	f003 fbf6 	bl	8007818 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH2_CH4 Init */
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 800402c:	4b20      	ldr	r3, [pc, #128]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 800402e:	4a21      	ldr	r2, [pc, #132]	; (80040b4 <HAL_TIM_IC_MspInit+0x134>)
 8004030:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8004032:	4b1f      	ldr	r3, [pc, #124]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 8004034:	2204      	movs	r2, #4
 8004036:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004038:	4b1d      	ldr	r3, [pc, #116]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 800403a:	2200      	movs	r2, #0
 800403c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800403e:	4b1c      	ldr	r3, [pc, #112]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 8004040:	2200      	movs	r2, #0
 8004042:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8004044:	4b1a      	ldr	r3, [pc, #104]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 8004046:	2280      	movs	r2, #128	; 0x80
 8004048:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800404a:	4b19      	ldr	r3, [pc, #100]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 800404c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004050:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004052:	4b17      	ldr	r3, [pc, #92]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 8004054:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004058:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 800405a:	4b15      	ldr	r3, [pc, #84]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 800405c:	2220      	movs	r2, #32
 800405e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8004060:	4b13      	ldr	r3, [pc, #76]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 8004062:	2200      	movs	r2, #0
 8004064:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8004066:	4812      	ldr	r0, [pc, #72]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 8004068:	f003 f952 	bl	8007310 <HAL_DMA_Init>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <HAL_TIM_IC_MspInit+0xf6>
    {
      Error_Handler();
 8004072:	f7ff fc59 	bl	8003928 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a0d      	ldr	r2, [pc, #52]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 800407a:	629a      	str	r2, [r3, #40]	; 0x28
 800407c:	4a0c      	ldr	r2, [pc, #48]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(tim_icHandle,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a0a      	ldr	r2, [pc, #40]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 8004086:	631a      	str	r2, [r3, #48]	; 0x30
 8004088:	4a09      	ldr	r2, [pc, #36]	; (80040b0 <HAL_TIM_IC_MspInit+0x130>)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800408e:	2200      	movs	r2, #0
 8004090:	2100      	movs	r1, #0
 8004092:	201c      	movs	r0, #28
 8004094:	f003 f904 	bl	80072a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004098:	201c      	movs	r0, #28
 800409a:	f003 f91d 	bl	80072d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800409e:	bf00      	nop
 80040a0:	3728      	adds	r7, #40	; 0x28
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40021000 	.word	0x40021000
 80040ac:	48000400 	.word	0x48000400
 80040b0:	2000264c 	.word	0x2000264c
 80040b4:	40020080 	.word	0x40020080

080040b8 <HAL_TIM_IC_CaptureCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b084      	sub	sp, #16
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	7f1b      	ldrb	r3, [r3, #28]
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d14d      	bne.n	8004164 <HAL_TIM_IC_CaptureCallback+0xac>
		/* GPS 1PPS (1 kHz) pulse entered */
		uint32_t tim2_ch2_ts_now = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80040c8:	2104      	movs	r1, #4
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f007 fbc6 	bl	800b85c <HAL_TIM_ReadCapturedValue>
 80040d0:	60b8      	str	r0, [r7, #8]
		if (tim2_ch2_ts_now < 60000UL) {
#else
		/* 1 PPS mode */
		{
#endif
			int32_t diff = tim2_ch2_ts_now - tim2Ch2_ts[tim2Ch2_idx];
 80040d2:	4b26      	ldr	r3, [pc, #152]	; (800416c <HAL_TIM_IC_CaptureCallback+0xb4>)
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	461a      	mov	r2, r3
 80040d8:	4b25      	ldr	r3, [pc, #148]	; (8004170 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80040da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040de:	68ba      	ldr	r2, [r7, #8]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	60fb      	str	r3, [r7, #12]

			++timTicksEvt;
 80040e4:	4b23      	ldr	r3, [pc, #140]	; (8004174 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	3301      	adds	r3, #1
 80040ea:	4a22      	ldr	r2, [pc, #136]	; (8004174 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80040ec:	6013      	str	r3, [r2, #0]

			/* Clamp below +/-5 ppm */
			if ((-3000 < diff) && (diff < +3000)) {
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	4a21      	ldr	r2, [pc, #132]	; (8004178 <HAL_TIM_IC_CaptureCallback+0xc0>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	db0f      	blt.n	8004116 <HAL_TIM_IC_CaptureCallback+0x5e>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80040fc:	4293      	cmp	r3, r2
 80040fe:	dc0a      	bgt.n	8004116 <HAL_TIM_IC_CaptureCallback+0x5e>
				/* Store accumulated difference */
				if (timTicksEvt > 12) {
 8004100:	4b1c      	ldr	r3, [pc, #112]	; (8004174 <HAL_TIM_IC_CaptureCallback+0xbc>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2b0c      	cmp	r3, #12
 8004106:	d908      	bls.n	800411a <HAL_TIM_IC_CaptureCallback+0x62>
					timTicksDiff += diff;
 8004108:	4b1c      	ldr	r3, [pc, #112]	; (800417c <HAL_TIM_IC_CaptureCallback+0xc4>)
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	4413      	add	r3, r2
 8004110:	4a1a      	ldr	r2, [pc, #104]	; (800417c <HAL_TIM_IC_CaptureCallback+0xc4>)
 8004112:	6013      	str	r3, [r2, #0]
				if (timTicksEvt > 12) {
 8004114:	e001      	b.n	800411a <HAL_TIM_IC_CaptureCallback+0x62>
				}
			} else {
				diff = 0;
 8004116:	2300      	movs	r3, #0
 8004118:	60fb      	str	r3, [r7, #12]
			}

			/* Calculate PPMs */
			tim2Ch2_ppm = diff / 600.0f;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	ee07 3a90 	vmov	s15, r3
 8004120:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004124:	eddf 6a16 	vldr	s13, [pc, #88]	; 8004180 <HAL_TIM_IC_CaptureCallback+0xc8>
 8004128:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800412c:	4b15      	ldr	r3, [pc, #84]	; (8004184 <HAL_TIM_IC_CaptureCallback+0xcc>)
 800412e:	edc3 7a00 	vstr	s15, [r3]

			/* Write back TimeStamp to 10 sec circle-buffer */
			tim2Ch2_ts[tim2Ch2_idx++] = tim2_ch2_ts_now;
 8004132:	4b0e      	ldr	r3, [pc, #56]	; (800416c <HAL_TIM_IC_CaptureCallback+0xb4>)
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	1c5a      	adds	r2, r3, #1
 8004138:	b2d1      	uxtb	r1, r2
 800413a:	4a0c      	ldr	r2, [pc, #48]	; (800416c <HAL_TIM_IC_CaptureCallback+0xb4>)
 800413c:	7011      	strb	r1, [r2, #0]
 800413e:	4619      	mov	r1, r3
 8004140:	4a0b      	ldr	r2, [pc, #44]	; (8004170 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			tim2Ch2_idx %= 10;
 8004148:	4b08      	ldr	r3, [pc, #32]	; (800416c <HAL_TIM_IC_CaptureCallback+0xb4>)
 800414a:	781a      	ldrb	r2, [r3, #0]
 800414c:	4b0e      	ldr	r3, [pc, #56]	; (8004188 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800414e:	fba3 1302 	umull	r1, r3, r3, r2
 8004152:	08d9      	lsrs	r1, r3, #3
 8004154:	460b      	mov	r3, r1
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	440b      	add	r3, r1
 800415a:	005b      	lsls	r3, r3, #1
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	b2da      	uxtb	r2, r3
 8004160:	4b02      	ldr	r3, [pc, #8]	; (800416c <HAL_TIM_IC_CaptureCallback+0xb4>)
 8004162:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8004164:	bf00      	nop
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	20000298 	.word	0x20000298
 8004170:	2000029c 	.word	0x2000029c
 8004174:	200002c4 	.word	0x200002c4
 8004178:	fffff449 	.word	0xfffff449
 800417c:	200002c8 	.word	0x200002c8
 8004180:	44160000 	.word	0x44160000
 8004184:	200002cc 	.word	0x200002cc
 8004188:	cccccccd 	.word	0xcccccccd

0800418c <tim_start>:


void tim_start(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0
	if(HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2) != HAL_OK) {
 8004190:	2104      	movs	r1, #4
 8004192:	4805      	ldr	r0, [pc, #20]	; (80041a8 <tim_start+0x1c>)
 8004194:	f007 f888 	bl	800b2a8 <HAL_TIM_IC_Start_IT>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <tim_start+0x16>
		/* Starting Error */
		Error_Handler();
 800419e:	f7ff fbc3 	bl	8003928 <Error_Handler>
	}
}
 80041a2:	bf00      	nop
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	20002694 	.word	0x20002694

080041ac <HAL_UART_TxCpltCallback>:
  * @brief  Tx Transfer completed callback
  * @param  UartHandle: UART handle.
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
  gUart1TxReady = SET;
 80041b4:	4b04      	ldr	r3, [pc, #16]	; (80041c8 <HAL_UART_TxCpltCallback+0x1c>)
 80041b6:	2201      	movs	r2, #1
 80041b8:	701a      	strb	r2, [r3, #0]
}
 80041ba:	bf00      	nop
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	200002d4 	.word	0x200002d4

080041cc <HAL_UART_RxCpltCallback>:
  * @note   This example shows a simple way to report end of DMA Rx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b083      	sub	sp, #12
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
  gUart1RxCnt 	= UartHandle->RxXferSize - UartHandle->RxXferCount;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	b29a      	uxth	r2, r3
 80041e6:	4b05      	ldr	r3, [pc, #20]	; (80041fc <HAL_UART_RxCpltCallback+0x30>)
 80041e8:	801a      	strh	r2, [r3, #0]
  gUart1RxReady = SET;
 80041ea:	4b05      	ldr	r3, [pc, #20]	; (8004200 <HAL_UART_RxCpltCallback+0x34>)
 80041ec:	2201      	movs	r2, #1
 80041ee:	701a      	strb	r2, [r3, #0]
}
 80041f0:	bf00      	nop
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr
 80041fc:	200002d6 	.word	0x200002d6
 8004200:	200002d5 	.word	0x200002d5

08004204 <HAL_UART_ErrorCallback>:
  * @brief  UART error callbacks
  * @param  UartHandle: UART handle
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
	 *	#define  HAL_UART_ERROR_FE               (0x00000004U)    !< Frame error
	 *	#define  HAL_UART_ERROR_ORE              (0x00000008U)    !< Overrun error
	 *	#define  HAL_UART_ERROR_DMA              (0x00000010U)    !< DMA transfer error
	 *	#define  HAL_UART_ERROR_RTO              (0x00000020U)    !< Receiver Timeout error
	 */
	__IO uint32_t err = UartHandle->ErrorCode;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004212:	60fb      	str	r3, [r7, #12]

	if (UartHandle == &huart1) {
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a2b      	ldr	r2, [pc, #172]	; (80042c4 <HAL_UART_ErrorCallback+0xc0>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d148      	bne.n	80042ae <HAL_UART_ErrorCallback+0xaa>
		if (err & HAL_UART_ERROR_RTO) {
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f003 0320 	and.w	r3, r3, #32
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00e      	beq.n	8004244 <HAL_UART_ErrorCallback+0x40>
			/* Stop transfer */
			gUart1RxCnt		= UartHandle->RxXferSize - UartHandle->RxXferCount;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004232:	b29b      	uxth	r3, r3
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	b29a      	uxth	r2, r3
 8004238:	4b23      	ldr	r3, [pc, #140]	; (80042c8 <HAL_UART_ErrorCallback+0xc4>)
 800423a:	801a      	strh	r2, [r3, #0]
			gUart1RxReady 	= SET;
 800423c:	4b23      	ldr	r3, [pc, #140]	; (80042cc <HAL_UART_ErrorCallback+0xc8>)
 800423e:	2201      	movs	r2, #1
 8004240:	701a      	strb	r2, [r3, #0]
		}
	}
	else if (UartHandle == &huart2) {
		Error_Handler();
	}
}
 8004242:	e03a      	b.n	80042ba <HAL_UART_ErrorCallback+0xb6>
				err & HAL_UART_ERROR_PE ||
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f003 0301 	and.w	r3, r3, #1
		else if (
 800424a:	2b00      	cmp	r3, #0
 800424c:	d109      	bne.n	8004262 <HAL_UART_ErrorCallback+0x5e>
				err & HAL_UART_ERROR_NE ||
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f003 0302 	and.w	r3, r3, #2
				err & HAL_UART_ERROR_PE ||
 8004254:	2b00      	cmp	r3, #0
 8004256:	d104      	bne.n	8004262 <HAL_UART_ErrorCallback+0x5e>
				err & HAL_UART_ERROR_FE) {
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f003 0304 	and.w	r3, r3, #4
				err & HAL_UART_ERROR_NE ||
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00e      	beq.n	8004280 <HAL_UART_ErrorCallback+0x7c>
			gUart1RxCnt		= UartHandle->RxXferSize - UartHandle->RxXferCount;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800426e:	b29b      	uxth	r3, r3
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	b29a      	uxth	r2, r3
 8004274:	4b14      	ldr	r3, [pc, #80]	; (80042c8 <HAL_UART_ErrorCallback+0xc4>)
 8004276:	801a      	strh	r2, [r3, #0]
			gUart1RxReady 	= SET;
 8004278:	4b14      	ldr	r3, [pc, #80]	; (80042cc <HAL_UART_ErrorCallback+0xc8>)
 800427a:	2201      	movs	r2, #1
 800427c:	701a      	strb	r2, [r3, #0]
}
 800427e:	e01c      	b.n	80042ba <HAL_UART_ErrorCallback+0xb6>
		else if (err & HAL_UART_ERROR_ORE) {
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f003 0308 	and.w	r3, r3, #8
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00e      	beq.n	80042a8 <HAL_UART_ErrorCallback+0xa4>
			gUart1RxCnt		= UartHandle->RxXferSize - UartHandle->RxXferCount;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004296:	b29b      	uxth	r3, r3
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	b29a      	uxth	r2, r3
 800429c:	4b0a      	ldr	r3, [pc, #40]	; (80042c8 <HAL_UART_ErrorCallback+0xc4>)
 800429e:	801a      	strh	r2, [r3, #0]
			gUart1RxReady 	= SET;
 80042a0:	4b0a      	ldr	r3, [pc, #40]	; (80042cc <HAL_UART_ErrorCallback+0xc8>)
 80042a2:	2201      	movs	r2, #1
 80042a4:	701a      	strb	r2, [r3, #0]
}
 80042a6:	e008      	b.n	80042ba <HAL_UART_ErrorCallback+0xb6>
			Error_Handler();
 80042a8:	f7ff fb3e 	bl	8003928 <Error_Handler>
}
 80042ac:	e005      	b.n	80042ba <HAL_UART_ErrorCallback+0xb6>
	else if (UartHandle == &huart2) {
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a07      	ldr	r2, [pc, #28]	; (80042d0 <HAL_UART_ErrorCallback+0xcc>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d101      	bne.n	80042ba <HAL_UART_ErrorCallback+0xb6>
		Error_Handler();
 80042b6:	f7ff fb37 	bl	8003928 <Error_Handler>
}
 80042ba:	bf00      	nop
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	200026e0 	.word	0x200026e0
 80042c8:	200002d6 	.word	0x200002d6
 80042cc:	200002d5 	.word	0x200002d5
 80042d0:	20002764 	.word	0x20002764

080042d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80042d8:	4b14      	ldr	r3, [pc, #80]	; (800432c <MX_USART1_UART_Init+0x58>)
 80042da:	4a15      	ldr	r2, [pc, #84]	; (8004330 <MX_USART1_UART_Init+0x5c>)
 80042dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80042de:	4b13      	ldr	r3, [pc, #76]	; (800432c <MX_USART1_UART_Init+0x58>)
 80042e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80042e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80042e6:	4b11      	ldr	r3, [pc, #68]	; (800432c <MX_USART1_UART_Init+0x58>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80042ec:	4b0f      	ldr	r3, [pc, #60]	; (800432c <MX_USART1_UART_Init+0x58>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80042f2:	4b0e      	ldr	r3, [pc, #56]	; (800432c <MX_USART1_UART_Init+0x58>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80042f8:	4b0c      	ldr	r3, [pc, #48]	; (800432c <MX_USART1_UART_Init+0x58>)
 80042fa:	220c      	movs	r2, #12
 80042fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042fe:	4b0b      	ldr	r3, [pc, #44]	; (800432c <MX_USART1_UART_Init+0x58>)
 8004300:	2200      	movs	r2, #0
 8004302:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004304:	4b09      	ldr	r3, [pc, #36]	; (800432c <MX_USART1_UART_Init+0x58>)
 8004306:	2200      	movs	r2, #0
 8004308:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800430a:	4b08      	ldr	r3, [pc, #32]	; (800432c <MX_USART1_UART_Init+0x58>)
 800430c:	2200      	movs	r2, #0
 800430e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004310:	4b06      	ldr	r3, [pc, #24]	; (800432c <MX_USART1_UART_Init+0x58>)
 8004312:	2200      	movs	r2, #0
 8004314:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004316:	4805      	ldr	r0, [pc, #20]	; (800432c <MX_USART1_UART_Init+0x58>)
 8004318:	f007 fd1c 	bl	800bd54 <HAL_UART_Init>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004322:	f7ff fb01 	bl	8003928 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004326:	bf00      	nop
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	200026e0 	.word	0x200026e0
 8004330:	40013800 	.word	0x40013800

08004334 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004338:	4b14      	ldr	r3, [pc, #80]	; (800438c <MX_USART2_UART_Init+0x58>)
 800433a:	4a15      	ldr	r2, [pc, #84]	; (8004390 <MX_USART2_UART_Init+0x5c>)
 800433c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800433e:	4b13      	ldr	r3, [pc, #76]	; (800438c <MX_USART2_UART_Init+0x58>)
 8004340:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004344:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004346:	4b11      	ldr	r3, [pc, #68]	; (800438c <MX_USART2_UART_Init+0x58>)
 8004348:	2200      	movs	r2, #0
 800434a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800434c:	4b0f      	ldr	r3, [pc, #60]	; (800438c <MX_USART2_UART_Init+0x58>)
 800434e:	2200      	movs	r2, #0
 8004350:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004352:	4b0e      	ldr	r3, [pc, #56]	; (800438c <MX_USART2_UART_Init+0x58>)
 8004354:	2200      	movs	r2, #0
 8004356:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004358:	4b0c      	ldr	r3, [pc, #48]	; (800438c <MX_USART2_UART_Init+0x58>)
 800435a:	220c      	movs	r2, #12
 800435c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800435e:	4b0b      	ldr	r3, [pc, #44]	; (800438c <MX_USART2_UART_Init+0x58>)
 8004360:	2200      	movs	r2, #0
 8004362:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004364:	4b09      	ldr	r3, [pc, #36]	; (800438c <MX_USART2_UART_Init+0x58>)
 8004366:	2200      	movs	r2, #0
 8004368:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800436a:	4b08      	ldr	r3, [pc, #32]	; (800438c <MX_USART2_UART_Init+0x58>)
 800436c:	2200      	movs	r2, #0
 800436e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004370:	4b06      	ldr	r3, [pc, #24]	; (800438c <MX_USART2_UART_Init+0x58>)
 8004372:	2200      	movs	r2, #0
 8004374:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004376:	4805      	ldr	r0, [pc, #20]	; (800438c <MX_USART2_UART_Init+0x58>)
 8004378:	f007 fcec 	bl	800bd54 <HAL_UART_Init>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004382:	f7ff fad1 	bl	8003928 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004386:	bf00      	nop
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	20002764 	.word	0x20002764
 8004390:	40004400 	.word	0x40004400

08004394 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b0a0      	sub	sp, #128	; 0x80
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800439c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80043a0:	2200      	movs	r2, #0
 80043a2:	601a      	str	r2, [r3, #0]
 80043a4:	605a      	str	r2, [r3, #4]
 80043a6:	609a      	str	r2, [r3, #8]
 80043a8:	60da      	str	r2, [r3, #12]
 80043aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80043ac:	f107 0318 	add.w	r3, r7, #24
 80043b0:	2254      	movs	r2, #84	; 0x54
 80043b2:	2100      	movs	r1, #0
 80043b4:	4618      	mov	r0, r3
 80043b6:	f008 ffe3 	bl	800d380 <memset>
  if(uartHandle->Instance==USART1)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a54      	ldr	r2, [pc, #336]	; (8004510 <HAL_UART_MspInit+0x17c>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d152      	bne.n	800446a <HAL_UART_MspInit+0xd6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80043c4:	2301      	movs	r3, #1
 80043c6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 80043c8:	2302      	movs	r3, #2
 80043ca:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043cc:	f107 0318 	add.w	r3, r7, #24
 80043d0:	4618      	mov	r0, r3
 80043d2:	f006 f9c1 	bl	800a758 <HAL_RCCEx_PeriphCLKConfig>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d001      	beq.n	80043e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80043dc:	f7ff faa4 	bl	8003928 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80043e0:	4b4c      	ldr	r3, [pc, #304]	; (8004514 <HAL_UART_MspInit+0x180>)
 80043e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043e4:	4a4b      	ldr	r2, [pc, #300]	; (8004514 <HAL_UART_MspInit+0x180>)
 80043e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043ea:	6613      	str	r3, [r2, #96]	; 0x60
 80043ec:	4b49      	ldr	r3, [pc, #292]	; (8004514 <HAL_UART_MspInit+0x180>)
 80043ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043f4:	617b      	str	r3, [r7, #20]
 80043f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043f8:	4b46      	ldr	r3, [pc, #280]	; (8004514 <HAL_UART_MspInit+0x180>)
 80043fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043fc:	4a45      	ldr	r2, [pc, #276]	; (8004514 <HAL_UART_MspInit+0x180>)
 80043fe:	f043 0301 	orr.w	r3, r3, #1
 8004402:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004404:	4b43      	ldr	r3, [pc, #268]	; (8004514 <HAL_UART_MspInit+0x180>)
 8004406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004408:	f003 0301 	and.w	r3, r3, #1
 800440c:	613b      	str	r3, [r7, #16]
 800440e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = D1_UBLOX_USART1_TX_Pin;
 8004410:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004414:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004416:	2302      	movs	r3, #2
 8004418:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800441a:	2300      	movs	r3, #0
 800441c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800441e:	2300      	movs	r3, #0
 8004420:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004422:	2307      	movs	r3, #7
 8004424:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(D1_UBLOX_USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8004426:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800442a:	4619      	mov	r1, r3
 800442c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004430:	f003 f9f2 	bl	8007818 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = D0_UBLOX_USART1_RX_Pin;
 8004434:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004438:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800443a:	2302      	movs	r3, #2
 800443c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800443e:	2301      	movs	r3, #1
 8004440:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004442:	2300      	movs	r3, #0
 8004444:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004446:	2307      	movs	r3, #7
 8004448:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(D0_UBLOX_USART1_RX_GPIO_Port, &GPIO_InitStruct);
 800444a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800444e:	4619      	mov	r1, r3
 8004450:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004454:	f003 f9e0 	bl	8007818 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004458:	2200      	movs	r2, #0
 800445a:	2100      	movs	r1, #0
 800445c:	2025      	movs	r0, #37	; 0x25
 800445e:	f002 ff1f 	bl	80072a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004462:	2025      	movs	r0, #37	; 0x25
 8004464:	f002 ff38 	bl	80072d8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004468:	e04d      	b.n	8004506 <HAL_UART_MspInit+0x172>
  else if(uartHandle->Instance==USART2)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a2a      	ldr	r2, [pc, #168]	; (8004518 <HAL_UART_MspInit+0x184>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d148      	bne.n	8004506 <HAL_UART_MspInit+0x172>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004474:	2302      	movs	r3, #2
 8004476:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 8004478:	2308      	movs	r3, #8
 800447a:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800447c:	f107 0318 	add.w	r3, r7, #24
 8004480:	4618      	mov	r0, r3
 8004482:	f006 f969 	bl	800a758 <HAL_RCCEx_PeriphCLKConfig>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d001      	beq.n	8004490 <HAL_UART_MspInit+0xfc>
      Error_Handler();
 800448c:	f7ff fa4c 	bl	8003928 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004490:	4b20      	ldr	r3, [pc, #128]	; (8004514 <HAL_UART_MspInit+0x180>)
 8004492:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004494:	4a1f      	ldr	r2, [pc, #124]	; (8004514 <HAL_UART_MspInit+0x180>)
 8004496:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800449a:	6593      	str	r3, [r2, #88]	; 0x58
 800449c:	4b1d      	ldr	r3, [pc, #116]	; (8004514 <HAL_UART_MspInit+0x180>)
 800449e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a4:	60fb      	str	r3, [r7, #12]
 80044a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044a8:	4b1a      	ldr	r3, [pc, #104]	; (8004514 <HAL_UART_MspInit+0x180>)
 80044aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ac:	4a19      	ldr	r2, [pc, #100]	; (8004514 <HAL_UART_MspInit+0x180>)
 80044ae:	f043 0301 	orr.w	r3, r3, #1
 80044b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80044b4:	4b17      	ldr	r3, [pc, #92]	; (8004514 <HAL_UART_MspInit+0x180>)
 80044b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044b8:	f003 0301 	and.w	r3, r3, #1
 80044bc:	60bb      	str	r3, [r7, #8]
 80044be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = NoA7_TERMINAL_USART2_TX_Pin;
 80044c0:	2304      	movs	r3, #4
 80044c2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c4:	2302      	movs	r3, #2
 80044c6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c8:	2300      	movs	r3, #0
 80044ca:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80044cc:	2301      	movs	r3, #1
 80044ce:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80044d0:	2307      	movs	r3, #7
 80044d2:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(NoA7_TERMINAL_USART2_TX_GPIO_Port, &GPIO_InitStruct);
 80044d4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80044d8:	4619      	mov	r1, r3
 80044da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044de:	f003 f99b 	bl	8007818 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = NoJ1J2_TERMINAL_USART2_RX_Pin;
 80044e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044e6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044e8:	2302      	movs	r3, #2
 80044ea:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ec:	2300      	movs	r3, #0
 80044ee:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80044f0:	2301      	movs	r3, #1
 80044f2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80044f4:	2303      	movs	r3, #3
 80044f6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(NoJ1J2_TERMINAL_USART2_RX_GPIO_Port, &GPIO_InitStruct);
 80044f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80044fc:	4619      	mov	r1, r3
 80044fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004502:	f003 f989 	bl	8007818 <HAL_GPIO_Init>
}
 8004506:	bf00      	nop
 8004508:	3780      	adds	r7, #128	; 0x80
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	40013800 	.word	0x40013800
 8004514:	40021000 	.word	0x40021000
 8004518:	40004400 	.word	0x40004400

0800451c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a13      	ldr	r2, [pc, #76]	; (8004578 <HAL_UART_MspDeInit+0x5c>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d10f      	bne.n	800454e <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800452e:	4b13      	ldr	r3, [pc, #76]	; (800457c <HAL_UART_MspDeInit+0x60>)
 8004530:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004532:	4a12      	ldr	r2, [pc, #72]	; (800457c <HAL_UART_MspDeInit+0x60>)
 8004534:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004538:	6613      	str	r3, [r2, #96]	; 0x60

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, D1_UBLOX_USART1_TX_Pin|D0_UBLOX_USART1_RX_Pin);
 800453a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800453e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004542:	f003 fad3 	bl	8007aec <HAL_GPIO_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8004546:	2025      	movs	r0, #37	; 0x25
 8004548:	f002 fed4 	bl	80072f4 <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 800454c:	e010      	b.n	8004570 <HAL_UART_MspDeInit+0x54>
  else if(uartHandle->Instance==USART2)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a0b      	ldr	r2, [pc, #44]	; (8004580 <HAL_UART_MspDeInit+0x64>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d10b      	bne.n	8004570 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8004558:	4b08      	ldr	r3, [pc, #32]	; (800457c <HAL_UART_MspDeInit+0x60>)
 800455a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800455c:	4a07      	ldr	r2, [pc, #28]	; (800457c <HAL_UART_MspDeInit+0x60>)
 800455e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004562:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOA, NoA7_TERMINAL_USART2_TX_Pin|NoJ1J2_TERMINAL_USART2_RX_Pin);
 8004564:	f248 0104 	movw	r1, #32772	; 0x8004
 8004568:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800456c:	f003 fabe 	bl	8007aec <HAL_GPIO_DeInit>
}
 8004570:	bf00      	nop
 8004572:	3708      	adds	r7, #8
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	40013800 	.word	0x40013800
 800457c:	40021000 	.word	0x40021000
 8004580:	40004400 	.word	0x40004400

08004584 <MX_USART1_UART_Init_38400baud>:


/* EXTRA INITS */

void MX_USART1_UART_Init_38400baud(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8004588:	4b14      	ldr	r3, [pc, #80]	; (80045dc <MX_USART1_UART_Init_38400baud+0x58>)
 800458a:	4a15      	ldr	r2, [pc, #84]	; (80045e0 <MX_USART1_UART_Init_38400baud+0x5c>)
 800458c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800458e:	4b13      	ldr	r3, [pc, #76]	; (80045dc <MX_USART1_UART_Init_38400baud+0x58>)
 8004590:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8004594:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004596:	4b11      	ldr	r3, [pc, #68]	; (80045dc <MX_USART1_UART_Init_38400baud+0x58>)
 8004598:	2200      	movs	r2, #0
 800459a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800459c:	4b0f      	ldr	r3, [pc, #60]	; (80045dc <MX_USART1_UART_Init_38400baud+0x58>)
 800459e:	2200      	movs	r2, #0
 80045a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80045a2:	4b0e      	ldr	r3, [pc, #56]	; (80045dc <MX_USART1_UART_Init_38400baud+0x58>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80045a8:	4b0c      	ldr	r3, [pc, #48]	; (80045dc <MX_USART1_UART_Init_38400baud+0x58>)
 80045aa:	220c      	movs	r2, #12
 80045ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045ae:	4b0b      	ldr	r3, [pc, #44]	; (80045dc <MX_USART1_UART_Init_38400baud+0x58>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80045b4:	4b09      	ldr	r3, [pc, #36]	; (80045dc <MX_USART1_UART_Init_38400baud+0x58>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80045ba:	4b08      	ldr	r3, [pc, #32]	; (80045dc <MX_USART1_UART_Init_38400baud+0x58>)
 80045bc:	2200      	movs	r2, #0
 80045be:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80045c0:	4b06      	ldr	r3, [pc, #24]	; (80045dc <MX_USART1_UART_Init_38400baud+0x58>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80045c6:	4805      	ldr	r0, [pc, #20]	; (80045dc <MX_USART1_UART_Init_38400baud+0x58>)
 80045c8:	f007 fbc4 	bl	800bd54 <HAL_UART_Init>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <MX_USART1_UART_Init_38400baud+0x52>
  {
    Error_Handler();
 80045d2:	f7ff f9a9 	bl	8003928 <Error_Handler>
  }

}
 80045d6:	bf00      	nop
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	200026e0 	.word	0x200026e0
 80045e0:	40013800 	.word	0x40013800

080045e4 <calcChecksumRFC1145>:


/* UBLOX COMMUNICATION */

void calcChecksumRFC1145(uint8_t* ubxMsg, uint8_t ubxSize, uint8_t doFillIn, uint8_t* ckA, uint8_t* ckB)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b087      	sub	sp, #28
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	607b      	str	r3, [r7, #4]
 80045ee:	460b      	mov	r3, r1
 80045f0:	72fb      	strb	r3, [r7, #11]
 80045f2:	4613      	mov	r3, r2
 80045f4:	72bb      	strb	r3, [r7, #10]
	uint8_t ck_a = 0U, ck_b = 0U;
 80045f6:	2300      	movs	r3, #0
 80045f8:	75fb      	strb	r3, [r7, #23]
 80045fa:	2300      	movs	r3, #0
 80045fc:	75bb      	strb	r3, [r7, #22]

	/* Forward to checking region */
	ubxMsg += 2;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	3302      	adds	r3, #2
 8004602:	60fb      	str	r3, [r7, #12]

	/* Calc checksums */
	for (int i = ubxSize - 4; i; --i) {
 8004604:	7afb      	ldrb	r3, [r7, #11]
 8004606:	3b04      	subs	r3, #4
 8004608:	613b      	str	r3, [r7, #16]
 800460a:	e00d      	b.n	8004628 <calcChecksumRFC1145+0x44>
		ck_a = 0xffU & (ck_a + *(ubxMsg++));
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	1c5a      	adds	r2, r3, #1
 8004610:	60fa      	str	r2, [r7, #12]
 8004612:	781a      	ldrb	r2, [r3, #0]
 8004614:	7dfb      	ldrb	r3, [r7, #23]
 8004616:	4413      	add	r3, r2
 8004618:	75fb      	strb	r3, [r7, #23]
		ck_b = 0xffU & (ck_b + ck_a);
 800461a:	7dba      	ldrb	r2, [r7, #22]
 800461c:	7dfb      	ldrb	r3, [r7, #23]
 800461e:	4413      	add	r3, r2
 8004620:	75bb      	strb	r3, [r7, #22]
	for (int i = ubxSize - 4; i; --i) {
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	3b01      	subs	r3, #1
 8004626:	613b      	str	r3, [r7, #16]
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1ee      	bne.n	800460c <calcChecksumRFC1145+0x28>
	}

	/* Fill in checksums */
	if (doFillIn) {
 800462e:	7abb      	ldrb	r3, [r7, #10]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d007      	beq.n	8004644 <calcChecksumRFC1145+0x60>
		*(ubxMsg++) = ck_a;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	1c5a      	adds	r2, r3, #1
 8004638:	60fa      	str	r2, [r7, #12]
 800463a:	7dfa      	ldrb	r2, [r7, #23]
 800463c:	701a      	strb	r2, [r3, #0]
		*ubxMsg 	= ck_b;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	7dba      	ldrb	r2, [r7, #22]
 8004642:	701a      	strb	r2, [r3, #0]
	}

	/* Export data */
	if (ckA && ckB) {
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d008      	beq.n	800465c <calcChecksumRFC1145+0x78>
 800464a:	6a3b      	ldr	r3, [r7, #32]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d005      	beq.n	800465c <calcChecksumRFC1145+0x78>
		*ckA = ck_a;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	7dfa      	ldrb	r2, [r7, #23]
 8004654:	701a      	strb	r2, [r3, #0]
		*ckB = ck_b;
 8004656:	6a3b      	ldr	r3, [r7, #32]
 8004658:	7dba      	ldrb	r2, [r7, #22]
 800465a:	701a      	strb	r2, [r3, #0]
	}
}
 800465c:	bf00      	nop
 800465e:	371c      	adds	r7, #28
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr

08004668 <ubloxUartSpeedFast>:


void ubloxUartSpeedFast(void)
{
 8004668:	b5b0      	push	{r4, r5, r7, lr}
 800466a:	b0b0      	sub	sp, #192	; 0xc0
 800466c:	af02      	add	r7, sp, #8
	const uint32_t baudrate = 38400UL;
 800466e:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8004672:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	uint8_t cfg_Port1_Req[]		= {
 8004676:	4ab8      	ldr	r2, [pc, #736]	; (8004958 <ubloxUartSpeedFast+0x2f0>)
 8004678:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800467c:	ca07      	ldmia	r2, {r0, r1, r2}
 800467e:	c303      	stmia	r3!, {r0, r1}
 8004680:	701a      	strb	r2, [r3, #0]
			0x06,	0x00,
			0x01,	0x00,
			0x01,
			0xff,	0xff
	};
	calcChecksumRFC1145(cfg_Port1_Req, sizeof(cfg_Port1_Req), 1, 0, 0);
 8004682:	f107 009c 	add.w	r0, r7, #156	; 0x9c
 8004686:	2300      	movs	r3, #0
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	2300      	movs	r3, #0
 800468c:	2201      	movs	r2, #1
 800468e:	2109      	movs	r1, #9
 8004690:	f7ff ffa8 	bl	80045e4 <calcChecksumRFC1145>

	uint8_t cfg_Port1_Set[28] 	= { 0 };
 8004694:	2300      	movs	r3, #0
 8004696:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800469a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800469e:	2200      	movs	r2, #0
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	605a      	str	r2, [r3, #4]
 80046a4:	609a      	str	r2, [r3, #8]
 80046a6:	60da      	str	r2, [r3, #12]
 80046a8:	611a      	str	r2, [r3, #16]
 80046aa:	615a      	str	r2, [r3, #20]

	/* Preparation for little endian */
	uint8_t buf[4];
	buf[0] = (baudrate & 0x000000ffUL)      ;
 80046ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
	buf[1] = (baudrate & 0x0000ff00UL) >>  8;
 80046b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80046ba:	0a1b      	lsrs	r3, r3, #8
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
	buf[2] = (baudrate & 0x00ff0000UL) >> 16;
 80046c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80046c6:	0c1b      	lsrs	r3, r3, #16
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
	buf[3] = (baudrate & 0xff000000UL) >> 24;
 80046ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80046d2:	0e1b      	lsrs	r3, r3, #24
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

	int cnt = 3;
 80046da:	2303      	movs	r3, #3
 80046dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	while (cnt) {
 80046e0:	e116      	b.n	8004910 <ubloxUartSpeedFast+0x2a8>
#if defined(LOGGING)
		{
			uint8_t msg[] = "\r\n*** CFG-PORT: TX --> RX --> ";
 80046e2:	4b9e      	ldr	r3, [pc, #632]	; (800495c <ubloxUartSpeedFast+0x2f4>)
 80046e4:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 80046e8:	461d      	mov	r5, r3
 80046ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80046ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80046ee:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80046f2:	c407      	stmia	r4!, {r0, r1, r2}
 80046f4:	8023      	strh	r3, [r4, #0]
 80046f6:	3402      	adds	r4, #2
 80046f8:	0c1b      	lsrs	r3, r3, #16
 80046fa:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 80046fc:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8004700:	2319      	movs	r3, #25
 8004702:	221e      	movs	r2, #30
 8004704:	4896      	ldr	r0, [pc, #600]	; (8004960 <ubloxUartSpeedFast+0x2f8>)
 8004706:	f007 fbac 	bl	800be62 <HAL_UART_Transmit>
		}
#endif

		/* Send CFG-PORT request */
		gUart1TxReady = RESET;
 800470a:	4b96      	ldr	r3, [pc, #600]	; (8004964 <ubloxUartSpeedFast+0x2fc>)
 800470c:	2200      	movs	r2, #0
 800470e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart1, cfg_Port1_Req, sizeof(cfg_Port1_Req));
 8004710:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004714:	2209      	movs	r2, #9
 8004716:	4619      	mov	r1, r3
 8004718:	4893      	ldr	r0, [pc, #588]	; (8004968 <ubloxUartSpeedFast+0x300>)
 800471a:	f007 fc37 	bl	800bf8c <HAL_UART_Transmit_IT>
		while (gUart1TxReady != SET) {
 800471e:	bf00      	nop
 8004720:	4b90      	ldr	r3, [pc, #576]	; (8004964 <ubloxUartSpeedFast+0x2fc>)
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b01      	cmp	r3, #1
 8004728:	d1fa      	bne.n	8004720 <ubloxUartSpeedFast+0xb8>
		}

		gUart1RxReady = RESET;
 800472a:	4b90      	ldr	r3, [pc, #576]	; (800496c <ubloxUartSpeedFast+0x304>)
 800472c:	2200      	movs	r2, #0
 800472e:	701a      	strb	r2, [r3, #0]
		HAL_UART_AbortReceive_IT(&huart1);
 8004730:	488d      	ldr	r0, [pc, #564]	; (8004968 <ubloxUartSpeedFast+0x300>)
 8004732:	f007 fd21 	bl	800c178 <HAL_UART_AbortReceive_IT>
		HAL_UART_EnableReceiverTimeout(&huart1);
 8004736:	488c      	ldr	r0, [pc, #560]	; (8004968 <ubloxUartSpeedFast+0x300>)
 8004738:	f007 ffc2 	bl	800c6c0 <HAL_UART_EnableReceiverTimeout>
		HAL_UART_Receive_IT(&huart1, ublox_Response, sizeof(ublox_Response));
 800473c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004740:	498b      	ldr	r1, [pc, #556]	; (8004970 <ubloxUartSpeedFast+0x308>)
 8004742:	4889      	ldr	r0, [pc, #548]	; (8004968 <ubloxUartSpeedFast+0x300>)
 8004744:	f007 fc7e 	bl	800c044 <HAL_UART_Receive_IT>
		int i = 11;
 8004748:	230b      	movs	r3, #11
 800474a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		while (i && (gUart1RxReady != SET)) {
 800474e:	e007      	b.n	8004760 <ubloxUartSpeedFast+0xf8>
			HAL_Delay(100);
 8004750:	2064      	movs	r0, #100	; 0x64
 8004752:	f001 f863 	bl	800581c <HAL_Delay>
			--i;
 8004756:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800475a:	3b01      	subs	r3, #1
 800475c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		while (i && (gUart1RxReady != SET)) {
 8004760:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d004      	beq.n	8004772 <ubloxUartSpeedFast+0x10a>
 8004768:	4b80      	ldr	r3, [pc, #512]	; (800496c <ubloxUartSpeedFast+0x304>)
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b01      	cmp	r3, #1
 8004770:	d1ee      	bne.n	8004750 <ubloxUartSpeedFast+0xe8>
		}

		if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8004772:	4b7f      	ldr	r3, [pc, #508]	; (8004970 <ubloxUartSpeedFast+0x308>)
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	2bb5      	cmp	r3, #181	; 0xb5
 8004778:	f040 80c2 	bne.w	8004900 <ubloxUartSpeedFast+0x298>
 800477c:	4b7c      	ldr	r3, [pc, #496]	; (8004970 <ubloxUartSpeedFast+0x308>)
 800477e:	785b      	ldrb	r3, [r3, #1]
 8004780:	2b62      	cmp	r3, #98	; 0x62
 8004782:	f040 80bd 	bne.w	8004900 <ubloxUartSpeedFast+0x298>
				(ublox_Response[2] == 0x06) && (ublox_Response[3] == 0x00) &&
 8004786:	4b7a      	ldr	r3, [pc, #488]	; (8004970 <ubloxUartSpeedFast+0x308>)
 8004788:	789b      	ldrb	r3, [r3, #2]
		if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 800478a:	2b06      	cmp	r3, #6
 800478c:	f040 80b8 	bne.w	8004900 <ubloxUartSpeedFast+0x298>
				(ublox_Response[2] == 0x06) && (ublox_Response[3] == 0x00) &&
 8004790:	4b77      	ldr	r3, [pc, #476]	; (8004970 <ubloxUartSpeedFast+0x308>)
 8004792:	78db      	ldrb	r3, [r3, #3]
 8004794:	2b00      	cmp	r3, #0
 8004796:	f040 80b3 	bne.w	8004900 <ubloxUartSpeedFast+0x298>
				(ublox_Response[4] == 0x14) && (ublox_Response[5] == 0x00)) {
 800479a:	4b75      	ldr	r3, [pc, #468]	; (8004970 <ubloxUartSpeedFast+0x308>)
 800479c:	791b      	ldrb	r3, [r3, #4]
				(ublox_Response[2] == 0x06) && (ublox_Response[3] == 0x00) &&
 800479e:	2b14      	cmp	r3, #20
 80047a0:	f040 80ae 	bne.w	8004900 <ubloxUartSpeedFast+0x298>
				(ublox_Response[4] == 0x14) && (ublox_Response[5] == 0x00)) {
 80047a4:	4b72      	ldr	r3, [pc, #456]	; (8004970 <ubloxUartSpeedFast+0x308>)
 80047a6:	795b      	ldrb	r3, [r3, #5]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	f040 80a9 	bne.w	8004900 <ubloxUartSpeedFast+0x298>

			for (int i = 0; i < sizeof(cfg_Port1_Set); ++i) {
 80047ae:	2300      	movs	r3, #0
 80047b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80047b4:	e010      	b.n	80047d8 <ubloxUartSpeedFast+0x170>
				cfg_Port1_Set[i] = ublox_Response[i];
 80047b6:	4a6e      	ldr	r2, [pc, #440]	; (8004970 <ubloxUartSpeedFast+0x308>)
 80047b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047bc:	4413      	add	r3, r2
 80047be:	7819      	ldrb	r1, [r3, #0]
 80047c0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80047c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047c8:	4413      	add	r3, r2
 80047ca:	460a      	mov	r2, r1
 80047cc:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < sizeof(cfg_Port1_Set); ++i) {
 80047ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047d2:	3301      	adds	r3, #1
 80047d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80047d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047dc:	2b1b      	cmp	r3, #27
 80047de:	d9ea      	bls.n	80047b6 <ubloxUartSpeedFast+0x14e>
			}

			/* Set new baudrate */
			cfg_Port1_Set[6 +  8] = buf[0];
 80047e0:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 80047e4:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
			cfg_Port1_Set[6 +  9] = buf[1];
 80047e8:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 80047ec:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			cfg_Port1_Set[6 + 10] = buf[2];
 80047f0:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 80047f4:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90
			cfg_Port1_Set[6 + 11] = buf[3];
 80047f8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80047fc:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91

			/* Recalculate checksum */
			calcChecksumRFC1145(cfg_Port1_Set, sizeof(cfg_Port1_Set), 1, 0, 0);
 8004800:	f107 0080 	add.w	r0, r7, #128	; 0x80
 8004804:	2300      	movs	r3, #0
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	2300      	movs	r3, #0
 800480a:	2201      	movs	r2, #1
 800480c:	211c      	movs	r1, #28
 800480e:	f7ff fee9 	bl	80045e4 <calcChecksumRFC1145>

			/* Send CFG-PORT for COM1 */
			gUart1TxReady = RESET;
 8004812:	4b54      	ldr	r3, [pc, #336]	; (8004964 <ubloxUartSpeedFast+0x2fc>)
 8004814:	2200      	movs	r2, #0
 8004816:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart1, cfg_Port1_Set, sizeof(cfg_Port1_Set));
 8004818:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800481c:	221c      	movs	r2, #28
 800481e:	4619      	mov	r1, r3
 8004820:	4851      	ldr	r0, [pc, #324]	; (8004968 <ubloxUartSpeedFast+0x300>)
 8004822:	f007 fbb3 	bl	800bf8c <HAL_UART_Transmit_IT>
			while (gUart1TxReady != SET) {
 8004826:	bf00      	nop
 8004828:	4b4e      	ldr	r3, [pc, #312]	; (8004964 <ubloxUartSpeedFast+0x2fc>)
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	b2db      	uxtb	r3, r3
 800482e:	2b01      	cmp	r3, #1
 8004830:	d1fa      	bne.n	8004828 <ubloxUartSpeedFast+0x1c0>
			}
			HAL_UART_AbortTransmit_IT(&huart1);
 8004832:	484d      	ldr	r0, [pc, #308]	; (8004968 <ubloxUartSpeedFast+0x300>)
 8004834:	f007 fc4a 	bl	800c0cc <HAL_UART_AbortTransmit_IT>

			/* Change baudrate */
			HAL_UART_DeInit(&huart1);
 8004838:	484b      	ldr	r0, [pc, #300]	; (8004968 <ubloxUartSpeedFast+0x300>)
 800483a:	f007 fad9 	bl	800bdf0 <HAL_UART_DeInit>
			MX_USART1_UART_Init_38400baud();
 800483e:	f7ff fea1 	bl	8004584 <MX_USART1_UART_Init_38400baud>

			/* Receive CFG-PORT status */
			gUart1RxReady = RESET;
 8004842:	4b4a      	ldr	r3, [pc, #296]	; (800496c <ubloxUartSpeedFast+0x304>)
 8004844:	2200      	movs	r2, #0
 8004846:	701a      	strb	r2, [r3, #0]
			HAL_UART_AbortReceive_IT(&huart1);
 8004848:	4847      	ldr	r0, [pc, #284]	; (8004968 <ubloxUartSpeedFast+0x300>)
 800484a:	f007 fc95 	bl	800c178 <HAL_UART_AbortReceive_IT>
			HAL_UART_EnableReceiverTimeout(&huart1);
 800484e:	4846      	ldr	r0, [pc, #280]	; (8004968 <ubloxUartSpeedFast+0x300>)
 8004850:	f007 ff36 	bl	800c6c0 <HAL_UART_EnableReceiverTimeout>
			HAL_UART_Receive_IT(&huart1, ublox_Response, sizeof(ublox_Response));
 8004854:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004858:	4945      	ldr	r1, [pc, #276]	; (8004970 <ubloxUartSpeedFast+0x308>)
 800485a:	4843      	ldr	r0, [pc, #268]	; (8004968 <ubloxUartSpeedFast+0x300>)
 800485c:	f007 fbf2 	bl	800c044 <HAL_UART_Receive_IT>
			while (gUart1RxReady != SET) {
 8004860:	bf00      	nop
 8004862:	4b42      	ldr	r3, [pc, #264]	; (800496c <ubloxUartSpeedFast+0x304>)
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b01      	cmp	r3, #1
 800486a:	d1fa      	bne.n	8004862 <ubloxUartSpeedFast+0x1fa>
			}

			/* Check for CFG-TP5 ACK-ACK */
			if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 800486c:	4b40      	ldr	r3, [pc, #256]	; (8004970 <ubloxUartSpeedFast+0x308>)
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	2bb5      	cmp	r3, #181	; 0xb5
 8004872:	d130      	bne.n	80048d6 <ubloxUartSpeedFast+0x26e>
 8004874:	4b3e      	ldr	r3, [pc, #248]	; (8004970 <ubloxUartSpeedFast+0x308>)
 8004876:	785b      	ldrb	r3, [r3, #1]
 8004878:	2b62      	cmp	r3, #98	; 0x62
 800487a:	d12c      	bne.n	80048d6 <ubloxUartSpeedFast+0x26e>
					(ublox_Response[2] == 0x05) && (ublox_Response[3] == 0x01) &&
 800487c:	4b3c      	ldr	r3, [pc, #240]	; (8004970 <ubloxUartSpeedFast+0x308>)
 800487e:	789b      	ldrb	r3, [r3, #2]
			if (	(ublox_Response[0] == 0xb5) && (ublox_Response[1] == 0x62) &&
 8004880:	2b05      	cmp	r3, #5
 8004882:	d128      	bne.n	80048d6 <ubloxUartSpeedFast+0x26e>
					(ublox_Response[2] == 0x05) && (ublox_Response[3] == 0x01) &&
 8004884:	4b3a      	ldr	r3, [pc, #232]	; (8004970 <ubloxUartSpeedFast+0x308>)
 8004886:	78db      	ldrb	r3, [r3, #3]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d124      	bne.n	80048d6 <ubloxUartSpeedFast+0x26e>
					(ublox_Response[4] == 0x02) && (ublox_Response[5] == 0x00) &&
 800488c:	4b38      	ldr	r3, [pc, #224]	; (8004970 <ubloxUartSpeedFast+0x308>)
 800488e:	791b      	ldrb	r3, [r3, #4]
					(ublox_Response[2] == 0x05) && (ublox_Response[3] == 0x01) &&
 8004890:	2b02      	cmp	r3, #2
 8004892:	d120      	bne.n	80048d6 <ubloxUartSpeedFast+0x26e>
					(ublox_Response[4] == 0x02) && (ublox_Response[5] == 0x00) &&
 8004894:	4b36      	ldr	r3, [pc, #216]	; (8004970 <ubloxUartSpeedFast+0x308>)
 8004896:	795b      	ldrb	r3, [r3, #5]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d11c      	bne.n	80048d6 <ubloxUartSpeedFast+0x26e>
					(ublox_Response[6] == 0x06) && (ublox_Response[7] == 0x00)) {
 800489c:	4b34      	ldr	r3, [pc, #208]	; (8004970 <ubloxUartSpeedFast+0x308>)
 800489e:	799b      	ldrb	r3, [r3, #6]
					(ublox_Response[4] == 0x02) && (ublox_Response[5] == 0x00) &&
 80048a0:	2b06      	cmp	r3, #6
 80048a2:	d118      	bne.n	80048d6 <ubloxUartSpeedFast+0x26e>
					(ublox_Response[6] == 0x06) && (ublox_Response[7] == 0x00)) {
 80048a4:	4b32      	ldr	r3, [pc, #200]	; (8004970 <ubloxUartSpeedFast+0x308>)
 80048a6:	79db      	ldrb	r3, [r3, #7]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d114      	bne.n	80048d6 <ubloxUartSpeedFast+0x26e>
				/* ACK-ACK for CFG-PORT received */
#if defined(LOGGING)
				{
					uint8_t msg[] = "ACK-ACK received --> done.\r\n";
 80048ac:	4b31      	ldr	r3, [pc, #196]	; (8004974 <ubloxUartSpeedFast+0x30c>)
 80048ae:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80048b2:	461d      	mov	r5, r3
 80048b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048b8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80048bc:	c407      	stmia	r4!, {r0, r1, r2}
 80048be:	7023      	strb	r3, [r4, #0]
					HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 80048c0:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80048c4:	2319      	movs	r3, #25
 80048c6:	221c      	movs	r2, #28
 80048c8:	4825      	ldr	r0, [pc, #148]	; (8004960 <ubloxUartSpeedFast+0x2f8>)
 80048ca:	f007 faca 	bl	800be62 <HAL_UART_Transmit>
					HAL_Delay(100);
 80048ce:	2064      	movs	r0, #100	; 0x64
 80048d0:	f000 ffa4 	bl	800581c <HAL_Delay>
				{
 80048d4:	e03d      	b.n	8004952 <ubloxUartSpeedFast+0x2ea>
#endif
			}
			else {
#if defined(LOGGING)
				{
					uint8_t msg[] = "no ACK-ACK received --> silently drop and accept.\r\n";
 80048d6:	4b28      	ldr	r3, [pc, #160]	; (8004978 <ubloxUartSpeedFast+0x310>)
 80048d8:	1d3c      	adds	r4, r7, #4
 80048da:	461d      	mov	r5, r3
 80048dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048e8:	682b      	ldr	r3, [r5, #0]
 80048ea:	6023      	str	r3, [r4, #0]
					HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 80048ec:	1d39      	adds	r1, r7, #4
 80048ee:	2319      	movs	r3, #25
 80048f0:	2233      	movs	r2, #51	; 0x33
 80048f2:	481b      	ldr	r0, [pc, #108]	; (8004960 <ubloxUartSpeedFast+0x2f8>)
 80048f4:	f007 fab5 	bl	800be62 <HAL_UART_Transmit>
					HAL_Delay(100);
 80048f8:	2064      	movs	r0, #100	; 0x64
 80048fa:	f000 ff8f 	bl	800581c <HAL_Delay>
				}
#endif
			}
			return;
 80048fe:	e028      	b.n	8004952 <ubloxUartSpeedFast+0x2ea>
		}
		else {
			/* Failure in transmissions */
			HAL_Delay(200);
 8004900:	20c8      	movs	r0, #200	; 0xc8
 8004902:	f000 ff8b 	bl	800581c <HAL_Delay>
			--cnt;
 8004906:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800490a:	3b01      	subs	r3, #1
 800490c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	while (cnt) {
 8004910:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004914:	2b00      	cmp	r3, #0
 8004916:	f47f aee4 	bne.w	80046e2 <ubloxUartSpeedFast+0x7a>
		}
	}  // while (cnt)

	/* Change baudrate */
	HAL_UART_DeInit(&huart1);
 800491a:	4813      	ldr	r0, [pc, #76]	; (8004968 <ubloxUartSpeedFast+0x300>)
 800491c:	f007 fa68 	bl	800bdf0 <HAL_UART_DeInit>
	MX_USART1_UART_Init_38400baud();
 8004920:	f7ff fe30 	bl	8004584 <MX_USART1_UART_Init_38400baud>

#if defined(LOGGING)
	{
		uint8_t msg[] = "no result, already fast? Turning local bitrate up.\r\n";
 8004924:	4b15      	ldr	r3, [pc, #84]	; (800497c <ubloxUartSpeedFast+0x314>)
 8004926:	1d3c      	adds	r4, r7, #4
 8004928:	461d      	mov	r5, r3
 800492a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800492c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800492e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004930:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004932:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004934:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004936:	e895 0003 	ldmia.w	r5, {r0, r1}
 800493a:	6020      	str	r0, [r4, #0]
 800493c:	3404      	adds	r4, #4
 800493e:	7021      	strb	r1, [r4, #0]
		HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8004940:	1d39      	adds	r1, r7, #4
 8004942:	2319      	movs	r3, #25
 8004944:	2234      	movs	r2, #52	; 0x34
 8004946:	4806      	ldr	r0, [pc, #24]	; (8004960 <ubloxUartSpeedFast+0x2f8>)
 8004948:	f007 fa8b 	bl	800be62 <HAL_UART_Transmit>
		HAL_Delay(100);
 800494c:	2064      	movs	r0, #100	; 0x64
 800494e:	f000 ff65 	bl	800581c <HAL_Delay>
	}
#endif
}
 8004952:	37b8      	adds	r7, #184	; 0xb8
 8004954:	46bd      	mov	sp, r7
 8004956:	bdb0      	pop	{r4, r5, r7, pc}
 8004958:	080104b0 	.word	0x080104b0
 800495c:	080104bc 	.word	0x080104bc
 8004960:	20002764 	.word	0x20002764
 8004964:	200002d4 	.word	0x200002d4
 8004968:	200026e0 	.word	0x200026e0
 800496c:	200002d5 	.word	0x200002d5
 8004970:	20000438 	.word	0x20000438
 8004974:	080104dc 	.word	0x080104dc
 8004978:	080104fc 	.word	0x080104fc
 800497c:	08010530 	.word	0x08010530

08004980 <ubloxMsgsTurnOff>:

	return 1;
}

void ubloxMsgsTurnOff(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b0ac      	sub	sp, #176	; 0xb0
 8004984:	af00      	add	r7, sp, #0
	uint8_t msg[] = "$PUBX,40,RMC,0,0,0,0,0,0*47\r\n" \
 8004986:	4a0e      	ldr	r2, [pc, #56]	; (80049c0 <ubloxMsgsTurnOff+0x40>)
 8004988:	463b      	mov	r3, r7
 800498a:	4611      	mov	r1, r2
 800498c:	22af      	movs	r2, #175	; 0xaf
 800498e:	4618      	mov	r0, r3
 8004990:	f008 fce8 	bl	800d364 <memcpy>
					"$PUBX,40,GSA,0,0,0,0,0,0*4E\r\n" \
					"$PUBX,40,GLL,0,0,0,0,0,0*5C\r\n" \
					"$PUBX,40,GSV,0,0,0,0,0,0*59\r\n";

	/* Turn off these messages */
	gUart1TxReady = RESET;
 8004994:	4b0b      	ldr	r3, [pc, #44]	; (80049c4 <ubloxMsgsTurnOff+0x44>)
 8004996:	2200      	movs	r2, #0
 8004998:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, msg, sizeof(msg));
 800499a:	463b      	mov	r3, r7
 800499c:	22af      	movs	r2, #175	; 0xaf
 800499e:	4619      	mov	r1, r3
 80049a0:	4809      	ldr	r0, [pc, #36]	; (80049c8 <ubloxMsgsTurnOff+0x48>)
 80049a2:	f007 faf3 	bl	800bf8c <HAL_UART_Transmit_IT>
	while (gUart1TxReady != SET) {
 80049a6:	bf00      	nop
 80049a8:	4b06      	ldr	r3, [pc, #24]	; (80049c4 <ubloxMsgsTurnOff+0x44>)
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d1fa      	bne.n	80049a8 <ubloxMsgsTurnOff+0x28>
	}
	HAL_UART_AbortTransmit_IT(&huart1);
 80049b2:	4805      	ldr	r0, [pc, #20]	; (80049c8 <ubloxMsgsTurnOff+0x48>)
 80049b4:	f007 fb8a 	bl	800c0cc <HAL_UART_AbortTransmit_IT>
}
 80049b8:	bf00      	nop
 80049ba:	37b0      	adds	r7, #176	; 0xb0
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	08010608 	.word	0x08010608
 80049c4:	200002d4 	.word	0x200002d4
 80049c8:	200026e0 	.word	0x200026e0

080049cc <ublox_NavDop_req>:

void ublox_NavDop_req(UbloxNavDop_t* ubloxNavDop)
{
 80049cc:	b5b0      	push	{r4, r5, r7, lr}
 80049ce:	b08e      	sub	sp, #56	; 0x38
 80049d0:	af02      	add	r7, sp, #8
 80049d2:	6078      	str	r0, [r7, #4]
	uint8_t nav_Dop_Req[] 		= {
 80049d4:	4a20      	ldr	r2, [pc, #128]	; (8004a58 <ublox_NavDop_req+0x8c>)
 80049d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80049de:	e883 0003 	stmia.w	r3, {r0, r1}
			0xb5,	0x62,
			0x01,	0x04,
			0x00,	0x00,
			0xff,	0xff
	};
	calcChecksumRFC1145(nav_Dop_Req, sizeof(nav_Dop_Req), 1, 0, 0);
 80049e2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80049e6:	2300      	movs	r3, #0
 80049e8:	9300      	str	r3, [sp, #0]
 80049ea:	2300      	movs	r3, #0
 80049ec:	2201      	movs	r2, #1
 80049ee:	2108      	movs	r1, #8
 80049f0:	f7ff fdf8 	bl	80045e4 <calcChecksumRFC1145>

	/* Target assignment */
	if (ubloxNavDop) {
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d029      	beq.n	8004a4e <ublox_NavDop_req+0x82>
		gUbloxNavDop_resp = ubloxNavDop;
 80049fa:	4a18      	ldr	r2, [pc, #96]	; (8004a5c <ublox_NavDop_req+0x90>)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6013      	str	r3, [r2, #0]
		return;
	}

#if defined(LOGGING)
	{
		uint8_t msg[] = "<== ublox: TX <-- NAV-DOP\r\n";
 8004a00:	4b17      	ldr	r3, [pc, #92]	; (8004a60 <ublox_NavDop_req+0x94>)
 8004a02:	f107 040c 	add.w	r4, r7, #12
 8004a06:	461d      	mov	r5, r3
 8004a08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004a10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8004a14:	f107 010c 	add.w	r1, r7, #12
 8004a18:	2319      	movs	r3, #25
 8004a1a:	221b      	movs	r2, #27
 8004a1c:	4811      	ldr	r0, [pc, #68]	; (8004a64 <ublox_NavDop_req+0x98>)
 8004a1e:	f007 fa20 	bl	800be62 <HAL_UART_Transmit>
	}
#endif

#if 1
	/* Re-init the device */
	HAL_UART_DeInit(&huart1);
 8004a22:	4811      	ldr	r0, [pc, #68]	; (8004a68 <ublox_NavDop_req+0x9c>)
 8004a24:	f007 f9e4 	bl	800bdf0 <HAL_UART_DeInit>
	MX_USART1_UART_Init_38400baud();
 8004a28:	f7ff fdac 	bl	8004584 <MX_USART1_UART_Init_38400baud>
#endif

	/* Send NAV-DOP request */
	gUart1TxReady = RESET;
 8004a2c:	4b0f      	ldr	r3, [pc, #60]	; (8004a6c <ublox_NavDop_req+0xa0>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, nav_Dop_Req, sizeof(nav_Dop_Req));
 8004a32:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004a36:	2208      	movs	r2, #8
 8004a38:	4619      	mov	r1, r3
 8004a3a:	480b      	ldr	r0, [pc, #44]	; (8004a68 <ublox_NavDop_req+0x9c>)
 8004a3c:	f007 faa6 	bl	800bf8c <HAL_UART_Transmit_IT>
	while (gUart1TxReady != SET) {
 8004a40:	bf00      	nop
 8004a42:	4b0a      	ldr	r3, [pc, #40]	; (8004a6c <ublox_NavDop_req+0xa0>)
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d1fa      	bne.n	8004a42 <ublox_NavDop_req+0x76>
 8004a4c:	e000      	b.n	8004a50 <ublox_NavDop_req+0x84>
		return;
 8004a4e:	bf00      	nop
	}
}
 8004a50:	3730      	adds	r7, #48	; 0x30
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bdb0      	pop	{r4, r5, r7, pc}
 8004a56:	bf00      	nop
 8004a58:	080106b8 	.word	0x080106b8
 8004a5c:	2000042c 	.word	0x2000042c
 8004a60:	080106c0 	.word	0x080106c0
 8004a64:	20002764 	.word	0x20002764
 8004a68:	200026e0 	.word	0x200026e0
 8004a6c:	200002d4 	.word	0x200002d4

08004a70 <ublox_NavClock_req>:

void ublox_NavClock_req(UbloxNavClock_t* ubloxNavClock)
{
 8004a70:	b5b0      	push	{r4, r5, r7, lr}
 8004a72:	b08e      	sub	sp, #56	; 0x38
 8004a74:	af02      	add	r7, sp, #8
 8004a76:	6078      	str	r0, [r7, #4]
	uint8_t nav_Clock_Req[] 		= {
 8004a78:	4a20      	ldr	r2, [pc, #128]	; (8004afc <ublox_NavClock_req+0x8c>)
 8004a7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004a7e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004a82:	e883 0003 	stmia.w	r3, {r0, r1}
			0xb5,	0x62,
			0x01,	0x22,
			0x00,	0x00,
			0xff,	0xff
	};
	calcChecksumRFC1145(nav_Clock_Req, sizeof(nav_Clock_Req), 1, 0, 0);
 8004a86:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	9300      	str	r3, [sp, #0]
 8004a8e:	2300      	movs	r3, #0
 8004a90:	2201      	movs	r2, #1
 8004a92:	2108      	movs	r1, #8
 8004a94:	f7ff fda6 	bl	80045e4 <calcChecksumRFC1145>

	/* Target assignment */
	if (ubloxNavClock) {
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d029      	beq.n	8004af2 <ublox_NavClock_req+0x82>
		gUbloxNavClock_resp = ubloxNavClock;
 8004a9e:	4a18      	ldr	r2, [pc, #96]	; (8004b00 <ublox_NavClock_req+0x90>)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6013      	str	r3, [r2, #0]
		return;
	}

#if defined(LOGGING)
	{
		uint8_t msg[] = "<== ublox: TX <-- NAV-CLOCK\r\n";
 8004aa4:	4b17      	ldr	r3, [pc, #92]	; (8004b04 <ublox_NavClock_req+0x94>)
 8004aa6:	f107 0408 	add.w	r4, r7, #8
 8004aaa:	461d      	mov	r5, r3
 8004aac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004aae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ab0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004ab4:	c407      	stmia	r4!, {r0, r1, r2}
 8004ab6:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8004ab8:	f107 0108 	add.w	r1, r7, #8
 8004abc:	2319      	movs	r3, #25
 8004abe:	221d      	movs	r2, #29
 8004ac0:	4811      	ldr	r0, [pc, #68]	; (8004b08 <ublox_NavClock_req+0x98>)
 8004ac2:	f007 f9ce 	bl	800be62 <HAL_UART_Transmit>
	}
#endif

#if 1
	/* Re-init the device */
	HAL_UART_DeInit(&huart1);
 8004ac6:	4811      	ldr	r0, [pc, #68]	; (8004b0c <ublox_NavClock_req+0x9c>)
 8004ac8:	f007 f992 	bl	800bdf0 <HAL_UART_DeInit>
	MX_USART1_UART_Init_38400baud();
 8004acc:	f7ff fd5a 	bl	8004584 <MX_USART1_UART_Init_38400baud>
#endif

	/* Send NAV-CLOCK request */
	gUart1TxReady = RESET;
 8004ad0:	4b0f      	ldr	r3, [pc, #60]	; (8004b10 <ublox_NavClock_req+0xa0>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, nav_Clock_Req, sizeof(nav_Clock_Req));
 8004ad6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004ada:	2208      	movs	r2, #8
 8004adc:	4619      	mov	r1, r3
 8004ade:	480b      	ldr	r0, [pc, #44]	; (8004b0c <ublox_NavClock_req+0x9c>)
 8004ae0:	f007 fa54 	bl	800bf8c <HAL_UART_Transmit_IT>
	while (gUart1TxReady != SET) {
 8004ae4:	bf00      	nop
 8004ae6:	4b0a      	ldr	r3, [pc, #40]	; (8004b10 <ublox_NavClock_req+0xa0>)
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d1fa      	bne.n	8004ae6 <ublox_NavClock_req+0x76>
 8004af0:	e000      	b.n	8004af4 <ublox_NavClock_req+0x84>
		return;
 8004af2:	bf00      	nop
	}
}
 8004af4:	3730      	adds	r7, #48	; 0x30
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bdb0      	pop	{r4, r5, r7, pc}
 8004afa:	bf00      	nop
 8004afc:	080106dc 	.word	0x080106dc
 8004b00:	20000430 	.word	0x20000430
 8004b04:	080106e4 	.word	0x080106e4
 8004b08:	20002764 	.word	0x20002764
 8004b0c:	200026e0 	.word	0x200026e0
 8004b10:	200002d4 	.word	0x200002d4

08004b14 <ublox_NavSvinfo_req>:

void ublox_NavSvinfo_req(UbloxNavSvinfo_t* ubloxNavSvinfo)
{
 8004b14:	b5b0      	push	{r4, r5, r7, lr}
 8004b16:	b08e      	sub	sp, #56	; 0x38
 8004b18:	af02      	add	r7, sp, #8
 8004b1a:	6078      	str	r0, [r7, #4]
	uint8_t nav_Svinfo_Req[] 		= {
 8004b1c:	4a21      	ldr	r2, [pc, #132]	; (8004ba4 <ublox_NavSvinfo_req+0x90>)
 8004b1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004b22:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004b26:	e883 0003 	stmia.w	r3, {r0, r1}
			0xb5,	0x62,
			0x01,	0x30,
			0x00,	0x00,
			0xff,	0xff
	};
	calcChecksumRFC1145(nav_Svinfo_Req, sizeof(nav_Svinfo_Req), 1, 0, 0);
 8004b2a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8004b2e:	2300      	movs	r3, #0
 8004b30:	9300      	str	r3, [sp, #0]
 8004b32:	2300      	movs	r3, #0
 8004b34:	2201      	movs	r2, #1
 8004b36:	2108      	movs	r1, #8
 8004b38:	f7ff fd54 	bl	80045e4 <calcChecksumRFC1145>

	/* Target assignment */
	if (ubloxNavSvinfo) {
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d02c      	beq.n	8004b9c <ublox_NavSvinfo_req+0x88>
		gUbloxNavSvinfo_resp = ubloxNavSvinfo;
 8004b42:	4a19      	ldr	r2, [pc, #100]	; (8004ba8 <ublox_NavSvinfo_req+0x94>)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6013      	str	r3, [r2, #0]
		return;
	}

#if defined(LOGGING)
	{
		uint8_t msg[] = "<== ublox: TX <-- NAV-SVINFO\r\n";
 8004b48:	4b18      	ldr	r3, [pc, #96]	; (8004bac <ublox_NavSvinfo_req+0x98>)
 8004b4a:	f107 0408 	add.w	r4, r7, #8
 8004b4e:	461d      	mov	r5, r3
 8004b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004b54:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004b58:	c407      	stmia	r4!, {r0, r1, r2}
 8004b5a:	8023      	strh	r3, [r4, #0]
 8004b5c:	3402      	adds	r4, #2
 8004b5e:	0c1b      	lsrs	r3, r3, #16
 8004b60:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8004b62:	f107 0108 	add.w	r1, r7, #8
 8004b66:	2319      	movs	r3, #25
 8004b68:	221e      	movs	r2, #30
 8004b6a:	4811      	ldr	r0, [pc, #68]	; (8004bb0 <ublox_NavSvinfo_req+0x9c>)
 8004b6c:	f007 f979 	bl	800be62 <HAL_UART_Transmit>
	}
#endif

#if 1
	/* Re-init the device */
	HAL_UART_DeInit(&huart1);
 8004b70:	4810      	ldr	r0, [pc, #64]	; (8004bb4 <ublox_NavSvinfo_req+0xa0>)
 8004b72:	f007 f93d 	bl	800bdf0 <HAL_UART_DeInit>
	MX_USART1_UART_Init_38400baud();
 8004b76:	f7ff fd05 	bl	8004584 <MX_USART1_UART_Init_38400baud>
#endif

	/* Send NAV-SVINFO request */
	gUart1TxReady = RESET;
 8004b7a:	4b0f      	ldr	r3, [pc, #60]	; (8004bb8 <ublox_NavSvinfo_req+0xa4>)
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart1, nav_Svinfo_Req, sizeof(nav_Svinfo_Req));
 8004b80:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004b84:	2208      	movs	r2, #8
 8004b86:	4619      	mov	r1, r3
 8004b88:	480a      	ldr	r0, [pc, #40]	; (8004bb4 <ublox_NavSvinfo_req+0xa0>)
 8004b8a:	f007 f9ff 	bl	800bf8c <HAL_UART_Transmit_IT>
	while (gUart1TxReady != SET) {
 8004b8e:	bf00      	nop
 8004b90:	4b09      	ldr	r3, [pc, #36]	; (8004bb8 <ublox_NavSvinfo_req+0xa4>)
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d1fa      	bne.n	8004b90 <ublox_NavSvinfo_req+0x7c>
 8004b9a:	e000      	b.n	8004b9e <ublox_NavSvinfo_req+0x8a>
		return;
 8004b9c:	bf00      	nop
	}
}
 8004b9e:	3730      	adds	r7, #48	; 0x30
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bdb0      	pop	{r4, r5, r7, pc}
 8004ba4:	08010704 	.word	0x08010704
 8004ba8:	20000434 	.word	0x20000434
 8004bac:	0801070c 	.word	0x0801070c
 8004bb0:	20002764 	.word	0x20002764
 8004bb4:	200026e0 	.word	0x200026e0
 8004bb8:	200002d4 	.word	0x200002d4

08004bbc <ublox_All_resp>:


uint32_t ublox_All_resp(void)
{
 8004bbc:	b5b0      	push	{r4, r5, r7, lr}
 8004bbe:	b0ae      	sub	sp, #184	; 0xb8
 8004bc0:	af02      	add	r7, sp, #8
	uint32_t bf = 0UL;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	uint16_t dataIdx, dataCnt;

	/* Re-init the device */
	HAL_UART_DeInit(&huart1);
 8004bc8:	486a      	ldr	r0, [pc, #424]	; (8004d74 <ublox_All_resp+0x1b8>)
 8004bca:	f007 f911 	bl	800bdf0 <HAL_UART_DeInit>
	MX_USART1_UART_Init_38400baud();
 8004bce:	f7ff fcd9 	bl	8004584 <MX_USART1_UART_Init_38400baud>
	HAL_UART_EnableReceiverTimeout(&huart1);
 8004bd2:	4868      	ldr	r0, [pc, #416]	; (8004d74 <ublox_All_resp+0x1b8>)
 8004bd4:	f007 fd74 	bl	800c6c0 <HAL_UART_EnableReceiverTimeout>

	do {
		/* Wait for the response */
		gUart1RxReady = RESET;
 8004bd8:	4b67      	ldr	r3, [pc, #412]	; (8004d78 <ublox_All_resp+0x1bc>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, ublox_Response, sizeof(ublox_Response));
 8004bde:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004be2:	4966      	ldr	r1, [pc, #408]	; (8004d7c <ublox_All_resp+0x1c0>)
 8004be4:	4863      	ldr	r0, [pc, #396]	; (8004d74 <ublox_All_resp+0x1b8>)
 8004be6:	f007 fa2d 	bl	800c044 <HAL_UART_Receive_IT>

	    uint8_t cnt = 100;
 8004bea:	2364      	movs	r3, #100	; 0x64
 8004bec:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
		while (cnt && (gUart1RxReady != SET)) {
 8004bf0:	e007      	b.n	8004c02 <ublox_All_resp+0x46>
			HAL_Delay(10);
 8004bf2:	200a      	movs	r0, #10
 8004bf4:	f000 fe12 	bl	800581c <HAL_Delay>
			--cnt;
 8004bf8:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
		while (cnt && (gUart1RxReady != SET)) {
 8004c02:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d004      	beq.n	8004c14 <ublox_All_resp+0x58>
 8004c0a:	4b5b      	ldr	r3, [pc, #364]	; (8004d78 <ublox_All_resp+0x1bc>)
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d1ee      	bne.n	8004bf2 <ublox_All_resp+0x36>
		}

		if (gUart1RxCnt) {
 8004c14:	4b5a      	ldr	r3, [pc, #360]	; (8004d80 <ublox_All_resp+0x1c4>)
 8004c16:	881b      	ldrh	r3, [r3, #0]
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d0dc      	beq.n	8004bd8 <ublox_All_resp+0x1c>
			dataIdx		= 0U;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
			dataCnt 	= gUart1RxCnt;
 8004c24:	4b56      	ldr	r3, [pc, #344]	; (8004d80 <ublox_All_resp+0x1c4>)
 8004c26:	881b      	ldrh	r3, [r3, #0]
 8004c28:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
			break;
 8004c2c:	bf00      	nop
		}
	} while (1);

	/* Processing data */
	while (dataIdx < (dataCnt - 8)) {
 8004c2e:	e3b9      	b.n	80053a4 <ublox_All_resp+0x7e8>
		uint8_t  sig0 	= ublox_Response[dataIdx + 0];
 8004c30:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004c34:	4a51      	ldr	r2, [pc, #324]	; (8004d7c <ublox_All_resp+0x1c0>)
 8004c36:	5cd3      	ldrb	r3, [r2, r3]
 8004c38:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
		uint8_t  sig1 	= ublox_Response[dataIdx + 1];
 8004c3c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004c40:	3301      	adds	r3, #1
 8004c42:	4a4e      	ldr	r2, [pc, #312]	; (8004d7c <ublox_All_resp+0x1c0>)
 8004c44:	5cd3      	ldrb	r3, [r2, r3]
 8004c46:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98

		/* Out of sync */
		if (sig0 != 0xb5 || sig1 != 0x62) {
 8004c4a:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 8004c4e:	2bb5      	cmp	r3, #181	; 0xb5
 8004c50:	d103      	bne.n	8004c5a <ublox_All_resp+0x9e>
 8004c52:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8004c56:	2b62      	cmp	r3, #98	; 0x62
 8004c58:	d005      	beq.n	8004c66 <ublox_All_resp+0xaa>
			dataIdx++;
 8004c5a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004c5e:	3301      	adds	r3, #1
 8004c60:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
			continue;
 8004c64:	e39e      	b.n	80053a4 <ublox_All_resp+0x7e8>
		}

		uint8_t  cls  	= ublox_Response[dataIdx + 2];
 8004c66:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004c6a:	3302      	adds	r3, #2
 8004c6c:	4a43      	ldr	r2, [pc, #268]	; (8004d7c <ublox_All_resp+0x1c0>)
 8004c6e:	5cd3      	ldrb	r3, [r2, r3]
 8004c70:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		uint8_t  id  	= ublox_Response[dataIdx + 3];
 8004c74:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004c78:	3303      	adds	r3, #3
 8004c7a:	4a40      	ldr	r2, [pc, #256]	; (8004d7c <ublox_All_resp+0x1c0>)
 8004c7c:	5cd3      	ldrb	r3, [r2, r3]
 8004c7e:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
		uint16_t len 	= ublox_Response[dataIdx + 4] | ((uint16_t)ublox_Response[dataIdx + 5] << 8);	// Little endian
 8004c82:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004c86:	3304      	adds	r3, #4
 8004c88:	4a3c      	ldr	r2, [pc, #240]	; (8004d7c <ublox_All_resp+0x1c0>)
 8004c8a:	5cd3      	ldrb	r3, [r2, r3]
 8004c8c:	b21a      	sxth	r2, r3
 8004c8e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004c92:	3305      	adds	r3, #5
 8004c94:	4939      	ldr	r1, [pc, #228]	; (8004d7c <ublox_All_resp+0x1c0>)
 8004c96:	5ccb      	ldrb	r3, [r1, r3]
 8004c98:	021b      	lsls	r3, r3, #8
 8004c9a:	b21b      	sxth	r3, r3
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	b21b      	sxth	r3, r3
 8004ca0:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94

		/* Check out of bounds */
		if ((dataIdx + 6 + len + 2) > dataCnt) {
 8004ca4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004ca8:	1d9a      	adds	r2, r3, #6
 8004caa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8004cae:	4413      	add	r3, r2
 8004cb0:	1c5a      	adds	r2, r3, #1
 8004cb2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	f280 837d 	bge.w	80053b6 <ublox_All_resp+0x7fa>
			break;
		}

		uint8_t  ckA	= ublox_Response[dataIdx + len + 6];
 8004cbc:	f8b7 20aa 	ldrh.w	r2, [r7, #170]	; 0xaa
 8004cc0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8004cc4:	4413      	add	r3, r2
 8004cc6:	3306      	adds	r3, #6
 8004cc8:	4a2c      	ldr	r2, [pc, #176]	; (8004d7c <ublox_All_resp+0x1c0>)
 8004cca:	5cd3      	ldrb	r3, [r2, r3]
 8004ccc:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
		uint8_t  ckB	= ublox_Response[dataIdx + len + 7];
 8004cd0:	f8b7 20aa 	ldrh.w	r2, [r7, #170]	; 0xaa
 8004cd4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8004cd8:	4413      	add	r3, r2
 8004cda:	3307      	adds	r3, #7
 8004cdc:	4a27      	ldr	r2, [pc, #156]	; (8004d7c <ublox_All_resp+0x1c0>)
 8004cde:	5cd3      	ldrb	r3, [r2, r3]
 8004ce0:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92

		/* Checksum A and B */
		uint8_t ckA_calc = 0U, ckB_calc = 0U;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8004cea:	2300      	movs	r3, #0
 8004cec:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
		calcChecksumRFC1145((ublox_Response + dataIdx), (6 + len + 2), 0, &ckA_calc, &ckB_calc);
 8004cf0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004cf4:	4a21      	ldr	r2, [pc, #132]	; (8004d7c <ublox_All_resp+0x1c0>)
 8004cf6:	1898      	adds	r0, r3, r2
 8004cf8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	3308      	adds	r3, #8
 8004d00:	b2d9      	uxtb	r1, r3
 8004d02:	f107 028f 	add.w	r2, r7, #143	; 0x8f
 8004d06:	f107 038e 	add.w	r3, r7, #142	; 0x8e
 8004d0a:	9300      	str	r3, [sp, #0]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f7ff fc68 	bl	80045e4 <calcChecksumRFC1145>
		if (ckA != ckA_calc || ckB != ckB_calc) {
 8004d14:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8004d18:	f897 2093 	ldrb.w	r2, [r7, #147]	; 0x93
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d105      	bne.n	8004d2c <ublox_All_resp+0x170>
 8004d20:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8004d24:	f897 2092 	ldrb.w	r2, [r7, #146]	; 0x92
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d005      	beq.n	8004d38 <ublox_All_resp+0x17c>
			dataIdx++;
 8004d2c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004d30:	3301      	adds	r3, #1
 8004d32:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
			continue;
 8004d36:	e335      	b.n	80053a4 <ublox_All_resp+0x7e8>
		}


		uint16_t clsID	= ((int16_t)cls << 8) | id;
 8004d38:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8004d3c:	021b      	lsls	r3, r3, #8
 8004d3e:	b21a      	sxth	r2, r3
 8004d40:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8004d44:	b21b      	sxth	r3, r3
 8004d46:	4313      	orrs	r3, r2
 8004d48:	b21b      	sxth	r3, r3
 8004d4a:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
		switch (clsID)
 8004d4e:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8004d52:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8004d56:	f000 8199 	beq.w	800508c <ublox_All_resp+0x4d0>
 8004d5a:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8004d5e:	f300 8303 	bgt.w	8005368 <ublox_All_resp+0x7ac>
 8004d62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d66:	d00d      	beq.n	8004d84 <ublox_All_resp+0x1c8>
 8004d68:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 8004d6c:	f000 80d4 	beq.w	8004f18 <ublox_All_resp+0x35c>
 8004d70:	e2fa      	b.n	8005368 <ublox_All_resp+0x7ac>
 8004d72:	bf00      	nop
 8004d74:	200026e0 	.word	0x200026e0
 8004d78:	200002d5 	.word	0x200002d5
 8004d7c:	20000438 	.word	0x20000438
 8004d80:	200002d6 	.word	0x200002d6
		{
		case 0x0104:
		{
			/* NavDop */
			if (len == 0x0012) {
 8004d84:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8004d88:	2b12      	cmp	r3, #18
 8004d8a:	f040 82ff 	bne.w	800538c <ublox_All_resp+0x7d0>
				gUbloxNavDop_resp->iTOW		= ublox_Response[dataIdx + 6 +  0] | (ublox_Response[dataIdx + 6 +  1] << 8) | (ublox_Response[dataIdx + 6 +  2] << 16) | (ublox_Response[dataIdx + 6 +  3] << 24);
 8004d8e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004d92:	3306      	adds	r3, #6
 8004d94:	4a5c      	ldr	r2, [pc, #368]	; (8004f08 <ublox_All_resp+0x34c>)
 8004d96:	5cd3      	ldrb	r3, [r2, r3]
 8004d98:	4619      	mov	r1, r3
 8004d9a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004d9e:	3307      	adds	r3, #7
 8004da0:	4a59      	ldr	r2, [pc, #356]	; (8004f08 <ublox_All_resp+0x34c>)
 8004da2:	5cd3      	ldrb	r3, [r2, r3]
 8004da4:	021b      	lsls	r3, r3, #8
 8004da6:	ea41 0203 	orr.w	r2, r1, r3
 8004daa:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004dae:	3308      	adds	r3, #8
 8004db0:	4955      	ldr	r1, [pc, #340]	; (8004f08 <ublox_All_resp+0x34c>)
 8004db2:	5ccb      	ldrb	r3, [r1, r3]
 8004db4:	041b      	lsls	r3, r3, #16
 8004db6:	431a      	orrs	r2, r3
 8004db8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004dbc:	3309      	adds	r3, #9
 8004dbe:	4952      	ldr	r1, [pc, #328]	; (8004f08 <ublox_All_resp+0x34c>)
 8004dc0:	5ccb      	ldrb	r3, [r1, r3]
 8004dc2:	061b      	lsls	r3, r3, #24
 8004dc4:	431a      	orrs	r2, r3
 8004dc6:	4b51      	ldr	r3, [pc, #324]	; (8004f0c <ublox_All_resp+0x350>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	601a      	str	r2, [r3, #0]
				gUbloxNavDop_resp->gDOP		= ublox_Response[dataIdx + 6 +  4] | (ublox_Response[dataIdx + 6 +  5] << 8);
 8004dcc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004dd0:	330a      	adds	r3, #10
 8004dd2:	4a4d      	ldr	r2, [pc, #308]	; (8004f08 <ublox_All_resp+0x34c>)
 8004dd4:	5cd3      	ldrb	r3, [r2, r3]
 8004dd6:	b21a      	sxth	r2, r3
 8004dd8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004ddc:	330b      	adds	r3, #11
 8004dde:	494a      	ldr	r1, [pc, #296]	; (8004f08 <ublox_All_resp+0x34c>)
 8004de0:	5ccb      	ldrb	r3, [r1, r3]
 8004de2:	021b      	lsls	r3, r3, #8
 8004de4:	b21b      	sxth	r3, r3
 8004de6:	4313      	orrs	r3, r2
 8004de8:	b21a      	sxth	r2, r3
 8004dea:	4b48      	ldr	r3, [pc, #288]	; (8004f0c <ublox_All_resp+0x350>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	b292      	uxth	r2, r2
 8004df0:	809a      	strh	r2, [r3, #4]
				gUbloxNavDop_resp->pDOP		= ublox_Response[dataIdx + 6 +  6] | (ublox_Response[dataIdx + 6 +  7] << 8);
 8004df2:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004df6:	330c      	adds	r3, #12
 8004df8:	4a43      	ldr	r2, [pc, #268]	; (8004f08 <ublox_All_resp+0x34c>)
 8004dfa:	5cd3      	ldrb	r3, [r2, r3]
 8004dfc:	b21a      	sxth	r2, r3
 8004dfe:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004e02:	330d      	adds	r3, #13
 8004e04:	4940      	ldr	r1, [pc, #256]	; (8004f08 <ublox_All_resp+0x34c>)
 8004e06:	5ccb      	ldrb	r3, [r1, r3]
 8004e08:	021b      	lsls	r3, r3, #8
 8004e0a:	b21b      	sxth	r3, r3
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	b21a      	sxth	r2, r3
 8004e10:	4b3e      	ldr	r3, [pc, #248]	; (8004f0c <ublox_All_resp+0x350>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	b292      	uxth	r2, r2
 8004e16:	80da      	strh	r2, [r3, #6]
				gUbloxNavDop_resp->tDOP		= ublox_Response[dataIdx + 6 +  8] | (ublox_Response[dataIdx + 6 +  9] << 8);
 8004e18:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004e1c:	330e      	adds	r3, #14
 8004e1e:	4a3a      	ldr	r2, [pc, #232]	; (8004f08 <ublox_All_resp+0x34c>)
 8004e20:	5cd3      	ldrb	r3, [r2, r3]
 8004e22:	b21a      	sxth	r2, r3
 8004e24:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004e28:	330f      	adds	r3, #15
 8004e2a:	4937      	ldr	r1, [pc, #220]	; (8004f08 <ublox_All_resp+0x34c>)
 8004e2c:	5ccb      	ldrb	r3, [r1, r3]
 8004e2e:	021b      	lsls	r3, r3, #8
 8004e30:	b21b      	sxth	r3, r3
 8004e32:	4313      	orrs	r3, r2
 8004e34:	b21a      	sxth	r2, r3
 8004e36:	4b35      	ldr	r3, [pc, #212]	; (8004f0c <ublox_All_resp+0x350>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	b292      	uxth	r2, r2
 8004e3c:	811a      	strh	r2, [r3, #8]
				gUbloxNavDop_resp->vDOP		= ublox_Response[dataIdx + 6 + 10] | (ublox_Response[dataIdx + 6 + 11] << 8);
 8004e3e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004e42:	3310      	adds	r3, #16
 8004e44:	4a30      	ldr	r2, [pc, #192]	; (8004f08 <ublox_All_resp+0x34c>)
 8004e46:	5cd3      	ldrb	r3, [r2, r3]
 8004e48:	b21a      	sxth	r2, r3
 8004e4a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004e4e:	3311      	adds	r3, #17
 8004e50:	492d      	ldr	r1, [pc, #180]	; (8004f08 <ublox_All_resp+0x34c>)
 8004e52:	5ccb      	ldrb	r3, [r1, r3]
 8004e54:	021b      	lsls	r3, r3, #8
 8004e56:	b21b      	sxth	r3, r3
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	b21a      	sxth	r2, r3
 8004e5c:	4b2b      	ldr	r3, [pc, #172]	; (8004f0c <ublox_All_resp+0x350>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	b292      	uxth	r2, r2
 8004e62:	815a      	strh	r2, [r3, #10]
				gUbloxNavDop_resp->hDOP		= ublox_Response[dataIdx + 6 + 12] | (ublox_Response[dataIdx + 6 + 13] << 8);
 8004e64:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004e68:	3312      	adds	r3, #18
 8004e6a:	4a27      	ldr	r2, [pc, #156]	; (8004f08 <ublox_All_resp+0x34c>)
 8004e6c:	5cd3      	ldrb	r3, [r2, r3]
 8004e6e:	b21a      	sxth	r2, r3
 8004e70:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004e74:	3313      	adds	r3, #19
 8004e76:	4924      	ldr	r1, [pc, #144]	; (8004f08 <ublox_All_resp+0x34c>)
 8004e78:	5ccb      	ldrb	r3, [r1, r3]
 8004e7a:	021b      	lsls	r3, r3, #8
 8004e7c:	b21b      	sxth	r3, r3
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	b21a      	sxth	r2, r3
 8004e82:	4b22      	ldr	r3, [pc, #136]	; (8004f0c <ublox_All_resp+0x350>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	b292      	uxth	r2, r2
 8004e88:	819a      	strh	r2, [r3, #12]
				gUbloxNavDop_resp->nDOP		= ublox_Response[dataIdx + 6 + 14] | (ublox_Response[dataIdx + 6 + 15] << 8);
 8004e8a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004e8e:	3314      	adds	r3, #20
 8004e90:	4a1d      	ldr	r2, [pc, #116]	; (8004f08 <ublox_All_resp+0x34c>)
 8004e92:	5cd3      	ldrb	r3, [r2, r3]
 8004e94:	b21a      	sxth	r2, r3
 8004e96:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004e9a:	3315      	adds	r3, #21
 8004e9c:	491a      	ldr	r1, [pc, #104]	; (8004f08 <ublox_All_resp+0x34c>)
 8004e9e:	5ccb      	ldrb	r3, [r1, r3]
 8004ea0:	021b      	lsls	r3, r3, #8
 8004ea2:	b21b      	sxth	r3, r3
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	b21a      	sxth	r2, r3
 8004ea8:	4b18      	ldr	r3, [pc, #96]	; (8004f0c <ublox_All_resp+0x350>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	b292      	uxth	r2, r2
 8004eae:	81da      	strh	r2, [r3, #14]
				gUbloxNavDop_resp->eDOP		= ublox_Response[dataIdx + 6 + 16] | (ublox_Response[dataIdx + 6 + 17] << 8);
 8004eb0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004eb4:	3316      	adds	r3, #22
 8004eb6:	4a14      	ldr	r2, [pc, #80]	; (8004f08 <ublox_All_resp+0x34c>)
 8004eb8:	5cd3      	ldrb	r3, [r2, r3]
 8004eba:	b21a      	sxth	r2, r3
 8004ebc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004ec0:	3317      	adds	r3, #23
 8004ec2:	4911      	ldr	r1, [pc, #68]	; (8004f08 <ublox_All_resp+0x34c>)
 8004ec4:	5ccb      	ldrb	r3, [r1, r3]
 8004ec6:	021b      	lsls	r3, r3, #8
 8004ec8:	b21b      	sxth	r3, r3
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	b21a      	sxth	r2, r3
 8004ece:	4b0f      	ldr	r3, [pc, #60]	; (8004f0c <ublox_All_resp+0x350>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	b292      	uxth	r2, r2
 8004ed4:	821a      	strh	r2, [r3, #16]

				bf |= USART_UBLOX_RESP_BF_NAV_DOP;
 8004ed6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004eda:	f043 0301 	orr.w	r3, r3, #1
 8004ede:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

#if defined(LOGGING)
				{
					uint8_t msg[] = "==> ublox: RX --> NAV-DOP\r\n";
 8004ee2:	4b0b      	ldr	r3, [pc, #44]	; (8004f10 <ublox_All_resp+0x354>)
 8004ee4:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8004ee8:	461d      	mov	r5, r3
 8004eea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004eec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004eee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004ef2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8004ef6:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8004efa:	2319      	movs	r3, #25
 8004efc:	221b      	movs	r2, #27
 8004efe:	4805      	ldr	r0, [pc, #20]	; (8004f14 <ublox_All_resp+0x358>)
 8004f00:	f006 ffaf 	bl	800be62 <HAL_UART_Transmit>
				}
#endif
			}
		}
			break;
 8004f04:	e242      	b.n	800538c <ublox_All_resp+0x7d0>
 8004f06:	bf00      	nop
 8004f08:	20000438 	.word	0x20000438
 8004f0c:	2000042c 	.word	0x2000042c
 8004f10:	0801072c 	.word	0x0801072c
 8004f14:	20002764 	.word	0x20002764

		case 0x0122:
		{
			/* NavClock */
			if (len == 0x0014) {
 8004f18:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8004f1c:	2b14      	cmp	r3, #20
 8004f1e:	f040 8237 	bne.w	8005390 <ublox_All_resp+0x7d4>
				gUbloxNavClock_resp->iTOW	=            ublox_Response[dataIdx + 6 +  0] | (ublox_Response[dataIdx + 6 +  1] << 8) | (ublox_Response[dataIdx + 6 +  2] << 16) | (ublox_Response[dataIdx + 6 +  3] << 24);
 8004f22:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004f26:	3306      	adds	r3, #6
 8004f28:	4a8e      	ldr	r2, [pc, #568]	; (8005164 <ublox_All_resp+0x5a8>)
 8004f2a:	5cd3      	ldrb	r3, [r2, r3]
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004f32:	3307      	adds	r3, #7
 8004f34:	4a8b      	ldr	r2, [pc, #556]	; (8005164 <ublox_All_resp+0x5a8>)
 8004f36:	5cd3      	ldrb	r3, [r2, r3]
 8004f38:	021b      	lsls	r3, r3, #8
 8004f3a:	ea41 0203 	orr.w	r2, r1, r3
 8004f3e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004f42:	3308      	adds	r3, #8
 8004f44:	4987      	ldr	r1, [pc, #540]	; (8005164 <ublox_All_resp+0x5a8>)
 8004f46:	5ccb      	ldrb	r3, [r1, r3]
 8004f48:	041b      	lsls	r3, r3, #16
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004f50:	3309      	adds	r3, #9
 8004f52:	4984      	ldr	r1, [pc, #528]	; (8005164 <ublox_All_resp+0x5a8>)
 8004f54:	5ccb      	ldrb	r3, [r1, r3]
 8004f56:	061b      	lsls	r3, r3, #24
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	4b83      	ldr	r3, [pc, #524]	; (8005168 <ublox_All_resp+0x5ac>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	601a      	str	r2, [r3, #0]
				gUbloxNavClock_resp->clkB	= (int32_t) (ublox_Response[dataIdx + 6 +  4] | (ublox_Response[dataIdx + 6 +  5] << 8) | (ublox_Response[dataIdx + 6 +  6] << 16) | (ublox_Response[dataIdx + 6 +  7] << 24));
 8004f60:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004f64:	330a      	adds	r3, #10
 8004f66:	4a7f      	ldr	r2, [pc, #508]	; (8005164 <ublox_All_resp+0x5a8>)
 8004f68:	5cd3      	ldrb	r3, [r2, r3]
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004f70:	330b      	adds	r3, #11
 8004f72:	4a7c      	ldr	r2, [pc, #496]	; (8005164 <ublox_All_resp+0x5a8>)
 8004f74:	5cd3      	ldrb	r3, [r2, r3]
 8004f76:	021b      	lsls	r3, r3, #8
 8004f78:	ea41 0203 	orr.w	r2, r1, r3
 8004f7c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004f80:	330c      	adds	r3, #12
 8004f82:	4978      	ldr	r1, [pc, #480]	; (8005164 <ublox_All_resp+0x5a8>)
 8004f84:	5ccb      	ldrb	r3, [r1, r3]
 8004f86:	041b      	lsls	r3, r3, #16
 8004f88:	ea42 0103 	orr.w	r1, r2, r3
 8004f8c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004f90:	330d      	adds	r3, #13
 8004f92:	4a74      	ldr	r2, [pc, #464]	; (8005164 <ublox_All_resp+0x5a8>)
 8004f94:	5cd3      	ldrb	r3, [r2, r3]
 8004f96:	061a      	lsls	r2, r3, #24
 8004f98:	4b73      	ldr	r3, [pc, #460]	; (8005168 <ublox_All_resp+0x5ac>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	605a      	str	r2, [r3, #4]
				gUbloxNavClock_resp->clkD	= (int32_t) (ublox_Response[dataIdx + 6 +  8] | (ublox_Response[dataIdx + 6 +  9] << 8) | (ublox_Response[dataIdx + 6 + 10] << 16) | (ublox_Response[dataIdx + 6 + 11] << 24));
 8004fa0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004fa4:	330e      	adds	r3, #14
 8004fa6:	4a6f      	ldr	r2, [pc, #444]	; (8005164 <ublox_All_resp+0x5a8>)
 8004fa8:	5cd3      	ldrb	r3, [r2, r3]
 8004faa:	4619      	mov	r1, r3
 8004fac:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004fb0:	330f      	adds	r3, #15
 8004fb2:	4a6c      	ldr	r2, [pc, #432]	; (8005164 <ublox_All_resp+0x5a8>)
 8004fb4:	5cd3      	ldrb	r3, [r2, r3]
 8004fb6:	021b      	lsls	r3, r3, #8
 8004fb8:	ea41 0203 	orr.w	r2, r1, r3
 8004fbc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004fc0:	3310      	adds	r3, #16
 8004fc2:	4968      	ldr	r1, [pc, #416]	; (8005164 <ublox_All_resp+0x5a8>)
 8004fc4:	5ccb      	ldrb	r3, [r1, r3]
 8004fc6:	041b      	lsls	r3, r3, #16
 8004fc8:	ea42 0103 	orr.w	r1, r2, r3
 8004fcc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004fd0:	3311      	adds	r3, #17
 8004fd2:	4a64      	ldr	r2, [pc, #400]	; (8005164 <ublox_All_resp+0x5a8>)
 8004fd4:	5cd3      	ldrb	r3, [r2, r3]
 8004fd6:	061a      	lsls	r2, r3, #24
 8004fd8:	4b63      	ldr	r3, [pc, #396]	; (8005168 <ublox_All_resp+0x5ac>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	609a      	str	r2, [r3, #8]
				gUbloxNavClock_resp->tAcc	=            ublox_Response[dataIdx + 6 + 12] | (ublox_Response[dataIdx + 6 + 13] << 8) | (ublox_Response[dataIdx + 6 + 14] << 16) | (ublox_Response[dataIdx + 6 + 15] << 24);
 8004fe0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004fe4:	3312      	adds	r3, #18
 8004fe6:	4a5f      	ldr	r2, [pc, #380]	; (8005164 <ublox_All_resp+0x5a8>)
 8004fe8:	5cd3      	ldrb	r3, [r2, r3]
 8004fea:	4619      	mov	r1, r3
 8004fec:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8004ff0:	3313      	adds	r3, #19
 8004ff2:	4a5c      	ldr	r2, [pc, #368]	; (8005164 <ublox_All_resp+0x5a8>)
 8004ff4:	5cd3      	ldrb	r3, [r2, r3]
 8004ff6:	021b      	lsls	r3, r3, #8
 8004ff8:	ea41 0203 	orr.w	r2, r1, r3
 8004ffc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005000:	3314      	adds	r3, #20
 8005002:	4958      	ldr	r1, [pc, #352]	; (8005164 <ublox_All_resp+0x5a8>)
 8005004:	5ccb      	ldrb	r3, [r1, r3]
 8005006:	041b      	lsls	r3, r3, #16
 8005008:	431a      	orrs	r2, r3
 800500a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800500e:	3315      	adds	r3, #21
 8005010:	4954      	ldr	r1, [pc, #336]	; (8005164 <ublox_All_resp+0x5a8>)
 8005012:	5ccb      	ldrb	r3, [r1, r3]
 8005014:	061b      	lsls	r3, r3, #24
 8005016:	431a      	orrs	r2, r3
 8005018:	4b53      	ldr	r3, [pc, #332]	; (8005168 <ublox_All_resp+0x5ac>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	60da      	str	r2, [r3, #12]
				gUbloxNavClock_resp->fAcc	=            ublox_Response[dataIdx + 6 + 16] | (ublox_Response[dataIdx + 6 + 17] << 8) | (ublox_Response[dataIdx + 6 + 18] << 16) | (ublox_Response[dataIdx + 6 + 19] << 24);
 800501e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005022:	3316      	adds	r3, #22
 8005024:	4a4f      	ldr	r2, [pc, #316]	; (8005164 <ublox_All_resp+0x5a8>)
 8005026:	5cd3      	ldrb	r3, [r2, r3]
 8005028:	4619      	mov	r1, r3
 800502a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800502e:	3317      	adds	r3, #23
 8005030:	4a4c      	ldr	r2, [pc, #304]	; (8005164 <ublox_All_resp+0x5a8>)
 8005032:	5cd3      	ldrb	r3, [r2, r3]
 8005034:	021b      	lsls	r3, r3, #8
 8005036:	ea41 0203 	orr.w	r2, r1, r3
 800503a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800503e:	3318      	adds	r3, #24
 8005040:	4948      	ldr	r1, [pc, #288]	; (8005164 <ublox_All_resp+0x5a8>)
 8005042:	5ccb      	ldrb	r3, [r1, r3]
 8005044:	041b      	lsls	r3, r3, #16
 8005046:	431a      	orrs	r2, r3
 8005048:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800504c:	3319      	adds	r3, #25
 800504e:	4945      	ldr	r1, [pc, #276]	; (8005164 <ublox_All_resp+0x5a8>)
 8005050:	5ccb      	ldrb	r3, [r1, r3]
 8005052:	061b      	lsls	r3, r3, #24
 8005054:	431a      	orrs	r2, r3
 8005056:	4b44      	ldr	r3, [pc, #272]	; (8005168 <ublox_All_resp+0x5ac>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	611a      	str	r2, [r3, #16]

				bf |= USART_UBLOX_RESP_BF_NAV_CLOCK;
 800505c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005060:	f043 0302 	orr.w	r3, r3, #2
 8005064:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

#if defined(LOGGING)
				{
					uint8_t msg[] = "==> ublox: RX --> NAV-CLOCK\r\n";
 8005068:	4b40      	ldr	r3, [pc, #256]	; (800516c <ublox_All_resp+0x5b0>)
 800506a:	f107 0450 	add.w	r4, r7, #80	; 0x50
 800506e:	461d      	mov	r5, r3
 8005070:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005072:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005074:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005078:	c407      	stmia	r4!, {r0, r1, r2}
 800507a:	8023      	strh	r3, [r4, #0]
					HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 800507c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8005080:	2319      	movs	r3, #25
 8005082:	221d      	movs	r2, #29
 8005084:	483a      	ldr	r0, [pc, #232]	; (8005170 <ublox_All_resp+0x5b4>)
 8005086:	f006 feec 	bl	800be62 <HAL_UART_Transmit>
				}
#endif
			}
		}
			break;
 800508a:	e181      	b.n	8005390 <ublox_All_resp+0x7d4>
		{
			/* NavSvinfo */
			{
				/* Clear fields */
				{
					uint8_t* ptr = (uint8_t*) gUbloxNavSvinfo_resp;
 800508c:	4b39      	ldr	r3, [pc, #228]	; (8005174 <ublox_All_resp+0x5b8>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					for (int cnt = sizeof(*gUbloxNavSvinfo_resp); cnt; --cnt) {
 8005094:	f44f 7394 	mov.w	r3, #296	; 0x128
 8005098:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800509c:	e00b      	b.n	80050b6 <ublox_All_resp+0x4fa>
						*(ptr++) = 0U;
 800509e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80050a2:	1c5a      	adds	r2, r3, #1
 80050a4:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80050a8:	2200      	movs	r2, #0
 80050aa:	701a      	strb	r2, [r3, #0]
					for (int cnt = sizeof(*gUbloxNavSvinfo_resp); cnt; --cnt) {
 80050ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80050b0:	3b01      	subs	r3, #1
 80050b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80050b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1ef      	bne.n	800509e <ublox_All_resp+0x4e2>
					}
				}

				gUbloxNavSvinfo_resp->iTOW			= ublox_Response[dataIdx + 6 +  0] | (ublox_Response[dataIdx + 6 +  1] << 8) | (ublox_Response[dataIdx + 6 +  2] << 16) | (ublox_Response[dataIdx + 6 +  3] << 24);
 80050be:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80050c2:	3306      	adds	r3, #6
 80050c4:	4a27      	ldr	r2, [pc, #156]	; (8005164 <ublox_All_resp+0x5a8>)
 80050c6:	5cd3      	ldrb	r3, [r2, r3]
 80050c8:	4619      	mov	r1, r3
 80050ca:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80050ce:	3307      	adds	r3, #7
 80050d0:	4a24      	ldr	r2, [pc, #144]	; (8005164 <ublox_All_resp+0x5a8>)
 80050d2:	5cd3      	ldrb	r3, [r2, r3]
 80050d4:	021b      	lsls	r3, r3, #8
 80050d6:	ea41 0203 	orr.w	r2, r1, r3
 80050da:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80050de:	3308      	adds	r3, #8
 80050e0:	4920      	ldr	r1, [pc, #128]	; (8005164 <ublox_All_resp+0x5a8>)
 80050e2:	5ccb      	ldrb	r3, [r1, r3]
 80050e4:	041b      	lsls	r3, r3, #16
 80050e6:	431a      	orrs	r2, r3
 80050e8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80050ec:	3309      	adds	r3, #9
 80050ee:	491d      	ldr	r1, [pc, #116]	; (8005164 <ublox_All_resp+0x5a8>)
 80050f0:	5ccb      	ldrb	r3, [r1, r3]
 80050f2:	061b      	lsls	r3, r3, #24
 80050f4:	431a      	orrs	r2, r3
 80050f6:	4b1f      	ldr	r3, [pc, #124]	; (8005174 <ublox_All_resp+0x5b8>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	601a      	str	r2, [r3, #0]
				gUbloxNavSvinfo_resp->numCh			= ublox_Response[dataIdx + 6 +  4];
 80050fc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005100:	f103 020a 	add.w	r2, r3, #10
 8005104:	4b1b      	ldr	r3, [pc, #108]	; (8005174 <ublox_All_resp+0x5b8>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4916      	ldr	r1, [pc, #88]	; (8005164 <ublox_All_resp+0x5a8>)
 800510a:	5c8a      	ldrb	r2, [r1, r2]
 800510c:	711a      	strb	r2, [r3, #4]
				gUbloxNavSvinfo_resp->globalFlags	= ublox_Response[dataIdx + 6 +  5];
 800510e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005112:	f103 020b 	add.w	r2, r3, #11
 8005116:	4b17      	ldr	r3, [pc, #92]	; (8005174 <ublox_All_resp+0x5b8>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4912      	ldr	r1, [pc, #72]	; (8005164 <ublox_All_resp+0x5a8>)
 800511c:	5c8a      	ldrb	r2, [r1, r2]
 800511e:	715a      	strb	r2, [r3, #5]
				gUbloxNavSvinfo_resp->reserved2		= ublox_Response[dataIdx + 6 +  6] | (ublox_Response[dataIdx + 6 +  7] << 8);
 8005120:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005124:	330c      	adds	r3, #12
 8005126:	4a0f      	ldr	r2, [pc, #60]	; (8005164 <ublox_All_resp+0x5a8>)
 8005128:	5cd3      	ldrb	r3, [r2, r3]
 800512a:	b21a      	sxth	r2, r3
 800512c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005130:	330d      	adds	r3, #13
 8005132:	490c      	ldr	r1, [pc, #48]	; (8005164 <ublox_All_resp+0x5a8>)
 8005134:	5ccb      	ldrb	r3, [r1, r3]
 8005136:	021b      	lsls	r3, r3, #8
 8005138:	b21b      	sxth	r3, r3
 800513a:	4313      	orrs	r3, r2
 800513c:	b21a      	sxth	r2, r3
 800513e:	4b0d      	ldr	r3, [pc, #52]	; (8005174 <ublox_All_resp+0x5b8>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	b292      	uxth	r2, r2
 8005144:	80da      	strh	r2, [r3, #6]

				if (gUbloxNavSvinfo_resp->numCh > UBLOX_MAX_CH) {
 8005146:	4b0b      	ldr	r3, [pc, #44]	; (8005174 <ublox_All_resp+0x5b8>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	791b      	ldrb	r3, [r3, #4]
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b18      	cmp	r3, #24
 8005150:	d903      	bls.n	800515a <ublox_All_resp+0x59e>
					gUbloxNavSvinfo_resp->numCh 	= (uint8_t) UBLOX_MAX_CH;
 8005152:	4b08      	ldr	r3, [pc, #32]	; (8005174 <ublox_All_resp+0x5b8>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	2218      	movs	r2, #24
 8005158:	711a      	strb	r2, [r3, #4]
				}

				/* Read in each space vehicle */
				for (int iChn = 0; iChn < gUbloxNavSvinfo_resp->numCh; iChn++) {
 800515a:	2300      	movs	r3, #0
 800515c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005160:	e0dd      	b.n	800531e <ublox_All_resp+0x762>
 8005162:	bf00      	nop
 8005164:	20000438 	.word	0x20000438
 8005168:	20000430 	.word	0x20000430
 800516c:	08010748 	.word	0x08010748
 8005170:	20002764 	.word	0x20002764
 8005174:	20000434 	.word	0x20000434
					gUbloxNavSvinfo_resp->chn[iChn]		= ublox_Response[dataIdx + 6 +  8 + 12 * iChn];
 8005178:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800517c:	f103 010e 	add.w	r1, r3, #14
 8005180:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8005184:	4613      	mov	r3, r2
 8005186:	005b      	lsls	r3, r3, #1
 8005188:	4413      	add	r3, r2
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	440b      	add	r3, r1
 800518e:	4a8d      	ldr	r2, [pc, #564]	; (80053c4 <ublox_All_resp+0x808>)
 8005190:	6812      	ldr	r2, [r2, #0]
 8005192:	498d      	ldr	r1, [pc, #564]	; (80053c8 <ublox_All_resp+0x80c>)
 8005194:	5cc9      	ldrb	r1, [r1, r3]
 8005196:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800519a:	4413      	add	r3, r2
 800519c:	3308      	adds	r3, #8
 800519e:	460a      	mov	r2, r1
 80051a0:	701a      	strb	r2, [r3, #0]
					gUbloxNavSvinfo_resp->svid[iChn]	= ublox_Response[dataIdx + 6 +  9 + 12 * iChn];
 80051a2:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80051a6:	f103 010f 	add.w	r1, r3, #15
 80051aa:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80051ae:	4613      	mov	r3, r2
 80051b0:	005b      	lsls	r3, r3, #1
 80051b2:	4413      	add	r3, r2
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	440b      	add	r3, r1
 80051b8:	4a82      	ldr	r2, [pc, #520]	; (80053c4 <ublox_All_resp+0x808>)
 80051ba:	6812      	ldr	r2, [r2, #0]
 80051bc:	4982      	ldr	r1, [pc, #520]	; (80053c8 <ublox_All_resp+0x80c>)
 80051be:	5cc9      	ldrb	r1, [r1, r3]
 80051c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80051c4:	4413      	add	r3, r2
 80051c6:	3320      	adds	r3, #32
 80051c8:	460a      	mov	r2, r1
 80051ca:	701a      	strb	r2, [r3, #0]
					gUbloxNavSvinfo_resp->flags[iChn]	= ublox_Response[dataIdx + 6 + 10 + 12 * iChn];
 80051cc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80051d0:	f103 0110 	add.w	r1, r3, #16
 80051d4:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80051d8:	4613      	mov	r3, r2
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	4413      	add	r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	440b      	add	r3, r1
 80051e2:	4a78      	ldr	r2, [pc, #480]	; (80053c4 <ublox_All_resp+0x808>)
 80051e4:	6812      	ldr	r2, [r2, #0]
 80051e6:	4978      	ldr	r1, [pc, #480]	; (80053c8 <ublox_All_resp+0x80c>)
 80051e8:	5cc9      	ldrb	r1, [r1, r3]
 80051ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80051ee:	4413      	add	r3, r2
 80051f0:	3338      	adds	r3, #56	; 0x38
 80051f2:	460a      	mov	r2, r1
 80051f4:	701a      	strb	r2, [r3, #0]
					gUbloxNavSvinfo_resp->quality[iChn]	= ublox_Response[dataIdx + 6 + 11 + 12 * iChn];
 80051f6:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80051fa:	f103 0111 	add.w	r1, r3, #17
 80051fe:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8005202:	4613      	mov	r3, r2
 8005204:	005b      	lsls	r3, r3, #1
 8005206:	4413      	add	r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	440b      	add	r3, r1
 800520c:	4a6d      	ldr	r2, [pc, #436]	; (80053c4 <ublox_All_resp+0x808>)
 800520e:	6812      	ldr	r2, [r2, #0]
 8005210:	496d      	ldr	r1, [pc, #436]	; (80053c8 <ublox_All_resp+0x80c>)
 8005212:	5cc9      	ldrb	r1, [r1, r3]
 8005214:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005218:	4413      	add	r3, r2
 800521a:	3350      	adds	r3, #80	; 0x50
 800521c:	460a      	mov	r2, r1
 800521e:	701a      	strb	r2, [r3, #0]
					gUbloxNavSvinfo_resp->cno[iChn]		= ublox_Response[dataIdx + 6 + 12 + 12 * iChn];
 8005220:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005224:	f103 0112 	add.w	r1, r3, #18
 8005228:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800522c:	4613      	mov	r3, r2
 800522e:	005b      	lsls	r3, r3, #1
 8005230:	4413      	add	r3, r2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	440b      	add	r3, r1
 8005236:	4a63      	ldr	r2, [pc, #396]	; (80053c4 <ublox_All_resp+0x808>)
 8005238:	6812      	ldr	r2, [r2, #0]
 800523a:	4963      	ldr	r1, [pc, #396]	; (80053c8 <ublox_All_resp+0x80c>)
 800523c:	5cc9      	ldrb	r1, [r1, r3]
 800523e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005242:	4413      	add	r3, r2
 8005244:	3368      	adds	r3, #104	; 0x68
 8005246:	460a      	mov	r2, r1
 8005248:	701a      	strb	r2, [r3, #0]
					gUbloxNavSvinfo_resp->elev[iChn]	= (int8_t)  (ublox_Response[dataIdx + 6 + 13 + 12 * iChn]);
 800524a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800524e:	f103 0113 	add.w	r1, r3, #19
 8005252:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8005256:	4613      	mov	r3, r2
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	4413      	add	r3, r2
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	440b      	add	r3, r1
 8005260:	4a59      	ldr	r2, [pc, #356]	; (80053c8 <ublox_All_resp+0x80c>)
 8005262:	5cd1      	ldrb	r1, [r2, r3]
 8005264:	4b57      	ldr	r3, [pc, #348]	; (80053c4 <ublox_All_resp+0x808>)
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	b249      	sxtb	r1, r1
 800526a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800526e:	4413      	add	r3, r2
 8005270:	3380      	adds	r3, #128	; 0x80
 8005272:	460a      	mov	r2, r1
 8005274:	701a      	strb	r2, [r3, #0]
					gUbloxNavSvinfo_resp->azim[iChn]	= (int16_t) ((uint16_t)ublox_Response[dataIdx + 6 + 14 + 12 * iChn] | ((uint16_t)ublox_Response[dataIdx + 6 + 15 + 12 * iChn] << 8));
 8005276:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800527a:	f103 0114 	add.w	r1, r3, #20
 800527e:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8005282:	4613      	mov	r3, r2
 8005284:	005b      	lsls	r3, r3, #1
 8005286:	4413      	add	r3, r2
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	440b      	add	r3, r1
 800528c:	4a4e      	ldr	r2, [pc, #312]	; (80053c8 <ublox_All_resp+0x80c>)
 800528e:	5cd3      	ldrb	r3, [r2, r3]
 8005290:	b219      	sxth	r1, r3
 8005292:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005296:	f103 0015 	add.w	r0, r3, #21
 800529a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800529e:	4613      	mov	r3, r2
 80052a0:	005b      	lsls	r3, r3, #1
 80052a2:	4413      	add	r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	4403      	add	r3, r0
 80052a8:	4a47      	ldr	r2, [pc, #284]	; (80053c8 <ublox_All_resp+0x80c>)
 80052aa:	5cd3      	ldrb	r3, [r2, r3]
 80052ac:	021b      	lsls	r3, r3, #8
 80052ae:	b21a      	sxth	r2, r3
 80052b0:	4b44      	ldr	r3, [pc, #272]	; (80053c4 <ublox_All_resp+0x808>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	430a      	orrs	r2, r1
 80052b6:	b211      	sxth	r1, r2
 80052b8:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80052bc:	324c      	adds	r2, #76	; 0x4c
 80052be:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					gUbloxNavSvinfo_resp->prRes[iChn]	= (int16_t) ((uint32_t)ublox_Response[dataIdx + 6 + 16 + 12 * iChn] | ((uint32_t)ublox_Response[dataIdx + 6 + 17 + 12 * iChn] << 8)  | ((uint32_t)ublox_Response[dataIdx + 6 + 18 + 12 * iChn] << 16)  | ((uint32_t)ublox_Response[dataIdx + 6 + 19 + 12 * iChn] << 24));
 80052c2:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80052c6:	f103 0116 	add.w	r1, r3, #22
 80052ca:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80052ce:	4613      	mov	r3, r2
 80052d0:	005b      	lsls	r3, r3, #1
 80052d2:	4413      	add	r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	440b      	add	r3, r1
 80052d8:	4a3b      	ldr	r2, [pc, #236]	; (80053c8 <ublox_All_resp+0x80c>)
 80052da:	5cd3      	ldrb	r3, [r2, r3]
 80052dc:	b299      	uxth	r1, r3
 80052de:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80052e2:	f103 0017 	add.w	r0, r3, #23
 80052e6:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80052ea:	4613      	mov	r3, r2
 80052ec:	005b      	lsls	r3, r3, #1
 80052ee:	4413      	add	r3, r2
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	4403      	add	r3, r0
 80052f4:	4a34      	ldr	r2, [pc, #208]	; (80053c8 <ublox_All_resp+0x80c>)
 80052f6:	5cd3      	ldrb	r3, [r2, r3]
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	021b      	lsls	r3, r3, #8
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	430b      	orrs	r3, r1
 8005300:	b29b      	uxth	r3, r3
 8005302:	b21a      	sxth	r2, r3
 8005304:	4b2f      	ldr	r3, [pc, #188]	; (80053c4 <ublox_All_resp+0x808>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4611      	mov	r1, r2
 800530a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800530e:	3232      	adds	r2, #50	; 0x32
 8005310:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				for (int iChn = 0; iChn < gUbloxNavSvinfo_resp->numCh; iChn++) {
 8005314:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005318:	3301      	adds	r3, #1
 800531a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800531e:	4b29      	ldr	r3, [pc, #164]	; (80053c4 <ublox_All_resp+0x808>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	791b      	ldrb	r3, [r3, #4]
 8005324:	b2db      	uxtb	r3, r3
 8005326:	461a      	mov	r2, r3
 8005328:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800532c:	4293      	cmp	r3, r2
 800532e:	f6ff af23 	blt.w	8005178 <ublox_All_resp+0x5bc>
				}

				bf |= USART_UBLOX_RESP_BF_NAV_SVINFO;
 8005332:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005336:	f043 0304 	orr.w	r3, r3, #4
 800533a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

#if defined(LOGGING)
				{
					uint8_t msg[] = "==> ublox: RX --> NAV-SVINFO\r\n";
 800533e:	4b23      	ldr	r3, [pc, #140]	; (80053cc <ublox_All_resp+0x810>)
 8005340:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8005344:	461d      	mov	r5, r3
 8005346:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005348:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800534a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800534e:	c407      	stmia	r4!, {r0, r1, r2}
 8005350:	8023      	strh	r3, [r4, #0]
 8005352:	3402      	adds	r4, #2
 8005354:	0c1b      	lsrs	r3, r3, #16
 8005356:	7023      	strb	r3, [r4, #0]
					HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 8005358:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800535c:	2319      	movs	r3, #25
 800535e:	221e      	movs	r2, #30
 8005360:	481b      	ldr	r0, [pc, #108]	; (80053d0 <ublox_All_resp+0x814>)
 8005362:	f006 fd7e 	bl	800be62 <HAL_UART_Transmit>
				}
#endif
			}
		}
			break;
 8005366:	e014      	b.n	8005392 <ublox_All_resp+0x7d6>

		default:
		{
#if defined(LOGGING)
			uint8_t msg[] = "==> ublox: RX --> unknown message received\r\n";
 8005368:	4b1a      	ldr	r3, [pc, #104]	; (80053d4 <ublox_All_resp+0x818>)
 800536a:	463c      	mov	r4, r7
 800536c:	461d      	mov	r5, r3
 800536e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005370:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005372:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005374:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005376:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800537a:	c407      	stmia	r4!, {r0, r1, r2}
 800537c:	7023      	strb	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, msg, sizeof(msg) - 1, 25);
 800537e:	4639      	mov	r1, r7
 8005380:	2319      	movs	r3, #25
 8005382:	222c      	movs	r2, #44	; 0x2c
 8005384:	4812      	ldr	r0, [pc, #72]	; (80053d0 <ublox_All_resp+0x814>)
 8005386:	f006 fd6c 	bl	800be62 <HAL_UART_Transmit>
 800538a:	e002      	b.n	8005392 <ublox_All_resp+0x7d6>
			break;
 800538c:	bf00      	nop
 800538e:	e000      	b.n	8005392 <ublox_All_resp+0x7d6>
			break;
 8005390:	bf00      	nop
		}

		}  // switch (clsID)

		/* Skip to next frame */
		dataIdx += 6 + len + 2;
 8005392:	f8b7 2094 	ldrh.w	r2, [r7, #148]	; 0x94
 8005396:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800539a:	4413      	add	r3, r2
 800539c:	b29b      	uxth	r3, r3
 800539e:	3308      	adds	r3, #8
 80053a0:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
	while (dataIdx < (dataCnt - 8)) {
 80053a4:	f8b7 20aa 	ldrh.w	r2, [r7, #170]	; 0xaa
 80053a8:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80053ac:	3b08      	subs	r3, #8
 80053ae:	429a      	cmp	r2, r3
 80053b0:	f6ff ac3e 	blt.w	8004c30 <ublox_All_resp+0x74>
 80053b4:	e000      	b.n	80053b8 <ublox_All_resp+0x7fc>
			break;
 80053b6:	bf00      	nop
	}  // while (dataIdx < (dataCnt - 8))

	return bf;
 80053b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
}
 80053bc:	4618      	mov	r0, r3
 80053be:	37b0      	adds	r7, #176	; 0xb0
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bdb0      	pop	{r4, r5, r7, pc}
 80053c4:	20000434 	.word	0x20000434
 80053c8:	20000438 	.word	0x20000438
 80053cc:	08010768 	.word	0x08010768
 80053d0:	20002764 	.word	0x20002764
 80053d4:	08010788 	.word	0x08010788

080053d8 <ublox_NavDop_print>:


void ublox_NavDop_print(UbloxNavDop_t* ubloxNavDop)
{
 80053d8:	b590      	push	{r4, r7, lr}
 80053da:	b097      	sub	sp, #92	; 0x5c
 80053dc:	af02      	add	r7, sp, #8
 80053de:	6078      	str	r0, [r7, #4]
	uint8_t msg[64];
	int len;

	len = snprintf(((char*) msg), sizeof(msg), "\r\n*** NAV-DOP\r\n");
 80053e0:	f107 030c 	add.w	r3, r7, #12
 80053e4:	4a8f      	ldr	r2, [pc, #572]	; (8005624 <ublox_NavDop_print+0x24c>)
 80053e6:	2140      	movs	r1, #64	; 0x40
 80053e8:	4618      	mov	r0, r3
 80053ea:	f008 fc3b 	bl	800dc64 <sniprintf>
 80053ee:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 80053f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	f107 010c 	add.w	r1, r7, #12
 80053f8:	2319      	movs	r3, #25
 80053fa:	488b      	ldr	r0, [pc, #556]	; (8005628 <ublox_NavDop_print+0x250>)
 80053fc:	f006 fd31 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * GPS Millisec Time of Week: %ld\r\n", ubloxNavDop->iTOW);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f107 000c 	add.w	r0, r7, #12
 8005408:	4a88      	ldr	r2, [pc, #544]	; (800562c <ublox_NavDop_print+0x254>)
 800540a:	2140      	movs	r1, #64	; 0x40
 800540c:	f008 fc2a 	bl	800dc64 <sniprintf>
 8005410:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 8005412:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005414:	b29a      	uxth	r2, r3
 8005416:	f107 010c 	add.w	r1, r7, #12
 800541a:	2319      	movs	r3, #25
 800541c:	4882      	ldr	r0, [pc, #520]	; (8005628 <ublox_NavDop_print+0x250>)
 800541e:	f006 fd20 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * Geometric  DOP: %d.%02d\r\n", (ubloxNavDop->gDOP / 100), (ubloxNavDop->gDOP % 100));
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	889b      	ldrh	r3, [r3, #4]
 8005426:	4a82      	ldr	r2, [pc, #520]	; (8005630 <ublox_NavDop_print+0x258>)
 8005428:	fba2 2303 	umull	r2, r3, r2, r3
 800542c:	095b      	lsrs	r3, r3, #5
 800542e:	b29b      	uxth	r3, r3
 8005430:	461c      	mov	r4, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	889b      	ldrh	r3, [r3, #4]
 8005436:	4a7e      	ldr	r2, [pc, #504]	; (8005630 <ublox_NavDop_print+0x258>)
 8005438:	fba2 1203 	umull	r1, r2, r2, r3
 800543c:	0952      	lsrs	r2, r2, #5
 800543e:	2164      	movs	r1, #100	; 0x64
 8005440:	fb01 f202 	mul.w	r2, r1, r2
 8005444:	1a9b      	subs	r3, r3, r2
 8005446:	b29b      	uxth	r3, r3
 8005448:	f107 000c 	add.w	r0, r7, #12
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	4623      	mov	r3, r4
 8005450:	4a78      	ldr	r2, [pc, #480]	; (8005634 <ublox_NavDop_print+0x25c>)
 8005452:	2140      	movs	r1, #64	; 0x40
 8005454:	f008 fc06 	bl	800dc64 <sniprintf>
 8005458:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 800545a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800545c:	b29a      	uxth	r2, r3
 800545e:	f107 010c 	add.w	r1, r7, #12
 8005462:	2319      	movs	r3, #25
 8005464:	4870      	ldr	r0, [pc, #448]	; (8005628 <ublox_NavDop_print+0x250>)
 8005466:	f006 fcfc 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * Position   DOP: %d.%02d\r\n", (ubloxNavDop->pDOP / 100), (ubloxNavDop->pDOP % 100));
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	88db      	ldrh	r3, [r3, #6]
 800546e:	4a70      	ldr	r2, [pc, #448]	; (8005630 <ublox_NavDop_print+0x258>)
 8005470:	fba2 2303 	umull	r2, r3, r2, r3
 8005474:	095b      	lsrs	r3, r3, #5
 8005476:	b29b      	uxth	r3, r3
 8005478:	461c      	mov	r4, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	88db      	ldrh	r3, [r3, #6]
 800547e:	4a6c      	ldr	r2, [pc, #432]	; (8005630 <ublox_NavDop_print+0x258>)
 8005480:	fba2 1203 	umull	r1, r2, r2, r3
 8005484:	0952      	lsrs	r2, r2, #5
 8005486:	2164      	movs	r1, #100	; 0x64
 8005488:	fb01 f202 	mul.w	r2, r1, r2
 800548c:	1a9b      	subs	r3, r3, r2
 800548e:	b29b      	uxth	r3, r3
 8005490:	f107 000c 	add.w	r0, r7, #12
 8005494:	9300      	str	r3, [sp, #0]
 8005496:	4623      	mov	r3, r4
 8005498:	4a67      	ldr	r2, [pc, #412]	; (8005638 <ublox_NavDop_print+0x260>)
 800549a:	2140      	movs	r1, #64	; 0x40
 800549c:	f008 fbe2 	bl	800dc64 <sniprintf>
 80054a0:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 80054a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054a4:	b29a      	uxth	r2, r3
 80054a6:	f107 010c 	add.w	r1, r7, #12
 80054aa:	2319      	movs	r3, #25
 80054ac:	485e      	ldr	r0, [pc, #376]	; (8005628 <ublox_NavDop_print+0x250>)
 80054ae:	f006 fcd8 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * Time       DOP: %d.%02d\r\n", (ubloxNavDop->tDOP / 100), (ubloxNavDop->tDOP % 100));
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	891b      	ldrh	r3, [r3, #8]
 80054b6:	4a5e      	ldr	r2, [pc, #376]	; (8005630 <ublox_NavDop_print+0x258>)
 80054b8:	fba2 2303 	umull	r2, r3, r2, r3
 80054bc:	095b      	lsrs	r3, r3, #5
 80054be:	b29b      	uxth	r3, r3
 80054c0:	461c      	mov	r4, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	891b      	ldrh	r3, [r3, #8]
 80054c6:	4a5a      	ldr	r2, [pc, #360]	; (8005630 <ublox_NavDop_print+0x258>)
 80054c8:	fba2 1203 	umull	r1, r2, r2, r3
 80054cc:	0952      	lsrs	r2, r2, #5
 80054ce:	2164      	movs	r1, #100	; 0x64
 80054d0:	fb01 f202 	mul.w	r2, r1, r2
 80054d4:	1a9b      	subs	r3, r3, r2
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	f107 000c 	add.w	r0, r7, #12
 80054dc:	9300      	str	r3, [sp, #0]
 80054de:	4623      	mov	r3, r4
 80054e0:	4a56      	ldr	r2, [pc, #344]	; (800563c <ublox_NavDop_print+0x264>)
 80054e2:	2140      	movs	r1, #64	; 0x40
 80054e4:	f008 fbbe 	bl	800dc64 <sniprintf>
 80054e8:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 80054ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054ec:	b29a      	uxth	r2, r3
 80054ee:	f107 010c 	add.w	r1, r7, #12
 80054f2:	2319      	movs	r3, #25
 80054f4:	484c      	ldr	r0, [pc, #304]	; (8005628 <ublox_NavDop_print+0x250>)
 80054f6:	f006 fcb4 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * Vertical   DOP: %d.%02d\r\n", (ubloxNavDop->vDOP / 100), (ubloxNavDop->vDOP % 100));
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	895b      	ldrh	r3, [r3, #10]
 80054fe:	4a4c      	ldr	r2, [pc, #304]	; (8005630 <ublox_NavDop_print+0x258>)
 8005500:	fba2 2303 	umull	r2, r3, r2, r3
 8005504:	095b      	lsrs	r3, r3, #5
 8005506:	b29b      	uxth	r3, r3
 8005508:	461c      	mov	r4, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	895b      	ldrh	r3, [r3, #10]
 800550e:	4a48      	ldr	r2, [pc, #288]	; (8005630 <ublox_NavDop_print+0x258>)
 8005510:	fba2 1203 	umull	r1, r2, r2, r3
 8005514:	0952      	lsrs	r2, r2, #5
 8005516:	2164      	movs	r1, #100	; 0x64
 8005518:	fb01 f202 	mul.w	r2, r1, r2
 800551c:	1a9b      	subs	r3, r3, r2
 800551e:	b29b      	uxth	r3, r3
 8005520:	f107 000c 	add.w	r0, r7, #12
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	4623      	mov	r3, r4
 8005528:	4a45      	ldr	r2, [pc, #276]	; (8005640 <ublox_NavDop_print+0x268>)
 800552a:	2140      	movs	r1, #64	; 0x40
 800552c:	f008 fb9a 	bl	800dc64 <sniprintf>
 8005530:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 8005532:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005534:	b29a      	uxth	r2, r3
 8005536:	f107 010c 	add.w	r1, r7, #12
 800553a:	2319      	movs	r3, #25
 800553c:	483a      	ldr	r0, [pc, #232]	; (8005628 <ublox_NavDop_print+0x250>)
 800553e:	f006 fc90 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * Horizontal DOP: %d.%02d\r\n", (ubloxNavDop->hDOP / 100), (ubloxNavDop->hDOP % 100));
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	899b      	ldrh	r3, [r3, #12]
 8005546:	4a3a      	ldr	r2, [pc, #232]	; (8005630 <ublox_NavDop_print+0x258>)
 8005548:	fba2 2303 	umull	r2, r3, r2, r3
 800554c:	095b      	lsrs	r3, r3, #5
 800554e:	b29b      	uxth	r3, r3
 8005550:	461c      	mov	r4, r3
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	899b      	ldrh	r3, [r3, #12]
 8005556:	4a36      	ldr	r2, [pc, #216]	; (8005630 <ublox_NavDop_print+0x258>)
 8005558:	fba2 1203 	umull	r1, r2, r2, r3
 800555c:	0952      	lsrs	r2, r2, #5
 800555e:	2164      	movs	r1, #100	; 0x64
 8005560:	fb01 f202 	mul.w	r2, r1, r2
 8005564:	1a9b      	subs	r3, r3, r2
 8005566:	b29b      	uxth	r3, r3
 8005568:	f107 000c 	add.w	r0, r7, #12
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	4623      	mov	r3, r4
 8005570:	4a34      	ldr	r2, [pc, #208]	; (8005644 <ublox_NavDop_print+0x26c>)
 8005572:	2140      	movs	r1, #64	; 0x40
 8005574:	f008 fb76 	bl	800dc64 <sniprintf>
 8005578:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 800557a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800557c:	b29a      	uxth	r2, r3
 800557e:	f107 010c 	add.w	r1, r7, #12
 8005582:	2319      	movs	r3, #25
 8005584:	4828      	ldr	r0, [pc, #160]	; (8005628 <ublox_NavDop_print+0x250>)
 8005586:	f006 fc6c 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * Northing   DOP: %d.%02d\r\n", (ubloxNavDop->nDOP / 100), (ubloxNavDop->nDOP % 100));
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	89db      	ldrh	r3, [r3, #14]
 800558e:	4a28      	ldr	r2, [pc, #160]	; (8005630 <ublox_NavDop_print+0x258>)
 8005590:	fba2 2303 	umull	r2, r3, r2, r3
 8005594:	095b      	lsrs	r3, r3, #5
 8005596:	b29b      	uxth	r3, r3
 8005598:	461c      	mov	r4, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	89db      	ldrh	r3, [r3, #14]
 800559e:	4a24      	ldr	r2, [pc, #144]	; (8005630 <ublox_NavDop_print+0x258>)
 80055a0:	fba2 1203 	umull	r1, r2, r2, r3
 80055a4:	0952      	lsrs	r2, r2, #5
 80055a6:	2164      	movs	r1, #100	; 0x64
 80055a8:	fb01 f202 	mul.w	r2, r1, r2
 80055ac:	1a9b      	subs	r3, r3, r2
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	f107 000c 	add.w	r0, r7, #12
 80055b4:	9300      	str	r3, [sp, #0]
 80055b6:	4623      	mov	r3, r4
 80055b8:	4a23      	ldr	r2, [pc, #140]	; (8005648 <ublox_NavDop_print+0x270>)
 80055ba:	2140      	movs	r1, #64	; 0x40
 80055bc:	f008 fb52 	bl	800dc64 <sniprintf>
 80055c0:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 80055c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	f107 010c 	add.w	r1, r7, #12
 80055ca:	2319      	movs	r3, #25
 80055cc:	4816      	ldr	r0, [pc, #88]	; (8005628 <ublox_NavDop_print+0x250>)
 80055ce:	f006 fc48 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * Easting    DOP: %d.%02d\r\n", (ubloxNavDop->eDOP / 100), (ubloxNavDop->eDOP % 100));
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	8a1b      	ldrh	r3, [r3, #16]
 80055d6:	4a16      	ldr	r2, [pc, #88]	; (8005630 <ublox_NavDop_print+0x258>)
 80055d8:	fba2 2303 	umull	r2, r3, r2, r3
 80055dc:	095b      	lsrs	r3, r3, #5
 80055de:	b29b      	uxth	r3, r3
 80055e0:	461c      	mov	r4, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	8a1b      	ldrh	r3, [r3, #16]
 80055e6:	4a12      	ldr	r2, [pc, #72]	; (8005630 <ublox_NavDop_print+0x258>)
 80055e8:	fba2 1203 	umull	r1, r2, r2, r3
 80055ec:	0952      	lsrs	r2, r2, #5
 80055ee:	2164      	movs	r1, #100	; 0x64
 80055f0:	fb01 f202 	mul.w	r2, r1, r2
 80055f4:	1a9b      	subs	r3, r3, r2
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	f107 000c 	add.w	r0, r7, #12
 80055fc:	9300      	str	r3, [sp, #0]
 80055fe:	4623      	mov	r3, r4
 8005600:	4a12      	ldr	r2, [pc, #72]	; (800564c <ublox_NavDop_print+0x274>)
 8005602:	2140      	movs	r1, #64	; 0x40
 8005604:	f008 fb2e 	bl	800dc64 <sniprintf>
 8005608:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 800560a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800560c:	b29a      	uxth	r2, r3
 800560e:	f107 010c 	add.w	r1, r7, #12
 8005612:	2319      	movs	r3, #25
 8005614:	4804      	ldr	r0, [pc, #16]	; (8005628 <ublox_NavDop_print+0x250>)
 8005616:	f006 fc24 	bl	800be62 <HAL_UART_Transmit>
}
 800561a:	bf00      	nop
 800561c:	3754      	adds	r7, #84	; 0x54
 800561e:	46bd      	mov	sp, r7
 8005620:	bd90      	pop	{r4, r7, pc}
 8005622:	bf00      	nop
 8005624:	080107b8 	.word	0x080107b8
 8005628:	20002764 	.word	0x20002764
 800562c:	080107c8 	.word	0x080107c8
 8005630:	51eb851f 	.word	0x51eb851f
 8005634:	080107f0 	.word	0x080107f0
 8005638:	08010810 	.word	0x08010810
 800563c:	08010830 	.word	0x08010830
 8005640:	08010850 	.word	0x08010850
 8005644:	08010870 	.word	0x08010870
 8005648:	08010890 	.word	0x08010890
 800564c:	080108b0 	.word	0x080108b0

08005650 <ublox_NavClock_print>:

void ublox_NavClock_print(UbloxNavClock_t* ubloxNavClock)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b094      	sub	sp, #80	; 0x50
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
	uint8_t msg[64];
	int len;

	len = snprintf(((char*) msg), sizeof(msg), "\r\n*** NAV-CLOCK\r\n");
 8005658:	f107 030c 	add.w	r3, r7, #12
 800565c:	4a33      	ldr	r2, [pc, #204]	; (800572c <ublox_NavClock_print+0xdc>)
 800565e:	2140      	movs	r1, #64	; 0x40
 8005660:	4618      	mov	r0, r3
 8005662:	f008 faff 	bl	800dc64 <sniprintf>
 8005666:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 8005668:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800566a:	b29a      	uxth	r2, r3
 800566c:	f107 010c 	add.w	r1, r7, #12
 8005670:	2319      	movs	r3, #25
 8005672:	482f      	ldr	r0, [pc, #188]	; (8005730 <ublox_NavClock_print+0xe0>)
 8005674:	f006 fbf5 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * GPS Millisec Time of Week: %ld\r\n", 	ubloxNavClock->iTOW);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f107 000c 	add.w	r0, r7, #12
 8005680:	4a2c      	ldr	r2, [pc, #176]	; (8005734 <ublox_NavClock_print+0xe4>)
 8005682:	2140      	movs	r1, #64	; 0x40
 8005684:	f008 faee 	bl	800dc64 <sniprintf>
 8005688:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 800568a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800568c:	b29a      	uxth	r2, r3
 800568e:	f107 010c 	add.w	r1, r7, #12
 8005692:	2319      	movs	r3, #25
 8005694:	4826      	ldr	r0, [pc, #152]	; (8005730 <ublox_NavClock_print+0xe0>)
 8005696:	f006 fbe4 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * Clock bias    : %+ld ns\r\n",   		ubloxNavClock->clkB);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	f107 000c 	add.w	r0, r7, #12
 80056a2:	4a25      	ldr	r2, [pc, #148]	; (8005738 <ublox_NavClock_print+0xe8>)
 80056a4:	2140      	movs	r1, #64	; 0x40
 80056a6:	f008 fadd 	bl	800dc64 <sniprintf>
 80056aa:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 80056ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056ae:	b29a      	uxth	r2, r3
 80056b0:	f107 010c 	add.w	r1, r7, #12
 80056b4:	2319      	movs	r3, #25
 80056b6:	481e      	ldr	r0, [pc, #120]	; (8005730 <ublox_NavClock_print+0xe0>)
 80056b8:	f006 fbd3 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * Clock drift   : %+ld ns/s\r\n", 		ubloxNavClock->clkD);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	f107 000c 	add.w	r0, r7, #12
 80056c4:	4a1d      	ldr	r2, [pc, #116]	; (800573c <ublox_NavClock_print+0xec>)
 80056c6:	2140      	movs	r1, #64	; 0x40
 80056c8:	f008 facc 	bl	800dc64 <sniprintf>
 80056cc:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 80056ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056d0:	b29a      	uxth	r2, r3
 80056d2:	f107 010c 	add.w	r1, r7, #12
 80056d6:	2319      	movs	r3, #25
 80056d8:	4815      	ldr	r0, [pc, #84]	; (8005730 <ublox_NavClock_print+0xe0>)
 80056da:	f006 fbc2 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * Time Acc Est. : %lu ns\r\n", 			ubloxNavClock->tAcc);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	f107 000c 	add.w	r0, r7, #12
 80056e6:	4a16      	ldr	r2, [pc, #88]	; (8005740 <ublox_NavClock_print+0xf0>)
 80056e8:	2140      	movs	r1, #64	; 0x40
 80056ea:	f008 fabb 	bl	800dc64 <sniprintf>
 80056ee:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 80056f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	f107 010c 	add.w	r1, r7, #12
 80056f8:	2319      	movs	r3, #25
 80056fa:	480d      	ldr	r0, [pc, #52]	; (8005730 <ublox_NavClock_print+0xe0>)
 80056fc:	f006 fbb1 	bl	800be62 <HAL_UART_Transmit>

	len = snprintf(((char*) msg), sizeof(msg), "  * Freq Acc Est. : %lu ps/s\r\n", 			ubloxNavClock->fAcc);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	f107 000c 	add.w	r0, r7, #12
 8005708:	4a0e      	ldr	r2, [pc, #56]	; (8005744 <ublox_NavClock_print+0xf4>)
 800570a:	2140      	movs	r1, #64	; 0x40
 800570c:	f008 faaa 	bl	800dc64 <sniprintf>
 8005710:	64f8      	str	r0, [r7, #76]	; 0x4c
	HAL_UART_Transmit(&huart2, msg, len, 25);
 8005712:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005714:	b29a      	uxth	r2, r3
 8005716:	f107 010c 	add.w	r1, r7, #12
 800571a:	2319      	movs	r3, #25
 800571c:	4804      	ldr	r0, [pc, #16]	; (8005730 <ublox_NavClock_print+0xe0>)
 800571e:	f006 fba0 	bl	800be62 <HAL_UART_Transmit>
}
 8005722:	bf00      	nop
 8005724:	3750      	adds	r7, #80	; 0x50
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	080108d0 	.word	0x080108d0
 8005730:	20002764 	.word	0x20002764
 8005734:	080107c8 	.word	0x080107c8
 8005738:	080108e4 	.word	0x080108e4
 800573c:	08010904 	.word	0x08010904
 8005740:	08010924 	.word	0x08010924
 8005744:	08010944 	.word	0x08010944

08005748 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
 ldr   sp, =_estack    /* Set stack pointer */
 8005748:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005780 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800574c:	f7fe fb86 	bl	8003e5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005750:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005752:	e003      	b.n	800575c <LoopCopyDataInit>

08005754 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005754:	4b0b      	ldr	r3, [pc, #44]	; (8005784 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005756:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005758:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800575a:	3104      	adds	r1, #4

0800575c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800575c:	480a      	ldr	r0, [pc, #40]	; (8005788 <LoopForever+0xa>)
	ldr	r3, =_edata
 800575e:	4b0b      	ldr	r3, [pc, #44]	; (800578c <LoopForever+0xe>)
	adds	r2, r0, r1
 8005760:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005762:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005764:	d3f6      	bcc.n	8005754 <CopyDataInit>
	ldr	r2, =_sbss
 8005766:	4a0a      	ldr	r2, [pc, #40]	; (8005790 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005768:	e002      	b.n	8005770 <LoopFillZerobss>

0800576a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800576a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800576c:	f842 3b04 	str.w	r3, [r2], #4

08005770 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005770:	4b08      	ldr	r3, [pc, #32]	; (8005794 <LoopForever+0x16>)
	cmp	r2, r3
 8005772:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005774:	d3f9      	bcc.n	800576a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005776:	f007 fdd1 	bl	800d31c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800577a:	f7fd fe45 	bl	8003408 <main>

0800577e <LoopForever>:

LoopForever:
    b LoopForever
 800577e:	e7fe      	b.n	800577e <LoopForever>
 ldr   sp, =_estack    /* Set stack pointer */
 8005780:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8005784:	08010fb4 	.word	0x08010fb4
	ldr	r0, =_sdata
 8005788:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800578c:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8005790:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8005794:	200027fc 	.word	0x200027fc

08005798 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005798:	e7fe      	b.n	8005798 <CAN1_RX0_IRQHandler>
	...

0800579c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80057a2:	2300      	movs	r3, #0
 80057a4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80057a6:	4b0c      	ldr	r3, [pc, #48]	; (80057d8 <HAL_Init+0x3c>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a0b      	ldr	r2, [pc, #44]	; (80057d8 <HAL_Init+0x3c>)
 80057ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057b0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80057b2:	2003      	movs	r0, #3
 80057b4:	f001 fd69 	bl	800728a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80057b8:	200f      	movs	r0, #15
 80057ba:	f7fe f9b7 	bl	8003b2c <HAL_InitTick>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d002      	beq.n	80057ca <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	71fb      	strb	r3, [r7, #7]
 80057c8:	e001      	b.n	80057ce <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80057ca:	f7fe f98b 	bl	8003ae4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80057ce:	79fb      	ldrb	r3, [r7, #7]
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3708      	adds	r7, #8
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	40022000 	.word	0x40022000

080057dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80057dc:	b480      	push	{r7}
 80057de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80057e0:	4b06      	ldr	r3, [pc, #24]	; (80057fc <HAL_IncTick+0x20>)
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	461a      	mov	r2, r3
 80057e6:	4b06      	ldr	r3, [pc, #24]	; (8005800 <HAL_IncTick+0x24>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4413      	add	r3, r2
 80057ec:	4a04      	ldr	r2, [pc, #16]	; (8005800 <HAL_IncTick+0x24>)
 80057ee:	6013      	str	r3, [r2, #0]
}
 80057f0:	bf00      	nop
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr
 80057fa:	bf00      	nop
 80057fc:	2000000c 	.word	0x2000000c
 8005800:	200027e8 	.word	0x200027e8

08005804 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005804:	b480      	push	{r7}
 8005806:	af00      	add	r7, sp, #0
  return uwTick;
 8005808:	4b03      	ldr	r3, [pc, #12]	; (8005818 <HAL_GetTick+0x14>)
 800580a:	681b      	ldr	r3, [r3, #0]
}
 800580c:	4618      	mov	r0, r3
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	200027e8 	.word	0x200027e8

0800581c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005824:	f7ff ffee 	bl	8005804 <HAL_GetTick>
 8005828:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005834:	d005      	beq.n	8005842 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005836:	4b0a      	ldr	r3, [pc, #40]	; (8005860 <HAL_Delay+0x44>)
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	461a      	mov	r2, r3
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	4413      	add	r3, r2
 8005840:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005842:	bf00      	nop
 8005844:	f7ff ffde 	bl	8005804 <HAL_GetTick>
 8005848:	4602      	mov	r2, r0
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	429a      	cmp	r2, r3
 8005852:	d8f7      	bhi.n	8005844 <HAL_Delay+0x28>
  {
  }
}
 8005854:	bf00      	nop
 8005856:	bf00      	nop
 8005858:	3710      	adds	r7, #16
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	2000000c 	.word	0x2000000c

08005864 <LL_ADC_SetCommonClock>:
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	431a      	orrs	r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	609a      	str	r2, [r3, #8]
}
 800587e:	bf00      	nop
 8005880:	370c      	adds	r7, #12
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr

0800588a <LL_ADC_SetCommonPathInternalCh>:
{
 800588a:	b480      	push	{r7}
 800588c:	b083      	sub	sp, #12
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]
 8005892:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	431a      	orrs	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	609a      	str	r2, [r3, #8]
}
 80058a4:	bf00      	nop
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <LL_ADC_GetCommonPathInternalCh>:
{
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <LL_ADC_SetOffset>:
{
 80058cc:	b480      	push	{r7}
 80058ce:	b087      	sub	sp, #28
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
 80058d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	3360      	adds	r3, #96	; 0x60
 80058de:	461a      	mov	r2, r3
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	4413      	add	r3, r2
 80058e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	4b08      	ldr	r3, [pc, #32]	; (8005910 <LL_ADC_SetOffset+0x44>)
 80058ee:	4013      	ands	r3, r2
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80058f6:	683a      	ldr	r2, [r7, #0]
 80058f8:	430a      	orrs	r2, r1
 80058fa:	4313      	orrs	r3, r2
 80058fc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	601a      	str	r2, [r3, #0]
}
 8005904:	bf00      	nop
 8005906:	371c      	adds	r7, #28
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr
 8005910:	03fff000 	.word	0x03fff000

08005914 <LL_ADC_GetOffsetChannel>:
{
 8005914:	b480      	push	{r7}
 8005916:	b085      	sub	sp, #20
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	3360      	adds	r3, #96	; 0x60
 8005922:	461a      	mov	r2, r3
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005934:	4618      	mov	r0, r3
 8005936:	3714      	adds	r7, #20
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr

08005940 <LL_ADC_SetOffsetState>:
{
 8005940:	b480      	push	{r7}
 8005942:	b087      	sub	sp, #28
 8005944:	af00      	add	r7, sp, #0
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	3360      	adds	r3, #96	; 0x60
 8005950:	461a      	mov	r2, r3
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	4413      	add	r3, r2
 8005958:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	431a      	orrs	r2, r3
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	601a      	str	r2, [r3, #0]
}
 800596a:	bf00      	nop
 800596c:	371c      	adds	r7, #28
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr

08005976 <LL_ADC_REG_IsTriggerSourceSWStart>:
{
 8005976:	b480      	push	{r7}
 8005978:	b083      	sub	sp, #12
 800597a:	af00      	add	r7, sp, #0
 800597c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005986:	2b00      	cmp	r3, #0
 8005988:	d101      	bne.n	800598e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800598a:	2301      	movs	r3, #1
 800598c:	e000      	b.n	8005990 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800598e:	2300      	movs	r3, #0
}
 8005990:	4618      	mov	r0, r3
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <LL_ADC_REG_SetSequencerRanks>:
{
 800599c:	b480      	push	{r7}
 800599e:	b087      	sub	sp, #28
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	3330      	adds	r3, #48	; 0x30
 80059ac:	461a      	mov	r2, r3
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	0a1b      	lsrs	r3, r3, #8
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	f003 030c 	and.w	r3, r3, #12
 80059b8:	4413      	add	r3, r2
 80059ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	f003 031f 	and.w	r3, r3, #31
 80059c6:	211f      	movs	r1, #31
 80059c8:	fa01 f303 	lsl.w	r3, r1, r3
 80059cc:	43db      	mvns	r3, r3
 80059ce:	401a      	ands	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	0e9b      	lsrs	r3, r3, #26
 80059d4:	f003 011f 	and.w	r1, r3, #31
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	f003 031f 	and.w	r3, r3, #31
 80059de:	fa01 f303 	lsl.w	r3, r1, r3
 80059e2:	431a      	orrs	r2, r3
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	601a      	str	r2, [r3, #0]
}
 80059e8:	bf00      	nop
 80059ea:	371c      	adds	r7, #28
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <LL_ADC_INJ_IsTriggerSourceSWStart>:
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a00:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d101      	bne.n	8005a0c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e000      	b.n	8005a0e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	370c      	adds	r7, #12
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr

08005a1a <LL_ADC_SetChannelSamplingTime>:
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b087      	sub	sp, #28
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	60f8      	str	r0, [r7, #12]
 8005a22:	60b9      	str	r1, [r7, #8]
 8005a24:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	3314      	adds	r3, #20
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	0e5b      	lsrs	r3, r3, #25
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	f003 0304 	and.w	r3, r3, #4
 8005a36:	4413      	add	r3, r2
 8005a38:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	0d1b      	lsrs	r3, r3, #20
 8005a42:	f003 031f 	and.w	r3, r3, #31
 8005a46:	2107      	movs	r1, #7
 8005a48:	fa01 f303 	lsl.w	r3, r1, r3
 8005a4c:	43db      	mvns	r3, r3
 8005a4e:	401a      	ands	r2, r3
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	0d1b      	lsrs	r3, r3, #20
 8005a54:	f003 031f 	and.w	r3, r3, #31
 8005a58:	6879      	ldr	r1, [r7, #4]
 8005a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a5e:	431a      	orrs	r2, r3
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	601a      	str	r2, [r3, #0]
}
 8005a64:	bf00      	nop
 8005a66:	371c      	adds	r7, #28
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <LL_ADC_SetChannelSingleDiff>:
{
 8005a70:	b480      	push	{r7}
 8005a72:	b085      	sub	sp, #20
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a88:	43db      	mvns	r3, r3
 8005a8a:	401a      	ands	r2, r3
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f003 0318 	and.w	r3, r3, #24
 8005a92:	4908      	ldr	r1, [pc, #32]	; (8005ab4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005a94:	40d9      	lsrs	r1, r3
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	400b      	ands	r3, r1
 8005a9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a9e:	431a      	orrs	r2, r3
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005aa6:	bf00      	nop
 8005aa8:	3714      	adds	r7, #20
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	0007ffff 	.word	0x0007ffff

08005ab8 <LL_ADC_DisableDeepPowerDown>:
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005ac8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	6093      	str	r3, [r2, #8]
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <LL_ADC_IsDeepPowerDownEnabled>:
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005aec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005af0:	d101      	bne.n	8005af6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005af2:	2301      	movs	r3, #1
 8005af4:	e000      	b.n	8005af8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <LL_ADC_EnableInternalRegulator>:
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005b14:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005b18:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	609a      	str	r2, [r3, #8]
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <LL_ADC_IsInternalRegulatorEnabled>:
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b40:	d101      	bne.n	8005b46 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005b42:	2301      	movs	r3, #1
 8005b44:	e000      	b.n	8005b48 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005b46:	2300      	movs	r3, #0
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr

08005b54 <LL_ADC_Enable>:
{
 8005b54:	b480      	push	{r7}
 8005b56:	b083      	sub	sp, #12
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b64:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005b68:	f043 0201 	orr.w	r2, r3, #1
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	609a      	str	r2, [r3, #8]
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <LL_ADC_Disable>:
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005b90:	f043 0202 	orr.w	r2, r3, #2
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	609a      	str	r2, [r3, #8]
}
 8005b98:	bf00      	nop
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <LL_ADC_IsEnabled>:
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	f003 0301 	and.w	r3, r3, #1
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d101      	bne.n	8005bbc <LL_ADC_IsEnabled+0x18>
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e000      	b.n	8005bbe <LL_ADC_IsEnabled+0x1a>
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	370c      	adds	r7, #12
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr

08005bca <LL_ADC_IsDisableOngoing>:
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b083      	sub	sp, #12
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	f003 0302 	and.w	r3, r3, #2
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d101      	bne.n	8005be2 <LL_ADC_IsDisableOngoing+0x18>
 8005bde:	2301      	movs	r3, #1
 8005be0:	e000      	b.n	8005be4 <LL_ADC_IsDisableOngoing+0x1a>
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <LL_ADC_REG_StopConversion>:
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005c04:	f043 0210 	orr.w	r2, r3, #16
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	609a      	str	r2, [r3, #8]
}
 8005c0c:	bf00      	nop
 8005c0e:	370c      	adds	r7, #12
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <LL_ADC_REG_IsConversionOngoing>:
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f003 0304 	and.w	r3, r3, #4
 8005c28:	2b04      	cmp	r3, #4
 8005c2a:	d101      	bne.n	8005c30 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e000      	b.n	8005c32 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005c30:	2300      	movs	r3, #0
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	370c      	adds	r7, #12
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr

08005c3e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8005c3e:	b480      	push	{r7}
 8005c40:	b083      	sub	sp, #12
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c4e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005c52:	f043 0220 	orr.w	r2, r3, #32
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8005c5a:	bf00      	nop
 8005c5c:	370c      	adds	r7, #12
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr

08005c66 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005c66:	b480      	push	{r7}
 8005c68:	b083      	sub	sp, #12
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f003 0308 	and.w	r3, r3, #8
 8005c76:	2b08      	cmp	r3, #8
 8005c78:	d101      	bne.n	8005c7e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e000      	b.n	8005c80 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	370c      	adds	r7, #12
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b088      	sub	sp, #32
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c94:	2300      	movs	r3, #0
 8005c96:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d101      	bne.n	8005ca6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e12c      	b.n	8005f00 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	691b      	ldr	r3, [r3, #16]
 8005caa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d109      	bne.n	8005cc8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f7fb f9e5 	bl	8001084 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7ff ff05 	bl	8005adc <LL_ADC_IsDeepPowerDownEnabled>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d004      	beq.n	8005ce2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f7ff feeb 	bl	8005ab8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7ff ff20 	bl	8005b2c <LL_ADC_IsInternalRegulatorEnabled>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d115      	bne.n	8005d1e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f7ff ff04 	bl	8005b04 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005cfc:	4b82      	ldr	r3, [pc, #520]	; (8005f08 <HAL_ADC_Init+0x27c>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	099b      	lsrs	r3, r3, #6
 8005d02:	4a82      	ldr	r2, [pc, #520]	; (8005f0c <HAL_ADC_Init+0x280>)
 8005d04:	fba2 2303 	umull	r2, r3, r2, r3
 8005d08:	099b      	lsrs	r3, r3, #6
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	005b      	lsls	r3, r3, #1
 8005d0e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005d10:	e002      	b.n	8005d18 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	3b01      	subs	r3, #1
 8005d16:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1f9      	bne.n	8005d12 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4618      	mov	r0, r3
 8005d24:	f7ff ff02 	bl	8005b2c <LL_ADC_IsInternalRegulatorEnabled>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d10d      	bne.n	8005d4a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d32:	f043 0210 	orr.w	r2, r3, #16
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d3e:	f043 0201 	orr.w	r2, r3, #1
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f7ff ff62 	bl	8005c18 <LL_ADC_REG_IsConversionOngoing>
 8005d54:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d5a:	f003 0310 	and.w	r3, r3, #16
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	f040 80c5 	bne.w	8005eee <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	f040 80c1 	bne.w	8005eee <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d70:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005d74:	f043 0202 	orr.w	r2, r3, #2
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4618      	mov	r0, r3
 8005d82:	f7ff ff0f 	bl	8005ba4 <LL_ADC_IsEnabled>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d10b      	bne.n	8005da4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005d8c:	4860      	ldr	r0, [pc, #384]	; (8005f10 <HAL_ADC_Init+0x284>)
 8005d8e:	f7ff ff09 	bl	8005ba4 <LL_ADC_IsEnabled>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d105      	bne.n	8005da4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	485d      	ldr	r0, [pc, #372]	; (8005f14 <HAL_ADC_Init+0x288>)
 8005da0:	f7ff fd60 	bl	8005864 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	7e5b      	ldrb	r3, [r3, #25]
 8005da8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005dae:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005db4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005dba:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005dc2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d106      	bne.n	8005de0 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	045b      	lsls	r3, r3, #17
 8005dda:	69ba      	ldr	r2, [r7, #24]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d009      	beq.n	8005dfc <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dec:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005df6:	69ba      	ldr	r2, [r7, #24]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68da      	ldr	r2, [r3, #12]
 8005e02:	4b45      	ldr	r3, [pc, #276]	; (8005f18 <HAL_ADC_Init+0x28c>)
 8005e04:	4013      	ands	r3, r2
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	6812      	ldr	r2, [r2, #0]
 8005e0a:	69b9      	ldr	r1, [r7, #24]
 8005e0c:	430b      	orrs	r3, r1
 8005e0e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4618      	mov	r0, r3
 8005e16:	f7ff feff 	bl	8005c18 <LL_ADC_REG_IsConversionOngoing>
 8005e1a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4618      	mov	r0, r3
 8005e22:	f7ff ff20 	bl	8005c66 <LL_ADC_INJ_IsConversionOngoing>
 8005e26:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d13d      	bne.n	8005eaa <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d13a      	bne.n	8005eaa <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005e38:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005e40:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005e42:	4313      	orrs	r3, r2
 8005e44:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e50:	f023 0302 	bic.w	r3, r3, #2
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	6812      	ldr	r2, [r2, #0]
 8005e58:	69b9      	ldr	r1, [r7, #24]
 8005e5a:	430b      	orrs	r3, r1
 8005e5c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d118      	bne.n	8005e9a <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005e72:	f023 0304 	bic.w	r3, r3, #4
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005e7e:	4311      	orrs	r1, r2
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005e84:	4311      	orrs	r1, r2
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005e8a:	430a      	orrs	r2, r1
 8005e8c:	431a      	orrs	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f042 0201 	orr.w	r2, r2, #1
 8005e96:	611a      	str	r2, [r3, #16]
 8005e98:	e007      	b.n	8005eaa <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	691a      	ldr	r2, [r3, #16]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f022 0201 	bic.w	r2, r2, #1
 8005ea8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d10c      	bne.n	8005ecc <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb8:	f023 010f 	bic.w	r1, r3, #15
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	69db      	ldr	r3, [r3, #28]
 8005ec0:	1e5a      	subs	r2, r3, #1
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	430a      	orrs	r2, r1
 8005ec8:	631a      	str	r2, [r3, #48]	; 0x30
 8005eca:	e007      	b.n	8005edc <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f022 020f 	bic.w	r2, r2, #15
 8005eda:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ee0:	f023 0303 	bic.w	r3, r3, #3
 8005ee4:	f043 0201 	orr.w	r2, r3, #1
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	655a      	str	r2, [r3, #84]	; 0x54
 8005eec:	e007      	b.n	8005efe <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ef2:	f043 0210 	orr.w	r2, r3, #16
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005efe:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3720      	adds	r7, #32
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	20000000 	.word	0x20000000
 8005f0c:	053e2d63 	.word	0x053e2d63
 8005f10:	50040000 	.word	0x50040000
 8005f14:	50040300 	.word	0x50040300
 8005f18:	fff0c007 	.word	0xfff0c007

08005f1c <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d101      	bne.n	8005f32 <HAL_ADC_Stop_DMA+0x16>
 8005f2e:	2302      	movs	r3, #2
 8005f30:	e051      	b.n	8005fd6 <HAL_ADC_Stop_DMA+0xba>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2201      	movs	r2, #1
 8005f36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005f3a:	2103      	movs	r1, #3
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 fe03 	bl	8006b48 <ADC_ConversionStop>
 8005f42:	4603      	mov	r3, r0
 8005f44:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005f46:	7bfb      	ldrb	r3, [r7, #15]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d13f      	bne.n	8005fcc <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	68da      	ldr	r2, [r3, #12]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 0201 	bic.w	r2, r2, #1
 8005f5a:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f60:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d10f      	bne.n	8005f8a <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f001 fae6 	bl	8007540 <HAL_DMA_Abort>
 8005f74:	4603      	mov	r3, r0
 8005f76:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8005f78:	7bfb      	ldrb	r3, [r7, #15]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d005      	beq.n	8005f8a <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f82:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	685a      	ldr	r2, [r3, #4]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 0210 	bic.w	r2, r2, #16
 8005f98:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8005f9a:	7bfb      	ldrb	r3, [r7, #15]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d105      	bne.n	8005fac <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 feef 	bl	8006d84 <ADC_Disable>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	73fb      	strb	r3, [r7, #15]
 8005faa:	e002      	b.n	8005fb2 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 fee9 	bl	8006d84 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005fb2:	7bfb      	ldrb	r3, [r7, #15]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d109      	bne.n	8005fcc <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fbc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005fc0:	f023 0301 	bic.w	r3, r3, #1
 8005fc4:	f043 0201 	orr.w	r2, r3, #1
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3710      	adds	r7, #16
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}

08005fde <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005fde:	b580      	push	{r7, lr}
 8005fe0:	b088      	sub	sp, #32
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005ffa:	69bb      	ldr	r3, [r7, #24]
 8005ffc:	f003 0302 	and.w	r3, r3, #2
 8006000:	2b00      	cmp	r3, #0
 8006002:	d017      	beq.n	8006034 <HAL_ADC_IRQHandler+0x56>
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d012      	beq.n	8006034 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006012:	f003 0310 	and.w	r3, r3, #16
 8006016:	2b00      	cmp	r3, #0
 8006018:	d105      	bne.n	8006026 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800601e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f001 f854 	bl	80070d4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2202      	movs	r2, #2
 8006032:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	f003 0304 	and.w	r3, r3, #4
 800603a:	2b00      	cmp	r3, #0
 800603c:	d004      	beq.n	8006048 <HAL_ADC_IRQHandler+0x6a>
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	f003 0304 	and.w	r3, r3, #4
 8006044:	2b00      	cmp	r3, #0
 8006046:	d109      	bne.n	800605c <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800604e:	2b00      	cmp	r3, #0
 8006050:	d05e      	beq.n	8006110 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	f003 0308 	and.w	r3, r3, #8
 8006058:	2b00      	cmp	r3, #0
 800605a:	d059      	beq.n	8006110 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006060:	f003 0310 	and.w	r3, r3, #16
 8006064:	2b00      	cmp	r3, #0
 8006066:	d105      	bne.n	8006074 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800606c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4618      	mov	r0, r3
 800607a:	f7ff fc7c 	bl	8005976 <LL_ADC_REG_IsTriggerSourceSWStart>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d03e      	beq.n	8006102 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	613b      	str	r3, [r7, #16]
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d135      	bne.n	8006102 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 0308 	and.w	r3, r3, #8
 80060a0:	2b08      	cmp	r3, #8
 80060a2:	d12e      	bne.n	8006102 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7ff fdb5 	bl	8005c18 <LL_ADC_REG_IsConversionOngoing>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d11a      	bne.n	80060ea <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685a      	ldr	r2, [r3, #4]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f022 020c 	bic.w	r2, r2, #12
 80060c2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d112      	bne.n	8006102 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060e0:	f043 0201 	orr.w	r2, r3, #1
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	655a      	str	r2, [r3, #84]	; 0x54
 80060e8:	e00b      	b.n	8006102 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060ee:	f043 0210 	orr.w	r2, r3, #16
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060fa:	f043 0201 	orr.w	r2, r3, #1
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f7fb f8ec 	bl	80012e0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	220c      	movs	r2, #12
 800610e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	f003 0320 	and.w	r3, r3, #32
 8006116:	2b00      	cmp	r3, #0
 8006118:	d004      	beq.n	8006124 <HAL_ADC_IRQHandler+0x146>
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	f003 0320 	and.w	r3, r3, #32
 8006120:	2b00      	cmp	r3, #0
 8006122:	d109      	bne.n	8006138 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006124:	69bb      	ldr	r3, [r7, #24]
 8006126:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800612a:	2b00      	cmp	r3, #0
 800612c:	d072      	beq.n	8006214 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006134:	2b00      	cmp	r3, #0
 8006136:	d06d      	beq.n	8006214 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800613c:	f003 0310 	and.w	r3, r3, #16
 8006140:	2b00      	cmp	r3, #0
 8006142:	d105      	bne.n	8006150 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006148:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4618      	mov	r0, r3
 8006156:	f7ff fc4d 	bl	80059f4 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800615a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4618      	mov	r0, r3
 8006162:	f7ff fc08 	bl	8005976 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006166:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d047      	beq.n	8006206 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800617c:	2b00      	cmp	r3, #0
 800617e:	d007      	beq.n	8006190 <HAL_ADC_IRQHandler+0x1b2>
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d03f      	beq.n	8006206 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800618c:	2b00      	cmp	r3, #0
 800618e:	d13a      	bne.n	8006206 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800619a:	2b40      	cmp	r3, #64	; 0x40
 800619c:	d133      	bne.n	8006206 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d12e      	bne.n	8006206 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4618      	mov	r0, r3
 80061ae:	f7ff fd5a 	bl	8005c66 <LL_ADC_INJ_IsConversionOngoing>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d11a      	bne.n	80061ee <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685a      	ldr	r2, [r3, #4]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80061c6:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061cc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d112      	bne.n	8006206 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061e4:	f043 0201 	orr.w	r2, r3, #1
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	655a      	str	r2, [r3, #84]	; 0x54
 80061ec:	e00b      	b.n	8006206 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061f2:	f043 0210 	orr.w	r2, r3, #16
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061fe:	f043 0201 	orr.w	r2, r3, #1
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 ff3c 	bl	8007084 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2260      	movs	r2, #96	; 0x60
 8006212:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800621a:	2b00      	cmp	r3, #0
 800621c:	d011      	beq.n	8006242 <HAL_ADC_IRQHandler+0x264>
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006224:	2b00      	cmp	r3, #0
 8006226:	d00c      	beq.n	8006242 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800622c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f000 f890 	bl	800635a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2280      	movs	r2, #128	; 0x80
 8006240:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006248:	2b00      	cmp	r3, #0
 800624a:	d012      	beq.n	8006272 <HAL_ADC_IRQHandler+0x294>
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00d      	beq.n	8006272 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800625a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 ff22 	bl	80070ac <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006270:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006278:	2b00      	cmp	r3, #0
 800627a:	d012      	beq.n	80062a2 <HAL_ADC_IRQHandler+0x2c4>
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006282:	2b00      	cmp	r3, #0
 8006284:	d00d      	beq.n	80062a2 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800628a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 ff14 	bl	80070c0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062a0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	f003 0310 	and.w	r3, r3, #16
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d02a      	beq.n	8006302 <HAL_ADC_IRQHandler+0x324>
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	f003 0310 	and.w	r3, r3, #16
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d025      	beq.n	8006302 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d102      	bne.n	80062c4 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 80062be:	2301      	movs	r3, #1
 80062c0:	61fb      	str	r3, [r7, #28]
 80062c2:	e008      	b.n	80062d6 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d001      	beq.n	80062d6 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 80062d2:	2301      	movs	r3, #1
 80062d4:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d10e      	bne.n	80062fa <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062ec:	f043 0202 	orr.w	r2, r3, #2
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f7fb f82b 	bl	8001350 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	2210      	movs	r2, #16
 8006300:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006308:	2b00      	cmp	r3, #0
 800630a:	d018      	beq.n	800633e <HAL_ADC_IRQHandler+0x360>
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006312:	2b00      	cmp	r3, #0
 8006314:	d013      	beq.n	800633e <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800631a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006326:	f043 0208 	orr.w	r2, r3, #8
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006336:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 fead 	bl	8007098 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800633e:	bf00      	nop
 8006340:	3720      	adds	r7, #32
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}

08006346 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr

0800635a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800635a:	b480      	push	{r7}
 800635c:	b083      	sub	sp, #12
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr
	...

08006370 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b0b6      	sub	sp, #216	; 0xd8
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800637a:	2300      	movs	r3, #0
 800637c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006380:	2300      	movs	r3, #0
 8006382:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800638a:	2b01      	cmp	r3, #1
 800638c:	d101      	bne.n	8006392 <HAL_ADC_ConfigChannel+0x22>
 800638e:	2302      	movs	r3, #2
 8006390:	e3b9      	b.n	8006b06 <HAL_ADC_ConfigChannel+0x796>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4618      	mov	r0, r3
 80063a0:	f7ff fc3a 	bl	8005c18 <LL_ADC_REG_IsConversionOngoing>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	f040 839e 	bne.w	8006ae8 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	2b05      	cmp	r3, #5
 80063b2:	d824      	bhi.n	80063fe <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	3b02      	subs	r3, #2
 80063ba:	2b03      	cmp	r3, #3
 80063bc:	d81b      	bhi.n	80063f6 <HAL_ADC_ConfigChannel+0x86>
 80063be:	a201      	add	r2, pc, #4	; (adr r2, 80063c4 <HAL_ADC_ConfigChannel+0x54>)
 80063c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c4:	080063d5 	.word	0x080063d5
 80063c8:	080063dd 	.word	0x080063dd
 80063cc:	080063e5 	.word	0x080063e5
 80063d0:	080063ed 	.word	0x080063ed
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	220c      	movs	r2, #12
 80063d8:	605a      	str	r2, [r3, #4]
          break;
 80063da:	e011      	b.n	8006400 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	2212      	movs	r2, #18
 80063e0:	605a      	str	r2, [r3, #4]
          break;
 80063e2:	e00d      	b.n	8006400 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	2218      	movs	r2, #24
 80063e8:	605a      	str	r2, [r3, #4]
          break;
 80063ea:	e009      	b.n	8006400 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80063f2:	605a      	str	r2, [r3, #4]
          break;
 80063f4:	e004      	b.n	8006400 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	2206      	movs	r2, #6
 80063fa:	605a      	str	r2, [r3, #4]
          break;
 80063fc:	e000      	b.n	8006400 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80063fe:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6818      	ldr	r0, [r3, #0]
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	6859      	ldr	r1, [r3, #4]
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	461a      	mov	r2, r3
 800640e:	f7ff fac5 	bl	800599c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4618      	mov	r0, r3
 8006418:	f7ff fbfe 	bl	8005c18 <LL_ADC_REG_IsConversionOngoing>
 800641c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4618      	mov	r0, r3
 8006426:	f7ff fc1e 	bl	8005c66 <LL_ADC_INJ_IsConversionOngoing>
 800642a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800642e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006432:	2b00      	cmp	r3, #0
 8006434:	f040 81a6 	bne.w	8006784 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006438:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800643c:	2b00      	cmp	r3, #0
 800643e:	f040 81a1 	bne.w	8006784 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6818      	ldr	r0, [r3, #0]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	6819      	ldr	r1, [r3, #0]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	461a      	mov	r2, r3
 8006450:	f7ff fae3 	bl	8005a1a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	695a      	ldr	r2, [r3, #20]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	08db      	lsrs	r3, r3, #3
 8006460:	f003 0303 	and.w	r3, r3, #3
 8006464:	005b      	lsls	r3, r3, #1
 8006466:	fa02 f303 	lsl.w	r3, r2, r3
 800646a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	2b04      	cmp	r3, #4
 8006474:	d00a      	beq.n	800648c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6818      	ldr	r0, [r3, #0]
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	6919      	ldr	r1, [r3, #16]
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006486:	f7ff fa21 	bl	80058cc <LL_ADC_SetOffset>
 800648a:	e17b      	b.n	8006784 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2100      	movs	r1, #0
 8006492:	4618      	mov	r0, r3
 8006494:	f7ff fa3e 	bl	8005914 <LL_ADC_GetOffsetChannel>
 8006498:	4603      	mov	r3, r0
 800649a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d10a      	bne.n	80064b8 <HAL_ADC_ConfigChannel+0x148>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2100      	movs	r1, #0
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7ff fa33 	bl	8005914 <LL_ADC_GetOffsetChannel>
 80064ae:	4603      	mov	r3, r0
 80064b0:	0e9b      	lsrs	r3, r3, #26
 80064b2:	f003 021f 	and.w	r2, r3, #31
 80064b6:	e01e      	b.n	80064f6 <HAL_ADC_ConfigChannel+0x186>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2100      	movs	r1, #0
 80064be:	4618      	mov	r0, r3
 80064c0:	f7ff fa28 	bl	8005914 <LL_ADC_GetOffsetChannel>
 80064c4:	4603      	mov	r3, r0
 80064c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80064ce:	fa93 f3a3 	rbit	r3, r3
 80064d2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80064d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80064da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80064de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d101      	bne.n	80064ea <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80064e6:	2320      	movs	r3, #32
 80064e8:	e004      	b.n	80064f4 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80064ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80064ee:	fab3 f383 	clz	r3, r3
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d105      	bne.n	800650e <HAL_ADC_ConfigChannel+0x19e>
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	0e9b      	lsrs	r3, r3, #26
 8006508:	f003 031f 	and.w	r3, r3, #31
 800650c:	e018      	b.n	8006540 <HAL_ADC_ConfigChannel+0x1d0>
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006516:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800651a:	fa93 f3a3 	rbit	r3, r3
 800651e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8006522:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006526:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800652a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800652e:	2b00      	cmp	r3, #0
 8006530:	d101      	bne.n	8006536 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8006532:	2320      	movs	r3, #32
 8006534:	e004      	b.n	8006540 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8006536:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800653a:	fab3 f383 	clz	r3, r3
 800653e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006540:	429a      	cmp	r2, r3
 8006542:	d106      	bne.n	8006552 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	2200      	movs	r2, #0
 800654a:	2100      	movs	r1, #0
 800654c:	4618      	mov	r0, r3
 800654e:	f7ff f9f7 	bl	8005940 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2101      	movs	r1, #1
 8006558:	4618      	mov	r0, r3
 800655a:	f7ff f9db 	bl	8005914 <LL_ADC_GetOffsetChannel>
 800655e:	4603      	mov	r3, r0
 8006560:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006564:	2b00      	cmp	r3, #0
 8006566:	d10a      	bne.n	800657e <HAL_ADC_ConfigChannel+0x20e>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2101      	movs	r1, #1
 800656e:	4618      	mov	r0, r3
 8006570:	f7ff f9d0 	bl	8005914 <LL_ADC_GetOffsetChannel>
 8006574:	4603      	mov	r3, r0
 8006576:	0e9b      	lsrs	r3, r3, #26
 8006578:	f003 021f 	and.w	r2, r3, #31
 800657c:	e01e      	b.n	80065bc <HAL_ADC_ConfigChannel+0x24c>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2101      	movs	r1, #1
 8006584:	4618      	mov	r0, r3
 8006586:	f7ff f9c5 	bl	8005914 <LL_ADC_GetOffsetChannel>
 800658a:	4603      	mov	r3, r0
 800658c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006590:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006594:	fa93 f3a3 	rbit	r3, r3
 8006598:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800659c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80065a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80065a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d101      	bne.n	80065b0 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80065ac:	2320      	movs	r3, #32
 80065ae:	e004      	b.n	80065ba <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80065b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80065b4:	fab3 f383 	clz	r3, r3
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d105      	bne.n	80065d4 <HAL_ADC_ConfigChannel+0x264>
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	0e9b      	lsrs	r3, r3, #26
 80065ce:	f003 031f 	and.w	r3, r3, #31
 80065d2:	e018      	b.n	8006606 <HAL_ADC_ConfigChannel+0x296>
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80065e0:	fa93 f3a3 	rbit	r3, r3
 80065e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80065e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80065ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80065f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d101      	bne.n	80065fc <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80065f8:	2320      	movs	r3, #32
 80065fa:	e004      	b.n	8006606 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80065fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006600:	fab3 f383 	clz	r3, r3
 8006604:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006606:	429a      	cmp	r2, r3
 8006608:	d106      	bne.n	8006618 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2200      	movs	r2, #0
 8006610:	2101      	movs	r1, #1
 8006612:	4618      	mov	r0, r3
 8006614:	f7ff f994 	bl	8005940 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2102      	movs	r1, #2
 800661e:	4618      	mov	r0, r3
 8006620:	f7ff f978 	bl	8005914 <LL_ADC_GetOffsetChannel>
 8006624:	4603      	mov	r3, r0
 8006626:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800662a:	2b00      	cmp	r3, #0
 800662c:	d10a      	bne.n	8006644 <HAL_ADC_ConfigChannel+0x2d4>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2102      	movs	r1, #2
 8006634:	4618      	mov	r0, r3
 8006636:	f7ff f96d 	bl	8005914 <LL_ADC_GetOffsetChannel>
 800663a:	4603      	mov	r3, r0
 800663c:	0e9b      	lsrs	r3, r3, #26
 800663e:	f003 021f 	and.w	r2, r3, #31
 8006642:	e01e      	b.n	8006682 <HAL_ADC_ConfigChannel+0x312>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	2102      	movs	r1, #2
 800664a:	4618      	mov	r0, r3
 800664c:	f7ff f962 	bl	8005914 <LL_ADC_GetOffsetChannel>
 8006650:	4603      	mov	r3, r0
 8006652:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006656:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800665a:	fa93 f3a3 	rbit	r3, r3
 800665e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8006662:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006666:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800666a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800666e:	2b00      	cmp	r3, #0
 8006670:	d101      	bne.n	8006676 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8006672:	2320      	movs	r3, #32
 8006674:	e004      	b.n	8006680 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8006676:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800667a:	fab3 f383 	clz	r3, r3
 800667e:	b2db      	uxtb	r3, r3
 8006680:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800668a:	2b00      	cmp	r3, #0
 800668c:	d105      	bne.n	800669a <HAL_ADC_ConfigChannel+0x32a>
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	0e9b      	lsrs	r3, r3, #26
 8006694:	f003 031f 	and.w	r3, r3, #31
 8006698:	e016      	b.n	80066c8 <HAL_ADC_ConfigChannel+0x358>
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80066a6:	fa93 f3a3 	rbit	r3, r3
 80066aa:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80066ac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80066ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80066b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d101      	bne.n	80066be <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80066ba:	2320      	movs	r3, #32
 80066bc:	e004      	b.n	80066c8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80066be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80066c2:	fab3 f383 	clz	r3, r3
 80066c6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d106      	bne.n	80066da <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	2200      	movs	r2, #0
 80066d2:	2102      	movs	r1, #2
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7ff f933 	bl	8005940 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2103      	movs	r1, #3
 80066e0:	4618      	mov	r0, r3
 80066e2:	f7ff f917 	bl	8005914 <LL_ADC_GetOffsetChannel>
 80066e6:	4603      	mov	r3, r0
 80066e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d10a      	bne.n	8006706 <HAL_ADC_ConfigChannel+0x396>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2103      	movs	r1, #3
 80066f6:	4618      	mov	r0, r3
 80066f8:	f7ff f90c 	bl	8005914 <LL_ADC_GetOffsetChannel>
 80066fc:	4603      	mov	r3, r0
 80066fe:	0e9b      	lsrs	r3, r3, #26
 8006700:	f003 021f 	and.w	r2, r3, #31
 8006704:	e017      	b.n	8006736 <HAL_ADC_ConfigChannel+0x3c6>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	2103      	movs	r1, #3
 800670c:	4618      	mov	r0, r3
 800670e:	f7ff f901 	bl	8005914 <LL_ADC_GetOffsetChannel>
 8006712:	4603      	mov	r3, r0
 8006714:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006716:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006718:	fa93 f3a3 	rbit	r3, r3
 800671c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800671e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006720:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8006722:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006724:	2b00      	cmp	r3, #0
 8006726:	d101      	bne.n	800672c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8006728:	2320      	movs	r3, #32
 800672a:	e003      	b.n	8006734 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 800672c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800672e:	fab3 f383 	clz	r3, r3
 8006732:	b2db      	uxtb	r3, r3
 8006734:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800673e:	2b00      	cmp	r3, #0
 8006740:	d105      	bne.n	800674e <HAL_ADC_ConfigChannel+0x3de>
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	0e9b      	lsrs	r3, r3, #26
 8006748:	f003 031f 	and.w	r3, r3, #31
 800674c:	e011      	b.n	8006772 <HAL_ADC_ConfigChannel+0x402>
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006754:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006756:	fa93 f3a3 	rbit	r3, r3
 800675a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800675c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800675e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006760:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006762:	2b00      	cmp	r3, #0
 8006764:	d101      	bne.n	800676a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8006766:	2320      	movs	r3, #32
 8006768:	e003      	b.n	8006772 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800676a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800676c:	fab3 f383 	clz	r3, r3
 8006770:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006772:	429a      	cmp	r2, r3
 8006774:	d106      	bne.n	8006784 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	2200      	movs	r2, #0
 800677c:	2103      	movs	r1, #3
 800677e:	4618      	mov	r0, r3
 8006780:	f7ff f8de 	bl	8005940 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4618      	mov	r0, r3
 800678a:	f7ff fa0b 	bl	8005ba4 <LL_ADC_IsEnabled>
 800678e:	4603      	mov	r3, r0
 8006790:	2b00      	cmp	r3, #0
 8006792:	f040 813f 	bne.w	8006a14 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6818      	ldr	r0, [r3, #0]
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	6819      	ldr	r1, [r3, #0]
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	461a      	mov	r2, r3
 80067a4:	f7ff f964 	bl	8005a70 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	4a8e      	ldr	r2, [pc, #568]	; (80069e8 <HAL_ADC_ConfigChannel+0x678>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	f040 8130 	bne.w	8006a14 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d10b      	bne.n	80067dc <HAL_ADC_ConfigChannel+0x46c>
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	0e9b      	lsrs	r3, r3, #26
 80067ca:	3301      	adds	r3, #1
 80067cc:	f003 031f 	and.w	r3, r3, #31
 80067d0:	2b09      	cmp	r3, #9
 80067d2:	bf94      	ite	ls
 80067d4:	2301      	movls	r3, #1
 80067d6:	2300      	movhi	r3, #0
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	e019      	b.n	8006810 <HAL_ADC_ConfigChannel+0x4a0>
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067e4:	fa93 f3a3 	rbit	r3, r3
 80067e8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80067ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80067ec:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80067ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d101      	bne.n	80067f8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80067f4:	2320      	movs	r3, #32
 80067f6:	e003      	b.n	8006800 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80067f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067fa:	fab3 f383 	clz	r3, r3
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	3301      	adds	r3, #1
 8006802:	f003 031f 	and.w	r3, r3, #31
 8006806:	2b09      	cmp	r3, #9
 8006808:	bf94      	ite	ls
 800680a:	2301      	movls	r3, #1
 800680c:	2300      	movhi	r3, #0
 800680e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006810:	2b00      	cmp	r3, #0
 8006812:	d079      	beq.n	8006908 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800681c:	2b00      	cmp	r3, #0
 800681e:	d107      	bne.n	8006830 <HAL_ADC_ConfigChannel+0x4c0>
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	0e9b      	lsrs	r3, r3, #26
 8006826:	3301      	adds	r3, #1
 8006828:	069b      	lsls	r3, r3, #26
 800682a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800682e:	e015      	b.n	800685c <HAL_ADC_ConfigChannel+0x4ec>
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006836:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006838:	fa93 f3a3 	rbit	r3, r3
 800683c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800683e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006840:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8006842:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006844:	2b00      	cmp	r3, #0
 8006846:	d101      	bne.n	800684c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8006848:	2320      	movs	r3, #32
 800684a:	e003      	b.n	8006854 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 800684c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800684e:	fab3 f383 	clz	r3, r3
 8006852:	b2db      	uxtb	r3, r3
 8006854:	3301      	adds	r3, #1
 8006856:	069b      	lsls	r3, r3, #26
 8006858:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006864:	2b00      	cmp	r3, #0
 8006866:	d109      	bne.n	800687c <HAL_ADC_ConfigChannel+0x50c>
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	0e9b      	lsrs	r3, r3, #26
 800686e:	3301      	adds	r3, #1
 8006870:	f003 031f 	and.w	r3, r3, #31
 8006874:	2101      	movs	r1, #1
 8006876:	fa01 f303 	lsl.w	r3, r1, r3
 800687a:	e017      	b.n	80068ac <HAL_ADC_ConfigChannel+0x53c>
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006882:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006884:	fa93 f3a3 	rbit	r3, r3
 8006888:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800688a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800688c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800688e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006890:	2b00      	cmp	r3, #0
 8006892:	d101      	bne.n	8006898 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8006894:	2320      	movs	r3, #32
 8006896:	e003      	b.n	80068a0 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8006898:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800689a:	fab3 f383 	clz	r3, r3
 800689e:	b2db      	uxtb	r3, r3
 80068a0:	3301      	adds	r3, #1
 80068a2:	f003 031f 	and.w	r3, r3, #31
 80068a6:	2101      	movs	r1, #1
 80068a8:	fa01 f303 	lsl.w	r3, r1, r3
 80068ac:	ea42 0103 	orr.w	r1, r2, r3
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10a      	bne.n	80068d2 <HAL_ADC_ConfigChannel+0x562>
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	0e9b      	lsrs	r3, r3, #26
 80068c2:	3301      	adds	r3, #1
 80068c4:	f003 021f 	and.w	r2, r3, #31
 80068c8:	4613      	mov	r3, r2
 80068ca:	005b      	lsls	r3, r3, #1
 80068cc:	4413      	add	r3, r2
 80068ce:	051b      	lsls	r3, r3, #20
 80068d0:	e018      	b.n	8006904 <HAL_ADC_ConfigChannel+0x594>
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068da:	fa93 f3a3 	rbit	r3, r3
 80068de:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80068e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80068e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d101      	bne.n	80068ee <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 80068ea:	2320      	movs	r3, #32
 80068ec:	e003      	b.n	80068f6 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 80068ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068f0:	fab3 f383 	clz	r3, r3
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	3301      	adds	r3, #1
 80068f8:	f003 021f 	and.w	r2, r3, #31
 80068fc:	4613      	mov	r3, r2
 80068fe:	005b      	lsls	r3, r3, #1
 8006900:	4413      	add	r3, r2
 8006902:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006904:	430b      	orrs	r3, r1
 8006906:	e080      	b.n	8006a0a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006910:	2b00      	cmp	r3, #0
 8006912:	d107      	bne.n	8006924 <HAL_ADC_ConfigChannel+0x5b4>
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	0e9b      	lsrs	r3, r3, #26
 800691a:	3301      	adds	r3, #1
 800691c:	069b      	lsls	r3, r3, #26
 800691e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006922:	e015      	b.n	8006950 <HAL_ADC_ConfigChannel+0x5e0>
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800692a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800692c:	fa93 f3a3 	rbit	r3, r3
 8006930:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8006932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006934:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8006936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006938:	2b00      	cmp	r3, #0
 800693a:	d101      	bne.n	8006940 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 800693c:	2320      	movs	r3, #32
 800693e:	e003      	b.n	8006948 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8006940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006942:	fab3 f383 	clz	r3, r3
 8006946:	b2db      	uxtb	r3, r3
 8006948:	3301      	adds	r3, #1
 800694a:	069b      	lsls	r3, r3, #26
 800694c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006958:	2b00      	cmp	r3, #0
 800695a:	d109      	bne.n	8006970 <HAL_ADC_ConfigChannel+0x600>
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	0e9b      	lsrs	r3, r3, #26
 8006962:	3301      	adds	r3, #1
 8006964:	f003 031f 	and.w	r3, r3, #31
 8006968:	2101      	movs	r1, #1
 800696a:	fa01 f303 	lsl.w	r3, r1, r3
 800696e:	e017      	b.n	80069a0 <HAL_ADC_ConfigChannel+0x630>
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	fa93 f3a3 	rbit	r3, r3
 800697c:	61fb      	str	r3, [r7, #28]
  return result;
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006984:	2b00      	cmp	r3, #0
 8006986:	d101      	bne.n	800698c <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8006988:	2320      	movs	r3, #32
 800698a:	e003      	b.n	8006994 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 800698c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698e:	fab3 f383 	clz	r3, r3
 8006992:	b2db      	uxtb	r3, r3
 8006994:	3301      	adds	r3, #1
 8006996:	f003 031f 	and.w	r3, r3, #31
 800699a:	2101      	movs	r1, #1
 800699c:	fa01 f303 	lsl.w	r3, r1, r3
 80069a0:	ea42 0103 	orr.w	r1, r2, r3
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d10d      	bne.n	80069cc <HAL_ADC_ConfigChannel+0x65c>
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	0e9b      	lsrs	r3, r3, #26
 80069b6:	3301      	adds	r3, #1
 80069b8:	f003 021f 	and.w	r2, r3, #31
 80069bc:	4613      	mov	r3, r2
 80069be:	005b      	lsls	r3, r3, #1
 80069c0:	4413      	add	r3, r2
 80069c2:	3b1e      	subs	r3, #30
 80069c4:	051b      	lsls	r3, r3, #20
 80069c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80069ca:	e01d      	b.n	8006a08 <HAL_ADC_ConfigChannel+0x698>
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	fa93 f3a3 	rbit	r3, r3
 80069d8:	613b      	str	r3, [r7, #16]
  return result;
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d103      	bne.n	80069ec <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 80069e4:	2320      	movs	r3, #32
 80069e6:	e005      	b.n	80069f4 <HAL_ADC_ConfigChannel+0x684>
 80069e8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	fab3 f383 	clz	r3, r3
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	3301      	adds	r3, #1
 80069f6:	f003 021f 	and.w	r2, r3, #31
 80069fa:	4613      	mov	r3, r2
 80069fc:	005b      	lsls	r3, r3, #1
 80069fe:	4413      	add	r3, r2
 8006a00:	3b1e      	subs	r3, #30
 8006a02:	051b      	lsls	r3, r3, #20
 8006a04:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006a08:	430b      	orrs	r3, r1
 8006a0a:	683a      	ldr	r2, [r7, #0]
 8006a0c:	6892      	ldr	r2, [r2, #8]
 8006a0e:	4619      	mov	r1, r3
 8006a10:	f7ff f803 	bl	8005a1a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	4b3d      	ldr	r3, [pc, #244]	; (8006b10 <HAL_ADC_ConfigChannel+0x7a0>)
 8006a1a:	4013      	ands	r3, r2
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d06c      	beq.n	8006afa <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006a20:	483c      	ldr	r0, [pc, #240]	; (8006b14 <HAL_ADC_ConfigChannel+0x7a4>)
 8006a22:	f7fe ff45 	bl	80058b0 <LL_ADC_GetCommonPathInternalCh>
 8006a26:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4a3a      	ldr	r2, [pc, #232]	; (8006b18 <HAL_ADC_ConfigChannel+0x7a8>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d127      	bne.n	8006a84 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006a34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006a38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d121      	bne.n	8006a84 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a35      	ldr	r2, [pc, #212]	; (8006b1c <HAL_ADC_ConfigChannel+0x7ac>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d157      	bne.n	8006afa <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006a4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006a4e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006a52:	4619      	mov	r1, r3
 8006a54:	482f      	ldr	r0, [pc, #188]	; (8006b14 <HAL_ADC_ConfigChannel+0x7a4>)
 8006a56:	f7fe ff18 	bl	800588a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006a5a:	4b31      	ldr	r3, [pc, #196]	; (8006b20 <HAL_ADC_ConfigChannel+0x7b0>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	099b      	lsrs	r3, r3, #6
 8006a60:	4a30      	ldr	r2, [pc, #192]	; (8006b24 <HAL_ADC_ConfigChannel+0x7b4>)
 8006a62:	fba2 2303 	umull	r2, r3, r2, r3
 8006a66:	099b      	lsrs	r3, r3, #6
 8006a68:	1c5a      	adds	r2, r3, #1
 8006a6a:	4613      	mov	r3, r2
 8006a6c:	005b      	lsls	r3, r3, #1
 8006a6e:	4413      	add	r3, r2
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006a74:	e002      	b.n	8006a7c <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	3b01      	subs	r3, #1
 8006a7a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1f9      	bne.n	8006a76 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006a82:	e03a      	b.n	8006afa <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a27      	ldr	r2, [pc, #156]	; (8006b28 <HAL_ADC_ConfigChannel+0x7b8>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d113      	bne.n	8006ab6 <HAL_ADC_ConfigChannel+0x746>
 8006a8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006a92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10d      	bne.n	8006ab6 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a1f      	ldr	r2, [pc, #124]	; (8006b1c <HAL_ADC_ConfigChannel+0x7ac>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d12a      	bne.n	8006afa <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006aa4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006aa8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006aac:	4619      	mov	r1, r3
 8006aae:	4819      	ldr	r0, [pc, #100]	; (8006b14 <HAL_ADC_ConfigChannel+0x7a4>)
 8006ab0:	f7fe feeb 	bl	800588a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006ab4:	e021      	b.n	8006afa <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a1c      	ldr	r2, [pc, #112]	; (8006b2c <HAL_ADC_ConfigChannel+0x7bc>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d11c      	bne.n	8006afa <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006ac0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006ac4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d116      	bne.n	8006afa <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a12      	ldr	r2, [pc, #72]	; (8006b1c <HAL_ADC_ConfigChannel+0x7ac>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d111      	bne.n	8006afa <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006ad6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006ada:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006ade:	4619      	mov	r1, r3
 8006ae0:	480c      	ldr	r0, [pc, #48]	; (8006b14 <HAL_ADC_ConfigChannel+0x7a4>)
 8006ae2:	f7fe fed2 	bl	800588a <LL_ADC_SetCommonPathInternalCh>
 8006ae6:	e008      	b.n	8006afa <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aec:	f043 0220 	orr.w	r2, r3, #32
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8006b02:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	37d8      	adds	r7, #216	; 0xd8
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
 8006b0e:	bf00      	nop
 8006b10:	80080000 	.word	0x80080000
 8006b14:	50040300 	.word	0x50040300
 8006b18:	c7520000 	.word	0xc7520000
 8006b1c:	50040000 	.word	0x50040000
 8006b20:	20000000 	.word	0x20000000
 8006b24:	053e2d63 	.word	0x053e2d63
 8006b28:	cb840000 	.word	0xcb840000
 8006b2c:	80000001 	.word	0x80000001

08006b30 <HAL_ADC_GetState>:
  *           " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) "
  * @param hadc ADC handle
  * @retval ADC handle state (bitfield on 32 bits)
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Return ADC handle state */
  return hadc->State;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b088      	sub	sp, #32
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8006b52:	2300      	movs	r3, #0
 8006b54:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f7ff f85a 	bl	8005c18 <LL_ADC_REG_IsConversionOngoing>
 8006b64:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7ff f87b 	bl	8005c66 <LL_ADC_INJ_IsConversionOngoing>
 8006b70:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d103      	bne.n	8006b80 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	f000 8098 	beq.w	8006cb0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d02a      	beq.n	8006be4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	7e5b      	ldrb	r3, [r3, #25]
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d126      	bne.n	8006be4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	7e1b      	ldrb	r3, [r3, #24]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d122      	bne.n	8006be4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006ba2:	e014      	b.n	8006bce <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8006ba4:	69fb      	ldr	r3, [r7, #28]
 8006ba6:	4a45      	ldr	r2, [pc, #276]	; (8006cbc <ADC_ConversionStop+0x174>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d90d      	bls.n	8006bc8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bb0:	f043 0210 	orr.w	r2, r3, #16
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bbc:	f043 0201 	orr.w	r2, r3, #1
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e074      	b.n	8006cb2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8006bc8:	69fb      	ldr	r3, [r7, #28]
 8006bca:	3301      	adds	r3, #1
 8006bcc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bd8:	2b40      	cmp	r3, #64	; 0x40
 8006bda:	d1e3      	bne.n	8006ba4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2240      	movs	r2, #64	; 0x40
 8006be2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8006be4:	69bb      	ldr	r3, [r7, #24]
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d014      	beq.n	8006c14 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f7ff f812 	bl	8005c18 <LL_ADC_REG_IsConversionOngoing>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00c      	beq.n	8006c14 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f7fe ffe3 	bl	8005bca <LL_ADC_IsDisableOngoing>
 8006c04:	4603      	mov	r3, r0
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d104      	bne.n	8006c14 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f7fe ffee 	bl	8005bf0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d014      	beq.n	8006c44 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7ff f821 	bl	8005c66 <LL_ADC_INJ_IsConversionOngoing>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d00c      	beq.n	8006c44 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f7fe ffcb 	bl	8005bca <LL_ADC_IsDisableOngoing>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d104      	bne.n	8006c44 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7fe fffd 	bl	8005c3e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	2b02      	cmp	r3, #2
 8006c48:	d005      	beq.n	8006c56 <ADC_ConversionStop+0x10e>
 8006c4a:	69bb      	ldr	r3, [r7, #24]
 8006c4c:	2b03      	cmp	r3, #3
 8006c4e:	d105      	bne.n	8006c5c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006c50:	230c      	movs	r3, #12
 8006c52:	617b      	str	r3, [r7, #20]
        break;
 8006c54:	e005      	b.n	8006c62 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8006c56:	2308      	movs	r3, #8
 8006c58:	617b      	str	r3, [r7, #20]
        break;
 8006c5a:	e002      	b.n	8006c62 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8006c5c:	2304      	movs	r3, #4
 8006c5e:	617b      	str	r3, [r7, #20]
        break;
 8006c60:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8006c62:	f7fe fdcf 	bl	8005804 <HAL_GetTick>
 8006c66:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006c68:	e01b      	b.n	8006ca2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006c6a:	f7fe fdcb 	bl	8005804 <HAL_GetTick>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	1ad3      	subs	r3, r2, r3
 8006c74:	2b05      	cmp	r3, #5
 8006c76:	d914      	bls.n	8006ca2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	689a      	ldr	r2, [r3, #8]
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	4013      	ands	r3, r2
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00d      	beq.n	8006ca2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c8a:	f043 0210 	orr.w	r2, r3, #16
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c96:	f043 0201 	orr.w	r2, r3, #1
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e007      	b.n	8006cb2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	689a      	ldr	r2, [r3, #8]
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	4013      	ands	r3, r2
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d1dc      	bne.n	8006c6a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3720      	adds	r7, #32
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	a33fffff 	.word	0xa33fffff

08006cc0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b084      	sub	sp, #16
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f7fe ff69 	bl	8005ba4 <LL_ADC_IsEnabled>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d14d      	bne.n	8006d74 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	689a      	ldr	r2, [r3, #8]
 8006cde:	4b28      	ldr	r3, [pc, #160]	; (8006d80 <ADC_Enable+0xc0>)
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d00d      	beq.n	8006d02 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cea:	f043 0210 	orr.w	r2, r3, #16
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cf6:	f043 0201 	orr.w	r2, r3, #1
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e039      	b.n	8006d76 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4618      	mov	r0, r3
 8006d08:	f7fe ff24 	bl	8005b54 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006d0c:	f7fe fd7a 	bl	8005804 <HAL_GetTick>
 8006d10:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006d12:	e028      	b.n	8006d66 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f7fe ff43 	bl	8005ba4 <LL_ADC_IsEnabled>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d104      	bne.n	8006d2e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7fe ff13 	bl	8005b54 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006d2e:	f7fe fd69 	bl	8005804 <HAL_GetTick>
 8006d32:	4602      	mov	r2, r0
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	1ad3      	subs	r3, r2, r3
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	d914      	bls.n	8006d66 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 0301 	and.w	r3, r3, #1
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d00d      	beq.n	8006d66 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d4e:	f043 0210 	orr.w	r2, r3, #16
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d5a:	f043 0201 	orr.w	r2, r3, #1
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e007      	b.n	8006d76 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 0301 	and.w	r3, r3, #1
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d1cf      	bne.n	8006d14 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006d74:	2300      	movs	r3, #0
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3710      	adds	r7, #16
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	8000003f 	.word	0x8000003f

08006d84 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7fe ff1a 	bl	8005bca <LL_ADC_IsDisableOngoing>
 8006d96:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f7fe ff01 	bl	8005ba4 <LL_ADC_IsEnabled>
 8006da2:	4603      	mov	r3, r0
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d047      	beq.n	8006e38 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d144      	bne.n	8006e38 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	f003 030d 	and.w	r3, r3, #13
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d10c      	bne.n	8006dd6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	f7fe fedb 	bl	8005b7c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2203      	movs	r2, #3
 8006dcc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006dce:	f7fe fd19 	bl	8005804 <HAL_GetTick>
 8006dd2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006dd4:	e029      	b.n	8006e2a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dda:	f043 0210 	orr.w	r2, r3, #16
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006de6:	f043 0201 	orr.w	r2, r3, #1
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e023      	b.n	8006e3a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006df2:	f7fe fd07 	bl	8005804 <HAL_GetTick>
 8006df6:	4602      	mov	r2, r0
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	1ad3      	subs	r3, r2, r3
 8006dfc:	2b02      	cmp	r3, #2
 8006dfe:	d914      	bls.n	8006e2a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f003 0301 	and.w	r3, r3, #1
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00d      	beq.n	8006e2a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e12:	f043 0210 	orr.w	r2, r3, #16
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e1e:	f043 0201 	orr.w	r2, r3, #1
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e007      	b.n	8006e3a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	f003 0301 	and.w	r3, r3, #1
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d1dc      	bne.n	8006df2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006e42:	b580      	push	{r7, lr}
 8006e44:	b084      	sub	sp, #16
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e4e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e54:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d14b      	bne.n	8006ef4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e60:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0308 	and.w	r3, r3, #8
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d021      	beq.n	8006eba <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f7fe fd7b 	bl	8005976 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006e80:	4603      	mov	r3, r0
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d032      	beq.n	8006eec <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d12b      	bne.n	8006eec <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ea4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d11f      	bne.n	8006eec <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eb0:	f043 0201 	orr.w	r2, r3, #1
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	655a      	str	r2, [r3, #84]	; 0x54
 8006eb8:	e018      	b.n	8006eec <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	f003 0302 	and.w	r3, r3, #2
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d111      	bne.n	8006eec <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ecc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ed8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d105      	bne.n	8006eec <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ee4:	f043 0201 	orr.w	r2, r3, #1
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006eec:	68f8      	ldr	r0, [r7, #12]
 8006eee:	f7fa f9f7 	bl	80012e0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006ef2:	e00e      	b.n	8006f12 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ef8:	f003 0310 	and.w	r3, r3, #16
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d003      	beq.n	8006f08 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006f00:	68f8      	ldr	r0, [r7, #12]
 8006f02:	f7fa fa25 	bl	8001350 <HAL_ADC_ErrorCallback>
}
 8006f06:	e004      	b.n	8006f12 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	4798      	blx	r3
}
 8006f12:	bf00      	nop
 8006f14:	3710      	adds	r7, #16
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}

08006f1a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006f1a:	b580      	push	{r7, lr}
 8006f1c:	b084      	sub	sp, #16
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f26:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006f28:	68f8      	ldr	r0, [r7, #12]
 8006f2a:	f7ff fa0c 	bl	8006346 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006f2e:	bf00      	nop
 8006f30:	3710      	adds	r7, #16
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}

08006f36 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f36:	b580      	push	{r7, lr}
 8006f38:	b084      	sub	sp, #16
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f48:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f54:	f043 0204 	orr.w	r2, r3, #4
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006f5c:	68f8      	ldr	r0, [r7, #12]
 8006f5e:	f7fa f9f7 	bl	8001350 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006f62:	bf00      	nop
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}

08006f6a <LL_ADC_StartCalibration>:
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b083      	sub	sp, #12
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
 8006f72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006f7c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006f80:	683a      	ldr	r2, [r7, #0]
 8006f82:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006f86:	4313      	orrs	r3, r2
 8006f88:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	609a      	str	r2, [r3, #8]
}
 8006f90:	bf00      	nop
 8006f92:	370c      	adds	r7, #12
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <LL_ADC_IsCalibrationOnGoing>:
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006fac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fb0:	d101      	bne.n	8006fb6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e000      	b.n	8006fb8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006fb6:	2300      	movs	r3, #0
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	370c      	adds	r7, #12
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d101      	bne.n	8006fe0 <HAL_ADCEx_Calibration_Start+0x1c>
 8006fdc:	2302      	movs	r3, #2
 8006fde:	e04d      	b.n	800707c <HAL_ADCEx_Calibration_Start+0xb8>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f7ff fecb 	bl	8006d84 <ADC_Disable>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006ff2:	7bfb      	ldrb	r3, [r7, #15]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d136      	bne.n	8007066 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ffc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007000:	f023 0302 	bic.w	r3, r3, #2
 8007004:	f043 0202 	orr.w	r2, r3, #2
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	6839      	ldr	r1, [r7, #0]
 8007012:	4618      	mov	r0, r3
 8007014:	f7ff ffa9 	bl	8006f6a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007018:	e014      	b.n	8007044 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	3301      	adds	r3, #1
 800701e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8007026:	d30d      	bcc.n	8007044 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800702c:	f023 0312 	bic.w	r3, r3, #18
 8007030:	f043 0210 	orr.w	r2, r3, #16
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8007040:	2301      	movs	r3, #1
 8007042:	e01b      	b.n	800707c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4618      	mov	r0, r3
 800704a:	f7ff ffa7 	bl	8006f9c <LL_ADC_IsCalibrationOnGoing>
 800704e:	4603      	mov	r3, r0
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1e2      	bne.n	800701a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007058:	f023 0303 	bic.w	r3, r3, #3
 800705c:	f043 0201 	orr.w	r2, r3, #1
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	655a      	str	r2, [r3, #84]	; 0x54
 8007064:	e005      	b.n	8007072 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800706a:	f043 0210 	orr.w	r2, r3, #16
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800707a:	7bfb      	ldrb	r3, [r7, #15]
}
 800707c:	4618      	mov	r0, r3
 800707e:	3710      	adds	r7, #16
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80070c8:	bf00      	nop
 80070ca:	370c      	adds	r7, #12
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80070dc:	bf00      	nop
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr

080070e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b085      	sub	sp, #20
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f003 0307 	and.w	r3, r3, #7
 80070f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80070f8:	4b0c      	ldr	r3, [pc, #48]	; (800712c <__NVIC_SetPriorityGrouping+0x44>)
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80070fe:	68ba      	ldr	r2, [r7, #8]
 8007100:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007104:	4013      	ands	r3, r2
 8007106:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007110:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007114:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007118:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800711a:	4a04      	ldr	r2, [pc, #16]	; (800712c <__NVIC_SetPriorityGrouping+0x44>)
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	60d3      	str	r3, [r2, #12]
}
 8007120:	bf00      	nop
 8007122:	3714      	adds	r7, #20
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr
 800712c:	e000ed00 	.word	0xe000ed00

08007130 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007130:	b480      	push	{r7}
 8007132:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007134:	4b04      	ldr	r3, [pc, #16]	; (8007148 <__NVIC_GetPriorityGrouping+0x18>)
 8007136:	68db      	ldr	r3, [r3, #12]
 8007138:	0a1b      	lsrs	r3, r3, #8
 800713a:	f003 0307 	and.w	r3, r3, #7
}
 800713e:	4618      	mov	r0, r3
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr
 8007148:	e000ed00 	.word	0xe000ed00

0800714c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	4603      	mov	r3, r0
 8007154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800715a:	2b00      	cmp	r3, #0
 800715c:	db0b      	blt.n	8007176 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800715e:	79fb      	ldrb	r3, [r7, #7]
 8007160:	f003 021f 	and.w	r2, r3, #31
 8007164:	4907      	ldr	r1, [pc, #28]	; (8007184 <__NVIC_EnableIRQ+0x38>)
 8007166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800716a:	095b      	lsrs	r3, r3, #5
 800716c:	2001      	movs	r0, #1
 800716e:	fa00 f202 	lsl.w	r2, r0, r2
 8007172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007176:	bf00      	nop
 8007178:	370c      	adds	r7, #12
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop
 8007184:	e000e100 	.word	0xe000e100

08007188 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
 800718e:	4603      	mov	r3, r0
 8007190:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007196:	2b00      	cmp	r3, #0
 8007198:	db12      	blt.n	80071c0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800719a:	79fb      	ldrb	r3, [r7, #7]
 800719c:	f003 021f 	and.w	r2, r3, #31
 80071a0:	490a      	ldr	r1, [pc, #40]	; (80071cc <__NVIC_DisableIRQ+0x44>)
 80071a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071a6:	095b      	lsrs	r3, r3, #5
 80071a8:	2001      	movs	r0, #1
 80071aa:	fa00 f202 	lsl.w	r2, r0, r2
 80071ae:	3320      	adds	r3, #32
 80071b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80071b4:	f3bf 8f4f 	dsb	sy
}
 80071b8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80071ba:	f3bf 8f6f 	isb	sy
}
 80071be:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80071c0:	bf00      	nop
 80071c2:	370c      	adds	r7, #12
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr
 80071cc:	e000e100 	.word	0xe000e100

080071d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b083      	sub	sp, #12
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	4603      	mov	r3, r0
 80071d8:	6039      	str	r1, [r7, #0]
 80071da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	db0a      	blt.n	80071fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	b2da      	uxtb	r2, r3
 80071e8:	490c      	ldr	r1, [pc, #48]	; (800721c <__NVIC_SetPriority+0x4c>)
 80071ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071ee:	0112      	lsls	r2, r2, #4
 80071f0:	b2d2      	uxtb	r2, r2
 80071f2:	440b      	add	r3, r1
 80071f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80071f8:	e00a      	b.n	8007210 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	b2da      	uxtb	r2, r3
 80071fe:	4908      	ldr	r1, [pc, #32]	; (8007220 <__NVIC_SetPriority+0x50>)
 8007200:	79fb      	ldrb	r3, [r7, #7]
 8007202:	f003 030f 	and.w	r3, r3, #15
 8007206:	3b04      	subs	r3, #4
 8007208:	0112      	lsls	r2, r2, #4
 800720a:	b2d2      	uxtb	r2, r2
 800720c:	440b      	add	r3, r1
 800720e:	761a      	strb	r2, [r3, #24]
}
 8007210:	bf00      	nop
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr
 800721c:	e000e100 	.word	0xe000e100
 8007220:	e000ed00 	.word	0xe000ed00

08007224 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007224:	b480      	push	{r7}
 8007226:	b089      	sub	sp, #36	; 0x24
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f003 0307 	and.w	r3, r3, #7
 8007236:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	f1c3 0307 	rsb	r3, r3, #7
 800723e:	2b04      	cmp	r3, #4
 8007240:	bf28      	it	cs
 8007242:	2304      	movcs	r3, #4
 8007244:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007246:	69fb      	ldr	r3, [r7, #28]
 8007248:	3304      	adds	r3, #4
 800724a:	2b06      	cmp	r3, #6
 800724c:	d902      	bls.n	8007254 <NVIC_EncodePriority+0x30>
 800724e:	69fb      	ldr	r3, [r7, #28]
 8007250:	3b03      	subs	r3, #3
 8007252:	e000      	b.n	8007256 <NVIC_EncodePriority+0x32>
 8007254:	2300      	movs	r3, #0
 8007256:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007258:	f04f 32ff 	mov.w	r2, #4294967295
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	fa02 f303 	lsl.w	r3, r2, r3
 8007262:	43da      	mvns	r2, r3
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	401a      	ands	r2, r3
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800726c:	f04f 31ff 	mov.w	r1, #4294967295
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	fa01 f303 	lsl.w	r3, r1, r3
 8007276:	43d9      	mvns	r1, r3
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800727c:	4313      	orrs	r3, r2
         );
}
 800727e:	4618      	mov	r0, r3
 8007280:	3724      	adds	r7, #36	; 0x24
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr

0800728a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800728a:	b580      	push	{r7, lr}
 800728c:	b082      	sub	sp, #8
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f7ff ff28 	bl	80070e8 <__NVIC_SetPriorityGrouping>
}
 8007298:	bf00      	nop
 800729a:	3708      	adds	r7, #8
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}

080072a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b086      	sub	sp, #24
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	4603      	mov	r3, r0
 80072a8:	60b9      	str	r1, [r7, #8]
 80072aa:	607a      	str	r2, [r7, #4]
 80072ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80072ae:	2300      	movs	r3, #0
 80072b0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80072b2:	f7ff ff3d 	bl	8007130 <__NVIC_GetPriorityGrouping>
 80072b6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80072b8:	687a      	ldr	r2, [r7, #4]
 80072ba:	68b9      	ldr	r1, [r7, #8]
 80072bc:	6978      	ldr	r0, [r7, #20]
 80072be:	f7ff ffb1 	bl	8007224 <NVIC_EncodePriority>
 80072c2:	4602      	mov	r2, r0
 80072c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072c8:	4611      	mov	r1, r2
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7ff ff80 	bl	80071d0 <__NVIC_SetPriority>
}
 80072d0:	bf00      	nop
 80072d2:	3718      	adds	r7, #24
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	4603      	mov	r3, r0
 80072e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80072e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072e6:	4618      	mov	r0, r3
 80072e8:	f7ff ff30 	bl	800714c <__NVIC_EnableIRQ>
}
 80072ec:	bf00      	nop
 80072ee:	3708      	adds	r7, #8
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b082      	sub	sp, #8
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	4603      	mov	r3, r0
 80072fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80072fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007302:	4618      	mov	r0, r3
 8007304:	f7ff ff40 	bl	8007188 <__NVIC_DisableIRQ>
}
 8007308:	bf00      	nop
 800730a:	3708      	adds	r7, #8
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007310:	b480      	push	{r7}
 8007312:	b085      	sub	sp, #20
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d101      	bne.n	8007322 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	e098      	b.n	8007454 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	461a      	mov	r2, r3
 8007328:	4b4d      	ldr	r3, [pc, #308]	; (8007460 <HAL_DMA_Init+0x150>)
 800732a:	429a      	cmp	r2, r3
 800732c:	d80f      	bhi.n	800734e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	461a      	mov	r2, r3
 8007334:	4b4b      	ldr	r3, [pc, #300]	; (8007464 <HAL_DMA_Init+0x154>)
 8007336:	4413      	add	r3, r2
 8007338:	4a4b      	ldr	r2, [pc, #300]	; (8007468 <HAL_DMA_Init+0x158>)
 800733a:	fba2 2303 	umull	r2, r3, r2, r3
 800733e:	091b      	lsrs	r3, r3, #4
 8007340:	009a      	lsls	r2, r3, #2
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a48      	ldr	r2, [pc, #288]	; (800746c <HAL_DMA_Init+0x15c>)
 800734a:	641a      	str	r2, [r3, #64]	; 0x40
 800734c:	e00e      	b.n	800736c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	461a      	mov	r2, r3
 8007354:	4b46      	ldr	r3, [pc, #280]	; (8007470 <HAL_DMA_Init+0x160>)
 8007356:	4413      	add	r3, r2
 8007358:	4a43      	ldr	r2, [pc, #268]	; (8007468 <HAL_DMA_Init+0x158>)
 800735a:	fba2 2303 	umull	r2, r3, r2, r3
 800735e:	091b      	lsrs	r3, r3, #4
 8007360:	009a      	lsls	r2, r3, #2
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a42      	ldr	r2, [pc, #264]	; (8007474 <HAL_DMA_Init+0x164>)
 800736a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2202      	movs	r2, #2
 8007370:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007386:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007390:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800739c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a1b      	ldr	r3, [r3, #32]
 80073ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80073b0:	68fa      	ldr	r2, [r7, #12]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68fa      	ldr	r2, [r7, #12]
 80073bc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80073c6:	d039      	beq.n	800743c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073cc:	4a27      	ldr	r2, [pc, #156]	; (800746c <HAL_DMA_Init+0x15c>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d11a      	bne.n	8007408 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80073d2:	4b29      	ldr	r3, [pc, #164]	; (8007478 <HAL_DMA_Init+0x168>)
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073da:	f003 031c 	and.w	r3, r3, #28
 80073de:	210f      	movs	r1, #15
 80073e0:	fa01 f303 	lsl.w	r3, r1, r3
 80073e4:	43db      	mvns	r3, r3
 80073e6:	4924      	ldr	r1, [pc, #144]	; (8007478 <HAL_DMA_Init+0x168>)
 80073e8:	4013      	ands	r3, r2
 80073ea:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80073ec:	4b22      	ldr	r3, [pc, #136]	; (8007478 <HAL_DMA_Init+0x168>)
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6859      	ldr	r1, [r3, #4]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073f8:	f003 031c 	and.w	r3, r3, #28
 80073fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007400:	491d      	ldr	r1, [pc, #116]	; (8007478 <HAL_DMA_Init+0x168>)
 8007402:	4313      	orrs	r3, r2
 8007404:	600b      	str	r3, [r1, #0]
 8007406:	e019      	b.n	800743c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007408:	4b1c      	ldr	r3, [pc, #112]	; (800747c <HAL_DMA_Init+0x16c>)
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007410:	f003 031c 	and.w	r3, r3, #28
 8007414:	210f      	movs	r1, #15
 8007416:	fa01 f303 	lsl.w	r3, r1, r3
 800741a:	43db      	mvns	r3, r3
 800741c:	4917      	ldr	r1, [pc, #92]	; (800747c <HAL_DMA_Init+0x16c>)
 800741e:	4013      	ands	r3, r2
 8007420:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007422:	4b16      	ldr	r3, [pc, #88]	; (800747c <HAL_DMA_Init+0x16c>)
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6859      	ldr	r1, [r3, #4]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800742e:	f003 031c 	and.w	r3, r3, #28
 8007432:	fa01 f303 	lsl.w	r3, r1, r3
 8007436:	4911      	ldr	r1, [pc, #68]	; (800747c <HAL_DMA_Init+0x16c>)
 8007438:	4313      	orrs	r3, r2
 800743a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2201      	movs	r2, #1
 8007446:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2200      	movs	r2, #0
 800744e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3714      	adds	r7, #20
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr
 8007460:	40020407 	.word	0x40020407
 8007464:	bffdfff8 	.word	0xbffdfff8
 8007468:	cccccccd 	.word	0xcccccccd
 800746c:	40020000 	.word	0x40020000
 8007470:	bffdfbf8 	.word	0xbffdfbf8
 8007474:	40020400 	.word	0x40020400
 8007478:	400200a8 	.word	0x400200a8
 800747c:	400204a8 	.word	0x400204a8

08007480 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b086      	sub	sp, #24
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
 800748c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800748e:	2300      	movs	r3, #0
 8007490:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007498:	2b01      	cmp	r3, #1
 800749a:	d101      	bne.n	80074a0 <HAL_DMA_Start_IT+0x20>
 800749c:	2302      	movs	r3, #2
 800749e:	e04b      	b.n	8007538 <HAL_DMA_Start_IT+0xb8>
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2201      	movs	r2, #1
 80074a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d13a      	bne.n	800752a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2202      	movs	r2, #2
 80074b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2200      	movs	r2, #0
 80074c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	681a      	ldr	r2, [r3, #0]
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f022 0201 	bic.w	r2, r2, #1
 80074d0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	68b9      	ldr	r1, [r7, #8]
 80074d8:	68f8      	ldr	r0, [r7, #12]
 80074da:	f000 f96d 	bl	80077b8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d008      	beq.n	80074f8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f042 020e 	orr.w	r2, r2, #14
 80074f4:	601a      	str	r2, [r3, #0]
 80074f6:	e00f      	b.n	8007518 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f022 0204 	bic.w	r2, r2, #4
 8007506:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f042 020a 	orr.w	r2, r2, #10
 8007516:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f042 0201 	orr.w	r2, r2, #1
 8007526:	601a      	str	r2, [r3, #0]
 8007528:	e005      	b.n	8007536 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2200      	movs	r2, #0
 800752e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007532:	2302      	movs	r3, #2
 8007534:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007536:	7dfb      	ldrb	r3, [r7, #23]
}
 8007538:	4618      	mov	r0, r3
 800753a:	3718      	adds	r7, #24
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007548:	2300      	movs	r3, #0
 800754a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007552:	b2db      	uxtb	r3, r3
 8007554:	2b02      	cmp	r3, #2
 8007556:	d008      	beq.n	800756a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2204      	movs	r2, #4
 800755c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007566:	2301      	movs	r3, #1
 8007568:	e022      	b.n	80075b0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f022 020e 	bic.w	r2, r2, #14
 8007578:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f022 0201 	bic.w	r2, r2, #1
 8007588:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800758e:	f003 021c 	and.w	r2, r3, #28
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007596:	2101      	movs	r1, #1
 8007598:	fa01 f202 	lsl.w	r2, r1, r2
 800759c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2201      	movs	r2, #1
 80075a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80075ae:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3714      	adds	r7, #20
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075c4:	2300      	movs	r3, #0
 80075c6:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	2b02      	cmp	r3, #2
 80075d2:	d005      	beq.n	80075e0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2204      	movs	r2, #4
 80075d8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	73fb      	strb	r3, [r7, #15]
 80075de:	e029      	b.n	8007634 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f022 020e 	bic.w	r2, r2, #14
 80075ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f022 0201 	bic.w	r2, r2, #1
 80075fe:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007604:	f003 021c 	and.w	r2, r3, #28
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760c:	2101      	movs	r1, #1
 800760e:	fa01 f202 	lsl.w	r2, r1, r2
 8007612:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007628:	2b00      	cmp	r3, #0
 800762a:	d003      	beq.n	8007634 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	4798      	blx	r3
    }
  }
  return status;
 8007634:	7bfb      	ldrb	r3, [r7, #15]
}
 8007636:	4618      	mov	r0, r3
 8007638:	3710      	adds	r7, #16
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}

0800763e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800763e:	b580      	push	{r7, lr}
 8007640:	b084      	sub	sp, #16
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800765a:	f003 031c 	and.w	r3, r3, #28
 800765e:	2204      	movs	r2, #4
 8007660:	409a      	lsls	r2, r3
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	4013      	ands	r3, r2
 8007666:	2b00      	cmp	r3, #0
 8007668:	d026      	beq.n	80076b8 <HAL_DMA_IRQHandler+0x7a>
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	f003 0304 	and.w	r3, r3, #4
 8007670:	2b00      	cmp	r3, #0
 8007672:	d021      	beq.n	80076b8 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f003 0320 	and.w	r3, r3, #32
 800767e:	2b00      	cmp	r3, #0
 8007680:	d107      	bne.n	8007692 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f022 0204 	bic.w	r2, r2, #4
 8007690:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007696:	f003 021c 	and.w	r2, r3, #28
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800769e:	2104      	movs	r1, #4
 80076a0:	fa01 f202 	lsl.w	r2, r1, r2
 80076a4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d071      	beq.n	8007792 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80076b6:	e06c      	b.n	8007792 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076bc:	f003 031c 	and.w	r3, r3, #28
 80076c0:	2202      	movs	r2, #2
 80076c2:	409a      	lsls	r2, r3
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	4013      	ands	r3, r2
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d02e      	beq.n	800772a <HAL_DMA_IRQHandler+0xec>
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	f003 0302 	and.w	r3, r3, #2
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d029      	beq.n	800772a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 0320 	and.w	r3, r3, #32
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d10b      	bne.n	80076fc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f022 020a 	bic.w	r2, r2, #10
 80076f2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007700:	f003 021c 	and.w	r2, r3, #28
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007708:	2102      	movs	r1, #2
 800770a:	fa01 f202 	lsl.w	r2, r1, r2
 800770e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2200      	movs	r2, #0
 8007714:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800771c:	2b00      	cmp	r3, #0
 800771e:	d038      	beq.n	8007792 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007728:	e033      	b.n	8007792 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800772e:	f003 031c 	and.w	r3, r3, #28
 8007732:	2208      	movs	r2, #8
 8007734:	409a      	lsls	r2, r3
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	4013      	ands	r3, r2
 800773a:	2b00      	cmp	r3, #0
 800773c:	d02a      	beq.n	8007794 <HAL_DMA_IRQHandler+0x156>
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	f003 0308 	and.w	r3, r3, #8
 8007744:	2b00      	cmp	r3, #0
 8007746:	d025      	beq.n	8007794 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f022 020e 	bic.w	r2, r2, #14
 8007756:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800775c:	f003 021c 	and.w	r2, r3, #28
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007764:	2101      	movs	r1, #1
 8007766:	fa01 f202 	lsl.w	r2, r1, r2
 800776a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2201      	movs	r2, #1
 8007770:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2201      	movs	r2, #1
 8007776:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2200      	movs	r2, #0
 800777e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007786:	2b00      	cmp	r3, #0
 8007788:	d004      	beq.n	8007794 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007792:	bf00      	nop
 8007794:	bf00      	nop
}
 8007796:	3710      	adds	r7, #16
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80077aa:	b2db      	uxtb	r3, r3
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	607a      	str	r2, [r7, #4]
 80077c4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077ca:	f003 021c 	and.w	r2, r3, #28
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d2:	2101      	movs	r1, #1
 80077d4:	fa01 f202 	lsl.w	r2, r1, r2
 80077d8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	683a      	ldr	r2, [r7, #0]
 80077e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	2b10      	cmp	r3, #16
 80077e8:	d108      	bne.n	80077fc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68ba      	ldr	r2, [r7, #8]
 80077f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80077fa:	e007      	b.n	800780c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	68ba      	ldr	r2, [r7, #8]
 8007802:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	60da      	str	r2, [r3, #12]
}
 800780c:	bf00      	nop
 800780e:	3714      	adds	r7, #20
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007818:	b480      	push	{r7}
 800781a:	b087      	sub	sp, #28
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
 8007820:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007822:	2300      	movs	r3, #0
 8007824:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007826:	e148      	b.n	8007aba <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	681a      	ldr	r2, [r3, #0]
 800782c:	2101      	movs	r1, #1
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	fa01 f303 	lsl.w	r3, r1, r3
 8007834:	4013      	ands	r3, r2
 8007836:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2b00      	cmp	r3, #0
 800783c:	f000 813a 	beq.w	8007ab4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d00b      	beq.n	8007860 <HAL_GPIO_Init+0x48>
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	2b02      	cmp	r3, #2
 800784e:	d007      	beq.n	8007860 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007854:	2b11      	cmp	r3, #17
 8007856:	d003      	beq.n	8007860 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	2b12      	cmp	r3, #18
 800785e:	d130      	bne.n	80078c2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	2203      	movs	r2, #3
 800786c:	fa02 f303 	lsl.w	r3, r2, r3
 8007870:	43db      	mvns	r3, r3
 8007872:	693a      	ldr	r2, [r7, #16]
 8007874:	4013      	ands	r3, r2
 8007876:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	68da      	ldr	r2, [r3, #12]
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	005b      	lsls	r3, r3, #1
 8007880:	fa02 f303 	lsl.w	r3, r2, r3
 8007884:	693a      	ldr	r2, [r7, #16]
 8007886:	4313      	orrs	r3, r2
 8007888:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	693a      	ldr	r2, [r7, #16]
 800788e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	685b      	ldr	r3, [r3, #4]
 8007894:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007896:	2201      	movs	r2, #1
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	fa02 f303 	lsl.w	r3, r2, r3
 800789e:	43db      	mvns	r3, r3
 80078a0:	693a      	ldr	r2, [r7, #16]
 80078a2:	4013      	ands	r3, r2
 80078a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	091b      	lsrs	r3, r3, #4
 80078ac:	f003 0201 	and.w	r2, r3, #1
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	fa02 f303 	lsl.w	r3, r2, r3
 80078b6:	693a      	ldr	r2, [r7, #16]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	693a      	ldr	r2, [r7, #16]
 80078c0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	68db      	ldr	r3, [r3, #12]
 80078c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	005b      	lsls	r3, r3, #1
 80078cc:	2203      	movs	r2, #3
 80078ce:	fa02 f303 	lsl.w	r3, r2, r3
 80078d2:	43db      	mvns	r3, r3
 80078d4:	693a      	ldr	r2, [r7, #16]
 80078d6:	4013      	ands	r3, r2
 80078d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	689a      	ldr	r2, [r3, #8]
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	005b      	lsls	r3, r3, #1
 80078e2:	fa02 f303 	lsl.w	r3, r2, r3
 80078e6:	693a      	ldr	r2, [r7, #16]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	2b02      	cmp	r3, #2
 80078f8:	d003      	beq.n	8007902 <HAL_GPIO_Init+0xea>
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	2b12      	cmp	r3, #18
 8007900:	d123      	bne.n	800794a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	08da      	lsrs	r2, r3, #3
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	3208      	adds	r2, #8
 800790a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800790e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	f003 0307 	and.w	r3, r3, #7
 8007916:	009b      	lsls	r3, r3, #2
 8007918:	220f      	movs	r2, #15
 800791a:	fa02 f303 	lsl.w	r3, r2, r3
 800791e:	43db      	mvns	r3, r3
 8007920:	693a      	ldr	r2, [r7, #16]
 8007922:	4013      	ands	r3, r2
 8007924:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	691a      	ldr	r2, [r3, #16]
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	f003 0307 	and.w	r3, r3, #7
 8007930:	009b      	lsls	r3, r3, #2
 8007932:	fa02 f303 	lsl.w	r3, r2, r3
 8007936:	693a      	ldr	r2, [r7, #16]
 8007938:	4313      	orrs	r3, r2
 800793a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	08da      	lsrs	r2, r3, #3
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	3208      	adds	r2, #8
 8007944:	6939      	ldr	r1, [r7, #16]
 8007946:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	005b      	lsls	r3, r3, #1
 8007954:	2203      	movs	r2, #3
 8007956:	fa02 f303 	lsl.w	r3, r2, r3
 800795a:	43db      	mvns	r3, r3
 800795c:	693a      	ldr	r2, [r7, #16]
 800795e:	4013      	ands	r3, r2
 8007960:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	f003 0203 	and.w	r2, r3, #3
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	005b      	lsls	r3, r3, #1
 800796e:	fa02 f303 	lsl.w	r3, r2, r3
 8007972:	693a      	ldr	r2, [r7, #16]
 8007974:	4313      	orrs	r3, r2
 8007976:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	693a      	ldr	r2, [r7, #16]
 800797c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007986:	2b00      	cmp	r3, #0
 8007988:	f000 8094 	beq.w	8007ab4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800798c:	4b52      	ldr	r3, [pc, #328]	; (8007ad8 <HAL_GPIO_Init+0x2c0>)
 800798e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007990:	4a51      	ldr	r2, [pc, #324]	; (8007ad8 <HAL_GPIO_Init+0x2c0>)
 8007992:	f043 0301 	orr.w	r3, r3, #1
 8007996:	6613      	str	r3, [r2, #96]	; 0x60
 8007998:	4b4f      	ldr	r3, [pc, #316]	; (8007ad8 <HAL_GPIO_Init+0x2c0>)
 800799a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800799c:	f003 0301 	and.w	r3, r3, #1
 80079a0:	60bb      	str	r3, [r7, #8]
 80079a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80079a4:	4a4d      	ldr	r2, [pc, #308]	; (8007adc <HAL_GPIO_Init+0x2c4>)
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	089b      	lsrs	r3, r3, #2
 80079aa:	3302      	adds	r3, #2
 80079ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	f003 0303 	and.w	r3, r3, #3
 80079b8:	009b      	lsls	r3, r3, #2
 80079ba:	220f      	movs	r2, #15
 80079bc:	fa02 f303 	lsl.w	r3, r2, r3
 80079c0:	43db      	mvns	r3, r3
 80079c2:	693a      	ldr	r2, [r7, #16]
 80079c4:	4013      	ands	r3, r2
 80079c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80079ce:	d00d      	beq.n	80079ec <HAL_GPIO_Init+0x1d4>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	4a43      	ldr	r2, [pc, #268]	; (8007ae0 <HAL_GPIO_Init+0x2c8>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d007      	beq.n	80079e8 <HAL_GPIO_Init+0x1d0>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	4a42      	ldr	r2, [pc, #264]	; (8007ae4 <HAL_GPIO_Init+0x2cc>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d101      	bne.n	80079e4 <HAL_GPIO_Init+0x1cc>
 80079e0:	2302      	movs	r3, #2
 80079e2:	e004      	b.n	80079ee <HAL_GPIO_Init+0x1d6>
 80079e4:	2307      	movs	r3, #7
 80079e6:	e002      	b.n	80079ee <HAL_GPIO_Init+0x1d6>
 80079e8:	2301      	movs	r3, #1
 80079ea:	e000      	b.n	80079ee <HAL_GPIO_Init+0x1d6>
 80079ec:	2300      	movs	r3, #0
 80079ee:	697a      	ldr	r2, [r7, #20]
 80079f0:	f002 0203 	and.w	r2, r2, #3
 80079f4:	0092      	lsls	r2, r2, #2
 80079f6:	4093      	lsls	r3, r2
 80079f8:	693a      	ldr	r2, [r7, #16]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80079fe:	4937      	ldr	r1, [pc, #220]	; (8007adc <HAL_GPIO_Init+0x2c4>)
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	089b      	lsrs	r3, r3, #2
 8007a04:	3302      	adds	r3, #2
 8007a06:	693a      	ldr	r2, [r7, #16]
 8007a08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007a0c:	4b36      	ldr	r3, [pc, #216]	; (8007ae8 <HAL_GPIO_Init+0x2d0>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	43db      	mvns	r3, r3
 8007a16:	693a      	ldr	r2, [r7, #16]
 8007a18:	4013      	ands	r3, r2
 8007a1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d003      	beq.n	8007a30 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8007a28:	693a      	ldr	r2, [r7, #16]
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007a30:	4a2d      	ldr	r2, [pc, #180]	; (8007ae8 <HAL_GPIO_Init+0x2d0>)
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8007a36:	4b2c      	ldr	r3, [pc, #176]	; (8007ae8 <HAL_GPIO_Init+0x2d0>)
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	43db      	mvns	r3, r3
 8007a40:	693a      	ldr	r2, [r7, #16]
 8007a42:	4013      	ands	r3, r2
 8007a44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d003      	beq.n	8007a5a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8007a52:	693a      	ldr	r2, [r7, #16]
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	4313      	orrs	r3, r2
 8007a58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007a5a:	4a23      	ldr	r2, [pc, #140]	; (8007ae8 <HAL_GPIO_Init+0x2d0>)
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007a60:	4b21      	ldr	r3, [pc, #132]	; (8007ae8 <HAL_GPIO_Init+0x2d0>)
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	43db      	mvns	r3, r3
 8007a6a:	693a      	ldr	r2, [r7, #16]
 8007a6c:	4013      	ands	r3, r2
 8007a6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d003      	beq.n	8007a84 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8007a7c:	693a      	ldr	r2, [r7, #16]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007a84:	4a18      	ldr	r2, [pc, #96]	; (8007ae8 <HAL_GPIO_Init+0x2d0>)
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007a8a:	4b17      	ldr	r3, [pc, #92]	; (8007ae8 <HAL_GPIO_Init+0x2d0>)
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	43db      	mvns	r3, r3
 8007a94:	693a      	ldr	r2, [r7, #16]
 8007a96:	4013      	ands	r3, r2
 8007a98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d003      	beq.n	8007aae <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8007aa6:	693a      	ldr	r2, [r7, #16]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007aae:	4a0e      	ldr	r2, [pc, #56]	; (8007ae8 <HAL_GPIO_Init+0x2d0>)
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f47f aeaf 	bne.w	8007828 <HAL_GPIO_Init+0x10>
  }
}
 8007aca:	bf00      	nop
 8007acc:	bf00      	nop
 8007ace:	371c      	adds	r7, #28
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr
 8007ad8:	40021000 	.word	0x40021000
 8007adc:	40010000 	.word	0x40010000
 8007ae0:	48000400 	.word	0x48000400
 8007ae4:	48000800 	.word	0x48000800
 8007ae8:	40010400 	.word	0x40010400

08007aec <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b087      	sub	sp, #28
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007af6:	2300      	movs	r3, #0
 8007af8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8007afa:	e0ab      	b.n	8007c54 <HAL_GPIO_DeInit+0x168>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8007afc:	2201      	movs	r2, #1
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	fa02 f303 	lsl.w	r3, r2, r3
 8007b04:	683a      	ldr	r2, [r7, #0]
 8007b06:	4013      	ands	r3, r2
 8007b08:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	f000 809e 	beq.w	8007c4e <HAL_GPIO_DeInit+0x162>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8007b12:	4a57      	ldr	r2, [pc, #348]	; (8007c70 <HAL_GPIO_DeInit+0x184>)
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	089b      	lsrs	r3, r3, #2
 8007b18:	3302      	adds	r3, #2
 8007b1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b1e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	f003 0303 	and.w	r3, r3, #3
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	220f      	movs	r2, #15
 8007b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b2e:	68fa      	ldr	r2, [r7, #12]
 8007b30:	4013      	ands	r3, r2
 8007b32:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007b3a:	d00d      	beq.n	8007b58 <HAL_GPIO_DeInit+0x6c>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a4d      	ldr	r2, [pc, #308]	; (8007c74 <HAL_GPIO_DeInit+0x188>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d007      	beq.n	8007b54 <HAL_GPIO_DeInit+0x68>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	4a4c      	ldr	r2, [pc, #304]	; (8007c78 <HAL_GPIO_DeInit+0x18c>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d101      	bne.n	8007b50 <HAL_GPIO_DeInit+0x64>
 8007b4c:	2302      	movs	r3, #2
 8007b4e:	e004      	b.n	8007b5a <HAL_GPIO_DeInit+0x6e>
 8007b50:	2307      	movs	r3, #7
 8007b52:	e002      	b.n	8007b5a <HAL_GPIO_DeInit+0x6e>
 8007b54:	2301      	movs	r3, #1
 8007b56:	e000      	b.n	8007b5a <HAL_GPIO_DeInit+0x6e>
 8007b58:	2300      	movs	r3, #0
 8007b5a:	697a      	ldr	r2, [r7, #20]
 8007b5c:	f002 0203 	and.w	r2, r2, #3
 8007b60:	0092      	lsls	r2, r2, #2
 8007b62:	4093      	lsls	r3, r2
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d132      	bne.n	8007bd0 <HAL_GPIO_DeInit+0xe4>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8007b6a:	4b44      	ldr	r3, [pc, #272]	; (8007c7c <HAL_GPIO_DeInit+0x190>)
 8007b6c:	681a      	ldr	r2, [r3, #0]
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	43db      	mvns	r3, r3
 8007b72:	4942      	ldr	r1, [pc, #264]	; (8007c7c <HAL_GPIO_DeInit+0x190>)
 8007b74:	4013      	ands	r3, r2
 8007b76:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8007b78:	4b40      	ldr	r3, [pc, #256]	; (8007c7c <HAL_GPIO_DeInit+0x190>)
 8007b7a:	685a      	ldr	r2, [r3, #4]
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	43db      	mvns	r3, r3
 8007b80:	493e      	ldr	r1, [pc, #248]	; (8007c7c <HAL_GPIO_DeInit+0x190>)
 8007b82:	4013      	ands	r3, r2
 8007b84:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8007b86:	4b3d      	ldr	r3, [pc, #244]	; (8007c7c <HAL_GPIO_DeInit+0x190>)
 8007b88:	689a      	ldr	r2, [r3, #8]
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	43db      	mvns	r3, r3
 8007b8e:	493b      	ldr	r1, [pc, #236]	; (8007c7c <HAL_GPIO_DeInit+0x190>)
 8007b90:	4013      	ands	r3, r2
 8007b92:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8007b94:	4b39      	ldr	r3, [pc, #228]	; (8007c7c <HAL_GPIO_DeInit+0x190>)
 8007b96:	68da      	ldr	r2, [r3, #12]
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	43db      	mvns	r3, r3
 8007b9c:	4937      	ldr	r1, [pc, #220]	; (8007c7c <HAL_GPIO_DeInit+0x190>)
 8007b9e:	4013      	ands	r3, r2
 8007ba0:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	f003 0303 	and.w	r3, r3, #3
 8007ba8:	009b      	lsls	r3, r3, #2
 8007baa:	220f      	movs	r2, #15
 8007bac:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8007bb2:	4a2f      	ldr	r2, [pc, #188]	; (8007c70 <HAL_GPIO_DeInit+0x184>)
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	089b      	lsrs	r3, r3, #2
 8007bb8:	3302      	adds	r3, #2
 8007bba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	43da      	mvns	r2, r3
 8007bc2:	482b      	ldr	r0, [pc, #172]	; (8007c70 <HAL_GPIO_DeInit+0x184>)
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	089b      	lsrs	r3, r3, #2
 8007bc8:	400a      	ands	r2, r1
 8007bca:	3302      	adds	r3, #2
 8007bcc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	005b      	lsls	r3, r3, #1
 8007bd8:	2103      	movs	r1, #3
 8007bda:	fa01 f303 	lsl.w	r3, r1, r3
 8007bde:	431a      	orrs	r2, r3
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	08da      	lsrs	r2, r3, #3
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	3208      	adds	r2, #8
 8007bec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	f003 0307 	and.w	r3, r3, #7
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	220f      	movs	r2, #15
 8007bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8007bfe:	43db      	mvns	r3, r3
 8007c00:	697a      	ldr	r2, [r7, #20]
 8007c02:	08d2      	lsrs	r2, r2, #3
 8007c04:	4019      	ands	r1, r3
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	3208      	adds	r2, #8
 8007c0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	689a      	ldr	r2, [r3, #8]
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	005b      	lsls	r3, r3, #1
 8007c16:	2103      	movs	r1, #3
 8007c18:	fa01 f303 	lsl.w	r3, r1, r3
 8007c1c:	43db      	mvns	r3, r3
 8007c1e:	401a      	ands	r2, r3
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	685a      	ldr	r2, [r3, #4]
 8007c28:	2101      	movs	r1, #1
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c30:	43db      	mvns	r3, r3
 8007c32:	401a      	ands	r2, r3
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	68da      	ldr	r2, [r3, #12]
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	005b      	lsls	r3, r3, #1
 8007c40:	2103      	movs	r1, #3
 8007c42:	fa01 f303 	lsl.w	r3, r1, r3
 8007c46:	43db      	mvns	r3, r3
 8007c48:	401a      	ands	r2, r3
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	3301      	adds	r3, #1
 8007c52:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8007c54:	683a      	ldr	r2, [r7, #0]
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	fa22 f303 	lsr.w	r3, r2, r3
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f47f af4d 	bne.w	8007afc <HAL_GPIO_DeInit+0x10>
  }
}
 8007c62:	bf00      	nop
 8007c64:	bf00      	nop
 8007c66:	371c      	adds	r7, #28
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr
 8007c70:	40010000 	.word	0x40010000
 8007c74:	48000400 	.word	0x48000400
 8007c78:	48000800 	.word	0x48000800
 8007c7c:	40010400 	.word	0x40010400

08007c80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b085      	sub	sp, #20
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	460b      	mov	r3, r1
 8007c8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	691a      	ldr	r2, [r3, #16]
 8007c90:	887b      	ldrh	r3, [r7, #2]
 8007c92:	4013      	ands	r3, r2
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d002      	beq.n	8007c9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	73fb      	strb	r3, [r7, #15]
 8007c9c:	e001      	b.n	8007ca2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007ca2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	3714      	adds	r7, #20
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr

08007cb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b083      	sub	sp, #12
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
 8007cb8:	460b      	mov	r3, r1
 8007cba:	807b      	strh	r3, [r7, #2]
 8007cbc:	4613      	mov	r3, r2
 8007cbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007cc0:	787b      	ldrb	r3, [r7, #1]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d003      	beq.n	8007cce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007cc6:	887a      	ldrh	r2, [r7, #2]
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007ccc:	e002      	b.n	8007cd4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007cce:	887a      	ldrh	r2, [r7, #2]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007cd4:	bf00      	nop
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b082      	sub	sp, #8
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d101      	bne.n	8007cf2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e081      	b.n	8007df6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d106      	bne.n	8007d0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f7f9 ffd4 	bl	8001cb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2224      	movs	r2, #36	; 0x24
 8007d10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681a      	ldr	r2, [r3, #0]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f022 0201 	bic.w	r2, r2, #1
 8007d22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	685a      	ldr	r2, [r3, #4]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007d30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	689a      	ldr	r2, [r3, #8]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007d40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d107      	bne.n	8007d5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	689a      	ldr	r2, [r3, #8]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d56:	609a      	str	r2, [r3, #8]
 8007d58:	e006      	b.n	8007d68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	689a      	ldr	r2, [r3, #8]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007d66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	68db      	ldr	r3, [r3, #12]
 8007d6c:	2b02      	cmp	r3, #2
 8007d6e:	d104      	bne.n	8007d7a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	687a      	ldr	r2, [r7, #4]
 8007d82:	6812      	ldr	r2, [r2, #0]
 8007d84:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007d88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d8c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	68da      	ldr	r2, [r3, #12]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007d9c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	691a      	ldr	r2, [r3, #16]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	695b      	ldr	r3, [r3, #20]
 8007da6:	ea42 0103 	orr.w	r1, r2, r3
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	699b      	ldr	r3, [r3, #24]
 8007dae:	021a      	lsls	r2, r3, #8
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	430a      	orrs	r2, r1
 8007db6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	69d9      	ldr	r1, [r3, #28]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6a1a      	ldr	r2, [r3, #32]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	430a      	orrs	r2, r1
 8007dc6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f042 0201 	orr.w	r2, r2, #1
 8007dd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2220      	movs	r2, #32
 8007de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3708      	adds	r7, #8
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
	...

08007e00 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b088      	sub	sp, #32
 8007e04:	af02      	add	r7, sp, #8
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	607a      	str	r2, [r7, #4]
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	817b      	strh	r3, [r7, #10]
 8007e10:	4613      	mov	r3, r2
 8007e12:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	2b20      	cmp	r3, #32
 8007e1e:	d153      	bne.n	8007ec8 <HAL_I2C_Master_Transmit_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	699b      	ldr	r3, [r3, #24]
 8007e26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e2e:	d101      	bne.n	8007e34 <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 8007e30:	2302      	movs	r3, #2
 8007e32:	e04a      	b.n	8007eca <HAL_I2C_Master_Transmit_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d101      	bne.n	8007e42 <HAL_I2C_Master_Transmit_IT+0x42>
 8007e3e:	2302      	movs	r3, #2
 8007e40:	e043      	b.n	8007eca <HAL_I2C_Master_Transmit_IT+0xca>
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2201      	movs	r2, #1
 8007e46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2221      	movs	r2, #33	; 0x21
 8007e4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2210      	movs	r2, #16
 8007e56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	893a      	ldrh	r2, [r7, #8]
 8007e6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	4a19      	ldr	r2, [pc, #100]	; (8007ed4 <HAL_I2C_Master_Transmit_IT+0xd4>)
 8007e70:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	4a18      	ldr	r2, [pc, #96]	; (8007ed8 <HAL_I2C_Master_Transmit_IT+0xd8>)
 8007e76:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	2bff      	cmp	r3, #255	; 0xff
 8007e80:	d906      	bls.n	8007e90 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	22ff      	movs	r2, #255	; 0xff
 8007e86:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8007e88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007e8c:	617b      	str	r3, [r7, #20]
 8007e8e:	e007      	b.n	8007ea0 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e94:	b29a      	uxth	r2, r3
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007e9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007e9e:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ea4:	b2da      	uxtb	r2, r3
 8007ea6:	8979      	ldrh	r1, [r7, #10]
 8007ea8:	4b0c      	ldr	r3, [pc, #48]	; (8007edc <HAL_I2C_Master_Transmit_IT+0xdc>)
 8007eaa:	9300      	str	r3, [sp, #0]
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	68f8      	ldr	r0, [r7, #12]
 8007eb0:	f001 fbe4 	bl	800967c <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              process unlock */

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007ebc:	2101      	movs	r1, #1
 8007ebe:	68f8      	ldr	r0, [r7, #12]
 8007ec0:	f001 fc0a 	bl	80096d8 <I2C_Enable_IRQ>

    return HAL_OK;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	e000      	b.n	8007eca <HAL_I2C_Master_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8007ec8:	2302      	movs	r3, #2
  }
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3718      	adds	r7, #24
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop
 8007ed4:	ffff0000 	.word	0xffff0000
 8007ed8:	080084fb 	.word	0x080084fb
 8007edc:	80002000 	.word	0x80002000

08007ee0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b08a      	sub	sp, #40	; 0x28
 8007ee4:	af02      	add	r7, sp, #8
 8007ee6:	60f8      	str	r0, [r7, #12]
 8007ee8:	607a      	str	r2, [r7, #4]
 8007eea:	603b      	str	r3, [r7, #0]
 8007eec:	460b      	mov	r3, r1
 8007eee:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007efa:	b2db      	uxtb	r3, r3
 8007efc:	2b20      	cmp	r3, #32
 8007efe:	f040 80f1 	bne.w	80080e4 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	699b      	ldr	r3, [r3, #24]
 8007f08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f10:	d101      	bne.n	8007f16 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8007f12:	2302      	movs	r3, #2
 8007f14:	e0e7      	b.n	80080e6 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d101      	bne.n	8007f24 <HAL_I2C_IsDeviceReady+0x44>
 8007f20:	2302      	movs	r3, #2
 8007f22:	e0e0      	b.n	80080e6 <HAL_I2C_IsDeviceReady+0x206>
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2201      	movs	r2, #1
 8007f28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2224      	movs	r2, #36	; 0x24
 8007f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2200      	movs	r2, #0
 8007f38:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d107      	bne.n	8007f52 <HAL_I2C_IsDeviceReady+0x72>
 8007f42:	897b      	ldrh	r3, [r7, #10]
 8007f44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f48:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007f4c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007f50:	e004      	b.n	8007f5c <HAL_I2C_IsDeviceReady+0x7c>
 8007f52:	897b      	ldrh	r3, [r7, #10]
 8007f54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f58:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	6812      	ldr	r2, [r2, #0]
 8007f60:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8007f62:	f7fd fc4f 	bl	8005804 <HAL_GetTick>
 8007f66:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	699b      	ldr	r3, [r3, #24]
 8007f6e:	f003 0320 	and.w	r3, r3, #32
 8007f72:	2b20      	cmp	r3, #32
 8007f74:	bf0c      	ite	eq
 8007f76:	2301      	moveq	r3, #1
 8007f78:	2300      	movne	r3, #0
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	699b      	ldr	r3, [r3, #24]
 8007f84:	f003 0310 	and.w	r3, r3, #16
 8007f88:	2b10      	cmp	r3, #16
 8007f8a:	bf0c      	ite	eq
 8007f8c:	2301      	moveq	r3, #1
 8007f8e:	2300      	movne	r3, #0
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007f94:	e034      	b.n	8008000 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f9c:	d01a      	beq.n	8007fd4 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007f9e:	f7fd fc31 	bl	8005804 <HAL_GetTick>
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	69bb      	ldr	r3, [r7, #24]
 8007fa6:	1ad3      	subs	r3, r2, r3
 8007fa8:	683a      	ldr	r2, [r7, #0]
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d302      	bcc.n	8007fb4 <HAL_I2C_IsDeviceReady+0xd4>
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d10f      	bne.n	8007fd4 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fc0:	f043 0220 	orr.w	r2, r3, #32
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	e088      	b.n	80080e6 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	699b      	ldr	r3, [r3, #24]
 8007fda:	f003 0320 	and.w	r3, r3, #32
 8007fde:	2b20      	cmp	r3, #32
 8007fe0:	bf0c      	ite	eq
 8007fe2:	2301      	moveq	r3, #1
 8007fe4:	2300      	movne	r3, #0
 8007fe6:	b2db      	uxtb	r3, r3
 8007fe8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	699b      	ldr	r3, [r3, #24]
 8007ff0:	f003 0310 	and.w	r3, r3, #16
 8007ff4:	2b10      	cmp	r3, #16
 8007ff6:	bf0c      	ite	eq
 8007ff8:	2301      	moveq	r3, #1
 8007ffa:	2300      	movne	r3, #0
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008000:	7ffb      	ldrb	r3, [r7, #31]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d102      	bne.n	800800c <HAL_I2C_IsDeviceReady+0x12c>
 8008006:	7fbb      	ldrb	r3, [r7, #30]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d0c4      	beq.n	8007f96 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	699b      	ldr	r3, [r3, #24]
 8008012:	f003 0310 	and.w	r3, r3, #16
 8008016:	2b10      	cmp	r3, #16
 8008018:	d01a      	beq.n	8008050 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	2200      	movs	r2, #0
 8008022:	2120      	movs	r1, #32
 8008024:	68f8      	ldr	r0, [r7, #12]
 8008026:	f001 fae8 	bl	80095fa <I2C_WaitOnFlagUntilTimeout>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d001      	beq.n	8008034 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8008030:	2301      	movs	r3, #1
 8008032:	e058      	b.n	80080e6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2220      	movs	r2, #32
 800803a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2220      	movs	r2, #32
 8008040:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2200      	movs	r2, #0
 8008048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800804c:	2300      	movs	r3, #0
 800804e:	e04a      	b.n	80080e6 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	9300      	str	r3, [sp, #0]
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	2200      	movs	r2, #0
 8008058:	2120      	movs	r1, #32
 800805a:	68f8      	ldr	r0, [r7, #12]
 800805c:	f001 facd 	bl	80095fa <I2C_WaitOnFlagUntilTimeout>
 8008060:	4603      	mov	r3, r0
 8008062:	2b00      	cmp	r3, #0
 8008064:	d001      	beq.n	800806a <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	e03d      	b.n	80080e6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	2210      	movs	r2, #16
 8008070:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2220      	movs	r2, #32
 8008078:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	687a      	ldr	r2, [r7, #4]
 800807e:	429a      	cmp	r2, r3
 8008080:	d118      	bne.n	80080b4 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	685a      	ldr	r2, [r3, #4]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008090:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008092:	69bb      	ldr	r3, [r7, #24]
 8008094:	9300      	str	r3, [sp, #0]
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	2200      	movs	r2, #0
 800809a:	2120      	movs	r1, #32
 800809c:	68f8      	ldr	r0, [r7, #12]
 800809e:	f001 faac 	bl	80095fa <I2C_WaitOnFlagUntilTimeout>
 80080a2:	4603      	mov	r3, r0
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d001      	beq.n	80080ac <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80080a8:	2301      	movs	r3, #1
 80080aa:	e01c      	b.n	80080e6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2220      	movs	r2, #32
 80080b2:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	3301      	adds	r3, #1
 80080b8:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	687a      	ldr	r2, [r7, #4]
 80080be:	429a      	cmp	r2, r3
 80080c0:	f63f af3b 	bhi.w	8007f3a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2220      	movs	r2, #32
 80080c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080d0:	f043 0220 	orr.w	r2, r3, #32
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e000      	b.n	80080e6 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80080e4:	2302      	movs	r3, #2
  }
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3720      	adds	r7, #32
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
	...

080080f0 <HAL_I2C_Master_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                 uint16_t Size, uint32_t XferOptions)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b088      	sub	sp, #32
 80080f4:	af02      	add	r7, sp, #8
 80080f6:	60f8      	str	r0, [r7, #12]
 80080f8:	607a      	str	r2, [r7, #4]
 80080fa:	461a      	mov	r2, r3
 80080fc:	460b      	mov	r3, r1
 80080fe:	817b      	strh	r3, [r7, #10]
 8008100:	4613      	mov	r3, r2
 8008102:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 8008104:	4b3a      	ldr	r3, [pc, #232]	; (80081f0 <HAL_I2C_Master_Seq_Transmit_IT+0x100>)
 8008106:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800810e:	b2db      	uxtb	r3, r3
 8008110:	2b20      	cmp	r3, #32
 8008112:	d167      	bne.n	80081e4 <HAL_I2C_Master_Seq_Transmit_IT+0xf4>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800811a:	2b01      	cmp	r3, #1
 800811c:	d101      	bne.n	8008122 <HAL_I2C_Master_Seq_Transmit_IT+0x32>
 800811e:	2302      	movs	r3, #2
 8008120:	e061      	b.n	80081e6 <HAL_I2C_Master_Seq_Transmit_IT+0xf6>
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2201      	movs	r2, #1
 8008126:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2221      	movs	r2, #33	; 0x21
 800812e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2210      	movs	r2, #16
 8008136:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2200      	movs	r2, #0
 800813e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	893a      	ldrh	r2, [r7, #8]
 800814a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	6a3a      	ldr	r2, [r7, #32]
 8008150:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	4a27      	ldr	r2, [pc, #156]	; (80081f4 <HAL_I2C_Master_Seq_Transmit_IT+0x104>)
 8008156:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800815c:	b29b      	uxth	r3, r3
 800815e:	2bff      	cmp	r3, #255	; 0xff
 8008160:	d906      	bls.n	8008170 <HAL_I2C_Master_Seq_Transmit_IT+0x80>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	22ff      	movs	r2, #255	; 0xff
 8008166:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008168:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800816c:	617b      	str	r3, [r7, #20]
 800816e:	e007      	b.n	8008180 <HAL_I2C_Master_Seq_Transmit_IT+0x90>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008174:	b29a      	uxth	r2, r3
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800817e:	617b      	str	r3, [r7, #20]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008184:	2b11      	cmp	r3, #17
 8008186:	d10e      	bne.n	80081a6 <HAL_I2C_Master_Seq_Transmit_IT+0xb6>
 8008188:	6a3b      	ldr	r3, [r7, #32]
 800818a:	2baa      	cmp	r3, #170	; 0xaa
 800818c:	d003      	beq.n	8008196 <HAL_I2C_Master_Seq_Transmit_IT+0xa6>
 800818e:	6a3b      	ldr	r3, [r7, #32]
 8008190:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 8008194:	d101      	bne.n	800819a <HAL_I2C_Master_Seq_Transmit_IT+0xaa>
 8008196:	2301      	movs	r3, #1
 8008198:	e000      	b.n	800819c <HAL_I2C_Master_Seq_Transmit_IT+0xac>
 800819a:	2300      	movs	r3, #0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d102      	bne.n	80081a6 <HAL_I2C_Master_Seq_Transmit_IT+0xb6>
    {
      xferrequest = I2C_NO_STARTSTOP;
 80081a0:	2300      	movs	r3, #0
 80081a2:	613b      	str	r3, [r7, #16]
 80081a4:	e00a      	b.n	80081bc <HAL_I2C_Master_Seq_Transmit_IT+0xcc>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80081a6:	68f8      	ldr	r0, [r7, #12]
 80081a8:	f001 fb58 	bl	800985c <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	2bff      	cmp	r3, #255	; 0xff
 80081b4:	d802      	bhi.n	80081bc <HAL_I2C_Master_Seq_Transmit_IT+0xcc>
      {
        xfermode = hi2c->XferOptions;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ba:	617b      	str	r3, [r7, #20]
      }
    }

    /* Send Slave Address and set NBYTES to write */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081c0:	b2da      	uxtb	r2, r3
 80081c2:	8979      	ldrh	r1, [r7, #10]
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	9300      	str	r3, [sp, #0]
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	68f8      	ldr	r0, [r7, #12]
 80081cc:	f001 fa56 	bl	800967c <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2200      	movs	r2, #0
 80081d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80081d8:	2101      	movs	r1, #1
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	f001 fa7c 	bl	80096d8 <I2C_Enable_IRQ>

    return HAL_OK;
 80081e0:	2300      	movs	r3, #0
 80081e2:	e000      	b.n	80081e6 <HAL_I2C_Master_Seq_Transmit_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 80081e4:	2302      	movs	r3, #2
  }
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3718      	adds	r7, #24
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
 80081ee:	bf00      	nop
 80081f0:	80002000 	.word	0x80002000
 80081f4:	080084fb 	.word	0x080084fb

080081f8 <HAL_I2C_Master_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                uint16_t Size, uint32_t XferOptions)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b088      	sub	sp, #32
 80081fc:	af02      	add	r7, sp, #8
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	607a      	str	r2, [r7, #4]
 8008202:	461a      	mov	r2, r3
 8008204:	460b      	mov	r3, r1
 8008206:	817b      	strh	r3, [r7, #10]
 8008208:	4613      	mov	r3, r2
 800820a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 800820c:	4b3a      	ldr	r3, [pc, #232]	; (80082f8 <HAL_I2C_Master_Seq_Receive_IT+0x100>)
 800820e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008216:	b2db      	uxtb	r3, r3
 8008218:	2b20      	cmp	r3, #32
 800821a:	d167      	bne.n	80082ec <HAL_I2C_Master_Seq_Receive_IT+0xf4>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008222:	2b01      	cmp	r3, #1
 8008224:	d101      	bne.n	800822a <HAL_I2C_Master_Seq_Receive_IT+0x32>
 8008226:	2302      	movs	r3, #2
 8008228:	e061      	b.n	80082ee <HAL_I2C_Master_Seq_Receive_IT+0xf6>
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2201      	movs	r2, #1
 800822e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2222      	movs	r2, #34	; 0x22
 8008236:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2210      	movs	r2, #16
 800823e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2200      	movs	r2, #0
 8008246:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	893a      	ldrh	r2, [r7, #8]
 8008252:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	6a3a      	ldr	r2, [r7, #32]
 8008258:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	4a27      	ldr	r2, [pc, #156]	; (80082fc <HAL_I2C_Master_Seq_Receive_IT+0x104>)
 800825e:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008264:	b29b      	uxth	r3, r3
 8008266:	2bff      	cmp	r3, #255	; 0xff
 8008268:	d906      	bls.n	8008278 <HAL_I2C_Master_Seq_Receive_IT+0x80>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	22ff      	movs	r2, #255	; 0xff
 800826e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008270:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008274:	617b      	str	r3, [r7, #20]
 8008276:	e007      	b.n	8008288 <HAL_I2C_Master_Seq_Receive_IT+0x90>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800827c:	b29a      	uxth	r2, r3
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008286:	617b      	str	r3, [r7, #20]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800828c:	2b12      	cmp	r3, #18
 800828e:	d10e      	bne.n	80082ae <HAL_I2C_Master_Seq_Receive_IT+0xb6>
 8008290:	6a3b      	ldr	r3, [r7, #32]
 8008292:	2baa      	cmp	r3, #170	; 0xaa
 8008294:	d003      	beq.n	800829e <HAL_I2C_Master_Seq_Receive_IT+0xa6>
 8008296:	6a3b      	ldr	r3, [r7, #32]
 8008298:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 800829c:	d101      	bne.n	80082a2 <HAL_I2C_Master_Seq_Receive_IT+0xaa>
 800829e:	2301      	movs	r3, #1
 80082a0:	e000      	b.n	80082a4 <HAL_I2C_Master_Seq_Receive_IT+0xac>
 80082a2:	2300      	movs	r3, #0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d102      	bne.n	80082ae <HAL_I2C_Master_Seq_Receive_IT+0xb6>
    {
      xferrequest = I2C_NO_STARTSTOP;
 80082a8:	2300      	movs	r3, #0
 80082aa:	613b      	str	r3, [r7, #16]
 80082ac:	e00a      	b.n	80082c4 <HAL_I2C_Master_Seq_Receive_IT+0xcc>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80082ae:	68f8      	ldr	r0, [r7, #12]
 80082b0:	f001 fad4 	bl	800985c <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	2bff      	cmp	r3, #255	; 0xff
 80082bc:	d802      	bhi.n	80082c4 <HAL_I2C_Master_Seq_Receive_IT+0xcc>
      {
        xfermode = hi2c->XferOptions;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c2:	617b      	str	r3, [r7, #20]
      }
    }

    /* Send Slave Address and set NBYTES to read */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082c8:	b2da      	uxtb	r2, r3
 80082ca:	8979      	ldrh	r1, [r7, #10]
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	9300      	str	r3, [sp, #0]
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	68f8      	ldr	r0, [r7, #12]
 80082d4:	f001 f9d2 	bl	800967c <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2200      	movs	r2, #0
 80082dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80082e0:	2102      	movs	r1, #2
 80082e2:	68f8      	ldr	r0, [r7, #12]
 80082e4:	f001 f9f8 	bl	80096d8 <I2C_Enable_IRQ>

    return HAL_OK;
 80082e8:	2300      	movs	r3, #0
 80082ea:	e000      	b.n	80082ee <HAL_I2C_Master_Seq_Receive_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 80082ec:	2302      	movs	r3, #2
  }
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3718      	adds	r7, #24
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}
 80082f6:	bf00      	nop
 80082f8:	80002400 	.word	0x80002400
 80082fc:	080084fb 	.word	0x080084fb

08008300 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b084      	sub	sp, #16
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	699b      	ldr	r3, [r3, #24]
 800830e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800831c:	2b00      	cmp	r3, #0
 800831e:	d005      	beq.n	800832c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008324:	68ba      	ldr	r2, [r7, #8]
 8008326:	68f9      	ldr	r1, [r7, #12]
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	4798      	blx	r3
  }
}
 800832c:	bf00      	nop
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}

08008334 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b086      	sub	sp, #24
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	699b      	ldr	r3, [r3, #24]
 8008342:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	0a1b      	lsrs	r3, r3, #8
 8008350:	f003 0301 	and.w	r3, r3, #1
 8008354:	2b00      	cmp	r3, #0
 8008356:	d010      	beq.n	800837a <HAL_I2C_ER_IRQHandler+0x46>
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	09db      	lsrs	r3, r3, #7
 800835c:	f003 0301 	and.w	r3, r3, #1
 8008360:	2b00      	cmp	r3, #0
 8008362:	d00a      	beq.n	800837a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008368:	f043 0201 	orr.w	r2, r3, #1
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008378:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	0a9b      	lsrs	r3, r3, #10
 800837e:	f003 0301 	and.w	r3, r3, #1
 8008382:	2b00      	cmp	r3, #0
 8008384:	d010      	beq.n	80083a8 <HAL_I2C_ER_IRQHandler+0x74>
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	09db      	lsrs	r3, r3, #7
 800838a:	f003 0301 	and.w	r3, r3, #1
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00a      	beq.n	80083a8 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008396:	f043 0208 	orr.w	r2, r3, #8
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80083a6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	0a5b      	lsrs	r3, r3, #9
 80083ac:	f003 0301 	and.w	r3, r3, #1
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d010      	beq.n	80083d6 <HAL_I2C_ER_IRQHandler+0xa2>
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	09db      	lsrs	r3, r3, #7
 80083b8:	f003 0301 	and.w	r3, r3, #1
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d00a      	beq.n	80083d6 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083c4:	f043 0202 	orr.w	r2, r3, #2
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083d4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083da:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f003 030b 	and.w	r3, r3, #11
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d003      	beq.n	80083ee <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80083e6:	68f9      	ldr	r1, [r7, #12]
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f000 ffcd 	bl	8009388 <I2C_ITError>
  }
}
 80083ee:	bf00      	nop
 80083f0:	3718      	adds	r7, #24
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80083f6:	b480      	push	{r7}
 80083f8:	b083      	sub	sp, #12
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80083fe:	bf00      	nop
 8008400:	370c      	adds	r7, #12
 8008402:	46bd      	mov	sp, r7
 8008404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008408:	4770      	bx	lr

0800840a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800840a:	b480      	push	{r7}
 800840c:	b083      	sub	sp, #12
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8008412:	bf00      	nop
 8008414:	370c      	adds	r7, #12
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr

0800841e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800841e:	b480      	push	{r7}
 8008420:	b083      	sub	sp, #12
 8008422:	af00      	add	r7, sp, #0
 8008424:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008426:	bf00      	nop
 8008428:	370c      	adds	r7, #12
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr

08008432 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008432:	b480      	push	{r7}
 8008434:	b083      	sub	sp, #12
 8008436:	af00      	add	r7, sp, #0
 8008438:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800843a:	bf00      	nop
 800843c:	370c      	adds	r7, #12
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr

08008446 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008446:	b480      	push	{r7}
 8008448:	b083      	sub	sp, #12
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
 800844e:	460b      	mov	r3, r1
 8008450:	70fb      	strb	r3, [r7, #3]
 8008452:	4613      	mov	r3, r2
 8008454:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008456:	bf00      	nop
 8008458:	370c      	adds	r7, #12
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr

08008462 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008462:	b480      	push	{r7}
 8008464:	b083      	sub	sp, #12
 8008466:	af00      	add	r7, sp, #0
 8008468:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800846a:	bf00      	nop
 800846c:	370c      	adds	r7, #12
 800846e:	46bd      	mov	sp, r7
 8008470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008474:	4770      	bx	lr

08008476 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008476:	b480      	push	{r7}
 8008478:	b083      	sub	sp, #12
 800847a:	af00      	add	r7, sp, #0
 800847c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800847e:	bf00      	nop
 8008480:	370c      	adds	r7, #12
 8008482:	46bd      	mov	sp, r7
 8008484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008488:	4770      	bx	lr

0800848a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800848a:	b480      	push	{r7}
 800848c:	b083      	sub	sp, #12
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8008492:	bf00      	nop
 8008494:	370c      	adds	r7, #12
 8008496:	46bd      	mov	sp, r7
 8008498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849c:	4770      	bx	lr

0800849e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800849e:	b480      	push	{r7}
 80084a0:	b083      	sub	sp, #12
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80084a6:	bf00      	nop
 80084a8:	370c      	adds	r7, #12
 80084aa:	46bd      	mov	sp, r7
 80084ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b0:	4770      	bx	lr

080084b2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80084b2:	b480      	push	{r7}
 80084b4:	b083      	sub	sp, #12
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80084ba:	bf00      	nop
 80084bc:	370c      	adds	r7, #12
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr

080084c6 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80084c6:	b480      	push	{r7}
 80084c8:	b083      	sub	sp, #12
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084d4:	b2db      	uxtb	r3, r3
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	370c      	adds	r7, #12
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr

080084e2 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80084e2:	b480      	push	{r7}
 80084e4:	b083      	sub	sp, #12
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	370c      	adds	r7, #12
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr

080084fa <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b088      	sub	sp, #32
 80084fe:	af02      	add	r7, sp, #8
 8008500:	60f8      	str	r0, [r7, #12]
 8008502:	60b9      	str	r1, [r7, #8]
 8008504:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008510:	2b01      	cmp	r3, #1
 8008512:	d101      	bne.n	8008518 <I2C_Master_ISR_IT+0x1e>
 8008514:	2302      	movs	r3, #2
 8008516:	e114      	b.n	8008742 <I2C_Master_ISR_IT+0x248>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	091b      	lsrs	r3, r3, #4
 8008524:	f003 0301 	and.w	r3, r3, #1
 8008528:	2b00      	cmp	r3, #0
 800852a:	d013      	beq.n	8008554 <I2C_Master_ISR_IT+0x5a>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	091b      	lsrs	r3, r3, #4
 8008530:	f003 0301 	and.w	r3, r3, #1
 8008534:	2b00      	cmp	r3, #0
 8008536:	d00d      	beq.n	8008554 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	2210      	movs	r2, #16
 800853e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008544:	f043 0204 	orr.w	r2, r3, #4
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	f001 f812 	bl	8009576 <I2C_Flush_TXDR>
 8008552:	e0e1      	b.n	8008718 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	089b      	lsrs	r3, r3, #2
 8008558:	f003 0301 	and.w	r3, r3, #1
 800855c:	2b00      	cmp	r3, #0
 800855e:	d023      	beq.n	80085a8 <I2C_Master_ISR_IT+0xae>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	089b      	lsrs	r3, r3, #2
 8008564:	f003 0301 	and.w	r3, r3, #1
 8008568:	2b00      	cmp	r3, #0
 800856a:	d01d      	beq.n	80085a8 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	f023 0304 	bic.w	r3, r3, #4
 8008572:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800857e:	b2d2      	uxtb	r2, r2
 8008580:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008586:	1c5a      	adds	r2, r3, #1
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008590:	3b01      	subs	r3, #1
 8008592:	b29a      	uxth	r2, r3
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800859c:	b29b      	uxth	r3, r3
 800859e:	3b01      	subs	r3, #1
 80085a0:	b29a      	uxth	r2, r3
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80085a6:	e0b7      	b.n	8008718 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	085b      	lsrs	r3, r3, #1
 80085ac:	f003 0301 	and.w	r3, r3, #1
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d01e      	beq.n	80085f2 <I2C_Master_ISR_IT+0xf8>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	085b      	lsrs	r3, r3, #1
 80085b8:	f003 0301 	and.w	r3, r3, #1
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d018      	beq.n	80085f2 <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c4:	781a      	ldrb	r2, [r3, #0]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d0:	1c5a      	adds	r2, r3, #1
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085da:	3b01      	subs	r3, #1
 80085dc:	b29a      	uxth	r2, r3
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	3b01      	subs	r3, #1
 80085ea:	b29a      	uxth	r2, r3
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80085f0:	e092      	b.n	8008718 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	09db      	lsrs	r3, r3, #7
 80085f6:	f003 0301 	and.w	r3, r3, #1
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d05d      	beq.n	80086ba <I2C_Master_ISR_IT+0x1c0>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	099b      	lsrs	r3, r3, #6
 8008602:	f003 0301 	and.w	r3, r3, #1
 8008606:	2b00      	cmp	r3, #0
 8008608:	d057      	beq.n	80086ba <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800860e:	b29b      	uxth	r3, r3
 8008610:	2b00      	cmp	r3, #0
 8008612:	d040      	beq.n	8008696 <I2C_Master_ISR_IT+0x19c>
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008618:	2b00      	cmp	r3, #0
 800861a:	d13c      	bne.n	8008696 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	b29b      	uxth	r3, r3
 8008624:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008628:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800862e:	b29b      	uxth	r3, r3
 8008630:	2bff      	cmp	r3, #255	; 0xff
 8008632:	d90e      	bls.n	8008652 <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	22ff      	movs	r2, #255	; 0xff
 8008638:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800863e:	b2da      	uxtb	r2, r3
 8008640:	8a79      	ldrh	r1, [r7, #18]
 8008642:	2300      	movs	r3, #0
 8008644:	9300      	str	r3, [sp, #0]
 8008646:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800864a:	68f8      	ldr	r0, [r7, #12]
 800864c:	f001 f816 	bl	800967c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008650:	e032      	b.n	80086b8 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008656:	b29a      	uxth	r2, r3
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008660:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008664:	d00b      	beq.n	800867e <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800866a:	b2da      	uxtb	r2, r3
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008670:	8a79      	ldrh	r1, [r7, #18]
 8008672:	2000      	movs	r0, #0
 8008674:	9000      	str	r0, [sp, #0]
 8008676:	68f8      	ldr	r0, [r7, #12]
 8008678:	f001 f800 	bl	800967c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800867c:	e01c      	b.n	80086b8 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008682:	b2da      	uxtb	r2, r3
 8008684:	8a79      	ldrh	r1, [r7, #18]
 8008686:	2300      	movs	r3, #0
 8008688:	9300      	str	r3, [sp, #0]
 800868a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800868e:	68f8      	ldr	r0, [r7, #12]
 8008690:	f000 fff4 	bl	800967c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008694:	e010      	b.n	80086b8 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80086a4:	d003      	beq.n	80086ae <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80086a6:	68f8      	ldr	r0, [r7, #12]
 80086a8:	f000 fba9 	bl	8008dfe <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80086ac:	e034      	b.n	8008718 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80086ae:	2140      	movs	r1, #64	; 0x40
 80086b0:	68f8      	ldr	r0, [r7, #12]
 80086b2:	f000 fe69 	bl	8009388 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80086b6:	e02f      	b.n	8008718 <I2C_Master_ISR_IT+0x21e>
 80086b8:	e02e      	b.n	8008718 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	099b      	lsrs	r3, r3, #6
 80086be:	f003 0301 	and.w	r3, r3, #1
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d028      	beq.n	8008718 <I2C_Master_ISR_IT+0x21e>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	099b      	lsrs	r3, r3, #6
 80086ca:	f003 0301 	and.w	r3, r3, #1
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d022      	beq.n	8008718 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d119      	bne.n	8008710 <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80086ea:	d015      	beq.n	8008718 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086f0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80086f4:	d108      	bne.n	8008708 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	685a      	ldr	r2, [r3, #4]
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008704:	605a      	str	r2, [r3, #4]
 8008706:	e007      	b.n	8008718 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008708:	68f8      	ldr	r0, [r7, #12]
 800870a:	f000 fb78 	bl	8008dfe <I2C_ITMasterSeqCplt>
 800870e:	e003      	b.n	8008718 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008710:	2140      	movs	r1, #64	; 0x40
 8008712:	68f8      	ldr	r0, [r7, #12]
 8008714:	f000 fe38 	bl	8009388 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	095b      	lsrs	r3, r3, #5
 800871c:	f003 0301 	and.w	r3, r3, #1
 8008720:	2b00      	cmp	r3, #0
 8008722:	d009      	beq.n	8008738 <I2C_Master_ISR_IT+0x23e>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	095b      	lsrs	r3, r3, #5
 8008728:	f003 0301 	and.w	r3, r3, #1
 800872c:	2b00      	cmp	r3, #0
 800872e:	d003      	beq.n	8008738 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8008730:	6979      	ldr	r1, [r7, #20]
 8008732:	68f8      	ldr	r0, [r7, #12]
 8008734:	f000 fbfe 	bl	8008f34 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2200      	movs	r2, #0
 800873c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008740:	2300      	movs	r3, #0
}
 8008742:	4618      	mov	r0, r3
 8008744:	3718      	adds	r7, #24
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}

0800874a <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800874a:	b580      	push	{r7, lr}
 800874c:	b086      	sub	sp, #24
 800874e:	af00      	add	r7, sp, #0
 8008750:	60f8      	str	r0, [r7, #12]
 8008752:	60b9      	str	r1, [r7, #8]
 8008754:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800875a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008766:	2b01      	cmp	r3, #1
 8008768:	d101      	bne.n	800876e <I2C_Slave_ISR_IT+0x24>
 800876a:	2302      	movs	r3, #2
 800876c:	e0ec      	b.n	8008948 <I2C_Slave_ISR_IT+0x1fe>
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2201      	movs	r2, #1
 8008772:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	095b      	lsrs	r3, r3, #5
 800877a:	f003 0301 	and.w	r3, r3, #1
 800877e:	2b00      	cmp	r3, #0
 8008780:	d009      	beq.n	8008796 <I2C_Slave_ISR_IT+0x4c>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	095b      	lsrs	r3, r3, #5
 8008786:	f003 0301 	and.w	r3, r3, #1
 800878a:	2b00      	cmp	r3, #0
 800878c:	d003      	beq.n	8008796 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800878e:	6939      	ldr	r1, [r7, #16]
 8008790:	68f8      	ldr	r0, [r7, #12]
 8008792:	f000 fc99 	bl	80090c8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	091b      	lsrs	r3, r3, #4
 800879a:	f003 0301 	and.w	r3, r3, #1
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d04d      	beq.n	800883e <I2C_Slave_ISR_IT+0xf4>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	091b      	lsrs	r3, r3, #4
 80087a6:	f003 0301 	and.w	r3, r3, #1
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d047      	beq.n	800883e <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087b2:	b29b      	uxth	r3, r3
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d128      	bne.n	800880a <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	2b28      	cmp	r3, #40	; 0x28
 80087c2:	d108      	bne.n	80087d6 <I2C_Slave_ISR_IT+0x8c>
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80087ca:	d104      	bne.n	80087d6 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80087cc:	6939      	ldr	r1, [r7, #16]
 80087ce:	68f8      	ldr	r0, [r7, #12]
 80087d0:	f000 fd84 	bl	80092dc <I2C_ITListenCplt>
 80087d4:	e032      	b.n	800883c <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	2b29      	cmp	r3, #41	; 0x29
 80087e0:	d10e      	bne.n	8008800 <I2C_Slave_ISR_IT+0xb6>
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80087e8:	d00a      	beq.n	8008800 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	2210      	movs	r2, #16
 80087f0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80087f2:	68f8      	ldr	r0, [r7, #12]
 80087f4:	f000 febf 	bl	8009576 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80087f8:	68f8      	ldr	r0, [r7, #12]
 80087fa:	f000 fb3d 	bl	8008e78 <I2C_ITSlaveSeqCplt>
 80087fe:	e01d      	b.n	800883c <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2210      	movs	r2, #16
 8008806:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008808:	e096      	b.n	8008938 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	2210      	movs	r2, #16
 8008810:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008816:	f043 0204 	orr.w	r2, r3, #4
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d004      	beq.n	800882e <I2C_Slave_ISR_IT+0xe4>
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800882a:	f040 8085 	bne.w	8008938 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008832:	4619      	mov	r1, r3
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f000 fda7 	bl	8009388 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800883a:	e07d      	b.n	8008938 <I2C_Slave_ISR_IT+0x1ee>
 800883c:	e07c      	b.n	8008938 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	089b      	lsrs	r3, r3, #2
 8008842:	f003 0301 	and.w	r3, r3, #1
 8008846:	2b00      	cmp	r3, #0
 8008848:	d030      	beq.n	80088ac <I2C_Slave_ISR_IT+0x162>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	089b      	lsrs	r3, r3, #2
 800884e:	f003 0301 	and.w	r3, r3, #1
 8008852:	2b00      	cmp	r3, #0
 8008854:	d02a      	beq.n	80088ac <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800885a:	b29b      	uxth	r3, r3
 800885c:	2b00      	cmp	r3, #0
 800885e:	d018      	beq.n	8008892 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800886a:	b2d2      	uxtb	r2, r2
 800886c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008872:	1c5a      	adds	r2, r3, #1
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800887c:	3b01      	subs	r3, #1
 800887e:	b29a      	uxth	r2, r3
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008888:	b29b      	uxth	r3, r3
 800888a:	3b01      	subs	r3, #1
 800888c:	b29a      	uxth	r2, r3
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008896:	b29b      	uxth	r3, r3
 8008898:	2b00      	cmp	r3, #0
 800889a:	d14f      	bne.n	800893c <I2C_Slave_ISR_IT+0x1f2>
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80088a2:	d04b      	beq.n	800893c <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80088a4:	68f8      	ldr	r0, [r7, #12]
 80088a6:	f000 fae7 	bl	8008e78 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80088aa:	e047      	b.n	800893c <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	08db      	lsrs	r3, r3, #3
 80088b0:	f003 0301 	and.w	r3, r3, #1
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00a      	beq.n	80088ce <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	08db      	lsrs	r3, r3, #3
 80088bc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d004      	beq.n	80088ce <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80088c4:	6939      	ldr	r1, [r7, #16]
 80088c6:	68f8      	ldr	r0, [r7, #12]
 80088c8:	f000 fa15 	bl	8008cf6 <I2C_ITAddrCplt>
 80088cc:	e037      	b.n	800893e <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	085b      	lsrs	r3, r3, #1
 80088d2:	f003 0301 	and.w	r3, r3, #1
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d031      	beq.n	800893e <I2C_Slave_ISR_IT+0x1f4>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	085b      	lsrs	r3, r3, #1
 80088de:	f003 0301 	and.w	r3, r3, #1
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d02b      	beq.n	800893e <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088ea:	b29b      	uxth	r3, r3
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d018      	beq.n	8008922 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088f4:	781a      	ldrb	r2, [r3, #0]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008900:	1c5a      	adds	r2, r3, #1
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800890a:	b29b      	uxth	r3, r3
 800890c:	3b01      	subs	r3, #1
 800890e:	b29a      	uxth	r2, r3
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008918:	3b01      	subs	r3, #1
 800891a:	b29a      	uxth	r2, r3
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	851a      	strh	r2, [r3, #40]	; 0x28
 8008920:	e00d      	b.n	800893e <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008928:	d002      	beq.n	8008930 <I2C_Slave_ISR_IT+0x1e6>
 800892a:	697b      	ldr	r3, [r7, #20]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d106      	bne.n	800893e <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008930:	68f8      	ldr	r0, [r7, #12]
 8008932:	f000 faa1 	bl	8008e78 <I2C_ITSlaveSeqCplt>
 8008936:	e002      	b.n	800893e <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8008938:	bf00      	nop
 800893a:	e000      	b.n	800893e <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800893c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	2200      	movs	r2, #0
 8008942:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008946:	2300      	movs	r3, #0
}
 8008948:	4618      	mov	r0, r3
 800894a:	3718      	adds	r7, #24
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b088      	sub	sp, #32
 8008954:	af02      	add	r7, sp, #8
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	60b9      	str	r1, [r7, #8]
 800895a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008962:	2b01      	cmp	r3, #1
 8008964:	d101      	bne.n	800896a <I2C_Master_ISR_DMA+0x1a>
 8008966:	2302      	movs	r3, #2
 8008968:	e0e1      	b.n	8008b2e <I2C_Master_ISR_DMA+0x1de>
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2201      	movs	r2, #1
 800896e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	091b      	lsrs	r3, r3, #4
 8008976:	f003 0301 	and.w	r3, r3, #1
 800897a:	2b00      	cmp	r3, #0
 800897c:	d017      	beq.n	80089ae <I2C_Master_ISR_DMA+0x5e>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	091b      	lsrs	r3, r3, #4
 8008982:	f003 0301 	and.w	r3, r3, #1
 8008986:	2b00      	cmp	r3, #0
 8008988:	d011      	beq.n	80089ae <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	2210      	movs	r2, #16
 8008990:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008996:	f043 0204 	orr.w	r2, r3, #4
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800899e:	2120      	movs	r1, #32
 80089a0:	68f8      	ldr	r0, [r7, #12]
 80089a2:	f000 fe99 	bl	80096d8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80089a6:	68f8      	ldr	r0, [r7, #12]
 80089a8:	f000 fde5 	bl	8009576 <I2C_Flush_TXDR>
 80089ac:	e0ba      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	09db      	lsrs	r3, r3, #7
 80089b2:	f003 0301 	and.w	r3, r3, #1
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d072      	beq.n	8008aa0 <I2C_Master_ISR_DMA+0x150>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	099b      	lsrs	r3, r3, #6
 80089be:	f003 0301 	and.w	r3, r3, #1
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d06c      	beq.n	8008aa0 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089d4:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089da:	b29b      	uxth	r3, r3
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d04e      	beq.n	8008a7e <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089ec:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	2bff      	cmp	r3, #255	; 0xff
 80089f6:	d906      	bls.n	8008a06 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	22ff      	movs	r2, #255	; 0xff
 80089fc:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80089fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008a02:	617b      	str	r3, [r7, #20]
 8008a04:	e010      	b.n	8008a28 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a0a:	b29a      	uxth	r2, r3
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008a18:	d003      	beq.n	8008a22 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a1e:	617b      	str	r3, [r7, #20]
 8008a20:	e002      	b.n	8008a28 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8008a22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008a26:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a2c:	b2da      	uxtb	r2, r3
 8008a2e:	8a79      	ldrh	r1, [r7, #18]
 8008a30:	2300      	movs	r3, #0
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	68f8      	ldr	r0, [r7, #12]
 8008a38:	f000 fe20 	bl	800967c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a46:	1ad3      	subs	r3, r2, r3
 8008a48:	b29a      	uxth	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a54:	b2db      	uxtb	r3, r3
 8008a56:	2b22      	cmp	r3, #34	; 0x22
 8008a58:	d108      	bne.n	8008a6c <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	681a      	ldr	r2, [r3, #0]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a68:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008a6a:	e05b      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	681a      	ldr	r2, [r3, #0]
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008a7a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008a7c:	e052      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a88:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008a8c:	d003      	beq.n	8008a96 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008a8e:	68f8      	ldr	r0, [r7, #12]
 8008a90:	f000 f9b5 	bl	8008dfe <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8008a94:	e046      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008a96:	2140      	movs	r1, #64	; 0x40
 8008a98:	68f8      	ldr	r0, [r7, #12]
 8008a9a:	f000 fc75 	bl	8009388 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008a9e:	e041      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	099b      	lsrs	r3, r3, #6
 8008aa4:	f003 0301 	and.w	r3, r3, #1
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d029      	beq.n	8008b00 <I2C_Master_ISR_DMA+0x1b0>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	099b      	lsrs	r3, r3, #6
 8008ab0:	f003 0301 	and.w	r3, r3, #1
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d023      	beq.n	8008b00 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d119      	bne.n	8008af6 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008acc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008ad0:	d027      	beq.n	8008b22 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ad6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008ada:	d108      	bne.n	8008aee <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	685a      	ldr	r2, [r3, #4]
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008aea:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8008aec:	e019      	b.n	8008b22 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008aee:	68f8      	ldr	r0, [r7, #12]
 8008af0:	f000 f985 	bl	8008dfe <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8008af4:	e015      	b.n	8008b22 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008af6:	2140      	movs	r1, #64	; 0x40
 8008af8:	68f8      	ldr	r0, [r7, #12]
 8008afa:	f000 fc45 	bl	8009388 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008afe:	e010      	b.n	8008b22 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	095b      	lsrs	r3, r3, #5
 8008b04:	f003 0301 	and.w	r3, r3, #1
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d00b      	beq.n	8008b24 <I2C_Master_ISR_DMA+0x1d4>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	095b      	lsrs	r3, r3, #5
 8008b10:	f003 0301 	and.w	r3, r3, #1
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d005      	beq.n	8008b24 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008b18:	68b9      	ldr	r1, [r7, #8]
 8008b1a:	68f8      	ldr	r0, [r7, #12]
 8008b1c:	f000 fa0a 	bl	8008f34 <I2C_ITMasterCplt>
 8008b20:	e000      	b.n	8008b24 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8008b22:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2200      	movs	r2, #0
 8008b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008b2c:	2300      	movs	r3, #0
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3718      	adds	r7, #24
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}

08008b36 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008b36:	b580      	push	{r7, lr}
 8008b38:	b088      	sub	sp, #32
 8008b3a:	af00      	add	r7, sp, #0
 8008b3c:	60f8      	str	r0, [r7, #12]
 8008b3e:	60b9      	str	r1, [r7, #8]
 8008b40:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b46:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d101      	bne.n	8008b5a <I2C_Slave_ISR_DMA+0x24>
 8008b56:	2302      	movs	r3, #2
 8008b58:	e0c9      	b.n	8008cee <I2C_Slave_ISR_DMA+0x1b8>
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	095b      	lsrs	r3, r3, #5
 8008b66:	f003 0301 	and.w	r3, r3, #1
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d009      	beq.n	8008b82 <I2C_Slave_ISR_DMA+0x4c>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	095b      	lsrs	r3, r3, #5
 8008b72:	f003 0301 	and.w	r3, r3, #1
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d003      	beq.n	8008b82 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8008b7a:	68b9      	ldr	r1, [r7, #8]
 8008b7c:	68f8      	ldr	r0, [r7, #12]
 8008b7e:	f000 faa3 	bl	80090c8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	091b      	lsrs	r3, r3, #4
 8008b86:	f003 0301 	and.w	r3, r3, #1
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	f000 809a 	beq.w	8008cc4 <I2C_Slave_ISR_DMA+0x18e>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	091b      	lsrs	r3, r3, #4
 8008b94:	f003 0301 	and.w	r3, r3, #1
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	f000 8093 	beq.w	8008cc4 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	0b9b      	lsrs	r3, r3, #14
 8008ba2:	f003 0301 	and.w	r3, r3, #1
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d105      	bne.n	8008bb6 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	0bdb      	lsrs	r3, r3, #15
 8008bae:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d07f      	beq.n	8008cb6 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d00d      	beq.n	8008bda <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	0bdb      	lsrs	r3, r3, #15
 8008bc2:	f003 0301 	and.w	r3, r3, #1
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d007      	beq.n	8008bda <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	685b      	ldr	r3, [r3, #4]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d101      	bne.n	8008bda <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d00d      	beq.n	8008bfe <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	0b9b      	lsrs	r3, r3, #14
 8008be6:	f003 0301 	and.w	r3, r3, #1
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d007      	beq.n	8008bfe <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d101      	bne.n	8008bfe <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8008bfe:	69fb      	ldr	r3, [r7, #28]
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d128      	bne.n	8008c56 <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c0a:	b2db      	uxtb	r3, r3
 8008c0c:	2b28      	cmp	r3, #40	; 0x28
 8008c0e:	d108      	bne.n	8008c22 <I2C_Slave_ISR_DMA+0xec>
 8008c10:	69bb      	ldr	r3, [r7, #24]
 8008c12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008c16:	d104      	bne.n	8008c22 <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8008c18:	68b9      	ldr	r1, [r7, #8]
 8008c1a:	68f8      	ldr	r0, [r7, #12]
 8008c1c:	f000 fb5e 	bl	80092dc <I2C_ITListenCplt>
 8008c20:	e048      	b.n	8008cb4 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c28:	b2db      	uxtb	r3, r3
 8008c2a:	2b29      	cmp	r3, #41	; 0x29
 8008c2c:	d10e      	bne.n	8008c4c <I2C_Slave_ISR_DMA+0x116>
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008c34:	d00a      	beq.n	8008c4c <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	2210      	movs	r2, #16
 8008c3c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8008c3e:	68f8      	ldr	r0, [r7, #12]
 8008c40:	f000 fc99 	bl	8009576 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8008c44:	68f8      	ldr	r0, [r7, #12]
 8008c46:	f000 f917 	bl	8008e78 <I2C_ITSlaveSeqCplt>
 8008c4a:	e033      	b.n	8008cb4 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	2210      	movs	r2, #16
 8008c52:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8008c54:	e034      	b.n	8008cc0 <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	2210      	movs	r2, #16
 8008c5c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c62:	f043 0204 	orr.w	r2, r3, #4
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c70:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d003      	beq.n	8008c80 <I2C_Slave_ISR_DMA+0x14a>
 8008c78:	69bb      	ldr	r3, [r7, #24]
 8008c7a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008c7e:	d11f      	bne.n	8008cc0 <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008c80:	7dfb      	ldrb	r3, [r7, #23]
 8008c82:	2b21      	cmp	r3, #33	; 0x21
 8008c84:	d002      	beq.n	8008c8c <I2C_Slave_ISR_DMA+0x156>
 8008c86:	7dfb      	ldrb	r3, [r7, #23]
 8008c88:	2b29      	cmp	r3, #41	; 0x29
 8008c8a:	d103      	bne.n	8008c94 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2221      	movs	r2, #33	; 0x21
 8008c90:	631a      	str	r2, [r3, #48]	; 0x30
 8008c92:	e008      	b.n	8008ca6 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008c94:	7dfb      	ldrb	r3, [r7, #23]
 8008c96:	2b22      	cmp	r3, #34	; 0x22
 8008c98:	d002      	beq.n	8008ca0 <I2C_Slave_ISR_DMA+0x16a>
 8008c9a:	7dfb      	ldrb	r3, [r7, #23]
 8008c9c:	2b2a      	cmp	r3, #42	; 0x2a
 8008c9e:	d102      	bne.n	8008ca6 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	2222      	movs	r2, #34	; 0x22
 8008ca4:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008caa:	4619      	mov	r1, r3
 8008cac:	68f8      	ldr	r0, [r7, #12]
 8008cae:	f000 fb6b 	bl	8009388 <I2C_ITError>
      if (treatdmanack == 1U)
 8008cb2:	e005      	b.n	8008cc0 <I2C_Slave_ISR_DMA+0x18a>
 8008cb4:	e004      	b.n	8008cc0 <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	2210      	movs	r2, #16
 8008cbc:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008cbe:	e011      	b.n	8008ce4 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8008cc0:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008cc2:	e00f      	b.n	8008ce4 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	08db      	lsrs	r3, r3, #3
 8008cc8:	f003 0301 	and.w	r3, r3, #1
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d009      	beq.n	8008ce4 <I2C_Slave_ISR_DMA+0x1ae>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	08db      	lsrs	r3, r3, #3
 8008cd4:	f003 0301 	and.w	r3, r3, #1
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d003      	beq.n	8008ce4 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8008cdc:	68b9      	ldr	r1, [r7, #8]
 8008cde:	68f8      	ldr	r0, [r7, #12]
 8008ce0:	f000 f809 	bl	8008cf6 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008cec:	2300      	movs	r3, #0
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3720      	adds	r7, #32
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}

08008cf6 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008cf6:	b580      	push	{r7, lr}
 8008cf8:	b084      	sub	sp, #16
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
 8008cfe:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d06:	b2db      	uxtb	r3, r3
 8008d08:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008d0c:	2b28      	cmp	r3, #40	; 0x28
 8008d0e:	d16a      	bne.n	8008de6 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	699b      	ldr	r3, [r3, #24]
 8008d16:	0c1b      	lsrs	r3, r3, #16
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	f003 0301 	and.w	r3, r3, #1
 8008d1e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	0c1b      	lsrs	r3, r3, #16
 8008d28:	b29b      	uxth	r3, r3
 8008d2a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8008d2e:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	689b      	ldr	r3, [r3, #8]
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d3c:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	68db      	ldr	r3, [r3, #12]
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8008d4a:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	2b02      	cmp	r3, #2
 8008d52:	d138      	bne.n	8008dc6 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8008d54:	897b      	ldrh	r3, [r7, #10]
 8008d56:	09db      	lsrs	r3, r3, #7
 8008d58:	b29a      	uxth	r2, r3
 8008d5a:	89bb      	ldrh	r3, [r7, #12]
 8008d5c:	4053      	eors	r3, r2
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	f003 0306 	and.w	r3, r3, #6
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d11c      	bne.n	8008da2 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8008d68:	897b      	ldrh	r3, [r7, #10]
 8008d6a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d70:	1c5a      	adds	r2, r3, #1
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d7a:	2b02      	cmp	r3, #2
 8008d7c:	d13b      	bne.n	8008df6 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	2208      	movs	r2, #8
 8008d8a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008d94:	89ba      	ldrh	r2, [r7, #12]
 8008d96:	7bfb      	ldrb	r3, [r7, #15]
 8008d98:	4619      	mov	r1, r3
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f7ff fb53 	bl	8008446 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008da0:	e029      	b.n	8008df6 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8008da2:	893b      	ldrh	r3, [r7, #8]
 8008da4:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008da6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f000 fcf8 	bl	80097a0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2200      	movs	r2, #0
 8008db4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008db8:	89ba      	ldrh	r2, [r7, #12]
 8008dba:	7bfb      	ldrb	r3, [r7, #15]
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f7ff fb41 	bl	8008446 <HAL_I2C_AddrCallback>
}
 8008dc4:	e017      	b.n	8008df6 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008dc6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f000 fce8 	bl	80097a0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008dd8:	89ba      	ldrh	r2, [r7, #12]
 8008dda:	7bfb      	ldrb	r3, [r7, #15]
 8008ddc:	4619      	mov	r1, r3
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f7ff fb31 	bl	8008446 <HAL_I2C_AddrCallback>
}
 8008de4:	e007      	b.n	8008df6 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	2208      	movs	r2, #8
 8008dec:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8008df6:	bf00      	nop
 8008df8:	3710      	adds	r7, #16
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b082      	sub	sp, #8
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e14:	b2db      	uxtb	r3, r3
 8008e16:	2b21      	cmp	r3, #33	; 0x21
 8008e18:	d115      	bne.n	8008e46 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2220      	movs	r2, #32
 8008e1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2211      	movs	r2, #17
 8008e26:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008e2e:	2101      	movs	r1, #1
 8008e30:	6878      	ldr	r0, [r7, #4]
 8008e32:	f000 fcb5 	bl	80097a0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f7ff fad9 	bl	80083f6 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008e44:	e014      	b.n	8008e70 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2220      	movs	r2, #32
 8008e4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2212      	movs	r2, #18
 8008e52:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2200      	movs	r2, #0
 8008e58:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008e5a:	2102      	movs	r1, #2
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 fc9f 	bl	80097a0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f7ff facd 	bl	800840a <HAL_I2C_MasterRxCpltCallback>
}
 8008e70:	bf00      	nop
 8008e72:	3708      	adds	r7, #8
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	0b9b      	lsrs	r3, r3, #14
 8008e94:	f003 0301 	and.w	r3, r3, #1
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d008      	beq.n	8008eae <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	681a      	ldr	r2, [r3, #0]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008eaa:	601a      	str	r2, [r3, #0]
 8008eac:	e00d      	b.n	8008eca <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	0bdb      	lsrs	r3, r3, #15
 8008eb2:	f003 0301 	and.w	r3, r3, #1
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d007      	beq.n	8008eca <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008ec8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	2b29      	cmp	r3, #41	; 0x29
 8008ed4:	d112      	bne.n	8008efc <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2228      	movs	r2, #40	; 0x28
 8008eda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2221      	movs	r2, #33	; 0x21
 8008ee2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008ee4:	2101      	movs	r1, #1
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 fc5a 	bl	80097a0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f7ff fa92 	bl	800841e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008efa:	e017      	b.n	8008f2c <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	2b2a      	cmp	r3, #42	; 0x2a
 8008f06:	d111      	bne.n	8008f2c <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2228      	movs	r2, #40	; 0x28
 8008f0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2222      	movs	r2, #34	; 0x22
 8008f14:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008f16:	2102      	movs	r1, #2
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 fc41 	bl	80097a0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2200      	movs	r2, #0
 8008f22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f7ff fa83 	bl	8008432 <HAL_I2C_SlaveRxCpltCallback>
}
 8008f2c:	bf00      	nop
 8008f2e:	3710      	adds	r7, #16
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b086      	sub	sp, #24
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2220      	movs	r2, #32
 8008f48:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f50:	b2db      	uxtb	r3, r3
 8008f52:	2b21      	cmp	r3, #33	; 0x21
 8008f54:	d107      	bne.n	8008f66 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008f56:	2101      	movs	r1, #1
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	f000 fc21 	bl	80097a0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2211      	movs	r2, #17
 8008f62:	631a      	str	r2, [r3, #48]	; 0x30
 8008f64:	e00c      	b.n	8008f80 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	2b22      	cmp	r3, #34	; 0x22
 8008f70:	d106      	bne.n	8008f80 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008f72:	2102      	movs	r1, #2
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 fc13 	bl	80097a0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2212      	movs	r2, #18
 8008f7e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	6859      	ldr	r1, [r3, #4]
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681a      	ldr	r2, [r3, #0]
 8008f8a:	4b4d      	ldr	r3, [pc, #308]	; (80090c0 <I2C_ITMasterCplt+0x18c>)
 8008f8c:	400b      	ands	r3, r1
 8008f8e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	4a4a      	ldr	r2, [pc, #296]	; (80090c4 <I2C_ITMasterCplt+0x190>)
 8008f9a:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	091b      	lsrs	r3, r3, #4
 8008fa0:	f003 0301 	and.w	r3, r3, #1
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d009      	beq.n	8008fbc <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2210      	movs	r2, #16
 8008fae:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fb4:	f043 0204 	orr.w	r2, r3, #4
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008fc2:	b2db      	uxtb	r3, r3
 8008fc4:	2b60      	cmp	r3, #96	; 0x60
 8008fc6:	d10b      	bne.n	8008fe0 <I2C_ITMasterCplt+0xac>
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	089b      	lsrs	r3, r3, #2
 8008fcc:	f003 0301 	and.w	r3, r3, #1
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d005      	beq.n	8008fe0 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fda:	b2db      	uxtb	r3, r3
 8008fdc:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8008fde:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f000 fac8 	bl	8009576 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fea:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	2b60      	cmp	r3, #96	; 0x60
 8008ff6:	d002      	beq.n	8008ffe <I2C_ITMasterCplt+0xca>
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d006      	beq.n	800900c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009002:	4619      	mov	r1, r3
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f000 f9bf 	bl	8009388 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800900a:	e054      	b.n	80090b6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009012:	b2db      	uxtb	r3, r3
 8009014:	2b21      	cmp	r3, #33	; 0x21
 8009016:	d124      	bne.n	8009062 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2220      	movs	r2, #32
 800901c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2200      	movs	r2, #0
 8009024:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800902c:	b2db      	uxtb	r3, r3
 800902e:	2b40      	cmp	r3, #64	; 0x40
 8009030:	d10b      	bne.n	800904a <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2200      	movs	r2, #0
 800903e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f7ff fa17 	bl	8008476 <HAL_I2C_MemTxCpltCallback>
}
 8009048:	e035      	b.n	80090b6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	2200      	movs	r2, #0
 800904e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2200      	movs	r2, #0
 8009056:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f7ff f9cb 	bl	80083f6 <HAL_I2C_MasterTxCpltCallback>
}
 8009060:	e029      	b.n	80090b6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009068:	b2db      	uxtb	r3, r3
 800906a:	2b22      	cmp	r3, #34	; 0x22
 800906c:	d123      	bne.n	80090b6 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2220      	movs	r2, #32
 8009072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2200      	movs	r2, #0
 800907a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009082:	b2db      	uxtb	r3, r3
 8009084:	2b40      	cmp	r3, #64	; 0x40
 8009086:	d10b      	bne.n	80090a0 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2200      	movs	r2, #0
 8009094:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8009098:	6878      	ldr	r0, [r7, #4]
 800909a:	f7ff f9f6 	bl	800848a <HAL_I2C_MemRxCpltCallback>
}
 800909e:	e00a      	b.n	80090b6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2200      	movs	r2, #0
 80090a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f7ff f9aa 	bl	800840a <HAL_I2C_MasterRxCpltCallback>
}
 80090b6:	bf00      	nop
 80090b8:	3718      	adds	r7, #24
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	bf00      	nop
 80090c0:	fe00e800 	.word	0xfe00e800
 80090c4:	ffff0000 	.word	0xffff0000

080090c8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b086      	sub	sp, #24
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090e4:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	2220      	movs	r2, #32
 80090ec:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80090ee:	7bfb      	ldrb	r3, [r7, #15]
 80090f0:	2b21      	cmp	r3, #33	; 0x21
 80090f2:	d002      	beq.n	80090fa <I2C_ITSlaveCplt+0x32>
 80090f4:	7bfb      	ldrb	r3, [r7, #15]
 80090f6:	2b29      	cmp	r3, #41	; 0x29
 80090f8:	d108      	bne.n	800910c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80090fa:	f248 0101 	movw	r1, #32769	; 0x8001
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f000 fb4e 	bl	80097a0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2221      	movs	r2, #33	; 0x21
 8009108:	631a      	str	r2, [r3, #48]	; 0x30
 800910a:	e00d      	b.n	8009128 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800910c:	7bfb      	ldrb	r3, [r7, #15]
 800910e:	2b22      	cmp	r3, #34	; 0x22
 8009110:	d002      	beq.n	8009118 <I2C_ITSlaveCplt+0x50>
 8009112:	7bfb      	ldrb	r3, [r7, #15]
 8009114:	2b2a      	cmp	r3, #42	; 0x2a
 8009116:	d107      	bne.n	8009128 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8009118:	f248 0102 	movw	r1, #32770	; 0x8002
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f000 fb3f 	bl	80097a0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2222      	movs	r2, #34	; 0x22
 8009126:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	685a      	ldr	r2, [r3, #4]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009136:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	6859      	ldr	r1, [r3, #4]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681a      	ldr	r2, [r3, #0]
 8009142:	4b64      	ldr	r3, [pc, #400]	; (80092d4 <I2C_ITSlaveCplt+0x20c>)
 8009144:	400b      	ands	r3, r1
 8009146:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f000 fa14 	bl	8009576 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	0b9b      	lsrs	r3, r3, #14
 8009152:	f003 0301 	and.w	r3, r3, #1
 8009156:	2b00      	cmp	r3, #0
 8009158:	d013      	beq.n	8009182 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	681a      	ldr	r2, [r3, #0]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009168:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800916e:	2b00      	cmp	r3, #0
 8009170:	d020      	beq.n	80091b4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	b29a      	uxth	r2, r3
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009180:	e018      	b.n	80091b4 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	0bdb      	lsrs	r3, r3, #15
 8009186:	f003 0301 	and.w	r3, r3, #1
 800918a:	2b00      	cmp	r3, #0
 800918c:	d012      	beq.n	80091b4 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	681a      	ldr	r2, [r3, #0]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800919c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d006      	beq.n	80091b4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	089b      	lsrs	r3, r3, #2
 80091b8:	f003 0301 	and.w	r3, r3, #1
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d020      	beq.n	8009202 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	f023 0304 	bic.w	r3, r3, #4
 80091c6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091d2:	b2d2      	uxtb	r2, r2
 80091d4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091da:	1c5a      	adds	r2, r3, #1
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d00c      	beq.n	8009202 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091ec:	3b01      	subs	r3, #1
 80091ee:	b29a      	uxth	r2, r3
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	3b01      	subs	r3, #1
 80091fc:	b29a      	uxth	r2, r3
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009206:	b29b      	uxth	r3, r3
 8009208:	2b00      	cmp	r3, #0
 800920a:	d005      	beq.n	8009218 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009210:	f043 0204 	orr.w	r2, r3, #4
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2200      	movs	r2, #0
 8009224:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800922a:	2b00      	cmp	r3, #0
 800922c:	d010      	beq.n	8009250 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009232:	4619      	mov	r1, r3
 8009234:	6878      	ldr	r0, [r7, #4]
 8009236:	f000 f8a7 	bl	8009388 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009240:	b2db      	uxtb	r3, r3
 8009242:	2b28      	cmp	r3, #40	; 0x28
 8009244:	d141      	bne.n	80092ca <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8009246:	6979      	ldr	r1, [r7, #20]
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f000 f847 	bl	80092dc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800924e:	e03c      	b.n	80092ca <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009254:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009258:	d014      	beq.n	8009284 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f7ff fe0c 	bl	8008e78 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	4a1d      	ldr	r2, [pc, #116]	; (80092d8 <I2C_ITSlaveCplt+0x210>)
 8009264:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2220      	movs	r2, #32
 800926a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2200      	movs	r2, #0
 8009272:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2200      	movs	r2, #0
 8009278:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f7ff f8f0 	bl	8008462 <HAL_I2C_ListenCpltCallback>
}
 8009282:	e022      	b.n	80092ca <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800928a:	b2db      	uxtb	r3, r3
 800928c:	2b22      	cmp	r3, #34	; 0x22
 800928e:	d10e      	bne.n	80092ae <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2220      	movs	r2, #32
 8009294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2200      	movs	r2, #0
 800929c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2200      	movs	r2, #0
 80092a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f7ff f8c3 	bl	8008432 <HAL_I2C_SlaveRxCpltCallback>
}
 80092ac:	e00d      	b.n	80092ca <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2220      	movs	r2, #32
 80092b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2200      	movs	r2, #0
 80092ba:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2200      	movs	r2, #0
 80092c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f7ff f8aa 	bl	800841e <HAL_I2C_SlaveTxCpltCallback>
}
 80092ca:	bf00      	nop
 80092cc:	3718      	adds	r7, #24
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
 80092d2:	bf00      	nop
 80092d4:	fe00e800 	.word	0xfe00e800
 80092d8:	ffff0000 	.word	0xffff0000

080092dc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b082      	sub	sp, #8
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	4a26      	ldr	r2, [pc, #152]	; (8009384 <I2C_ITListenCplt+0xa8>)
 80092ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2200      	movs	r2, #0
 80092f0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2220      	movs	r2, #32
 80092f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2200      	movs	r2, #0
 8009306:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	089b      	lsrs	r3, r3, #2
 800930c:	f003 0301 	and.w	r3, r3, #1
 8009310:	2b00      	cmp	r3, #0
 8009312:	d022      	beq.n	800935a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800931e:	b2d2      	uxtb	r2, r2
 8009320:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009326:	1c5a      	adds	r2, r3, #1
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009330:	2b00      	cmp	r3, #0
 8009332:	d012      	beq.n	800935a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009338:	3b01      	subs	r3, #1
 800933a:	b29a      	uxth	r2, r3
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009344:	b29b      	uxth	r3, r3
 8009346:	3b01      	subs	r3, #1
 8009348:	b29a      	uxth	r2, r3
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009352:	f043 0204 	orr.w	r2, r3, #4
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800935a:	f248 0103 	movw	r1, #32771	; 0x8003
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 fa1e 	bl	80097a0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	2210      	movs	r2, #16
 800936a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f7ff f874 	bl	8008462 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800937a:	bf00      	nop
 800937c:	3708      	adds	r7, #8
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}
 8009382:	bf00      	nop
 8009384:	ffff0000 	.word	0xffff0000

08009388 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b084      	sub	sp, #16
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009398:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2200      	movs	r2, #0
 800939e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	4a5d      	ldr	r2, [pc, #372]	; (800951c <I2C_ITError+0x194>)
 80093a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2200      	movs	r2, #0
 80093ac:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	431a      	orrs	r2, r3
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80093ba:	7bfb      	ldrb	r3, [r7, #15]
 80093bc:	2b28      	cmp	r3, #40	; 0x28
 80093be:	d005      	beq.n	80093cc <I2C_ITError+0x44>
 80093c0:	7bfb      	ldrb	r3, [r7, #15]
 80093c2:	2b29      	cmp	r3, #41	; 0x29
 80093c4:	d002      	beq.n	80093cc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80093c6:	7bfb      	ldrb	r3, [r7, #15]
 80093c8:	2b2a      	cmp	r3, #42	; 0x2a
 80093ca:	d10b      	bne.n	80093e4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80093cc:	2103      	movs	r1, #3
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 f9e6 	bl	80097a0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2228      	movs	r2, #40	; 0x28
 80093d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	4a50      	ldr	r2, [pc, #320]	; (8009520 <I2C_ITError+0x198>)
 80093e0:	635a      	str	r2, [r3, #52]	; 0x34
 80093e2:	e011      	b.n	8009408 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80093e4:	f248 0103 	movw	r1, #32771	; 0x8003
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	f000 f9d9 	bl	80097a0 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80093f4:	b2db      	uxtb	r3, r3
 80093f6:	2b60      	cmp	r3, #96	; 0x60
 80093f8:	d003      	beq.n	8009402 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2220      	movs	r2, #32
 80093fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2200      	movs	r2, #0
 8009406:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800940c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009412:	2b00      	cmp	r3, #0
 8009414:	d039      	beq.n	800948a <I2C_ITError+0x102>
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	2b11      	cmp	r3, #17
 800941a:	d002      	beq.n	8009422 <I2C_ITError+0x9a>
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	2b21      	cmp	r3, #33	; 0x21
 8009420:	d133      	bne.n	800948a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800942c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009430:	d107      	bne.n	8009442 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	681a      	ldr	r2, [r3, #0]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009440:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009446:	4618      	mov	r0, r3
 8009448:	f7fe f9a8 	bl	800779c <HAL_DMA_GetState>
 800944c:	4603      	mov	r3, r0
 800944e:	2b01      	cmp	r3, #1
 8009450:	d017      	beq.n	8009482 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009456:	4a33      	ldr	r2, [pc, #204]	; (8009524 <I2C_ITError+0x19c>)
 8009458:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2200      	movs	r2, #0
 800945e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009466:	4618      	mov	r0, r3
 8009468:	f7fe f8a8 	bl	80075bc <HAL_DMA_Abort_IT>
 800946c:	4603      	mov	r3, r0
 800946e:	2b00      	cmp	r3, #0
 8009470:	d04d      	beq.n	800950e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009478:	687a      	ldr	r2, [r7, #4]
 800947a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800947c:	4610      	mov	r0, r2
 800947e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009480:	e045      	b.n	800950e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f000 f850 	bl	8009528 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009488:	e041      	b.n	800950e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800948e:	2b00      	cmp	r3, #0
 8009490:	d039      	beq.n	8009506 <I2C_ITError+0x17e>
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	2b12      	cmp	r3, #18
 8009496:	d002      	beq.n	800949e <I2C_ITError+0x116>
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	2b22      	cmp	r3, #34	; 0x22
 800949c:	d133      	bne.n	8009506 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80094a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094ac:	d107      	bne.n	80094be <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80094bc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7fe f96a 	bl	800779c <HAL_DMA_GetState>
 80094c8:	4603      	mov	r3, r0
 80094ca:	2b01      	cmp	r3, #1
 80094cc:	d017      	beq.n	80094fe <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094d2:	4a14      	ldr	r2, [pc, #80]	; (8009524 <I2C_ITError+0x19c>)
 80094d4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2200      	movs	r2, #0
 80094da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7fe f86a 	bl	80075bc <HAL_DMA_Abort_IT>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d011      	beq.n	8009512 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094f4:	687a      	ldr	r2, [r7, #4]
 80094f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80094f8:	4610      	mov	r0, r2
 80094fa:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80094fc:	e009      	b.n	8009512 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f000 f812 	bl	8009528 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009504:	e005      	b.n	8009512 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f000 f80e 	bl	8009528 <I2C_TreatErrorCallback>
  }
}
 800950c:	e002      	b.n	8009514 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800950e:	bf00      	nop
 8009510:	e000      	b.n	8009514 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009512:	bf00      	nop
}
 8009514:	bf00      	nop
 8009516:	3710      	adds	r7, #16
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}
 800951c:	ffff0000 	.word	0xffff0000
 8009520:	0800874b 	.word	0x0800874b
 8009524:	080095bf 	.word	0x080095bf

08009528 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b082      	sub	sp, #8
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009536:	b2db      	uxtb	r3, r3
 8009538:	2b60      	cmp	r3, #96	; 0x60
 800953a:	d10e      	bne.n	800955a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2220      	movs	r2, #32
 8009540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2200      	movs	r2, #0
 8009548:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2200      	movs	r2, #0
 800954e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f7fe ffad 	bl	80084b2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009558:	e009      	b.n	800956e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2200      	movs	r2, #0
 800955e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2200      	movs	r2, #0
 8009564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f7fe ff98 	bl	800849e <HAL_I2C_ErrorCallback>
}
 800956e:	bf00      	nop
 8009570:	3708      	adds	r7, #8
 8009572:	46bd      	mov	sp, r7
 8009574:	bd80      	pop	{r7, pc}

08009576 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009576:	b480      	push	{r7}
 8009578:	b083      	sub	sp, #12
 800957a:	af00      	add	r7, sp, #0
 800957c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	699b      	ldr	r3, [r3, #24]
 8009584:	f003 0302 	and.w	r3, r3, #2
 8009588:	2b02      	cmp	r3, #2
 800958a:	d103      	bne.n	8009594 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	2200      	movs	r2, #0
 8009592:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	699b      	ldr	r3, [r3, #24]
 800959a:	f003 0301 	and.w	r3, r3, #1
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d007      	beq.n	80095b2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	699a      	ldr	r2, [r3, #24]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f042 0201 	orr.w	r2, r2, #1
 80095b0:	619a      	str	r2, [r3, #24]
  }
}
 80095b2:	bf00      	nop
 80095b4:	370c      	adds	r7, #12
 80095b6:	46bd      	mov	sp, r7
 80095b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095bc:	4770      	bx	lr

080095be <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80095be:	b580      	push	{r7, lr}
 80095c0:	b084      	sub	sp, #16
 80095c2:	af00      	add	r7, sp, #0
 80095c4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095ca:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d003      	beq.n	80095dc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d8:	2200      	movs	r2, #0
 80095da:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d003      	beq.n	80095ec <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095e8:	2200      	movs	r2, #0
 80095ea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80095ec:	68f8      	ldr	r0, [r7, #12]
 80095ee:	f7ff ff9b 	bl	8009528 <I2C_TreatErrorCallback>
}
 80095f2:	bf00      	nop
 80095f4:	3710      	adds	r7, #16
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}

080095fa <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80095fa:	b580      	push	{r7, lr}
 80095fc:	b084      	sub	sp, #16
 80095fe:	af00      	add	r7, sp, #0
 8009600:	60f8      	str	r0, [r7, #12]
 8009602:	60b9      	str	r1, [r7, #8]
 8009604:	603b      	str	r3, [r7, #0]
 8009606:	4613      	mov	r3, r2
 8009608:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800960a:	e022      	b.n	8009652 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009612:	d01e      	beq.n	8009652 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009614:	f7fc f8f6 	bl	8005804 <HAL_GetTick>
 8009618:	4602      	mov	r2, r0
 800961a:	69bb      	ldr	r3, [r7, #24]
 800961c:	1ad3      	subs	r3, r2, r3
 800961e:	683a      	ldr	r2, [r7, #0]
 8009620:	429a      	cmp	r2, r3
 8009622:	d302      	bcc.n	800962a <I2C_WaitOnFlagUntilTimeout+0x30>
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d113      	bne.n	8009652 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800962e:	f043 0220 	orr.w	r2, r3, #32
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2220      	movs	r2, #32
 800963a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2200      	movs	r2, #0
 8009642:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	2200      	movs	r2, #0
 800964a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800964e:	2301      	movs	r3, #1
 8009650:	e00f      	b.n	8009672 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	699a      	ldr	r2, [r3, #24]
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	4013      	ands	r3, r2
 800965c:	68ba      	ldr	r2, [r7, #8]
 800965e:	429a      	cmp	r2, r3
 8009660:	bf0c      	ite	eq
 8009662:	2301      	moveq	r3, #1
 8009664:	2300      	movne	r3, #0
 8009666:	b2db      	uxtb	r3, r3
 8009668:	461a      	mov	r2, r3
 800966a:	79fb      	ldrb	r3, [r7, #7]
 800966c:	429a      	cmp	r2, r3
 800966e:	d0cd      	beq.n	800960c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009670:	2300      	movs	r3, #0
}
 8009672:	4618      	mov	r0, r3
 8009674:	3710      	adds	r7, #16
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}
	...

0800967c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800967c:	b480      	push	{r7}
 800967e:	b085      	sub	sp, #20
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	607b      	str	r3, [r7, #4]
 8009686:	460b      	mov	r3, r1
 8009688:	817b      	strh	r3, [r7, #10]
 800968a:	4613      	mov	r3, r2
 800968c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	685a      	ldr	r2, [r3, #4]
 8009694:	69bb      	ldr	r3, [r7, #24]
 8009696:	0d5b      	lsrs	r3, r3, #21
 8009698:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800969c:	4b0d      	ldr	r3, [pc, #52]	; (80096d4 <I2C_TransferConfig+0x58>)
 800969e:	430b      	orrs	r3, r1
 80096a0:	43db      	mvns	r3, r3
 80096a2:	ea02 0103 	and.w	r1, r2, r3
 80096a6:	897b      	ldrh	r3, [r7, #10]
 80096a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80096ac:	7a7b      	ldrb	r3, [r7, #9]
 80096ae:	041b      	lsls	r3, r3, #16
 80096b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80096b4:	431a      	orrs	r2, r3
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	431a      	orrs	r2, r3
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	431a      	orrs	r2, r3
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	430a      	orrs	r2, r1
 80096c4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80096c6:	bf00      	nop
 80096c8:	3714      	adds	r7, #20
 80096ca:	46bd      	mov	sp, r7
 80096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d0:	4770      	bx	lr
 80096d2:	bf00      	nop
 80096d4:	03ff63ff 	.word	0x03ff63ff

080096d8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80096d8:	b480      	push	{r7}
 80096da:	b085      	sub	sp, #20
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	460b      	mov	r3, r1
 80096e2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80096e4:	2300      	movs	r3, #0
 80096e6:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096ec:	4a2a      	ldr	r2, [pc, #168]	; (8009798 <I2C_Enable_IRQ+0xc0>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d004      	beq.n	80096fc <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80096f6:	4a29      	ldr	r2, [pc, #164]	; (800979c <I2C_Enable_IRQ+0xc4>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d11d      	bne.n	8009738 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80096fc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009700:	2b00      	cmp	r3, #0
 8009702:	da03      	bge.n	800970c <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800970a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800970c:	887b      	ldrh	r3, [r7, #2]
 800970e:	2b10      	cmp	r3, #16
 8009710:	d103      	bne.n	800971a <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009718:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800971a:	887b      	ldrh	r3, [r7, #2]
 800971c:	2b20      	cmp	r3, #32
 800971e:	d103      	bne.n	8009728 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009726:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009728:	887b      	ldrh	r3, [r7, #2]
 800972a:	2b40      	cmp	r3, #64	; 0x40
 800972c:	d125      	bne.n	800977a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009734:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009736:	e020      	b.n	800977a <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009738:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800973c:	2b00      	cmp	r3, #0
 800973e:	da03      	bge.n	8009748 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009746:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8009748:	887b      	ldrh	r3, [r7, #2]
 800974a:	f003 0301 	and.w	r3, r3, #1
 800974e:	2b00      	cmp	r3, #0
 8009750:	d003      	beq.n	800975a <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8009758:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800975a:	887b      	ldrh	r3, [r7, #2]
 800975c:	f003 0302 	and.w	r3, r3, #2
 8009760:	2b00      	cmp	r3, #0
 8009762:	d003      	beq.n	800976c <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800976a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800976c:	887b      	ldrh	r3, [r7, #2]
 800976e:	2b20      	cmp	r3, #32
 8009770:	d103      	bne.n	800977a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	f043 0320 	orr.w	r3, r3, #32
 8009778:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	6819      	ldr	r1, [r3, #0]
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	68fa      	ldr	r2, [r7, #12]
 8009786:	430a      	orrs	r2, r1
 8009788:	601a      	str	r2, [r3, #0]
}
 800978a:	bf00      	nop
 800978c:	3714      	adds	r7, #20
 800978e:	46bd      	mov	sp, r7
 8009790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009794:	4770      	bx	lr
 8009796:	bf00      	nop
 8009798:	08008951 	.word	0x08008951
 800979c:	08008b37 	.word	0x08008b37

080097a0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b085      	sub	sp, #20
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	460b      	mov	r3, r1
 80097aa:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80097ac:	2300      	movs	r3, #0
 80097ae:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80097b0:	887b      	ldrh	r3, [r7, #2]
 80097b2:	f003 0301 	and.w	r3, r3, #1
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d00f      	beq.n	80097da <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80097c0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80097c8:	b2db      	uxtb	r3, r3
 80097ca:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80097ce:	2b28      	cmp	r3, #40	; 0x28
 80097d0:	d003      	beq.n	80097da <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80097d8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80097da:	887b      	ldrh	r3, [r7, #2]
 80097dc:	f003 0302 	and.w	r3, r3, #2
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d00f      	beq.n	8009804 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80097ea:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80097f2:	b2db      	uxtb	r3, r3
 80097f4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80097f8:	2b28      	cmp	r3, #40	; 0x28
 80097fa:	d003      	beq.n	8009804 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8009802:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8009804:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009808:	2b00      	cmp	r3, #0
 800980a:	da03      	bge.n	8009814 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8009812:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009814:	887b      	ldrh	r3, [r7, #2]
 8009816:	2b10      	cmp	r3, #16
 8009818:	d103      	bne.n	8009822 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8009820:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009822:	887b      	ldrh	r3, [r7, #2]
 8009824:	2b20      	cmp	r3, #32
 8009826:	d103      	bne.n	8009830 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f043 0320 	orr.w	r3, r3, #32
 800982e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009830:	887b      	ldrh	r3, [r7, #2]
 8009832:	2b40      	cmp	r3, #64	; 0x40
 8009834:	d103      	bne.n	800983e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800983c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	6819      	ldr	r1, [r3, #0]
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	43da      	mvns	r2, r3
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	400a      	ands	r2, r1
 800984e:	601a      	str	r2, [r3, #0]
}
 8009850:	bf00      	nop
 8009852:	3714      	adds	r7, #20
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr

0800985c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800985c:	b480      	push	{r7}
 800985e:	b083      	sub	sp, #12
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009868:	2baa      	cmp	r3, #170	; 0xaa
 800986a:	d103      	bne.n	8009874 <I2C_ConvertOtherXferOptions+0x18>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8009872:	e008      	b.n	8009886 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009878:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 800987c:	d103      	bne.n	8009886 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009884:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009886:	bf00      	nop
 8009888:	370c      	adds	r7, #12
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009892:	b480      	push	{r7}
 8009894:	b083      	sub	sp, #12
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
 800989a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	2b20      	cmp	r3, #32
 80098a6:	d138      	bne.n	800991a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80098ae:	2b01      	cmp	r3, #1
 80098b0:	d101      	bne.n	80098b6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80098b2:	2302      	movs	r3, #2
 80098b4:	e032      	b.n	800991c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2201      	movs	r2, #1
 80098ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2224      	movs	r2, #36	; 0x24
 80098c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	681a      	ldr	r2, [r3, #0]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f022 0201 	bic.w	r2, r2, #1
 80098d4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	681a      	ldr	r2, [r3, #0]
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80098e4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	6819      	ldr	r1, [r3, #0]
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	683a      	ldr	r2, [r7, #0]
 80098f2:	430a      	orrs	r2, r1
 80098f4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	681a      	ldr	r2, [r3, #0]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f042 0201 	orr.w	r2, r2, #1
 8009904:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2220      	movs	r2, #32
 800990a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2200      	movs	r2, #0
 8009912:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009916:	2300      	movs	r3, #0
 8009918:	e000      	b.n	800991c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800991a:	2302      	movs	r3, #2
  }
}
 800991c:	4618      	mov	r0, r3
 800991e:	370c      	adds	r7, #12
 8009920:	46bd      	mov	sp, r7
 8009922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009926:	4770      	bx	lr

08009928 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009928:	b480      	push	{r7}
 800992a:	b085      	sub	sp, #20
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
 8009930:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009938:	b2db      	uxtb	r3, r3
 800993a:	2b20      	cmp	r3, #32
 800993c:	d139      	bne.n	80099b2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009944:	2b01      	cmp	r3, #1
 8009946:	d101      	bne.n	800994c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009948:	2302      	movs	r3, #2
 800994a:	e033      	b.n	80099b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2201      	movs	r2, #1
 8009950:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2224      	movs	r2, #36	; 0x24
 8009958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	681a      	ldr	r2, [r3, #0]
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f022 0201 	bic.w	r2, r2, #1
 800996a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800997a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	021b      	lsls	r3, r3, #8
 8009980:	68fa      	ldr	r2, [r7, #12]
 8009982:	4313      	orrs	r3, r2
 8009984:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	68fa      	ldr	r2, [r7, #12]
 800998c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681a      	ldr	r2, [r3, #0]
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f042 0201 	orr.w	r2, r2, #1
 800999c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2220      	movs	r2, #32
 80099a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2200      	movs	r2, #0
 80099aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80099ae:	2300      	movs	r3, #0
 80099b0:	e000      	b.n	80099b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80099b2:	2302      	movs	r3, #2
  }
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3714      	adds	r7, #20
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr

080099c0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80099c0:	b480      	push	{r7}
 80099c2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80099c4:	4b05      	ldr	r3, [pc, #20]	; (80099dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4a04      	ldr	r2, [pc, #16]	; (80099dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80099ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099ce:	6013      	str	r3, [r2, #0]
}
 80099d0:	bf00      	nop
 80099d2:	46bd      	mov	sp, r7
 80099d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d8:	4770      	bx	lr
 80099da:	bf00      	nop
 80099dc:	40007000 	.word	0x40007000

080099e0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80099e0:	b480      	push	{r7}
 80099e2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80099e4:	4b04      	ldr	r3, [pc, #16]	; (80099f8 <HAL_PWREx_GetVoltageRange+0x18>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	46bd      	mov	sp, r7
 80099f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f4:	4770      	bx	lr
 80099f6:	bf00      	nop
 80099f8:	40007000 	.word	0x40007000

080099fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b085      	sub	sp, #20
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a0a:	d130      	bne.n	8009a6e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009a0c:	4b23      	ldr	r3, [pc, #140]	; (8009a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009a14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a18:	d038      	beq.n	8009a8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009a1a:	4b20      	ldr	r3, [pc, #128]	; (8009a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009a22:	4a1e      	ldr	r2, [pc, #120]	; (8009a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009a28:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009a2a:	4b1d      	ldr	r3, [pc, #116]	; (8009aa0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2232      	movs	r2, #50	; 0x32
 8009a30:	fb02 f303 	mul.w	r3, r2, r3
 8009a34:	4a1b      	ldr	r2, [pc, #108]	; (8009aa4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8009a36:	fba2 2303 	umull	r2, r3, r2, r3
 8009a3a:	0c9b      	lsrs	r3, r3, #18
 8009a3c:	3301      	adds	r3, #1
 8009a3e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009a40:	e002      	b.n	8009a48 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	3b01      	subs	r3, #1
 8009a46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009a48:	4b14      	ldr	r3, [pc, #80]	; (8009a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a4a:	695b      	ldr	r3, [r3, #20]
 8009a4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a54:	d102      	bne.n	8009a5c <HAL_PWREx_ControlVoltageScaling+0x60>
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d1f2      	bne.n	8009a42 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009a5c:	4b0f      	ldr	r3, [pc, #60]	; (8009a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a5e:	695b      	ldr	r3, [r3, #20]
 8009a60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a68:	d110      	bne.n	8009a8c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8009a6a:	2303      	movs	r3, #3
 8009a6c:	e00f      	b.n	8009a8e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009a6e:	4b0b      	ldr	r3, [pc, #44]	; (8009a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009a76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a7a:	d007      	beq.n	8009a8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009a7c:	4b07      	ldr	r3, [pc, #28]	; (8009a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009a84:	4a05      	ldr	r2, [pc, #20]	; (8009a9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009a86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009a8a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009a8c:	2300      	movs	r3, #0
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3714      	adds	r7, #20
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr
 8009a9a:	bf00      	nop
 8009a9c:	40007000 	.word	0x40007000
 8009aa0:	20000000 	.word	0x20000000
 8009aa4:	431bde83 	.word	0x431bde83

08009aa8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b088      	sub	sp, #32
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d102      	bne.n	8009abc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	f000 bc11 	b.w	800a2de <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009abc:	4ba0      	ldr	r3, [pc, #640]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009abe:	689b      	ldr	r3, [r3, #8]
 8009ac0:	f003 030c 	and.w	r3, r3, #12
 8009ac4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009ac6:	4b9e      	ldr	r3, [pc, #632]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009ac8:	68db      	ldr	r3, [r3, #12]
 8009aca:	f003 0303 	and.w	r3, r3, #3
 8009ace:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f003 0310 	and.w	r3, r3, #16
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	f000 80e4 	beq.w	8009ca6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d007      	beq.n	8009af4 <HAL_RCC_OscConfig+0x4c>
 8009ae4:	69bb      	ldr	r3, [r7, #24]
 8009ae6:	2b0c      	cmp	r3, #12
 8009ae8:	f040 808b 	bne.w	8009c02 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	f040 8087 	bne.w	8009c02 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009af4:	4b92      	ldr	r3, [pc, #584]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f003 0302 	and.w	r3, r3, #2
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d005      	beq.n	8009b0c <HAL_RCC_OscConfig+0x64>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	699b      	ldr	r3, [r3, #24]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d101      	bne.n	8009b0c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	e3e8      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6a1a      	ldr	r2, [r3, #32]
 8009b10:	4b8b      	ldr	r3, [pc, #556]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f003 0308 	and.w	r3, r3, #8
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d004      	beq.n	8009b26 <HAL_RCC_OscConfig+0x7e>
 8009b1c:	4b88      	ldr	r3, [pc, #544]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b24:	e005      	b.n	8009b32 <HAL_RCC_OscConfig+0x8a>
 8009b26:	4b86      	ldr	r3, [pc, #536]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009b2c:	091b      	lsrs	r3, r3, #4
 8009b2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b32:	4293      	cmp	r3, r2
 8009b34:	d223      	bcs.n	8009b7e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6a1b      	ldr	r3, [r3, #32]
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	f000 fdac 	bl	800a698 <RCC_SetFlashLatencyFromMSIRange>
 8009b40:	4603      	mov	r3, r0
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d001      	beq.n	8009b4a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8009b46:	2301      	movs	r3, #1
 8009b48:	e3c9      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009b4a:	4b7d      	ldr	r3, [pc, #500]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	4a7c      	ldr	r2, [pc, #496]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b50:	f043 0308 	orr.w	r3, r3, #8
 8009b54:	6013      	str	r3, [r2, #0]
 8009b56:	4b7a      	ldr	r3, [pc, #488]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6a1b      	ldr	r3, [r3, #32]
 8009b62:	4977      	ldr	r1, [pc, #476]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b64:	4313      	orrs	r3, r2
 8009b66:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009b68:	4b75      	ldr	r3, [pc, #468]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b6a:	685b      	ldr	r3, [r3, #4]
 8009b6c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	69db      	ldr	r3, [r3, #28]
 8009b74:	021b      	lsls	r3, r3, #8
 8009b76:	4972      	ldr	r1, [pc, #456]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b78:	4313      	orrs	r3, r2
 8009b7a:	604b      	str	r3, [r1, #4]
 8009b7c:	e025      	b.n	8009bca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009b7e:	4b70      	ldr	r3, [pc, #448]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4a6f      	ldr	r2, [pc, #444]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b84:	f043 0308 	orr.w	r3, r3, #8
 8009b88:	6013      	str	r3, [r2, #0]
 8009b8a:	4b6d      	ldr	r3, [pc, #436]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6a1b      	ldr	r3, [r3, #32]
 8009b96:	496a      	ldr	r1, [pc, #424]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009b9c:	4b68      	ldr	r3, [pc, #416]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009b9e:	685b      	ldr	r3, [r3, #4]
 8009ba0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	69db      	ldr	r3, [r3, #28]
 8009ba8:	021b      	lsls	r3, r3, #8
 8009baa:	4965      	ldr	r1, [pc, #404]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009bac:	4313      	orrs	r3, r2
 8009bae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009bb0:	69bb      	ldr	r3, [r7, #24]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d109      	bne.n	8009bca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6a1b      	ldr	r3, [r3, #32]
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f000 fd6c 	bl	800a698 <RCC_SetFlashLatencyFromMSIRange>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d001      	beq.n	8009bca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	e389      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009bca:	f000 fc6f 	bl	800a4ac <HAL_RCC_GetSysClockFreq>
 8009bce:	4602      	mov	r2, r0
 8009bd0:	4b5b      	ldr	r3, [pc, #364]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009bd2:	689b      	ldr	r3, [r3, #8]
 8009bd4:	091b      	lsrs	r3, r3, #4
 8009bd6:	f003 030f 	and.w	r3, r3, #15
 8009bda:	495a      	ldr	r1, [pc, #360]	; (8009d44 <HAL_RCC_OscConfig+0x29c>)
 8009bdc:	5ccb      	ldrb	r3, [r1, r3]
 8009bde:	f003 031f 	and.w	r3, r3, #31
 8009be2:	fa22 f303 	lsr.w	r3, r2, r3
 8009be6:	4a58      	ldr	r2, [pc, #352]	; (8009d48 <HAL_RCC_OscConfig+0x2a0>)
 8009be8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009bea:	4b58      	ldr	r3, [pc, #352]	; (8009d4c <HAL_RCC_OscConfig+0x2a4>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f7f9 ff9c 	bl	8003b2c <HAL_InitTick>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8009bf8:	7bfb      	ldrb	r3, [r7, #15]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d052      	beq.n	8009ca4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8009bfe:	7bfb      	ldrb	r3, [r7, #15]
 8009c00:	e36d      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	699b      	ldr	r3, [r3, #24]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d032      	beq.n	8009c70 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009c0a:	4b4d      	ldr	r3, [pc, #308]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4a4c      	ldr	r2, [pc, #304]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c10:	f043 0301 	orr.w	r3, r3, #1
 8009c14:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009c16:	f7fb fdf5 	bl	8005804 <HAL_GetTick>
 8009c1a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009c1c:	e008      	b.n	8009c30 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009c1e:	f7fb fdf1 	bl	8005804 <HAL_GetTick>
 8009c22:	4602      	mov	r2, r0
 8009c24:	693b      	ldr	r3, [r7, #16]
 8009c26:	1ad3      	subs	r3, r2, r3
 8009c28:	2b02      	cmp	r3, #2
 8009c2a:	d901      	bls.n	8009c30 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8009c2c:	2303      	movs	r3, #3
 8009c2e:	e356      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009c30:	4b43      	ldr	r3, [pc, #268]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f003 0302 	and.w	r3, r3, #2
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d0f0      	beq.n	8009c1e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009c3c:	4b40      	ldr	r3, [pc, #256]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a3f      	ldr	r2, [pc, #252]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c42:	f043 0308 	orr.w	r3, r3, #8
 8009c46:	6013      	str	r3, [r2, #0]
 8009c48:	4b3d      	ldr	r3, [pc, #244]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6a1b      	ldr	r3, [r3, #32]
 8009c54:	493a      	ldr	r1, [pc, #232]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c56:	4313      	orrs	r3, r2
 8009c58:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009c5a:	4b39      	ldr	r3, [pc, #228]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	69db      	ldr	r3, [r3, #28]
 8009c66:	021b      	lsls	r3, r3, #8
 8009c68:	4935      	ldr	r1, [pc, #212]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	604b      	str	r3, [r1, #4]
 8009c6e:	e01a      	b.n	8009ca6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009c70:	4b33      	ldr	r3, [pc, #204]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	4a32      	ldr	r2, [pc, #200]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c76:	f023 0301 	bic.w	r3, r3, #1
 8009c7a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009c7c:	f7fb fdc2 	bl	8005804 <HAL_GetTick>
 8009c80:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009c82:	e008      	b.n	8009c96 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009c84:	f7fb fdbe 	bl	8005804 <HAL_GetTick>
 8009c88:	4602      	mov	r2, r0
 8009c8a:	693b      	ldr	r3, [r7, #16]
 8009c8c:	1ad3      	subs	r3, r2, r3
 8009c8e:	2b02      	cmp	r3, #2
 8009c90:	d901      	bls.n	8009c96 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8009c92:	2303      	movs	r3, #3
 8009c94:	e323      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009c96:	4b2a      	ldr	r3, [pc, #168]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f003 0302 	and.w	r3, r3, #2
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1f0      	bne.n	8009c84 <HAL_RCC_OscConfig+0x1dc>
 8009ca2:	e000      	b.n	8009ca6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009ca4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f003 0301 	and.w	r3, r3, #1
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d073      	beq.n	8009d9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009cb2:	69bb      	ldr	r3, [r7, #24]
 8009cb4:	2b08      	cmp	r3, #8
 8009cb6:	d005      	beq.n	8009cc4 <HAL_RCC_OscConfig+0x21c>
 8009cb8:	69bb      	ldr	r3, [r7, #24]
 8009cba:	2b0c      	cmp	r3, #12
 8009cbc:	d10e      	bne.n	8009cdc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	2b03      	cmp	r3, #3
 8009cc2:	d10b      	bne.n	8009cdc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009cc4:	4b1e      	ldr	r3, [pc, #120]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d063      	beq.n	8009d98 <HAL_RCC_OscConfig+0x2f0>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	685b      	ldr	r3, [r3, #4]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d15f      	bne.n	8009d98 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8009cd8:	2301      	movs	r3, #1
 8009cda:	e300      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ce4:	d106      	bne.n	8009cf4 <HAL_RCC_OscConfig+0x24c>
 8009ce6:	4b16      	ldr	r3, [pc, #88]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a15      	ldr	r2, [pc, #84]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009cf0:	6013      	str	r3, [r2, #0]
 8009cf2:	e01d      	b.n	8009d30 <HAL_RCC_OscConfig+0x288>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009cfc:	d10c      	bne.n	8009d18 <HAL_RCC_OscConfig+0x270>
 8009cfe:	4b10      	ldr	r3, [pc, #64]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4a0f      	ldr	r2, [pc, #60]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009d04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009d08:	6013      	str	r3, [r2, #0]
 8009d0a:	4b0d      	ldr	r3, [pc, #52]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	4a0c      	ldr	r2, [pc, #48]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009d10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d14:	6013      	str	r3, [r2, #0]
 8009d16:	e00b      	b.n	8009d30 <HAL_RCC_OscConfig+0x288>
 8009d18:	4b09      	ldr	r3, [pc, #36]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a08      	ldr	r2, [pc, #32]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009d1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009d22:	6013      	str	r3, [r2, #0]
 8009d24:	4b06      	ldr	r3, [pc, #24]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	4a05      	ldr	r2, [pc, #20]	; (8009d40 <HAL_RCC_OscConfig+0x298>)
 8009d2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009d2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	685b      	ldr	r3, [r3, #4]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d01b      	beq.n	8009d70 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d38:	f7fb fd64 	bl	8005804 <HAL_GetTick>
 8009d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009d3e:	e010      	b.n	8009d62 <HAL_RCC_OscConfig+0x2ba>
 8009d40:	40021000 	.word	0x40021000
 8009d44:	08010b78 	.word	0x08010b78
 8009d48:	20000000 	.word	0x20000000
 8009d4c:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d50:	f7fb fd58 	bl	8005804 <HAL_GetTick>
 8009d54:	4602      	mov	r2, r0
 8009d56:	693b      	ldr	r3, [r7, #16]
 8009d58:	1ad3      	subs	r3, r2, r3
 8009d5a:	2b64      	cmp	r3, #100	; 0x64
 8009d5c:	d901      	bls.n	8009d62 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009d5e:	2303      	movs	r3, #3
 8009d60:	e2bd      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009d62:	4baf      	ldr	r3, [pc, #700]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d0f0      	beq.n	8009d50 <HAL_RCC_OscConfig+0x2a8>
 8009d6e:	e014      	b.n	8009d9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d70:	f7fb fd48 	bl	8005804 <HAL_GetTick>
 8009d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009d76:	e008      	b.n	8009d8a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d78:	f7fb fd44 	bl	8005804 <HAL_GetTick>
 8009d7c:	4602      	mov	r2, r0
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	1ad3      	subs	r3, r2, r3
 8009d82:	2b64      	cmp	r3, #100	; 0x64
 8009d84:	d901      	bls.n	8009d8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009d86:	2303      	movs	r3, #3
 8009d88:	e2a9      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009d8a:	4ba5      	ldr	r3, [pc, #660]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d1f0      	bne.n	8009d78 <HAL_RCC_OscConfig+0x2d0>
 8009d96:	e000      	b.n	8009d9a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f003 0302 	and.w	r3, r3, #2
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d060      	beq.n	8009e68 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009da6:	69bb      	ldr	r3, [r7, #24]
 8009da8:	2b04      	cmp	r3, #4
 8009daa:	d005      	beq.n	8009db8 <HAL_RCC_OscConfig+0x310>
 8009dac:	69bb      	ldr	r3, [r7, #24]
 8009dae:	2b0c      	cmp	r3, #12
 8009db0:	d119      	bne.n	8009de6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	2b02      	cmp	r3, #2
 8009db6:	d116      	bne.n	8009de6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009db8:	4b99      	ldr	r3, [pc, #612]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d005      	beq.n	8009dd0 <HAL_RCC_OscConfig+0x328>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	68db      	ldr	r3, [r3, #12]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d101      	bne.n	8009dd0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8009dcc:	2301      	movs	r3, #1
 8009dce:	e286      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009dd0:	4b93      	ldr	r3, [pc, #588]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009dd2:	685b      	ldr	r3, [r3, #4]
 8009dd4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	691b      	ldr	r3, [r3, #16]
 8009ddc:	061b      	lsls	r3, r3, #24
 8009dde:	4990      	ldr	r1, [pc, #576]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009de0:	4313      	orrs	r3, r2
 8009de2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009de4:	e040      	b.n	8009e68 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	68db      	ldr	r3, [r3, #12]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d023      	beq.n	8009e36 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009dee:	4b8c      	ldr	r3, [pc, #560]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a8b      	ldr	r2, [pc, #556]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009df8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dfa:	f7fb fd03 	bl	8005804 <HAL_GetTick>
 8009dfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009e00:	e008      	b.n	8009e14 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e02:	f7fb fcff 	bl	8005804 <HAL_GetTick>
 8009e06:	4602      	mov	r2, r0
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	1ad3      	subs	r3, r2, r3
 8009e0c:	2b02      	cmp	r3, #2
 8009e0e:	d901      	bls.n	8009e14 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8009e10:	2303      	movs	r3, #3
 8009e12:	e264      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009e14:	4b82      	ldr	r3, [pc, #520]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d0f0      	beq.n	8009e02 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e20:	4b7f      	ldr	r3, [pc, #508]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009e22:	685b      	ldr	r3, [r3, #4]
 8009e24:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	691b      	ldr	r3, [r3, #16]
 8009e2c:	061b      	lsls	r3, r3, #24
 8009e2e:	497c      	ldr	r1, [pc, #496]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009e30:	4313      	orrs	r3, r2
 8009e32:	604b      	str	r3, [r1, #4]
 8009e34:	e018      	b.n	8009e68 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009e36:	4b7a      	ldr	r3, [pc, #488]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	4a79      	ldr	r2, [pc, #484]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009e3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009e40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e42:	f7fb fcdf 	bl	8005804 <HAL_GetTick>
 8009e46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009e48:	e008      	b.n	8009e5c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e4a:	f7fb fcdb 	bl	8005804 <HAL_GetTick>
 8009e4e:	4602      	mov	r2, r0
 8009e50:	693b      	ldr	r3, [r7, #16]
 8009e52:	1ad3      	subs	r3, r2, r3
 8009e54:	2b02      	cmp	r3, #2
 8009e56:	d901      	bls.n	8009e5c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8009e58:	2303      	movs	r3, #3
 8009e5a:	e240      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009e5c:	4b70      	ldr	r3, [pc, #448]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d1f0      	bne.n	8009e4a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f003 0308 	and.w	r3, r3, #8
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d03c      	beq.n	8009eee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	695b      	ldr	r3, [r3, #20]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d01c      	beq.n	8009eb6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009e7c:	4b68      	ldr	r3, [pc, #416]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009e7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e82:	4a67      	ldr	r2, [pc, #412]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009e84:	f043 0301 	orr.w	r3, r3, #1
 8009e88:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e8c:	f7fb fcba 	bl	8005804 <HAL_GetTick>
 8009e90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009e92:	e008      	b.n	8009ea6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009e94:	f7fb fcb6 	bl	8005804 <HAL_GetTick>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	1ad3      	subs	r3, r2, r3
 8009e9e:	2b02      	cmp	r3, #2
 8009ea0:	d901      	bls.n	8009ea6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8009ea2:	2303      	movs	r3, #3
 8009ea4:	e21b      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009ea6:	4b5e      	ldr	r3, [pc, #376]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009eac:	f003 0302 	and.w	r3, r3, #2
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d0ef      	beq.n	8009e94 <HAL_RCC_OscConfig+0x3ec>
 8009eb4:	e01b      	b.n	8009eee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009eb6:	4b5a      	ldr	r3, [pc, #360]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009eb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009ebc:	4a58      	ldr	r2, [pc, #352]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009ebe:	f023 0301 	bic.w	r3, r3, #1
 8009ec2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ec6:	f7fb fc9d 	bl	8005804 <HAL_GetTick>
 8009eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009ecc:	e008      	b.n	8009ee0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ece:	f7fb fc99 	bl	8005804 <HAL_GetTick>
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	1ad3      	subs	r3, r2, r3
 8009ed8:	2b02      	cmp	r3, #2
 8009eda:	d901      	bls.n	8009ee0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8009edc:	2303      	movs	r3, #3
 8009ede:	e1fe      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009ee0:	4b4f      	ldr	r3, [pc, #316]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009ee6:	f003 0302 	and.w	r3, r3, #2
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d1ef      	bne.n	8009ece <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f003 0304 	and.w	r3, r3, #4
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	f000 80a6 	beq.w	800a048 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009efc:	2300      	movs	r3, #0
 8009efe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009f00:	4b47      	ldr	r3, [pc, #284]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d10d      	bne.n	8009f28 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f0c:	4b44      	ldr	r3, [pc, #272]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f10:	4a43      	ldr	r2, [pc, #268]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009f12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f16:	6593      	str	r3, [r2, #88]	; 0x58
 8009f18:	4b41      	ldr	r3, [pc, #260]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009f1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f20:	60bb      	str	r3, [r7, #8]
 8009f22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009f24:	2301      	movs	r3, #1
 8009f26:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009f28:	4b3e      	ldr	r3, [pc, #248]	; (800a024 <HAL_RCC_OscConfig+0x57c>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d118      	bne.n	8009f66 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f34:	4b3b      	ldr	r3, [pc, #236]	; (800a024 <HAL_RCC_OscConfig+0x57c>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	4a3a      	ldr	r2, [pc, #232]	; (800a024 <HAL_RCC_OscConfig+0x57c>)
 8009f3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009f40:	f7fb fc60 	bl	8005804 <HAL_GetTick>
 8009f44:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009f46:	e008      	b.n	8009f5a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f48:	f7fb fc5c 	bl	8005804 <HAL_GetTick>
 8009f4c:	4602      	mov	r2, r0
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	1ad3      	subs	r3, r2, r3
 8009f52:	2b02      	cmp	r3, #2
 8009f54:	d901      	bls.n	8009f5a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8009f56:	2303      	movs	r3, #3
 8009f58:	e1c1      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009f5a:	4b32      	ldr	r3, [pc, #200]	; (800a024 <HAL_RCC_OscConfig+0x57c>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d0f0      	beq.n	8009f48 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	2b01      	cmp	r3, #1
 8009f6c:	d108      	bne.n	8009f80 <HAL_RCC_OscConfig+0x4d8>
 8009f6e:	4b2c      	ldr	r3, [pc, #176]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f74:	4a2a      	ldr	r2, [pc, #168]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009f76:	f043 0301 	orr.w	r3, r3, #1
 8009f7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009f7e:	e024      	b.n	8009fca <HAL_RCC_OscConfig+0x522>
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	689b      	ldr	r3, [r3, #8]
 8009f84:	2b05      	cmp	r3, #5
 8009f86:	d110      	bne.n	8009faa <HAL_RCC_OscConfig+0x502>
 8009f88:	4b25      	ldr	r3, [pc, #148]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f8e:	4a24      	ldr	r2, [pc, #144]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009f90:	f043 0304 	orr.w	r3, r3, #4
 8009f94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009f98:	4b21      	ldr	r3, [pc, #132]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f9e:	4a20      	ldr	r2, [pc, #128]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009fa0:	f043 0301 	orr.w	r3, r3, #1
 8009fa4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009fa8:	e00f      	b.n	8009fca <HAL_RCC_OscConfig+0x522>
 8009faa:	4b1d      	ldr	r3, [pc, #116]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009fb0:	4a1b      	ldr	r2, [pc, #108]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009fb2:	f023 0301 	bic.w	r3, r3, #1
 8009fb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009fba:	4b19      	ldr	r3, [pc, #100]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009fc0:	4a17      	ldr	r2, [pc, #92]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009fc2:	f023 0304 	bic.w	r3, r3, #4
 8009fc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	689b      	ldr	r3, [r3, #8]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d016      	beq.n	800a000 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009fd2:	f7fb fc17 	bl	8005804 <HAL_GetTick>
 8009fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009fd8:	e00a      	b.n	8009ff0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009fda:	f7fb fc13 	bl	8005804 <HAL_GetTick>
 8009fde:	4602      	mov	r2, r0
 8009fe0:	693b      	ldr	r3, [r7, #16]
 8009fe2:	1ad3      	subs	r3, r2, r3
 8009fe4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d901      	bls.n	8009ff0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8009fec:	2303      	movs	r3, #3
 8009fee:	e176      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009ff0:	4b0b      	ldr	r3, [pc, #44]	; (800a020 <HAL_RCC_OscConfig+0x578>)
 8009ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ff6:	f003 0302 	and.w	r3, r3, #2
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d0ed      	beq.n	8009fda <HAL_RCC_OscConfig+0x532>
 8009ffe:	e01a      	b.n	800a036 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a000:	f7fb fc00 	bl	8005804 <HAL_GetTick>
 800a004:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a006:	e00f      	b.n	800a028 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a008:	f7fb fbfc 	bl	8005804 <HAL_GetTick>
 800a00c:	4602      	mov	r2, r0
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	1ad3      	subs	r3, r2, r3
 800a012:	f241 3288 	movw	r2, #5000	; 0x1388
 800a016:	4293      	cmp	r3, r2
 800a018:	d906      	bls.n	800a028 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800a01a:	2303      	movs	r3, #3
 800a01c:	e15f      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
 800a01e:	bf00      	nop
 800a020:	40021000 	.word	0x40021000
 800a024:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a028:	4baa      	ldr	r3, [pc, #680]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a02a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a02e:	f003 0302 	and.w	r3, r3, #2
 800a032:	2b00      	cmp	r3, #0
 800a034:	d1e8      	bne.n	800a008 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a036:	7ffb      	ldrb	r3, [r7, #31]
 800a038:	2b01      	cmp	r3, #1
 800a03a:	d105      	bne.n	800a048 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a03c:	4ba5      	ldr	r3, [pc, #660]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a03e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a040:	4aa4      	ldr	r2, [pc, #656]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a042:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a046:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f003 0320 	and.w	r3, r3, #32
 800a050:	2b00      	cmp	r3, #0
 800a052:	d03c      	beq.n	800a0ce <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d01c      	beq.n	800a096 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a05c:	4b9d      	ldr	r3, [pc, #628]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a05e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a062:	4a9c      	ldr	r2, [pc, #624]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a064:	f043 0301 	orr.w	r3, r3, #1
 800a068:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a06c:	f7fb fbca 	bl	8005804 <HAL_GetTick>
 800a070:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a072:	e008      	b.n	800a086 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a074:	f7fb fbc6 	bl	8005804 <HAL_GetTick>
 800a078:	4602      	mov	r2, r0
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	1ad3      	subs	r3, r2, r3
 800a07e:	2b02      	cmp	r3, #2
 800a080:	d901      	bls.n	800a086 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800a082:	2303      	movs	r3, #3
 800a084:	e12b      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a086:	4b93      	ldr	r3, [pc, #588]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a088:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a08c:	f003 0302 	and.w	r3, r3, #2
 800a090:	2b00      	cmp	r3, #0
 800a092:	d0ef      	beq.n	800a074 <HAL_RCC_OscConfig+0x5cc>
 800a094:	e01b      	b.n	800a0ce <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a096:	4b8f      	ldr	r3, [pc, #572]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a098:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a09c:	4a8d      	ldr	r2, [pc, #564]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a09e:	f023 0301 	bic.w	r3, r3, #1
 800a0a2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0a6:	f7fb fbad 	bl	8005804 <HAL_GetTick>
 800a0aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a0ac:	e008      	b.n	800a0c0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a0ae:	f7fb fba9 	bl	8005804 <HAL_GetTick>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	1ad3      	subs	r3, r2, r3
 800a0b8:	2b02      	cmp	r3, #2
 800a0ba:	d901      	bls.n	800a0c0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800a0bc:	2303      	movs	r3, #3
 800a0be:	e10e      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a0c0:	4b84      	ldr	r3, [pc, #528]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a0c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a0c6:	f003 0302 	and.w	r3, r3, #2
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d1ef      	bne.n	800a0ae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	f000 8102 	beq.w	800a2dc <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0dc:	2b02      	cmp	r3, #2
 800a0de:	f040 80c5 	bne.w	800a26c <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a0e2:	4b7c      	ldr	r3, [pc, #496]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a0e4:	68db      	ldr	r3, [r3, #12]
 800a0e6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a0e8:	697b      	ldr	r3, [r7, #20]
 800a0ea:	f003 0203 	and.w	r2, r3, #3
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d12c      	bne.n	800a150 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a0f6:	697b      	ldr	r3, [r7, #20]
 800a0f8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a100:	3b01      	subs	r3, #1
 800a102:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a104:	429a      	cmp	r2, r3
 800a106:	d123      	bne.n	800a150 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a112:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a114:	429a      	cmp	r2, r3
 800a116:	d11b      	bne.n	800a150 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a122:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a124:	429a      	cmp	r2, r3
 800a126:	d113      	bne.n	800a150 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a132:	085b      	lsrs	r3, r3, #1
 800a134:	3b01      	subs	r3, #1
 800a136:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a138:	429a      	cmp	r2, r3
 800a13a:	d109      	bne.n	800a150 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a13c:	697b      	ldr	r3, [r7, #20]
 800a13e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a146:	085b      	lsrs	r3, r3, #1
 800a148:	3b01      	subs	r3, #1
 800a14a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d067      	beq.n	800a220 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a150:	69bb      	ldr	r3, [r7, #24]
 800a152:	2b0c      	cmp	r3, #12
 800a154:	d062      	beq.n	800a21c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a156:	4b5f      	ldr	r3, [pc, #380]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d001      	beq.n	800a166 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800a162:	2301      	movs	r3, #1
 800a164:	e0bb      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a166:	4b5b      	ldr	r3, [pc, #364]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4a5a      	ldr	r2, [pc, #360]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a16c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a170:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a172:	f7fb fb47 	bl	8005804 <HAL_GetTick>
 800a176:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a178:	e008      	b.n	800a18c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a17a:	f7fb fb43 	bl	8005804 <HAL_GetTick>
 800a17e:	4602      	mov	r2, r0
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	1ad3      	subs	r3, r2, r3
 800a184:	2b02      	cmp	r3, #2
 800a186:	d901      	bls.n	800a18c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800a188:	2303      	movs	r3, #3
 800a18a:	e0a8      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a18c:	4b51      	ldr	r3, [pc, #324]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a194:	2b00      	cmp	r3, #0
 800a196:	d1f0      	bne.n	800a17a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a198:	4b4e      	ldr	r3, [pc, #312]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a19a:	68da      	ldr	r2, [r3, #12]
 800a19c:	4b4e      	ldr	r3, [pc, #312]	; (800a2d8 <HAL_RCC_OscConfig+0x830>)
 800a19e:	4013      	ands	r3, r2
 800a1a0:	687a      	ldr	r2, [r7, #4]
 800a1a2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800a1a4:	687a      	ldr	r2, [r7, #4]
 800a1a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a1a8:	3a01      	subs	r2, #1
 800a1aa:	0112      	lsls	r2, r2, #4
 800a1ac:	4311      	orrs	r1, r2
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a1b2:	0212      	lsls	r2, r2, #8
 800a1b4:	4311      	orrs	r1, r2
 800a1b6:	687a      	ldr	r2, [r7, #4]
 800a1b8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a1ba:	0852      	lsrs	r2, r2, #1
 800a1bc:	3a01      	subs	r2, #1
 800a1be:	0552      	lsls	r2, r2, #21
 800a1c0:	4311      	orrs	r1, r2
 800a1c2:	687a      	ldr	r2, [r7, #4]
 800a1c4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a1c6:	0852      	lsrs	r2, r2, #1
 800a1c8:	3a01      	subs	r2, #1
 800a1ca:	0652      	lsls	r2, r2, #25
 800a1cc:	4311      	orrs	r1, r2
 800a1ce:	687a      	ldr	r2, [r7, #4]
 800a1d0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a1d2:	06d2      	lsls	r2, r2, #27
 800a1d4:	430a      	orrs	r2, r1
 800a1d6:	493f      	ldr	r1, [pc, #252]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a1d8:	4313      	orrs	r3, r2
 800a1da:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a1dc:	4b3d      	ldr	r3, [pc, #244]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	4a3c      	ldr	r2, [pc, #240]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a1e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a1e6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a1e8:	4b3a      	ldr	r3, [pc, #232]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a1ea:	68db      	ldr	r3, [r3, #12]
 800a1ec:	4a39      	ldr	r2, [pc, #228]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a1ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a1f2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a1f4:	f7fb fb06 	bl	8005804 <HAL_GetTick>
 800a1f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a1fa:	e008      	b.n	800a20e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a1fc:	f7fb fb02 	bl	8005804 <HAL_GetTick>
 800a200:	4602      	mov	r2, r0
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	1ad3      	subs	r3, r2, r3
 800a206:	2b02      	cmp	r3, #2
 800a208:	d901      	bls.n	800a20e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800a20a:	2303      	movs	r3, #3
 800a20c:	e067      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a20e:	4b31      	ldr	r3, [pc, #196]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a216:	2b00      	cmp	r3, #0
 800a218:	d0f0      	beq.n	800a1fc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a21a:	e05f      	b.n	800a2dc <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a21c:	2301      	movs	r3, #1
 800a21e:	e05e      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a220:	4b2c      	ldr	r3, [pc, #176]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d157      	bne.n	800a2dc <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a22c:	4b29      	ldr	r3, [pc, #164]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	4a28      	ldr	r2, [pc, #160]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a232:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a236:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a238:	4b26      	ldr	r3, [pc, #152]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a23a:	68db      	ldr	r3, [r3, #12]
 800a23c:	4a25      	ldr	r2, [pc, #148]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a23e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a242:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a244:	f7fb fade 	bl	8005804 <HAL_GetTick>
 800a248:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a24a:	e008      	b.n	800a25e <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a24c:	f7fb fada 	bl	8005804 <HAL_GetTick>
 800a250:	4602      	mov	r2, r0
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	1ad3      	subs	r3, r2, r3
 800a256:	2b02      	cmp	r3, #2
 800a258:	d901      	bls.n	800a25e <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800a25a:	2303      	movs	r3, #3
 800a25c:	e03f      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a25e:	4b1d      	ldr	r3, [pc, #116]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a266:	2b00      	cmp	r3, #0
 800a268:	d0f0      	beq.n	800a24c <HAL_RCC_OscConfig+0x7a4>
 800a26a:	e037      	b.n	800a2dc <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a26c:	69bb      	ldr	r3, [r7, #24]
 800a26e:	2b0c      	cmp	r3, #12
 800a270:	d02d      	beq.n	800a2ce <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a272:	4b18      	ldr	r3, [pc, #96]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a17      	ldr	r2, [pc, #92]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a278:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a27c:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a27e:	4b15      	ldr	r3, [pc, #84]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a286:	2b00      	cmp	r3, #0
 800a288:	d105      	bne.n	800a296 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800a28a:	4b12      	ldr	r3, [pc, #72]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a28c:	68db      	ldr	r3, [r3, #12]
 800a28e:	4a11      	ldr	r2, [pc, #68]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a290:	f023 0303 	bic.w	r3, r3, #3
 800a294:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800a296:	4b0f      	ldr	r3, [pc, #60]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a298:	68db      	ldr	r3, [r3, #12]
 800a29a:	4a0e      	ldr	r2, [pc, #56]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a29c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800a2a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a2a4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a2a6:	f7fb faad 	bl	8005804 <HAL_GetTick>
 800a2aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a2ac:	e008      	b.n	800a2c0 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a2ae:	f7fb faa9 	bl	8005804 <HAL_GetTick>
 800a2b2:	4602      	mov	r2, r0
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	1ad3      	subs	r3, r2, r3
 800a2b8:	2b02      	cmp	r3, #2
 800a2ba:	d901      	bls.n	800a2c0 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 800a2bc:	2303      	movs	r3, #3
 800a2be:	e00e      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a2c0:	4b04      	ldr	r3, [pc, #16]	; (800a2d4 <HAL_RCC_OscConfig+0x82c>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d1f0      	bne.n	800a2ae <HAL_RCC_OscConfig+0x806>
 800a2cc:	e006      	b.n	800a2dc <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	e005      	b.n	800a2de <HAL_RCC_OscConfig+0x836>
 800a2d2:	bf00      	nop
 800a2d4:	40021000 	.word	0x40021000
 800a2d8:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 800a2dc:	2300      	movs	r3, #0
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3720      	adds	r7, #32
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop

0800a2e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b084      	sub	sp, #16
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d101      	bne.n	800a2fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	e0c8      	b.n	800a48e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a2fc:	4b66      	ldr	r3, [pc, #408]	; (800a498 <HAL_RCC_ClockConfig+0x1b0>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f003 0307 	and.w	r3, r3, #7
 800a304:	683a      	ldr	r2, [r7, #0]
 800a306:	429a      	cmp	r2, r3
 800a308:	d910      	bls.n	800a32c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a30a:	4b63      	ldr	r3, [pc, #396]	; (800a498 <HAL_RCC_ClockConfig+0x1b0>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f023 0207 	bic.w	r2, r3, #7
 800a312:	4961      	ldr	r1, [pc, #388]	; (800a498 <HAL_RCC_ClockConfig+0x1b0>)
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	4313      	orrs	r3, r2
 800a318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a31a:	4b5f      	ldr	r3, [pc, #380]	; (800a498 <HAL_RCC_ClockConfig+0x1b0>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f003 0307 	and.w	r3, r3, #7
 800a322:	683a      	ldr	r2, [r7, #0]
 800a324:	429a      	cmp	r2, r3
 800a326:	d001      	beq.n	800a32c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a328:	2301      	movs	r3, #1
 800a32a:	e0b0      	b.n	800a48e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f003 0301 	and.w	r3, r3, #1
 800a334:	2b00      	cmp	r3, #0
 800a336:	d04c      	beq.n	800a3d2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	685b      	ldr	r3, [r3, #4]
 800a33c:	2b03      	cmp	r3, #3
 800a33e:	d107      	bne.n	800a350 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a340:	4b56      	ldr	r3, [pc, #344]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d121      	bne.n	800a390 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800a34c:	2301      	movs	r3, #1
 800a34e:	e09e      	b.n	800a48e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	685b      	ldr	r3, [r3, #4]
 800a354:	2b02      	cmp	r3, #2
 800a356:	d107      	bne.n	800a368 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a358:	4b50      	ldr	r3, [pc, #320]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a360:	2b00      	cmp	r3, #0
 800a362:	d115      	bne.n	800a390 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800a364:	2301      	movs	r3, #1
 800a366:	e092      	b.n	800a48e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	685b      	ldr	r3, [r3, #4]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d107      	bne.n	800a380 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a370:	4b4a      	ldr	r3, [pc, #296]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f003 0302 	and.w	r3, r3, #2
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d109      	bne.n	800a390 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800a37c:	2301      	movs	r3, #1
 800a37e:	e086      	b.n	800a48e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a380:	4b46      	ldr	r3, [pc, #280]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d101      	bne.n	800a390 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800a38c:	2301      	movs	r3, #1
 800a38e:	e07e      	b.n	800a48e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a390:	4b42      	ldr	r3, [pc, #264]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	f023 0203 	bic.w	r2, r3, #3
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	685b      	ldr	r3, [r3, #4]
 800a39c:	493f      	ldr	r1, [pc, #252]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a3a2:	f7fb fa2f 	bl	8005804 <HAL_GetTick>
 800a3a6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a3a8:	e00a      	b.n	800a3c0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a3aa:	f7fb fa2b 	bl	8005804 <HAL_GetTick>
 800a3ae:	4602      	mov	r2, r0
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	1ad3      	subs	r3, r2, r3
 800a3b4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3b8:	4293      	cmp	r3, r2
 800a3ba:	d901      	bls.n	800a3c0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800a3bc:	2303      	movs	r3, #3
 800a3be:	e066      	b.n	800a48e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a3c0:	4b36      	ldr	r3, [pc, #216]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a3c2:	689b      	ldr	r3, [r3, #8]
 800a3c4:	f003 020c 	and.w	r2, r3, #12
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	d1eb      	bne.n	800a3aa <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f003 0302 	and.w	r3, r3, #2
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d008      	beq.n	800a3f0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a3de:	4b2f      	ldr	r3, [pc, #188]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a3e0:	689b      	ldr	r3, [r3, #8]
 800a3e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	492c      	ldr	r1, [pc, #176]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a3f0:	4b29      	ldr	r3, [pc, #164]	; (800a498 <HAL_RCC_ClockConfig+0x1b0>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	f003 0307 	and.w	r3, r3, #7
 800a3f8:	683a      	ldr	r2, [r7, #0]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d210      	bcs.n	800a420 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a3fe:	4b26      	ldr	r3, [pc, #152]	; (800a498 <HAL_RCC_ClockConfig+0x1b0>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f023 0207 	bic.w	r2, r3, #7
 800a406:	4924      	ldr	r1, [pc, #144]	; (800a498 <HAL_RCC_ClockConfig+0x1b0>)
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	4313      	orrs	r3, r2
 800a40c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a40e:	4b22      	ldr	r3, [pc, #136]	; (800a498 <HAL_RCC_ClockConfig+0x1b0>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f003 0307 	and.w	r3, r3, #7
 800a416:	683a      	ldr	r2, [r7, #0]
 800a418:	429a      	cmp	r2, r3
 800a41a:	d001      	beq.n	800a420 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800a41c:	2301      	movs	r3, #1
 800a41e:	e036      	b.n	800a48e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f003 0304 	and.w	r3, r3, #4
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d008      	beq.n	800a43e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a42c:	4b1b      	ldr	r3, [pc, #108]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a42e:	689b      	ldr	r3, [r3, #8]
 800a430:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	4918      	ldr	r1, [pc, #96]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a43a:	4313      	orrs	r3, r2
 800a43c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f003 0308 	and.w	r3, r3, #8
 800a446:	2b00      	cmp	r3, #0
 800a448:	d009      	beq.n	800a45e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a44a:	4b14      	ldr	r3, [pc, #80]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a44c:	689b      	ldr	r3, [r3, #8]
 800a44e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	691b      	ldr	r3, [r3, #16]
 800a456:	00db      	lsls	r3, r3, #3
 800a458:	4910      	ldr	r1, [pc, #64]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a45a:	4313      	orrs	r3, r2
 800a45c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a45e:	f000 f825 	bl	800a4ac <HAL_RCC_GetSysClockFreq>
 800a462:	4602      	mov	r2, r0
 800a464:	4b0d      	ldr	r3, [pc, #52]	; (800a49c <HAL_RCC_ClockConfig+0x1b4>)
 800a466:	689b      	ldr	r3, [r3, #8]
 800a468:	091b      	lsrs	r3, r3, #4
 800a46a:	f003 030f 	and.w	r3, r3, #15
 800a46e:	490c      	ldr	r1, [pc, #48]	; (800a4a0 <HAL_RCC_ClockConfig+0x1b8>)
 800a470:	5ccb      	ldrb	r3, [r1, r3]
 800a472:	f003 031f 	and.w	r3, r3, #31
 800a476:	fa22 f303 	lsr.w	r3, r2, r3
 800a47a:	4a0a      	ldr	r2, [pc, #40]	; (800a4a4 <HAL_RCC_ClockConfig+0x1bc>)
 800a47c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a47e:	4b0a      	ldr	r3, [pc, #40]	; (800a4a8 <HAL_RCC_ClockConfig+0x1c0>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	4618      	mov	r0, r3
 800a484:	f7f9 fb52 	bl	8003b2c <HAL_InitTick>
 800a488:	4603      	mov	r3, r0
 800a48a:	72fb      	strb	r3, [r7, #11]

  return status;
 800a48c:	7afb      	ldrb	r3, [r7, #11]
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3710      	adds	r7, #16
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}
 800a496:	bf00      	nop
 800a498:	40022000 	.word	0x40022000
 800a49c:	40021000 	.word	0x40021000
 800a4a0:	08010b78 	.word	0x08010b78
 800a4a4:	20000000 	.word	0x20000000
 800a4a8:	20000008 	.word	0x20000008

0800a4ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a4ac:	b480      	push	{r7}
 800a4ae:	b089      	sub	sp, #36	; 0x24
 800a4b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	61fb      	str	r3, [r7, #28]
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a4ba:	4b3e      	ldr	r3, [pc, #248]	; (800a5b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800a4bc:	689b      	ldr	r3, [r3, #8]
 800a4be:	f003 030c 	and.w	r3, r3, #12
 800a4c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a4c4:	4b3b      	ldr	r3, [pc, #236]	; (800a5b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800a4c6:	68db      	ldr	r3, [r3, #12]
 800a4c8:	f003 0303 	and.w	r3, r3, #3
 800a4cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a4ce:	693b      	ldr	r3, [r7, #16]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d005      	beq.n	800a4e0 <HAL_RCC_GetSysClockFreq+0x34>
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	2b0c      	cmp	r3, #12
 800a4d8:	d121      	bne.n	800a51e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	2b01      	cmp	r3, #1
 800a4de:	d11e      	bne.n	800a51e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a4e0:	4b34      	ldr	r3, [pc, #208]	; (800a5b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f003 0308 	and.w	r3, r3, #8
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d107      	bne.n	800a4fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a4ec:	4b31      	ldr	r3, [pc, #196]	; (800a5b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800a4ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a4f2:	0a1b      	lsrs	r3, r3, #8
 800a4f4:	f003 030f 	and.w	r3, r3, #15
 800a4f8:	61fb      	str	r3, [r7, #28]
 800a4fa:	e005      	b.n	800a508 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a4fc:	4b2d      	ldr	r3, [pc, #180]	; (800a5b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	091b      	lsrs	r3, r3, #4
 800a502:	f003 030f 	and.w	r3, r3, #15
 800a506:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a508:	4a2b      	ldr	r2, [pc, #172]	; (800a5b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800a50a:	69fb      	ldr	r3, [r7, #28]
 800a50c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a510:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d10d      	bne.n	800a534 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a518:	69fb      	ldr	r3, [r7, #28]
 800a51a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a51c:	e00a      	b.n	800a534 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	2b04      	cmp	r3, #4
 800a522:	d102      	bne.n	800a52a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a524:	4b25      	ldr	r3, [pc, #148]	; (800a5bc <HAL_RCC_GetSysClockFreq+0x110>)
 800a526:	61bb      	str	r3, [r7, #24]
 800a528:	e004      	b.n	800a534 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	2b08      	cmp	r3, #8
 800a52e:	d101      	bne.n	800a534 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a530:	4b23      	ldr	r3, [pc, #140]	; (800a5c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800a532:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	2b0c      	cmp	r3, #12
 800a538:	d134      	bne.n	800a5a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a53a:	4b1e      	ldr	r3, [pc, #120]	; (800a5b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800a53c:	68db      	ldr	r3, [r3, #12]
 800a53e:	f003 0303 	and.w	r3, r3, #3
 800a542:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	2b02      	cmp	r3, #2
 800a548:	d003      	beq.n	800a552 <HAL_RCC_GetSysClockFreq+0xa6>
 800a54a:	68bb      	ldr	r3, [r7, #8]
 800a54c:	2b03      	cmp	r3, #3
 800a54e:	d003      	beq.n	800a558 <HAL_RCC_GetSysClockFreq+0xac>
 800a550:	e005      	b.n	800a55e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a552:	4b1a      	ldr	r3, [pc, #104]	; (800a5bc <HAL_RCC_GetSysClockFreq+0x110>)
 800a554:	617b      	str	r3, [r7, #20]
      break;
 800a556:	e005      	b.n	800a564 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a558:	4b19      	ldr	r3, [pc, #100]	; (800a5c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800a55a:	617b      	str	r3, [r7, #20]
      break;
 800a55c:	e002      	b.n	800a564 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a55e:	69fb      	ldr	r3, [r7, #28]
 800a560:	617b      	str	r3, [r7, #20]
      break;
 800a562:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a564:	4b13      	ldr	r3, [pc, #76]	; (800a5b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800a566:	68db      	ldr	r3, [r3, #12]
 800a568:	091b      	lsrs	r3, r3, #4
 800a56a:	f003 0307 	and.w	r3, r3, #7
 800a56e:	3301      	adds	r3, #1
 800a570:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a572:	4b10      	ldr	r3, [pc, #64]	; (800a5b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800a574:	68db      	ldr	r3, [r3, #12]
 800a576:	0a1b      	lsrs	r3, r3, #8
 800a578:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a57c:	697a      	ldr	r2, [r7, #20]
 800a57e:	fb02 f203 	mul.w	r2, r2, r3
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	fbb2 f3f3 	udiv	r3, r2, r3
 800a588:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a58a:	4b0a      	ldr	r3, [pc, #40]	; (800a5b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800a58c:	68db      	ldr	r3, [r3, #12]
 800a58e:	0e5b      	lsrs	r3, r3, #25
 800a590:	f003 0303 	and.w	r3, r3, #3
 800a594:	3301      	adds	r3, #1
 800a596:	005b      	lsls	r3, r3, #1
 800a598:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a59a:	697a      	ldr	r2, [r7, #20]
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a5a4:	69bb      	ldr	r3, [r7, #24]
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3724      	adds	r7, #36	; 0x24
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b0:	4770      	bx	lr
 800a5b2:	bf00      	nop
 800a5b4:	40021000 	.word	0x40021000
 800a5b8:	08010b90 	.word	0x08010b90
 800a5bc:	00f42400 	.word	0x00f42400
 800a5c0:	00989680 	.word	0x00989680

0800a5c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a5c8:	4b03      	ldr	r3, [pc, #12]	; (800a5d8 <HAL_RCC_GetHCLKFreq+0x14>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d4:	4770      	bx	lr
 800a5d6:	bf00      	nop
 800a5d8:	20000000 	.word	0x20000000

0800a5dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a5e0:	f7ff fff0 	bl	800a5c4 <HAL_RCC_GetHCLKFreq>
 800a5e4:	4602      	mov	r2, r0
 800a5e6:	4b06      	ldr	r3, [pc, #24]	; (800a600 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a5e8:	689b      	ldr	r3, [r3, #8]
 800a5ea:	0a1b      	lsrs	r3, r3, #8
 800a5ec:	f003 0307 	and.w	r3, r3, #7
 800a5f0:	4904      	ldr	r1, [pc, #16]	; (800a604 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a5f2:	5ccb      	ldrb	r3, [r1, r3]
 800a5f4:	f003 031f 	and.w	r3, r3, #31
 800a5f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	bd80      	pop	{r7, pc}
 800a600:	40021000 	.word	0x40021000
 800a604:	08010b88 	.word	0x08010b88

0800a608 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a60c:	f7ff ffda 	bl	800a5c4 <HAL_RCC_GetHCLKFreq>
 800a610:	4602      	mov	r2, r0
 800a612:	4b06      	ldr	r3, [pc, #24]	; (800a62c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a614:	689b      	ldr	r3, [r3, #8]
 800a616:	0adb      	lsrs	r3, r3, #11
 800a618:	f003 0307 	and.w	r3, r3, #7
 800a61c:	4904      	ldr	r1, [pc, #16]	; (800a630 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a61e:	5ccb      	ldrb	r3, [r1, r3]
 800a620:	f003 031f 	and.w	r3, r3, #31
 800a624:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a628:	4618      	mov	r0, r3
 800a62a:	bd80      	pop	{r7, pc}
 800a62c:	40021000 	.word	0x40021000
 800a630:	08010b88 	.word	0x08010b88

0800a634 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a634:	b480      	push	{r7}
 800a636:	b083      	sub	sp, #12
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
 800a63c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	220f      	movs	r2, #15
 800a642:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800a644:	4b12      	ldr	r3, [pc, #72]	; (800a690 <HAL_RCC_GetClockConfig+0x5c>)
 800a646:	689b      	ldr	r3, [r3, #8]
 800a648:	f003 0203 	and.w	r2, r3, #3
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800a650:	4b0f      	ldr	r3, [pc, #60]	; (800a690 <HAL_RCC_GetClockConfig+0x5c>)
 800a652:	689b      	ldr	r3, [r3, #8]
 800a654:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800a65c:	4b0c      	ldr	r3, [pc, #48]	; (800a690 <HAL_RCC_GetClockConfig+0x5c>)
 800a65e:	689b      	ldr	r3, [r3, #8]
 800a660:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800a668:	4b09      	ldr	r3, [pc, #36]	; (800a690 <HAL_RCC_GetClockConfig+0x5c>)
 800a66a:	689b      	ldr	r3, [r3, #8]
 800a66c:	08db      	lsrs	r3, r3, #3
 800a66e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800a676:	4b07      	ldr	r3, [pc, #28]	; (800a694 <HAL_RCC_GetClockConfig+0x60>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f003 0207 	and.w	r2, r3, #7
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	601a      	str	r2, [r3, #0]
}
 800a682:	bf00      	nop
 800a684:	370c      	adds	r7, #12
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr
 800a68e:	bf00      	nop
 800a690:	40021000 	.word	0x40021000
 800a694:	40022000 	.word	0x40022000

0800a698 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b086      	sub	sp, #24
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a6a4:	4b2a      	ldr	r3, [pc, #168]	; (800a750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a6a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d003      	beq.n	800a6b8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a6b0:	f7ff f996 	bl	80099e0 <HAL_PWREx_GetVoltageRange>
 800a6b4:	6178      	str	r0, [r7, #20]
 800a6b6:	e014      	b.n	800a6e2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a6b8:	4b25      	ldr	r3, [pc, #148]	; (800a750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a6ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6bc:	4a24      	ldr	r2, [pc, #144]	; (800a750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a6be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a6c2:	6593      	str	r3, [r2, #88]	; 0x58
 800a6c4:	4b22      	ldr	r3, [pc, #136]	; (800a750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a6c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a6cc:	60fb      	str	r3, [r7, #12]
 800a6ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a6d0:	f7ff f986 	bl	80099e0 <HAL_PWREx_GetVoltageRange>
 800a6d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a6d6:	4b1e      	ldr	r3, [pc, #120]	; (800a750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a6d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6da:	4a1d      	ldr	r2, [pc, #116]	; (800a750 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a6dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a6e0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a6e2:	697b      	ldr	r3, [r7, #20]
 800a6e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6e8:	d10b      	bne.n	800a702 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2b80      	cmp	r3, #128	; 0x80
 800a6ee:	d919      	bls.n	800a724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2ba0      	cmp	r3, #160	; 0xa0
 800a6f4:	d902      	bls.n	800a6fc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a6f6:	2302      	movs	r3, #2
 800a6f8:	613b      	str	r3, [r7, #16]
 800a6fa:	e013      	b.n	800a724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	613b      	str	r3, [r7, #16]
 800a700:	e010      	b.n	800a724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2b80      	cmp	r3, #128	; 0x80
 800a706:	d902      	bls.n	800a70e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800a708:	2303      	movs	r3, #3
 800a70a:	613b      	str	r3, [r7, #16]
 800a70c:	e00a      	b.n	800a724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2b80      	cmp	r3, #128	; 0x80
 800a712:	d102      	bne.n	800a71a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a714:	2302      	movs	r3, #2
 800a716:	613b      	str	r3, [r7, #16]
 800a718:	e004      	b.n	800a724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2b70      	cmp	r3, #112	; 0x70
 800a71e:	d101      	bne.n	800a724 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a720:	2301      	movs	r3, #1
 800a722:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a724:	4b0b      	ldr	r3, [pc, #44]	; (800a754 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f023 0207 	bic.w	r2, r3, #7
 800a72c:	4909      	ldr	r1, [pc, #36]	; (800a754 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	4313      	orrs	r3, r2
 800a732:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a734:	4b07      	ldr	r3, [pc, #28]	; (800a754 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f003 0307 	and.w	r3, r3, #7
 800a73c:	693a      	ldr	r2, [r7, #16]
 800a73e:	429a      	cmp	r2, r3
 800a740:	d001      	beq.n	800a746 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800a742:	2301      	movs	r3, #1
 800a744:	e000      	b.n	800a748 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800a746:	2300      	movs	r3, #0
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3718      	adds	r7, #24
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}
 800a750:	40021000 	.word	0x40021000
 800a754:	40022000 	.word	0x40022000

0800a758 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b086      	sub	sp, #24
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a760:	2300      	movs	r3, #0
 800a762:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a764:	2300      	movs	r3, #0
 800a766:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a770:	2b00      	cmp	r3, #0
 800a772:	d031      	beq.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a778:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a77c:	d01a      	beq.n	800a7b4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800a77e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a782:	d814      	bhi.n	800a7ae <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a784:	2b00      	cmp	r3, #0
 800a786:	d009      	beq.n	800a79c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800a788:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a78c:	d10f      	bne.n	800a7ae <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800a78e:	4bac      	ldr	r3, [pc, #688]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a790:	68db      	ldr	r3, [r3, #12]
 800a792:	4aab      	ldr	r2, [pc, #684]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a798:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a79a:	e00c      	b.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	3304      	adds	r3, #4
 800a7a0:	2100      	movs	r1, #0
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f000 f9cc 	bl	800ab40 <RCCEx_PLLSAI1_Config>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a7ac:	e003      	b.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	74fb      	strb	r3, [r7, #19]
      break;
 800a7b2:	e000      	b.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800a7b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a7b6:	7cfb      	ldrb	r3, [r7, #19]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d10b      	bne.n	800a7d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a7bc:	4ba0      	ldr	r3, [pc, #640]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a7be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7ca:	499d      	ldr	r1, [pc, #628]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a7cc:	4313      	orrs	r3, r2
 800a7ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a7d2:	e001      	b.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7d4:	7cfb      	ldrb	r3, [r7, #19]
 800a7d6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	f000 8099 	beq.w	800a918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a7ea:	4b95      	ldr	r3, [pc, #596]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a7ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d101      	bne.n	800a7fa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	e000      	b.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d00d      	beq.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a800:	4b8f      	ldr	r3, [pc, #572]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a804:	4a8e      	ldr	r2, [pc, #568]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a806:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a80a:	6593      	str	r3, [r2, #88]	; 0x58
 800a80c:	4b8c      	ldr	r3, [pc, #560]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a80e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a810:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a814:	60bb      	str	r3, [r7, #8]
 800a816:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a818:	2301      	movs	r3, #1
 800a81a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a81c:	4b89      	ldr	r3, [pc, #548]	; (800aa44 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	4a88      	ldr	r2, [pc, #544]	; (800aa44 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800a822:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a826:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a828:	f7fa ffec 	bl	8005804 <HAL_GetTick>
 800a82c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a82e:	e009      	b.n	800a844 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a830:	f7fa ffe8 	bl	8005804 <HAL_GetTick>
 800a834:	4602      	mov	r2, r0
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	1ad3      	subs	r3, r2, r3
 800a83a:	2b02      	cmp	r3, #2
 800a83c:	d902      	bls.n	800a844 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800a83e:	2303      	movs	r3, #3
 800a840:	74fb      	strb	r3, [r7, #19]
        break;
 800a842:	e005      	b.n	800a850 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a844:	4b7f      	ldr	r3, [pc, #508]	; (800aa44 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d0ef      	beq.n	800a830 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800a850:	7cfb      	ldrb	r3, [r7, #19]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d155      	bne.n	800a902 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a856:	4b7a      	ldr	r3, [pc, #488]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a85c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a860:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a862:	697b      	ldr	r3, [r7, #20]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d01e      	beq.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a86c:	697a      	ldr	r2, [r7, #20]
 800a86e:	429a      	cmp	r2, r3
 800a870:	d019      	beq.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a872:	4b73      	ldr	r3, [pc, #460]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a878:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a87c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a87e:	4b70      	ldr	r3, [pc, #448]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a884:	4a6e      	ldr	r2, [pc, #440]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a886:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a88a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a88e:	4b6c      	ldr	r3, [pc, #432]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a890:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a894:	4a6a      	ldr	r2, [pc, #424]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a896:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a89a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a89e:	4a68      	ldr	r2, [pc, #416]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	f003 0301 	and.w	r3, r3, #1
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d016      	beq.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8b0:	f7fa ffa8 	bl	8005804 <HAL_GetTick>
 800a8b4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a8b6:	e00b      	b.n	800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8b8:	f7fa ffa4 	bl	8005804 <HAL_GetTick>
 800a8bc:	4602      	mov	r2, r0
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	1ad3      	subs	r3, r2, r3
 800a8c2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8c6:	4293      	cmp	r3, r2
 800a8c8:	d902      	bls.n	800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800a8ca:	2303      	movs	r3, #3
 800a8cc:	74fb      	strb	r3, [r7, #19]
            break;
 800a8ce:	e006      	b.n	800a8de <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a8d0:	4b5b      	ldr	r3, [pc, #364]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a8d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8d6:	f003 0302 	and.w	r3, r3, #2
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d0ec      	beq.n	800a8b8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800a8de:	7cfb      	ldrb	r3, [r7, #19]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d10b      	bne.n	800a8fc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a8e4:	4b56      	ldr	r3, [pc, #344]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a8e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8ea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8f2:	4953      	ldr	r1, [pc, #332]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a8fa:	e004      	b.n	800a906 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a8fc:	7cfb      	ldrb	r3, [r7, #19]
 800a8fe:	74bb      	strb	r3, [r7, #18]
 800a900:	e001      	b.n	800a906 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a902:	7cfb      	ldrb	r3, [r7, #19]
 800a904:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a906:	7c7b      	ldrb	r3, [r7, #17]
 800a908:	2b01      	cmp	r3, #1
 800a90a:	d105      	bne.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a90c:	4b4c      	ldr	r3, [pc, #304]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a90e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a910:	4a4b      	ldr	r2, [pc, #300]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a912:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a916:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f003 0301 	and.w	r3, r3, #1
 800a920:	2b00      	cmp	r3, #0
 800a922:	d00a      	beq.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a924:	4b46      	ldr	r3, [pc, #280]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a92a:	f023 0203 	bic.w	r2, r3, #3
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6a1b      	ldr	r3, [r3, #32]
 800a932:	4943      	ldr	r1, [pc, #268]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a934:	4313      	orrs	r3, r2
 800a936:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f003 0302 	and.w	r3, r3, #2
 800a942:	2b00      	cmp	r3, #0
 800a944:	d00a      	beq.n	800a95c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a946:	4b3e      	ldr	r3, [pc, #248]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a94c:	f023 020c 	bic.w	r2, r3, #12
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a954:	493a      	ldr	r1, [pc, #232]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a956:	4313      	orrs	r3, r2
 800a958:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f003 0320 	and.w	r3, r3, #32
 800a964:	2b00      	cmp	r3, #0
 800a966:	d00a      	beq.n	800a97e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a968:	4b35      	ldr	r3, [pc, #212]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a96a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a96e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a976:	4932      	ldr	r1, [pc, #200]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a978:	4313      	orrs	r3, r2
 800a97a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a986:	2b00      	cmp	r3, #0
 800a988:	d00a      	beq.n	800a9a0 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a98a:	4b2d      	ldr	r3, [pc, #180]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a98c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a990:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a998:	4929      	ldr	r1, [pc, #164]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a99a:	4313      	orrs	r3, r2
 800a99c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d00a      	beq.n	800a9c2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a9ac:	4b24      	ldr	r3, [pc, #144]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a9ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9b2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9ba:	4921      	ldr	r1, [pc, #132]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a9bc:	4313      	orrs	r3, r2
 800a9be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d00a      	beq.n	800a9e4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a9ce:	4b1c      	ldr	r3, [pc, #112]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a9d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9d4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9dc:	4918      	ldr	r1, [pc, #96]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a9de:	4313      	orrs	r3, r2
 800a9e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d00a      	beq.n	800aa06 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a9f0:	4b13      	ldr	r3, [pc, #76]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800a9f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9f6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9fe:	4910      	ldr	r1, [pc, #64]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800aa00:	4313      	orrs	r3, r2
 800aa02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d02c      	beq.n	800aa6c <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800aa12:	4b0b      	ldr	r3, [pc, #44]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800aa14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa18:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa20:	4907      	ldr	r1, [pc, #28]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800aa22:	4313      	orrs	r3, r2
 800aa24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aa30:	d10a      	bne.n	800aa48 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aa32:	4b03      	ldr	r3, [pc, #12]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800aa34:	68db      	ldr	r3, [r3, #12]
 800aa36:	4a02      	ldr	r2, [pc, #8]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800aa38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aa3c:	60d3      	str	r3, [r2, #12]
 800aa3e:	e015      	b.n	800aa6c <HAL_RCCEx_PeriphCLKConfig+0x314>
 800aa40:	40021000 	.word	0x40021000
 800aa44:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aa50:	d10c      	bne.n	800aa6c <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	3304      	adds	r3, #4
 800aa56:	2101      	movs	r1, #1
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f000 f871 	bl	800ab40 <RCCEx_PLLSAI1_Config>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800aa62:	7cfb      	ldrb	r3, [r7, #19]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d001      	beq.n	800aa6c <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 800aa68:	7cfb      	ldrb	r3, [r7, #19]
 800aa6a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d028      	beq.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800aa78:	4b30      	ldr	r3, [pc, #192]	; (800ab3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800aa7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa7e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa86:	492d      	ldr	r1, [pc, #180]	; (800ab3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800aa88:	4313      	orrs	r3, r2
 800aa8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aa96:	d106      	bne.n	800aaa6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aa98:	4b28      	ldr	r3, [pc, #160]	; (800ab3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800aa9a:	68db      	ldr	r3, [r3, #12]
 800aa9c:	4a27      	ldr	r2, [pc, #156]	; (800ab3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800aa9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aaa2:	60d3      	str	r3, [r2, #12]
 800aaa4:	e011      	b.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aaaa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aaae:	d10c      	bne.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	3304      	adds	r3, #4
 800aab4:	2101      	movs	r1, #1
 800aab6:	4618      	mov	r0, r3
 800aab8:	f000 f842 	bl	800ab40 <RCCEx_PLLSAI1_Config>
 800aabc:	4603      	mov	r3, r0
 800aabe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800aac0:	7cfb      	ldrb	r3, [r7, #19]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d001      	beq.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 800aac6:	7cfb      	ldrb	r3, [r7, #19]
 800aac8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d01c      	beq.n	800ab10 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800aad6:	4b19      	ldr	r3, [pc, #100]	; (800ab3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800aad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aadc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aae4:	4915      	ldr	r1, [pc, #84]	; (800ab3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800aae6:	4313      	orrs	r3, r2
 800aae8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aaf0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aaf4:	d10c      	bne.n	800ab10 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	3304      	adds	r3, #4
 800aafa:	2102      	movs	r1, #2
 800aafc:	4618      	mov	r0, r3
 800aafe:	f000 f81f 	bl	800ab40 <RCCEx_PLLSAI1_Config>
 800ab02:	4603      	mov	r3, r0
 800ab04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ab06:	7cfb      	ldrb	r3, [r7, #19]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d001      	beq.n	800ab10 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800ab0c:	7cfb      	ldrb	r3, [r7, #19]
 800ab0e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d00a      	beq.n	800ab32 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800ab1c:	4b07      	ldr	r3, [pc, #28]	; (800ab3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800ab1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab22:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab2a:	4904      	ldr	r1, [pc, #16]	; (800ab3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800ab2c:	4313      	orrs	r3, r2
 800ab2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800ab32:	7cbb      	ldrb	r3, [r7, #18]
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	3718      	adds	r7, #24
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bd80      	pop	{r7, pc}
 800ab3c:	40021000 	.word	0x40021000

0800ab40 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b084      	sub	sp, #16
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800ab4e:	4b74      	ldr	r3, [pc, #464]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ab50:	68db      	ldr	r3, [r3, #12]
 800ab52:	f003 0303 	and.w	r3, r3, #3
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d018      	beq.n	800ab8c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800ab5a:	4b71      	ldr	r3, [pc, #452]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ab5c:	68db      	ldr	r3, [r3, #12]
 800ab5e:	f003 0203 	and.w	r2, r3, #3
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	429a      	cmp	r2, r3
 800ab68:	d10d      	bne.n	800ab86 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
       ||
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d009      	beq.n	800ab86 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800ab72:	4b6b      	ldr	r3, [pc, #428]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ab74:	68db      	ldr	r3, [r3, #12]
 800ab76:	091b      	lsrs	r3, r3, #4
 800ab78:	f003 0307 	and.w	r3, r3, #7
 800ab7c:	1c5a      	adds	r2, r3, #1
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	685b      	ldr	r3, [r3, #4]
       ||
 800ab82:	429a      	cmp	r2, r3
 800ab84:	d047      	beq.n	800ac16 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800ab86:	2301      	movs	r3, #1
 800ab88:	73fb      	strb	r3, [r7, #15]
 800ab8a:	e044      	b.n	800ac16 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	2b03      	cmp	r3, #3
 800ab92:	d018      	beq.n	800abc6 <RCCEx_PLLSAI1_Config+0x86>
 800ab94:	2b03      	cmp	r3, #3
 800ab96:	d825      	bhi.n	800abe4 <RCCEx_PLLSAI1_Config+0xa4>
 800ab98:	2b01      	cmp	r3, #1
 800ab9a:	d002      	beq.n	800aba2 <RCCEx_PLLSAI1_Config+0x62>
 800ab9c:	2b02      	cmp	r3, #2
 800ab9e:	d009      	beq.n	800abb4 <RCCEx_PLLSAI1_Config+0x74>
 800aba0:	e020      	b.n	800abe4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800aba2:	4b5f      	ldr	r3, [pc, #380]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f003 0302 	and.w	r3, r3, #2
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d11d      	bne.n	800abea <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800abae:	2301      	movs	r3, #1
 800abb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800abb2:	e01a      	b.n	800abea <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800abb4:	4b5a      	ldr	r3, [pc, #360]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d116      	bne.n	800abee <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800abc0:	2301      	movs	r3, #1
 800abc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800abc4:	e013      	b.n	800abee <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800abc6:	4b56      	ldr	r3, [pc, #344]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d10f      	bne.n	800abf2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800abd2:	4b53      	ldr	r3, [pc, #332]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d109      	bne.n	800abf2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800abde:	2301      	movs	r3, #1
 800abe0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800abe2:	e006      	b.n	800abf2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800abe4:	2301      	movs	r3, #1
 800abe6:	73fb      	strb	r3, [r7, #15]
      break;
 800abe8:	e004      	b.n	800abf4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800abea:	bf00      	nop
 800abec:	e002      	b.n	800abf4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800abee:	bf00      	nop
 800abf0:	e000      	b.n	800abf4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800abf2:	bf00      	nop
    }

    if(status == HAL_OK)
 800abf4:	7bfb      	ldrb	r3, [r7, #15]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d10d      	bne.n	800ac16 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800abfa:	4b49      	ldr	r3, [pc, #292]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800abfc:	68db      	ldr	r3, [r3, #12]
 800abfe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6819      	ldr	r1, [r3, #0]
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	685b      	ldr	r3, [r3, #4]
 800ac0a:	3b01      	subs	r3, #1
 800ac0c:	011b      	lsls	r3, r3, #4
 800ac0e:	430b      	orrs	r3, r1
 800ac10:	4943      	ldr	r1, [pc, #268]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ac12:	4313      	orrs	r3, r2
 800ac14:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800ac16:	7bfb      	ldrb	r3, [r7, #15]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d17c      	bne.n	800ad16 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800ac1c:	4b40      	ldr	r3, [pc, #256]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	4a3f      	ldr	r2, [pc, #252]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ac22:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ac26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ac28:	f7fa fdec 	bl	8005804 <HAL_GetTick>
 800ac2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800ac2e:	e009      	b.n	800ac44 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ac30:	f7fa fde8 	bl	8005804 <HAL_GetTick>
 800ac34:	4602      	mov	r2, r0
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	1ad3      	subs	r3, r2, r3
 800ac3a:	2b02      	cmp	r3, #2
 800ac3c:	d902      	bls.n	800ac44 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800ac3e:	2303      	movs	r3, #3
 800ac40:	73fb      	strb	r3, [r7, #15]
        break;
 800ac42:	e005      	b.n	800ac50 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800ac44:	4b36      	ldr	r3, [pc, #216]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d1ef      	bne.n	800ac30 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800ac50:	7bfb      	ldrb	r3, [r7, #15]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d15f      	bne.n	800ad16 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d110      	bne.n	800ac7e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ac5c:	4b30      	ldr	r3, [pc, #192]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ac5e:	691b      	ldr	r3, [r3, #16]
 800ac60:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800ac64:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ac68:	687a      	ldr	r2, [r7, #4]
 800ac6a:	6892      	ldr	r2, [r2, #8]
 800ac6c:	0211      	lsls	r1, r2, #8
 800ac6e:	687a      	ldr	r2, [r7, #4]
 800ac70:	68d2      	ldr	r2, [r2, #12]
 800ac72:	06d2      	lsls	r2, r2, #27
 800ac74:	430a      	orrs	r2, r1
 800ac76:	492a      	ldr	r1, [pc, #168]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ac78:	4313      	orrs	r3, r2
 800ac7a:	610b      	str	r3, [r1, #16]
 800ac7c:	e027      	b.n	800acce <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	2b01      	cmp	r3, #1
 800ac82:	d112      	bne.n	800acaa <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ac84:	4b26      	ldr	r3, [pc, #152]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ac86:	691b      	ldr	r3, [r3, #16]
 800ac88:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800ac8c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ac90:	687a      	ldr	r2, [r7, #4]
 800ac92:	6892      	ldr	r2, [r2, #8]
 800ac94:	0211      	lsls	r1, r2, #8
 800ac96:	687a      	ldr	r2, [r7, #4]
 800ac98:	6912      	ldr	r2, [r2, #16]
 800ac9a:	0852      	lsrs	r2, r2, #1
 800ac9c:	3a01      	subs	r2, #1
 800ac9e:	0552      	lsls	r2, r2, #21
 800aca0:	430a      	orrs	r2, r1
 800aca2:	491f      	ldr	r1, [pc, #124]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aca4:	4313      	orrs	r3, r2
 800aca6:	610b      	str	r3, [r1, #16]
 800aca8:	e011      	b.n	800acce <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800acaa:	4b1d      	ldr	r3, [pc, #116]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800acac:	691b      	ldr	r3, [r3, #16]
 800acae:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800acb2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800acb6:	687a      	ldr	r2, [r7, #4]
 800acb8:	6892      	ldr	r2, [r2, #8]
 800acba:	0211      	lsls	r1, r2, #8
 800acbc:	687a      	ldr	r2, [r7, #4]
 800acbe:	6952      	ldr	r2, [r2, #20]
 800acc0:	0852      	lsrs	r2, r2, #1
 800acc2:	3a01      	subs	r2, #1
 800acc4:	0652      	lsls	r2, r2, #25
 800acc6:	430a      	orrs	r2, r1
 800acc8:	4915      	ldr	r1, [pc, #84]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800acca:	4313      	orrs	r3, r2
 800accc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800acce:	4b14      	ldr	r3, [pc, #80]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	4a13      	ldr	r2, [pc, #76]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800acd4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800acd8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800acda:	f7fa fd93 	bl	8005804 <HAL_GetTick>
 800acde:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ace0:	e009      	b.n	800acf6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ace2:	f7fa fd8f 	bl	8005804 <HAL_GetTick>
 800ace6:	4602      	mov	r2, r0
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	1ad3      	subs	r3, r2, r3
 800acec:	2b02      	cmp	r3, #2
 800acee:	d902      	bls.n	800acf6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800acf0:	2303      	movs	r3, #3
 800acf2:	73fb      	strb	r3, [r7, #15]
          break;
 800acf4:	e005      	b.n	800ad02 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800acf6:	4b0a      	ldr	r3, [pc, #40]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d0ef      	beq.n	800ace2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800ad02:	7bfb      	ldrb	r3, [r7, #15]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d106      	bne.n	800ad16 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800ad08:	4b05      	ldr	r3, [pc, #20]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ad0a:	691a      	ldr	r2, [r3, #16]
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	699b      	ldr	r3, [r3, #24]
 800ad10:	4903      	ldr	r1, [pc, #12]	; (800ad20 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ad12:	4313      	orrs	r3, r2
 800ad14:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800ad16:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3710      	adds	r7, #16
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}
 800ad20:	40021000 	.word	0x40021000

0800ad24 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b084      	sub	sp, #16
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d06c      	beq.n	800ae10 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800ad3c:	b2db      	uxtb	r3, r3
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d106      	bne.n	800ad50 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	2200      	movs	r2, #0
 800ad46:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f7f8 fe1a 	bl	8003984 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2202      	movs	r2, #2
 800ad54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	22ca      	movs	r2, #202	; 0xca
 800ad5e:	625a      	str	r2, [r3, #36]	; 0x24
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	2253      	movs	r2, #83	; 0x53
 800ad66:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f000 f87c 	bl	800ae66 <RTC_EnterInitMode>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800ad72:	7bfb      	ldrb	r3, [r7, #15]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d14b      	bne.n	800ae10 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	689b      	ldr	r3, [r3, #8]
 800ad7e:	687a      	ldr	r2, [r7, #4]
 800ad80:	6812      	ldr	r2, [r2, #0]
 800ad82:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ad86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ad8a:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	6899      	ldr	r1, [r3, #8]
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	685a      	ldr	r2, [r3, #4]
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	691b      	ldr	r3, [r3, #16]
 800ad9a:	431a      	orrs	r2, r3
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	699b      	ldr	r3, [r3, #24]
 800ada0:	431a      	orrs	r2, r3
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	430a      	orrs	r2, r1
 800ada8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	68d2      	ldr	r2, [r2, #12]
 800adb2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	6919      	ldr	r1, [r3, #16]
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	689b      	ldr	r3, [r3, #8]
 800adbe:	041a      	lsls	r2, r3, #16
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	430a      	orrs	r2, r1
 800adc6:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f000 f87f 	bl	800aecc <RTC_ExitInitMode>
 800adce:	4603      	mov	r3, r0
 800add0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800add2:	7bfb      	ldrb	r3, [r7, #15]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d11b      	bne.n	800ae10 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	f022 0203 	bic.w	r2, r2, #3
 800ade6:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	69da      	ldr	r2, [r3, #28]
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	695b      	ldr	r3, [r3, #20]
 800adf6:	431a      	orrs	r2, r3
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	430a      	orrs	r2, r1
 800adfe:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	22ff      	movs	r2, #255	; 0xff
 800ae06:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800ae10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3710      	adds	r7, #16
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}

0800ae1a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800ae1a:	b580      	push	{r7, lr}
 800ae1c:	b084      	sub	sp, #16
 800ae1e:	af00      	add	r7, sp, #0
 800ae20:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	68da      	ldr	r2, [r3, #12]
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ae30:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800ae32:	f7fa fce7 	bl	8005804 <HAL_GetTick>
 800ae36:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800ae38:	e009      	b.n	800ae4e <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ae3a:	f7fa fce3 	bl	8005804 <HAL_GetTick>
 800ae3e:	4602      	mov	r2, r0
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	1ad3      	subs	r3, r2, r3
 800ae44:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae48:	d901      	bls.n	800ae4e <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800ae4a:	2303      	movs	r3, #3
 800ae4c:	e007      	b.n	800ae5e <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	68db      	ldr	r3, [r3, #12]
 800ae54:	f003 0320 	and.w	r3, r3, #32
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d0ee      	beq.n	800ae3a <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800ae5c:	2300      	movs	r3, #0
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3710      	adds	r7, #16
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}

0800ae66 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800ae66:	b580      	push	{r7, lr}
 800ae68:	b084      	sub	sp, #16
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	68db      	ldr	r3, [r3, #12]
 800ae78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d120      	bne.n	800aec2 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f04f 32ff 	mov.w	r2, #4294967295
 800ae88:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800ae8a:	f7fa fcbb 	bl	8005804 <HAL_GetTick>
 800ae8e:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ae90:	e00d      	b.n	800aeae <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800ae92:	f7fa fcb7 	bl	8005804 <HAL_GetTick>
 800ae96:	4602      	mov	r2, r0
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	1ad3      	subs	r3, r2, r3
 800ae9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aea0:	d905      	bls.n	800aeae <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800aea2:	2303      	movs	r3, #3
 800aea4:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2203      	movs	r2, #3
 800aeaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	68db      	ldr	r3, [r3, #12]
 800aeb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d102      	bne.n	800aec2 <RTC_EnterInitMode+0x5c>
 800aebc:	7bfb      	ldrb	r3, [r7, #15]
 800aebe:	2b03      	cmp	r3, #3
 800aec0:	d1e7      	bne.n	800ae92 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800aec2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3710      	adds	r7, #16
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd80      	pop	{r7, pc}

0800aecc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b084      	sub	sp, #16
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aed4:	2300      	movs	r3, #0
 800aed6:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800aed8:	4b1a      	ldr	r3, [pc, #104]	; (800af44 <RTC_ExitInitMode+0x78>)
 800aeda:	68db      	ldr	r3, [r3, #12]
 800aedc:	4a19      	ldr	r2, [pc, #100]	; (800af44 <RTC_ExitInitMode+0x78>)
 800aede:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aee2:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800aee4:	4b17      	ldr	r3, [pc, #92]	; (800af44 <RTC_ExitInitMode+0x78>)
 800aee6:	689b      	ldr	r3, [r3, #8]
 800aee8:	f003 0320 	and.w	r3, r3, #32
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d10c      	bne.n	800af0a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f7ff ff92 	bl	800ae1a <HAL_RTC_WaitForSynchro>
 800aef6:	4603      	mov	r3, r0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d01e      	beq.n	800af3a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2203      	movs	r2, #3
 800af00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800af04:	2303      	movs	r3, #3
 800af06:	73fb      	strb	r3, [r7, #15]
 800af08:	e017      	b.n	800af3a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800af0a:	4b0e      	ldr	r3, [pc, #56]	; (800af44 <RTC_ExitInitMode+0x78>)
 800af0c:	689b      	ldr	r3, [r3, #8]
 800af0e:	4a0d      	ldr	r2, [pc, #52]	; (800af44 <RTC_ExitInitMode+0x78>)
 800af10:	f023 0320 	bic.w	r3, r3, #32
 800af14:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f7ff ff7f 	bl	800ae1a <HAL_RTC_WaitForSynchro>
 800af1c:	4603      	mov	r3, r0
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d005      	beq.n	800af2e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2203      	movs	r2, #3
 800af26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800af2a:	2303      	movs	r3, #3
 800af2c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800af2e:	4b05      	ldr	r3, [pc, #20]	; (800af44 <RTC_ExitInitMode+0x78>)
 800af30:	689b      	ldr	r3, [r3, #8]
 800af32:	4a04      	ldr	r2, [pc, #16]	; (800af44 <RTC_ExitInitMode+0x78>)
 800af34:	f043 0320 	orr.w	r3, r3, #32
 800af38:	6093      	str	r3, [r2, #8]
  }

  return status;
 800af3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af3c:	4618      	mov	r0, r3
 800af3e:	3710      	adds	r7, #16
 800af40:	46bd      	mov	sp, r7
 800af42:	bd80      	pop	{r7, pc}
 800af44:	40002800 	.word	0x40002800

0800af48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b084      	sub	sp, #16
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d101      	bne.n	800af5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800af56:	2301      	movs	r3, #1
 800af58:	e095      	b.n	800b086 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d108      	bne.n	800af74 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	685b      	ldr	r3, [r3, #4]
 800af66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800af6a:	d009      	beq.n	800af80 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	2200      	movs	r2, #0
 800af70:	61da      	str	r2, [r3, #28]
 800af72:	e005      	b.n	800af80 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2200      	movs	r2, #0
 800af78:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	2200      	movs	r2, #0
 800af7e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2200      	movs	r2, #0
 800af84:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800af8c:	b2db      	uxtb	r3, r3
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d106      	bne.n	800afa0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2200      	movs	r2, #0
 800af96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f7f8 fd60 	bl	8003a60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2202      	movs	r2, #2
 800afa4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	681a      	ldr	r2, [r3, #0]
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800afb6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	68db      	ldr	r3, [r3, #12]
 800afbc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800afc0:	d902      	bls.n	800afc8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800afc2:	2300      	movs	r3, #0
 800afc4:	60fb      	str	r3, [r7, #12]
 800afc6:	e002      	b.n	800afce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800afc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800afcc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	68db      	ldr	r3, [r3, #12]
 800afd2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800afd6:	d007      	beq.n	800afe8 <HAL_SPI_Init+0xa0>
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	68db      	ldr	r3, [r3, #12]
 800afdc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800afe0:	d002      	beq.n	800afe8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	2200      	movs	r2, #0
 800afe6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	685b      	ldr	r3, [r3, #4]
 800afec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	689b      	ldr	r3, [r3, #8]
 800aff4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800aff8:	431a      	orrs	r2, r3
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	691b      	ldr	r3, [r3, #16]
 800affe:	f003 0302 	and.w	r3, r3, #2
 800b002:	431a      	orrs	r2, r3
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	695b      	ldr	r3, [r3, #20]
 800b008:	f003 0301 	and.w	r3, r3, #1
 800b00c:	431a      	orrs	r2, r3
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	699b      	ldr	r3, [r3, #24]
 800b012:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b016:	431a      	orrs	r2, r3
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	69db      	ldr	r3, [r3, #28]
 800b01c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b020:	431a      	orrs	r2, r3
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6a1b      	ldr	r3, [r3, #32]
 800b026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b02a:	ea42 0103 	orr.w	r1, r2, r3
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b032:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	430a      	orrs	r2, r1
 800b03c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	699b      	ldr	r3, [r3, #24]
 800b042:	0c1b      	lsrs	r3, r3, #16
 800b044:	f003 0204 	and.w	r2, r3, #4
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b04c:	f003 0310 	and.w	r3, r3, #16
 800b050:	431a      	orrs	r2, r3
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b056:	f003 0308 	and.w	r3, r3, #8
 800b05a:	431a      	orrs	r2, r3
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	68db      	ldr	r3, [r3, #12]
 800b060:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b064:	ea42 0103 	orr.w	r1, r2, r3
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	430a      	orrs	r2, r1
 800b074:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2200      	movs	r2, #0
 800b07a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2201      	movs	r2, #1
 800b080:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b084:	2300      	movs	r3, #0
}
 800b086:	4618      	mov	r0, r3
 800b088:	3710      	adds	r7, #16
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}

0800b08e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b08e:	b580      	push	{r7, lr}
 800b090:	b082      	sub	sp, #8
 800b092:	af00      	add	r7, sp, #0
 800b094:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d101      	bne.n	800b0a0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b09c:	2301      	movs	r3, #1
 800b09e:	e049      	b.n	800b134 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b0a6:	b2db      	uxtb	r3, r3
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d106      	bne.n	800b0ba <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f000 f841 	bl	800b13c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2202      	movs	r2, #2
 800b0be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681a      	ldr	r2, [r3, #0]
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	3304      	adds	r3, #4
 800b0ca:	4619      	mov	r1, r3
 800b0cc:	4610      	mov	r0, r2
 800b0ce:	f000 fc27 	bl	800b920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2201      	movs	r2, #1
 800b0d6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2201      	movs	r2, #1
 800b0de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2201      	movs	r2, #1
 800b0e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2201      	movs	r2, #1
 800b0ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2201      	movs	r2, #1
 800b0fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2201      	movs	r2, #1
 800b106:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2201      	movs	r2, #1
 800b10e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2201      	movs	r2, #1
 800b116:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2201      	movs	r2, #1
 800b11e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	2201      	movs	r2, #1
 800b126:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2201      	movs	r2, #1
 800b12e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b132:	2300      	movs	r3, #0
}
 800b134:	4618      	mov	r0, r3
 800b136:	3708      	adds	r7, #8
 800b138:	46bd      	mov	sp, r7
 800b13a:	bd80      	pop	{r7, pc}

0800b13c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800b13c:	b480      	push	{r7}
 800b13e:	b083      	sub	sp, #12
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800b144:	bf00      	nop
 800b146:	370c      	adds	r7, #12
 800b148:	46bd      	mov	sp, r7
 800b14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14e:	4770      	bx	lr

0800b150 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b150:	b480      	push	{r7}
 800b152:	b085      	sub	sp, #20
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b15e:	b2db      	uxtb	r3, r3
 800b160:	2b01      	cmp	r3, #1
 800b162:	d001      	beq.n	800b168 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b164:	2301      	movs	r3, #1
 800b166:	e03b      	b.n	800b1e0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2202      	movs	r2, #2
 800b16c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	68da      	ldr	r2, [r3, #12]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f042 0201 	orr.w	r2, r2, #1
 800b17e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	4a19      	ldr	r2, [pc, #100]	; (800b1ec <HAL_TIM_Base_Start_IT+0x9c>)
 800b186:	4293      	cmp	r3, r2
 800b188:	d009      	beq.n	800b19e <HAL_TIM_Base_Start_IT+0x4e>
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b192:	d004      	beq.n	800b19e <HAL_TIM_Base_Start_IT+0x4e>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	4a15      	ldr	r2, [pc, #84]	; (800b1f0 <HAL_TIM_Base_Start_IT+0xa0>)
 800b19a:	4293      	cmp	r3, r2
 800b19c:	d115      	bne.n	800b1ca <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	689a      	ldr	r2, [r3, #8]
 800b1a4:	4b13      	ldr	r3, [pc, #76]	; (800b1f4 <HAL_TIM_Base_Start_IT+0xa4>)
 800b1a6:	4013      	ands	r3, r2
 800b1a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	2b06      	cmp	r3, #6
 800b1ae:	d015      	beq.n	800b1dc <HAL_TIM_Base_Start_IT+0x8c>
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b1b6:	d011      	beq.n	800b1dc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	681a      	ldr	r2, [r3, #0]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f042 0201 	orr.w	r2, r2, #1
 800b1c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b1c8:	e008      	b.n	800b1dc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	681a      	ldr	r2, [r3, #0]
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	f042 0201 	orr.w	r2, r2, #1
 800b1d8:	601a      	str	r2, [r3, #0]
 800b1da:	e000      	b.n	800b1de <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b1dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b1de:	2300      	movs	r3, #0
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3714      	adds	r7, #20
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ea:	4770      	bx	lr
 800b1ec:	40012c00 	.word	0x40012c00
 800b1f0:	40014000 	.word	0x40014000
 800b1f4:	00010007 	.word	0x00010007

0800b1f8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b082      	sub	sp, #8
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d101      	bne.n	800b20a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b206:	2301      	movs	r3, #1
 800b208:	e049      	b.n	800b29e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b210:	b2db      	uxtb	r3, r3
 800b212:	2b00      	cmp	r3, #0
 800b214:	d106      	bne.n	800b224 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2200      	movs	r2, #0
 800b21a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b21e:	6878      	ldr	r0, [r7, #4]
 800b220:	f7f8 feae 	bl	8003f80 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2202      	movs	r2, #2
 800b228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681a      	ldr	r2, [r3, #0]
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	3304      	adds	r3, #4
 800b234:	4619      	mov	r1, r3
 800b236:	4610      	mov	r0, r2
 800b238:	f000 fb72 	bl	800b920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2201      	movs	r2, #1
 800b240:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	2201      	movs	r2, #1
 800b248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2201      	movs	r2, #1
 800b250:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2201      	movs	r2, #1
 800b258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2201      	movs	r2, #1
 800b260:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2201      	movs	r2, #1
 800b268:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2201      	movs	r2, #1
 800b270:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2201      	movs	r2, #1
 800b278:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2201      	movs	r2, #1
 800b280:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	2201      	movs	r2, #1
 800b288:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2201      	movs	r2, #1
 800b290:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2201      	movs	r2, #1
 800b298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b29c:	2300      	movs	r3, #0
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3708      	adds	r7, #8
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
	...

0800b2a8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b084      	sub	sp, #16
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
 800b2b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d104      	bne.n	800b2c2 <HAL_TIM_IC_Start_IT+0x1a>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b2be:	b2db      	uxtb	r3, r3
 800b2c0:	e023      	b.n	800b30a <HAL_TIM_IC_Start_IT+0x62>
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	2b04      	cmp	r3, #4
 800b2c6:	d104      	bne.n	800b2d2 <HAL_TIM_IC_Start_IT+0x2a>
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800b2ce:	b2db      	uxtb	r3, r3
 800b2d0:	e01b      	b.n	800b30a <HAL_TIM_IC_Start_IT+0x62>
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	2b08      	cmp	r3, #8
 800b2d6:	d104      	bne.n	800b2e2 <HAL_TIM_IC_Start_IT+0x3a>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b2de:	b2db      	uxtb	r3, r3
 800b2e0:	e013      	b.n	800b30a <HAL_TIM_IC_Start_IT+0x62>
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	2b0c      	cmp	r3, #12
 800b2e6:	d104      	bne.n	800b2f2 <HAL_TIM_IC_Start_IT+0x4a>
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b2ee:	b2db      	uxtb	r3, r3
 800b2f0:	e00b      	b.n	800b30a <HAL_TIM_IC_Start_IT+0x62>
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	2b10      	cmp	r3, #16
 800b2f6:	d104      	bne.n	800b302 <HAL_TIM_IC_Start_IT+0x5a>
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b2fe:	b2db      	uxtb	r3, r3
 800b300:	e003      	b.n	800b30a <HAL_TIM_IC_Start_IT+0x62>
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800b308:	b2db      	uxtb	r3, r3
 800b30a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d104      	bne.n	800b31c <HAL_TIM_IC_Start_IT+0x74>
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b318:	b2db      	uxtb	r3, r3
 800b31a:	e013      	b.n	800b344 <HAL_TIM_IC_Start_IT+0x9c>
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	2b04      	cmp	r3, #4
 800b320:	d104      	bne.n	800b32c <HAL_TIM_IC_Start_IT+0x84>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b328:	b2db      	uxtb	r3, r3
 800b32a:	e00b      	b.n	800b344 <HAL_TIM_IC_Start_IT+0x9c>
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	2b08      	cmp	r3, #8
 800b330:	d104      	bne.n	800b33c <HAL_TIM_IC_Start_IT+0x94>
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b338:	b2db      	uxtb	r3, r3
 800b33a:	e003      	b.n	800b344 <HAL_TIM_IC_Start_IT+0x9c>
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800b342:	b2db      	uxtb	r3, r3
 800b344:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800b346:	7bfb      	ldrb	r3, [r7, #15]
 800b348:	2b01      	cmp	r3, #1
 800b34a:	d102      	bne.n	800b352 <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800b34c:	7bbb      	ldrb	r3, [r7, #14]
 800b34e:	2b01      	cmp	r3, #1
 800b350:	d001      	beq.n	800b356 <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 800b352:	2301      	movs	r3, #1
 800b354:	e0c4      	b.n	800b4e0 <HAL_TIM_IC_Start_IT+0x238>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d104      	bne.n	800b366 <HAL_TIM_IC_Start_IT+0xbe>
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2202      	movs	r2, #2
 800b360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b364:	e023      	b.n	800b3ae <HAL_TIM_IC_Start_IT+0x106>
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	2b04      	cmp	r3, #4
 800b36a:	d104      	bne.n	800b376 <HAL_TIM_IC_Start_IT+0xce>
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2202      	movs	r2, #2
 800b370:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b374:	e01b      	b.n	800b3ae <HAL_TIM_IC_Start_IT+0x106>
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	2b08      	cmp	r3, #8
 800b37a:	d104      	bne.n	800b386 <HAL_TIM_IC_Start_IT+0xde>
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2202      	movs	r2, #2
 800b380:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b384:	e013      	b.n	800b3ae <HAL_TIM_IC_Start_IT+0x106>
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	2b0c      	cmp	r3, #12
 800b38a:	d104      	bne.n	800b396 <HAL_TIM_IC_Start_IT+0xee>
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2202      	movs	r2, #2
 800b390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b394:	e00b      	b.n	800b3ae <HAL_TIM_IC_Start_IT+0x106>
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	2b10      	cmp	r3, #16
 800b39a:	d104      	bne.n	800b3a6 <HAL_TIM_IC_Start_IT+0xfe>
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2202      	movs	r2, #2
 800b3a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b3a4:	e003      	b.n	800b3ae <HAL_TIM_IC_Start_IT+0x106>
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2202      	movs	r2, #2
 800b3aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d104      	bne.n	800b3be <HAL_TIM_IC_Start_IT+0x116>
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2202      	movs	r2, #2
 800b3b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b3bc:	e013      	b.n	800b3e6 <HAL_TIM_IC_Start_IT+0x13e>
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	2b04      	cmp	r3, #4
 800b3c2:	d104      	bne.n	800b3ce <HAL_TIM_IC_Start_IT+0x126>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	2202      	movs	r2, #2
 800b3c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b3cc:	e00b      	b.n	800b3e6 <HAL_TIM_IC_Start_IT+0x13e>
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	2b08      	cmp	r3, #8
 800b3d2:	d104      	bne.n	800b3de <HAL_TIM_IC_Start_IT+0x136>
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2202      	movs	r2, #2
 800b3d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b3dc:	e003      	b.n	800b3e6 <HAL_TIM_IC_Start_IT+0x13e>
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2202      	movs	r2, #2
 800b3e2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	2b0c      	cmp	r3, #12
 800b3ea:	d841      	bhi.n	800b470 <HAL_TIM_IC_Start_IT+0x1c8>
 800b3ec:	a201      	add	r2, pc, #4	; (adr r2, 800b3f4 <HAL_TIM_IC_Start_IT+0x14c>)
 800b3ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3f2:	bf00      	nop
 800b3f4:	0800b429 	.word	0x0800b429
 800b3f8:	0800b471 	.word	0x0800b471
 800b3fc:	0800b471 	.word	0x0800b471
 800b400:	0800b471 	.word	0x0800b471
 800b404:	0800b43b 	.word	0x0800b43b
 800b408:	0800b471 	.word	0x0800b471
 800b40c:	0800b471 	.word	0x0800b471
 800b410:	0800b471 	.word	0x0800b471
 800b414:	0800b44d 	.word	0x0800b44d
 800b418:	0800b471 	.word	0x0800b471
 800b41c:	0800b471 	.word	0x0800b471
 800b420:	0800b471 	.word	0x0800b471
 800b424:	0800b45f 	.word	0x0800b45f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	68da      	ldr	r2, [r3, #12]
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	f042 0202 	orr.w	r2, r2, #2
 800b436:	60da      	str	r2, [r3, #12]
      break;
 800b438:	e01b      	b.n	800b472 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	68da      	ldr	r2, [r3, #12]
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	f042 0204 	orr.w	r2, r2, #4
 800b448:	60da      	str	r2, [r3, #12]
      break;
 800b44a:	e012      	b.n	800b472 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	68da      	ldr	r2, [r3, #12]
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f042 0208 	orr.w	r2, r2, #8
 800b45a:	60da      	str	r2, [r3, #12]
      break;
 800b45c:	e009      	b.n	800b472 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	68da      	ldr	r2, [r3, #12]
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f042 0210 	orr.w	r2, r2, #16
 800b46c:	60da      	str	r2, [r3, #12]
      break;
 800b46e:	e000      	b.n	800b472 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 800b470:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	2201      	movs	r2, #1
 800b478:	6839      	ldr	r1, [r7, #0]
 800b47a:	4618      	mov	r0, r3
 800b47c:	f000 fbc0 	bl	800bc00 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	4a18      	ldr	r2, [pc, #96]	; (800b4e8 <HAL_TIM_IC_Start_IT+0x240>)
 800b486:	4293      	cmp	r3, r2
 800b488:	d009      	beq.n	800b49e <HAL_TIM_IC_Start_IT+0x1f6>
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b492:	d004      	beq.n	800b49e <HAL_TIM_IC_Start_IT+0x1f6>
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	4a14      	ldr	r2, [pc, #80]	; (800b4ec <HAL_TIM_IC_Start_IT+0x244>)
 800b49a:	4293      	cmp	r3, r2
 800b49c:	d115      	bne.n	800b4ca <HAL_TIM_IC_Start_IT+0x222>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	689a      	ldr	r2, [r3, #8]
 800b4a4:	4b12      	ldr	r3, [pc, #72]	; (800b4f0 <HAL_TIM_IC_Start_IT+0x248>)
 800b4a6:	4013      	ands	r3, r2
 800b4a8:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	2b06      	cmp	r3, #6
 800b4ae:	d015      	beq.n	800b4dc <HAL_TIM_IC_Start_IT+0x234>
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b4b6:	d011      	beq.n	800b4dc <HAL_TIM_IC_Start_IT+0x234>
    {
      __HAL_TIM_ENABLE(htim);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	681a      	ldr	r2, [r3, #0]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f042 0201 	orr.w	r2, r2, #1
 800b4c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4c8:	e008      	b.n	800b4dc <HAL_TIM_IC_Start_IT+0x234>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	681a      	ldr	r2, [r3, #0]
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	f042 0201 	orr.w	r2, r2, #1
 800b4d8:	601a      	str	r2, [r3, #0]
 800b4da:	e000      	b.n	800b4de <HAL_TIM_IC_Start_IT+0x236>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b4de:	2300      	movs	r3, #0
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	3710      	adds	r7, #16
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}
 800b4e8:	40012c00 	.word	0x40012c00
 800b4ec:	40014000 	.word	0x40014000
 800b4f0:	00010007 	.word	0x00010007

0800b4f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b082      	sub	sp, #8
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	691b      	ldr	r3, [r3, #16]
 800b502:	f003 0302 	and.w	r3, r3, #2
 800b506:	2b02      	cmp	r3, #2
 800b508:	d122      	bne.n	800b550 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	68db      	ldr	r3, [r3, #12]
 800b510:	f003 0302 	and.w	r3, r3, #2
 800b514:	2b02      	cmp	r3, #2
 800b516:	d11b      	bne.n	800b550 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	f06f 0202 	mvn.w	r2, #2
 800b520:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	2201      	movs	r2, #1
 800b526:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	699b      	ldr	r3, [r3, #24]
 800b52e:	f003 0303 	and.w	r3, r3, #3
 800b532:	2b00      	cmp	r3, #0
 800b534:	d003      	beq.n	800b53e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f7f8 fdbe 	bl	80040b8 <HAL_TIM_IC_CaptureCallback>
 800b53c:	e005      	b.n	800b54a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f000 f9d0 	bl	800b8e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	f000 f9d7 	bl	800b8f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2200      	movs	r2, #0
 800b54e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	691b      	ldr	r3, [r3, #16]
 800b556:	f003 0304 	and.w	r3, r3, #4
 800b55a:	2b04      	cmp	r3, #4
 800b55c:	d122      	bne.n	800b5a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	68db      	ldr	r3, [r3, #12]
 800b564:	f003 0304 	and.w	r3, r3, #4
 800b568:	2b04      	cmp	r3, #4
 800b56a:	d11b      	bne.n	800b5a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	f06f 0204 	mvn.w	r2, #4
 800b574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	2202      	movs	r2, #2
 800b57a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	699b      	ldr	r3, [r3, #24]
 800b582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b586:	2b00      	cmp	r3, #0
 800b588:	d003      	beq.n	800b592 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b58a:	6878      	ldr	r0, [r7, #4]
 800b58c:	f7f8 fd94 	bl	80040b8 <HAL_TIM_IC_CaptureCallback>
 800b590:	e005      	b.n	800b59e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b592:	6878      	ldr	r0, [r7, #4]
 800b594:	f000 f9a6 	bl	800b8e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f000 f9ad 	bl	800b8f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	691b      	ldr	r3, [r3, #16]
 800b5aa:	f003 0308 	and.w	r3, r3, #8
 800b5ae:	2b08      	cmp	r3, #8
 800b5b0:	d122      	bne.n	800b5f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	68db      	ldr	r3, [r3, #12]
 800b5b8:	f003 0308 	and.w	r3, r3, #8
 800b5bc:	2b08      	cmp	r3, #8
 800b5be:	d11b      	bne.n	800b5f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f06f 0208 	mvn.w	r2, #8
 800b5c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2204      	movs	r2, #4
 800b5ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	69db      	ldr	r3, [r3, #28]
 800b5d6:	f003 0303 	and.w	r3, r3, #3
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d003      	beq.n	800b5e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f7f8 fd6a 	bl	80040b8 <HAL_TIM_IC_CaptureCallback>
 800b5e4:	e005      	b.n	800b5f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f000 f97c 	bl	800b8e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b5ec:	6878      	ldr	r0, [r7, #4]
 800b5ee:	f000 f983 	bl	800b8f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2200      	movs	r2, #0
 800b5f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	691b      	ldr	r3, [r3, #16]
 800b5fe:	f003 0310 	and.w	r3, r3, #16
 800b602:	2b10      	cmp	r3, #16
 800b604:	d122      	bne.n	800b64c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	68db      	ldr	r3, [r3, #12]
 800b60c:	f003 0310 	and.w	r3, r3, #16
 800b610:	2b10      	cmp	r3, #16
 800b612:	d11b      	bne.n	800b64c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f06f 0210 	mvn.w	r2, #16
 800b61c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2208      	movs	r2, #8
 800b622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	69db      	ldr	r3, [r3, #28]
 800b62a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d003      	beq.n	800b63a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f7f8 fd40 	bl	80040b8 <HAL_TIM_IC_CaptureCallback>
 800b638:	e005      	b.n	800b646 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f000 f952 	bl	800b8e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f000 f959 	bl	800b8f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2200      	movs	r2, #0
 800b64a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	691b      	ldr	r3, [r3, #16]
 800b652:	f003 0301 	and.w	r3, r3, #1
 800b656:	2b01      	cmp	r3, #1
 800b658:	d10e      	bne.n	800b678 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	68db      	ldr	r3, [r3, #12]
 800b660:	f003 0301 	and.w	r3, r3, #1
 800b664:	2b01      	cmp	r3, #1
 800b666:	d107      	bne.n	800b678 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	f06f 0201 	mvn.w	r2, #1
 800b670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b672:	6878      	ldr	r0, [r7, #4]
 800b674:	f7f8 f946 	bl	8003904 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	691b      	ldr	r3, [r3, #16]
 800b67e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b682:	2b80      	cmp	r3, #128	; 0x80
 800b684:	d10e      	bne.n	800b6a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	68db      	ldr	r3, [r3, #12]
 800b68c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b690:	2b80      	cmp	r3, #128	; 0x80
 800b692:	d107      	bne.n	800b6a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b69c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b69e:	6878      	ldr	r0, [r7, #4]
 800b6a0:	f000 fb44 	bl	800bd2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	691b      	ldr	r3, [r3, #16]
 800b6aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b6b2:	d10e      	bne.n	800b6d2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	68db      	ldr	r3, [r3, #12]
 800b6ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6be:	2b80      	cmp	r3, #128	; 0x80
 800b6c0:	d107      	bne.n	800b6d2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b6ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f000 fb37 	bl	800bd40 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	691b      	ldr	r3, [r3, #16]
 800b6d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6dc:	2b40      	cmp	r3, #64	; 0x40
 800b6de:	d10e      	bne.n	800b6fe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6ea:	2b40      	cmp	r3, #64	; 0x40
 800b6ec:	d107      	bne.n	800b6fe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b6f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 f907 	bl	800b90c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	691b      	ldr	r3, [r3, #16]
 800b704:	f003 0320 	and.w	r3, r3, #32
 800b708:	2b20      	cmp	r3, #32
 800b70a:	d10e      	bne.n	800b72a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	68db      	ldr	r3, [r3, #12]
 800b712:	f003 0320 	and.w	r3, r3, #32
 800b716:	2b20      	cmp	r3, #32
 800b718:	d107      	bne.n	800b72a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f06f 0220 	mvn.w	r2, #32
 800b722:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f000 faf7 	bl	800bd18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b72a:	bf00      	nop
 800b72c:	3708      	adds	r7, #8
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}

0800b732 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800b732:	b580      	push	{r7, lr}
 800b734:	b084      	sub	sp, #16
 800b736:	af00      	add	r7, sp, #0
 800b738:	60f8      	str	r0, [r7, #12]
 800b73a:	60b9      	str	r1, [r7, #8]
 800b73c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b744:	2b01      	cmp	r3, #1
 800b746:	d101      	bne.n	800b74c <HAL_TIM_IC_ConfigChannel+0x1a>
 800b748:	2302      	movs	r3, #2
 800b74a:	e082      	b.n	800b852 <HAL_TIM_IC_ConfigChannel+0x120>
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	2201      	movs	r2, #1
 800b750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d11b      	bne.n	800b792 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	6818      	ldr	r0, [r3, #0]
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	6819      	ldr	r1, [r3, #0]
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	685a      	ldr	r2, [r3, #4]
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	68db      	ldr	r3, [r3, #12]
 800b76a:	f000 f93d 	bl	800b9e8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	699a      	ldr	r2, [r3, #24]
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f022 020c 	bic.w	r2, r2, #12
 800b77c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	6999      	ldr	r1, [r3, #24]
 800b784:	68bb      	ldr	r3, [r7, #8]
 800b786:	689a      	ldr	r2, [r3, #8]
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	430a      	orrs	r2, r1
 800b78e:	619a      	str	r2, [r3, #24]
 800b790:	e05a      	b.n	800b848 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2b04      	cmp	r3, #4
 800b796:	d11c      	bne.n	800b7d2 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	6818      	ldr	r0, [r3, #0]
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	6819      	ldr	r1, [r3, #0]
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	685a      	ldr	r2, [r3, #4]
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	68db      	ldr	r3, [r3, #12]
 800b7a8:	f000 f974 	bl	800ba94 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	699a      	ldr	r2, [r3, #24]
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800b7ba:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	6999      	ldr	r1, [r3, #24]
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	689b      	ldr	r3, [r3, #8]
 800b7c6:	021a      	lsls	r2, r3, #8
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	430a      	orrs	r2, r1
 800b7ce:	619a      	str	r2, [r3, #24]
 800b7d0:	e03a      	b.n	800b848 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	2b08      	cmp	r3, #8
 800b7d6:	d11b      	bne.n	800b810 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	6818      	ldr	r0, [r3, #0]
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	6819      	ldr	r1, [r3, #0]
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	685a      	ldr	r2, [r3, #4]
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	68db      	ldr	r3, [r3, #12]
 800b7e8:	f000 f991 	bl	800bb0e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	69da      	ldr	r2, [r3, #28]
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	f022 020c 	bic.w	r2, r2, #12
 800b7fa:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	69d9      	ldr	r1, [r3, #28]
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	689a      	ldr	r2, [r3, #8]
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	430a      	orrs	r2, r1
 800b80c:	61da      	str	r2, [r3, #28]
 800b80e:	e01b      	b.n	800b848 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	6818      	ldr	r0, [r3, #0]
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	6819      	ldr	r1, [r3, #0]
 800b818:	68bb      	ldr	r3, [r7, #8]
 800b81a:	685a      	ldr	r2, [r3, #4]
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	68db      	ldr	r3, [r3, #12]
 800b820:	f000 f9b1 	bl	800bb86 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	69da      	ldr	r2, [r3, #28]
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800b832:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	69d9      	ldr	r1, [r3, #28]
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	021a      	lsls	r2, r3, #8
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	430a      	orrs	r2, r1
 800b846:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	2200      	movs	r2, #0
 800b84c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b850:	2300      	movs	r3, #0
}
 800b852:	4618      	mov	r0, r3
 800b854:	3710      	adds	r7, #16
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}
	...

0800b85c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b85c:	b480      	push	{r7}
 800b85e:	b085      	sub	sp, #20
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
 800b864:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800b866:	2300      	movs	r3, #0
 800b868:	60fb      	str	r3, [r7, #12]
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	2b0c      	cmp	r3, #12
 800b86e:	d831      	bhi.n	800b8d4 <HAL_TIM_ReadCapturedValue+0x78>
 800b870:	a201      	add	r2, pc, #4	; (adr r2, 800b878 <HAL_TIM_ReadCapturedValue+0x1c>)
 800b872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b876:	bf00      	nop
 800b878:	0800b8ad 	.word	0x0800b8ad
 800b87c:	0800b8d5 	.word	0x0800b8d5
 800b880:	0800b8d5 	.word	0x0800b8d5
 800b884:	0800b8d5 	.word	0x0800b8d5
 800b888:	0800b8b7 	.word	0x0800b8b7
 800b88c:	0800b8d5 	.word	0x0800b8d5
 800b890:	0800b8d5 	.word	0x0800b8d5
 800b894:	0800b8d5 	.word	0x0800b8d5
 800b898:	0800b8c1 	.word	0x0800b8c1
 800b89c:	0800b8d5 	.word	0x0800b8d5
 800b8a0:	0800b8d5 	.word	0x0800b8d5
 800b8a4:	0800b8d5 	.word	0x0800b8d5
 800b8a8:	0800b8cb 	.word	0x0800b8cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8b2:	60fb      	str	r3, [r7, #12]

      break;
 800b8b4:	e00f      	b.n	800b8d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8bc:	60fb      	str	r3, [r7, #12]

      break;
 800b8be:	e00a      	b.n	800b8d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8c6:	60fb      	str	r3, [r7, #12]

      break;
 800b8c8:	e005      	b.n	800b8d6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8d0:	60fb      	str	r3, [r7, #12]

      break;
 800b8d2:	e000      	b.n	800b8d6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800b8d4:	bf00      	nop
  }

  return tmpreg;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
}
 800b8d8:	4618      	mov	r0, r3
 800b8da:	3714      	adds	r7, #20
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e2:	4770      	bx	lr

0800b8e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b083      	sub	sp, #12
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b8ec:	bf00      	nop
 800b8ee:	370c      	adds	r7, #12
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f6:	4770      	bx	lr

0800b8f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b083      	sub	sp, #12
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b900:	bf00      	nop
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr

0800b90c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b083      	sub	sp, #12
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b914:	bf00      	nop
 800b916:	370c      	adds	r7, #12
 800b918:	46bd      	mov	sp, r7
 800b91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91e:	4770      	bx	lr

0800b920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b920:	b480      	push	{r7}
 800b922:	b085      	sub	sp, #20
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]
 800b928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	4a2a      	ldr	r2, [pc, #168]	; (800b9dc <TIM_Base_SetConfig+0xbc>)
 800b934:	4293      	cmp	r3, r2
 800b936:	d003      	beq.n	800b940 <TIM_Base_SetConfig+0x20>
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b93e:	d108      	bne.n	800b952 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b946:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	68fa      	ldr	r2, [r7, #12]
 800b94e:	4313      	orrs	r3, r2
 800b950:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	4a21      	ldr	r2, [pc, #132]	; (800b9dc <TIM_Base_SetConfig+0xbc>)
 800b956:	4293      	cmp	r3, r2
 800b958:	d00b      	beq.n	800b972 <TIM_Base_SetConfig+0x52>
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b960:	d007      	beq.n	800b972 <TIM_Base_SetConfig+0x52>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	4a1e      	ldr	r2, [pc, #120]	; (800b9e0 <TIM_Base_SetConfig+0xc0>)
 800b966:	4293      	cmp	r3, r2
 800b968:	d003      	beq.n	800b972 <TIM_Base_SetConfig+0x52>
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	4a1d      	ldr	r2, [pc, #116]	; (800b9e4 <TIM_Base_SetConfig+0xc4>)
 800b96e:	4293      	cmp	r3, r2
 800b970:	d108      	bne.n	800b984 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b978:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	68db      	ldr	r3, [r3, #12]
 800b97e:	68fa      	ldr	r2, [r7, #12]
 800b980:	4313      	orrs	r3, r2
 800b982:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	695b      	ldr	r3, [r3, #20]
 800b98e:	4313      	orrs	r3, r2
 800b990:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	68fa      	ldr	r2, [r7, #12]
 800b996:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	689a      	ldr	r2, [r3, #8]
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	681a      	ldr	r2, [r3, #0]
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	4a0c      	ldr	r2, [pc, #48]	; (800b9dc <TIM_Base_SetConfig+0xbc>)
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	d007      	beq.n	800b9c0 <TIM_Base_SetConfig+0xa0>
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	4a0b      	ldr	r2, [pc, #44]	; (800b9e0 <TIM_Base_SetConfig+0xc0>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d003      	beq.n	800b9c0 <TIM_Base_SetConfig+0xa0>
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	4a0a      	ldr	r2, [pc, #40]	; (800b9e4 <TIM_Base_SetConfig+0xc4>)
 800b9bc:	4293      	cmp	r3, r2
 800b9be:	d103      	bne.n	800b9c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	691a      	ldr	r2, [r3, #16]
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	2201      	movs	r2, #1
 800b9cc:	615a      	str	r2, [r3, #20]
}
 800b9ce:	bf00      	nop
 800b9d0:	3714      	adds	r7, #20
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d8:	4770      	bx	lr
 800b9da:	bf00      	nop
 800b9dc:	40012c00 	.word	0x40012c00
 800b9e0:	40014000 	.word	0x40014000
 800b9e4:	40014400 	.word	0x40014400

0800b9e8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b9e8:	b480      	push	{r7}
 800b9ea:	b087      	sub	sp, #28
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	60f8      	str	r0, [r7, #12]
 800b9f0:	60b9      	str	r1, [r7, #8]
 800b9f2:	607a      	str	r2, [r7, #4]
 800b9f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	6a1b      	ldr	r3, [r3, #32]
 800b9fa:	f023 0201 	bic.w	r2, r3, #1
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	699b      	ldr	r3, [r3, #24]
 800ba06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	6a1b      	ldr	r3, [r3, #32]
 800ba0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	4a1e      	ldr	r2, [pc, #120]	; (800ba8c <TIM_TI1_SetConfig+0xa4>)
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d007      	beq.n	800ba26 <TIM_TI1_SetConfig+0x3e>
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba1c:	d003      	beq.n	800ba26 <TIM_TI1_SetConfig+0x3e>
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	4a1b      	ldr	r2, [pc, #108]	; (800ba90 <TIM_TI1_SetConfig+0xa8>)
 800ba22:	4293      	cmp	r3, r2
 800ba24:	d101      	bne.n	800ba2a <TIM_TI1_SetConfig+0x42>
 800ba26:	2301      	movs	r3, #1
 800ba28:	e000      	b.n	800ba2c <TIM_TI1_SetConfig+0x44>
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d008      	beq.n	800ba42 <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800ba30:	697b      	ldr	r3, [r7, #20]
 800ba32:	f023 0303 	bic.w	r3, r3, #3
 800ba36:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800ba38:	697a      	ldr	r2, [r7, #20]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	4313      	orrs	r3, r2
 800ba3e:	617b      	str	r3, [r7, #20]
 800ba40:	e003      	b.n	800ba4a <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800ba42:	697b      	ldr	r3, [r7, #20]
 800ba44:	f043 0301 	orr.w	r3, r3, #1
 800ba48:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ba4a:	697b      	ldr	r3, [r7, #20]
 800ba4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ba50:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	011b      	lsls	r3, r3, #4
 800ba56:	b2db      	uxtb	r3, r3
 800ba58:	697a      	ldr	r2, [r7, #20]
 800ba5a:	4313      	orrs	r3, r2
 800ba5c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ba5e:	693b      	ldr	r3, [r7, #16]
 800ba60:	f023 030a 	bic.w	r3, r3, #10
 800ba64:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	f003 030a 	and.w	r3, r3, #10
 800ba6c:	693a      	ldr	r2, [r7, #16]
 800ba6e:	4313      	orrs	r3, r2
 800ba70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	697a      	ldr	r2, [r7, #20]
 800ba76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	693a      	ldr	r2, [r7, #16]
 800ba7c:	621a      	str	r2, [r3, #32]
}
 800ba7e:	bf00      	nop
 800ba80:	371c      	adds	r7, #28
 800ba82:	46bd      	mov	sp, r7
 800ba84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba88:	4770      	bx	lr
 800ba8a:	bf00      	nop
 800ba8c:	40012c00 	.word	0x40012c00
 800ba90:	40014000 	.word	0x40014000

0800ba94 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ba94:	b480      	push	{r7}
 800ba96:	b087      	sub	sp, #28
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	60f8      	str	r0, [r7, #12]
 800ba9c:	60b9      	str	r1, [r7, #8]
 800ba9e:	607a      	str	r2, [r7, #4]
 800baa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	6a1b      	ldr	r3, [r3, #32]
 800baa6:	f023 0210 	bic.w	r2, r3, #16
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	699b      	ldr	r3, [r3, #24]
 800bab2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	6a1b      	ldr	r3, [r3, #32]
 800bab8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800baba:	697b      	ldr	r3, [r7, #20]
 800babc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bac0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	021b      	lsls	r3, r3, #8
 800bac6:	697a      	ldr	r2, [r7, #20]
 800bac8:	4313      	orrs	r3, r2
 800baca:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bacc:	697b      	ldr	r3, [r7, #20]
 800bace:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bad2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	031b      	lsls	r3, r3, #12
 800bad8:	b29b      	uxth	r3, r3
 800bada:	697a      	ldr	r2, [r7, #20]
 800badc:	4313      	orrs	r3, r2
 800bade:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bae0:	693b      	ldr	r3, [r7, #16]
 800bae2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bae6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	011b      	lsls	r3, r3, #4
 800baec:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800baf0:	693a      	ldr	r2, [r7, #16]
 800baf2:	4313      	orrs	r3, r2
 800baf4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	697a      	ldr	r2, [r7, #20]
 800bafa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	693a      	ldr	r2, [r7, #16]
 800bb00:	621a      	str	r2, [r3, #32]
}
 800bb02:	bf00      	nop
 800bb04:	371c      	adds	r7, #28
 800bb06:	46bd      	mov	sp, r7
 800bb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0c:	4770      	bx	lr

0800bb0e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bb0e:	b480      	push	{r7}
 800bb10:	b087      	sub	sp, #28
 800bb12:	af00      	add	r7, sp, #0
 800bb14:	60f8      	str	r0, [r7, #12]
 800bb16:	60b9      	str	r1, [r7, #8]
 800bb18:	607a      	str	r2, [r7, #4]
 800bb1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	6a1b      	ldr	r3, [r3, #32]
 800bb20:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	69db      	ldr	r3, [r3, #28]
 800bb2c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	6a1b      	ldr	r3, [r3, #32]
 800bb32:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800bb34:	697b      	ldr	r3, [r7, #20]
 800bb36:	f023 0303 	bic.w	r3, r3, #3
 800bb3a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800bb3c:	697a      	ldr	r2, [r7, #20]
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	4313      	orrs	r3, r2
 800bb42:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800bb44:	697b      	ldr	r3, [r7, #20]
 800bb46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bb4a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	011b      	lsls	r3, r3, #4
 800bb50:	b2db      	uxtb	r3, r3
 800bb52:	697a      	ldr	r2, [r7, #20]
 800bb54:	4313      	orrs	r3, r2
 800bb56:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800bb58:	693b      	ldr	r3, [r7, #16]
 800bb5a:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800bb5e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	021b      	lsls	r3, r3, #8
 800bb64:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800bb68:	693a      	ldr	r2, [r7, #16]
 800bb6a:	4313      	orrs	r3, r2
 800bb6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	697a      	ldr	r2, [r7, #20]
 800bb72:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	693a      	ldr	r2, [r7, #16]
 800bb78:	621a      	str	r2, [r3, #32]
}
 800bb7a:	bf00      	nop
 800bb7c:	371c      	adds	r7, #28
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb84:	4770      	bx	lr

0800bb86 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bb86:	b480      	push	{r7}
 800bb88:	b087      	sub	sp, #28
 800bb8a:	af00      	add	r7, sp, #0
 800bb8c:	60f8      	str	r0, [r7, #12]
 800bb8e:	60b9      	str	r1, [r7, #8]
 800bb90:	607a      	str	r2, [r7, #4]
 800bb92:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	6a1b      	ldr	r3, [r3, #32]
 800bb98:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	69db      	ldr	r3, [r3, #28]
 800bba4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	6a1b      	ldr	r3, [r3, #32]
 800bbaa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bbb2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	021b      	lsls	r3, r3, #8
 800bbb8:	697a      	ldr	r2, [r7, #20]
 800bbba:	4313      	orrs	r3, r2
 800bbbc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bbc4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800bbc6:	683b      	ldr	r3, [r7, #0]
 800bbc8:	031b      	lsls	r3, r3, #12
 800bbca:	b29b      	uxth	r3, r3
 800bbcc:	697a      	ldr	r2, [r7, #20]
 800bbce:	4313      	orrs	r3, r2
 800bbd0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800bbd2:	693b      	ldr	r3, [r7, #16]
 800bbd4:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800bbd8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800bbda:	68bb      	ldr	r3, [r7, #8]
 800bbdc:	031b      	lsls	r3, r3, #12
 800bbde:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800bbe2:	693a      	ldr	r2, [r7, #16]
 800bbe4:	4313      	orrs	r3, r2
 800bbe6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	697a      	ldr	r2, [r7, #20]
 800bbec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	693a      	ldr	r2, [r7, #16]
 800bbf2:	621a      	str	r2, [r3, #32]
}
 800bbf4:	bf00      	nop
 800bbf6:	371c      	adds	r7, #28
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfe:	4770      	bx	lr

0800bc00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bc00:	b480      	push	{r7}
 800bc02:	b087      	sub	sp, #28
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	60f8      	str	r0, [r7, #12]
 800bc08:	60b9      	str	r1, [r7, #8]
 800bc0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	f003 031f 	and.w	r3, r3, #31
 800bc12:	2201      	movs	r2, #1
 800bc14:	fa02 f303 	lsl.w	r3, r2, r3
 800bc18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	6a1a      	ldr	r2, [r3, #32]
 800bc1e:	697b      	ldr	r3, [r7, #20]
 800bc20:	43db      	mvns	r3, r3
 800bc22:	401a      	ands	r2, r3
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	6a1a      	ldr	r2, [r3, #32]
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	f003 031f 	and.w	r3, r3, #31
 800bc32:	6879      	ldr	r1, [r7, #4]
 800bc34:	fa01 f303 	lsl.w	r3, r1, r3
 800bc38:	431a      	orrs	r2, r3
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	621a      	str	r2, [r3, #32]
}
 800bc3e:	bf00      	nop
 800bc40:	371c      	adds	r7, #28
 800bc42:	46bd      	mov	sp, r7
 800bc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc48:	4770      	bx	lr
	...

0800bc4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bc4c:	b480      	push	{r7}
 800bc4e:	b085      	sub	sp, #20
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
 800bc54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bc5c:	2b01      	cmp	r3, #1
 800bc5e:	d101      	bne.n	800bc64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bc60:	2302      	movs	r3, #2
 800bc62:	e04f      	b.n	800bd04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2201      	movs	r2, #1
 800bc68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2202      	movs	r2, #2
 800bc70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	685b      	ldr	r3, [r3, #4]
 800bc7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	689b      	ldr	r3, [r3, #8]
 800bc82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	4a21      	ldr	r2, [pc, #132]	; (800bd10 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800bc8a:	4293      	cmp	r3, r2
 800bc8c:	d108      	bne.n	800bca0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800bc94:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bc96:	683b      	ldr	r3, [r7, #0]
 800bc98:	685b      	ldr	r3, [r3, #4]
 800bc9a:	68fa      	ldr	r2, [r7, #12]
 800bc9c:	4313      	orrs	r3, r2
 800bc9e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bca6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bca8:	683b      	ldr	r3, [r7, #0]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	68fa      	ldr	r2, [r7, #12]
 800bcae:	4313      	orrs	r3, r2
 800bcb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	68fa      	ldr	r2, [r7, #12]
 800bcb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	4a14      	ldr	r2, [pc, #80]	; (800bd10 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800bcc0:	4293      	cmp	r3, r2
 800bcc2:	d009      	beq.n	800bcd8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bccc:	d004      	beq.n	800bcd8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	4a10      	ldr	r2, [pc, #64]	; (800bd14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800bcd4:	4293      	cmp	r3, r2
 800bcd6:	d10c      	bne.n	800bcf2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bcd8:	68bb      	ldr	r3, [r7, #8]
 800bcda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bcde:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	689b      	ldr	r3, [r3, #8]
 800bce4:	68ba      	ldr	r2, [r7, #8]
 800bce6:	4313      	orrs	r3, r2
 800bce8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	68ba      	ldr	r2, [r7, #8]
 800bcf0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	2201      	movs	r2, #1
 800bcf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bd02:	2300      	movs	r3, #0
}
 800bd04:	4618      	mov	r0, r3
 800bd06:	3714      	adds	r7, #20
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0e:	4770      	bx	lr
 800bd10:	40012c00 	.word	0x40012c00
 800bd14:	40014000 	.word	0x40014000

0800bd18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b083      	sub	sp, #12
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bd20:	bf00      	nop
 800bd22:	370c      	adds	r7, #12
 800bd24:	46bd      	mov	sp, r7
 800bd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2a:	4770      	bx	lr

0800bd2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b083      	sub	sp, #12
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bd34:	bf00      	nop
 800bd36:	370c      	adds	r7, #12
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr

0800bd40 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bd40:	b480      	push	{r7}
 800bd42:	b083      	sub	sp, #12
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bd48:	bf00      	nop
 800bd4a:	370c      	adds	r7, #12
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd52:	4770      	bx	lr

0800bd54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b082      	sub	sp, #8
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d101      	bne.n	800bd66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bd62:	2301      	movs	r3, #1
 800bd64:	e040      	b.n	800bde8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d106      	bne.n	800bd7c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	2200      	movs	r2, #0
 800bd72:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bd76:	6878      	ldr	r0, [r7, #4]
 800bd78:	f7f8 fb0c 	bl	8004394 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2224      	movs	r2, #36	; 0x24
 800bd80:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	681a      	ldr	r2, [r3, #0]
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	f022 0201 	bic.w	r2, r2, #1
 800bd90:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f000 fccc 	bl	800c730 <UART_SetConfig>
 800bd98:	4603      	mov	r3, r0
 800bd9a:	2b01      	cmp	r3, #1
 800bd9c:	d101      	bne.n	800bda2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800bd9e:	2301      	movs	r3, #1
 800bda0:	e022      	b.n	800bde8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d002      	beq.n	800bdb0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800bdaa:	6878      	ldr	r0, [r7, #4]
 800bdac:	f000 fecc 	bl	800cb48 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	685a      	ldr	r2, [r3, #4]
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bdbe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	689a      	ldr	r2, [r3, #8]
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bdce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	681a      	ldr	r2, [r3, #0]
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	f042 0201 	orr.w	r2, r2, #1
 800bdde:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f000 ff53 	bl	800cc8c <UART_CheckIdleState>
 800bde6:	4603      	mov	r3, r0
}
 800bde8:	4618      	mov	r0, r3
 800bdea:	3708      	adds	r7, #8
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bd80      	pop	{r7, pc}

0800bdf0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b082      	sub	sp, #8
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d101      	bne.n	800be02 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800bdfe:	2301      	movs	r3, #1
 800be00:	e02b      	b.n	800be5a <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	2224      	movs	r2, #36	; 0x24
 800be06:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	681a      	ldr	r2, [r3, #0]
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f022 0201 	bic.w	r2, r2, #1
 800be16:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	2200      	movs	r2, #0
 800be1e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	2200      	movs	r2, #0
 800be26:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	2200      	movs	r2, #0
 800be2e:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f7f8 fb73 	bl	800451c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2200      	movs	r2, #0
 800be3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	2200      	movs	r2, #0
 800be42:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2200      	movs	r2, #0
 800be48:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2200      	movs	r2, #0
 800be4e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2200      	movs	r2, #0
 800be54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800be58:	2300      	movs	r3, #0
}
 800be5a:	4618      	mov	r0, r3
 800be5c:	3708      	adds	r7, #8
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}

0800be62 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800be62:	b580      	push	{r7, lr}
 800be64:	b08a      	sub	sp, #40	; 0x28
 800be66:	af02      	add	r7, sp, #8
 800be68:	60f8      	str	r0, [r7, #12]
 800be6a:	60b9      	str	r1, [r7, #8]
 800be6c:	603b      	str	r3, [r7, #0]
 800be6e:	4613      	mov	r3, r2
 800be70:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800be76:	2b20      	cmp	r3, #32
 800be78:	f040 8082 	bne.w	800bf80 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800be7c:	68bb      	ldr	r3, [r7, #8]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d002      	beq.n	800be88 <HAL_UART_Transmit+0x26>
 800be82:	88fb      	ldrh	r3, [r7, #6]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d101      	bne.n	800be8c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800be88:	2301      	movs	r3, #1
 800be8a:	e07a      	b.n	800bf82 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800be92:	2b01      	cmp	r3, #1
 800be94:	d101      	bne.n	800be9a <HAL_UART_Transmit+0x38>
 800be96:	2302      	movs	r3, #2
 800be98:	e073      	b.n	800bf82 <HAL_UART_Transmit+0x120>
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	2201      	movs	r2, #1
 800be9e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	2200      	movs	r2, #0
 800bea6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	2221      	movs	r2, #33	; 0x21
 800beae:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800beb0:	f7f9 fca8 	bl	8005804 <HAL_GetTick>
 800beb4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	88fa      	ldrh	r2, [r7, #6]
 800beba:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	88fa      	ldrh	r2, [r7, #6]
 800bec2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	689b      	ldr	r3, [r3, #8]
 800beca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bece:	d108      	bne.n	800bee2 <HAL_UART_Transmit+0x80>
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	691b      	ldr	r3, [r3, #16]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d104      	bne.n	800bee2 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800bed8:	2300      	movs	r3, #0
 800beda:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	61bb      	str	r3, [r7, #24]
 800bee0:	e003      	b.n	800beea <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bee6:	2300      	movs	r3, #0
 800bee8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	2200      	movs	r2, #0
 800beee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800bef2:	e02d      	b.n	800bf50 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	9300      	str	r3, [sp, #0]
 800bef8:	697b      	ldr	r3, [r7, #20]
 800befa:	2200      	movs	r2, #0
 800befc:	2180      	movs	r1, #128	; 0x80
 800befe:	68f8      	ldr	r0, [r7, #12]
 800bf00:	f000 ff0d 	bl	800cd1e <UART_WaitOnFlagUntilTimeout>
 800bf04:	4603      	mov	r3, r0
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d001      	beq.n	800bf0e <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800bf0a:	2303      	movs	r3, #3
 800bf0c:	e039      	b.n	800bf82 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800bf0e:	69fb      	ldr	r3, [r7, #28]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d10b      	bne.n	800bf2c <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bf14:	69bb      	ldr	r3, [r7, #24]
 800bf16:	881a      	ldrh	r2, [r3, #0]
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bf20:	b292      	uxth	r2, r2
 800bf22:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800bf24:	69bb      	ldr	r3, [r7, #24]
 800bf26:	3302      	adds	r3, #2
 800bf28:	61bb      	str	r3, [r7, #24]
 800bf2a:	e008      	b.n	800bf3e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800bf2c:	69fb      	ldr	r3, [r7, #28]
 800bf2e:	781a      	ldrb	r2, [r3, #0]
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	b292      	uxth	r2, r2
 800bf36:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800bf38:	69fb      	ldr	r3, [r7, #28]
 800bf3a:	3301      	adds	r3, #1
 800bf3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800bf44:	b29b      	uxth	r3, r3
 800bf46:	3b01      	subs	r3, #1
 800bf48:	b29a      	uxth	r2, r3
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800bf56:	b29b      	uxth	r3, r3
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d1cb      	bne.n	800bef4 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	9300      	str	r3, [sp, #0]
 800bf60:	697b      	ldr	r3, [r7, #20]
 800bf62:	2200      	movs	r2, #0
 800bf64:	2140      	movs	r1, #64	; 0x40
 800bf66:	68f8      	ldr	r0, [r7, #12]
 800bf68:	f000 fed9 	bl	800cd1e <UART_WaitOnFlagUntilTimeout>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d001      	beq.n	800bf76 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800bf72:	2303      	movs	r3, #3
 800bf74:	e005      	b.n	800bf82 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	2220      	movs	r2, #32
 800bf7a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	e000      	b.n	800bf82 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800bf80:	2302      	movs	r3, #2
  }
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	3720      	adds	r7, #32
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}
	...

0800bf8c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	b085      	sub	sp, #20
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	60f8      	str	r0, [r7, #12]
 800bf94:	60b9      	str	r1, [r7, #8]
 800bf96:	4613      	mov	r3, r2
 800bf98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bf9e:	2b20      	cmp	r3, #32
 800bfa0:	d145      	bne.n	800c02e <HAL_UART_Transmit_IT+0xa2>
  {
    if ((pData == NULL) || (Size == 0U))
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d002      	beq.n	800bfae <HAL_UART_Transmit_IT+0x22>
 800bfa8:	88fb      	ldrh	r3, [r7, #6]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d101      	bne.n	800bfb2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800bfae:	2301      	movs	r3, #1
 800bfb0:	e03e      	b.n	800c030 <HAL_UART_Transmit_IT+0xa4>
    }

    __HAL_LOCK(huart);
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800bfb8:	2b01      	cmp	r3, #1
 800bfba:	d101      	bne.n	800bfc0 <HAL_UART_Transmit_IT+0x34>
 800bfbc:	2302      	movs	r3, #2
 800bfbe:	e037      	b.n	800c030 <HAL_UART_Transmit_IT+0xa4>
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	68ba      	ldr	r2, [r7, #8]
 800bfcc:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	88fa      	ldrh	r2, [r7, #6]
 800bfd2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	88fa      	ldrh	r2, [r7, #6]
 800bfda:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	2221      	movs	r2, #33	; 0x21
 800bff0:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	689b      	ldr	r3, [r3, #8]
 800bff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bffa:	d107      	bne.n	800c00c <HAL_UART_Transmit_IT+0x80>
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	691b      	ldr	r3, [r3, #16]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d103      	bne.n	800c00c <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	4a0d      	ldr	r2, [pc, #52]	; (800c03c <HAL_UART_Transmit_IT+0xb0>)
 800c008:	669a      	str	r2, [r3, #104]	; 0x68
 800c00a:	e002      	b.n	800c012 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	4a0c      	ldr	r2, [pc, #48]	; (800c040 <HAL_UART_Transmit_IT+0xb4>)
 800c010:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	2200      	movs	r2, #0
 800c016:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	681a      	ldr	r2, [r3, #0]
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c028:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800c02a:	2300      	movs	r3, #0
 800c02c:	e000      	b.n	800c030 <HAL_UART_Transmit_IT+0xa4>
  }
  else
  {
    return HAL_BUSY;
 800c02e:	2302      	movs	r3, #2
  }
}
 800c030:	4618      	mov	r0, r3
 800c032:	3714      	adds	r7, #20
 800c034:	46bd      	mov	sp, r7
 800c036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03a:	4770      	bx	lr
 800c03c:	0800d09d 	.word	0x0800d09d
 800c040:	0800d029 	.word	0x0800d029

0800c044 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b084      	sub	sp, #16
 800c048:	af00      	add	r7, sp, #0
 800c04a:	60f8      	str	r0, [r7, #12]
 800c04c:	60b9      	str	r1, [r7, #8]
 800c04e:	4613      	mov	r3, r2
 800c050:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c056:	2b20      	cmp	r3, #32
 800c058:	d131      	bne.n	800c0be <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c05a:	68bb      	ldr	r3, [r7, #8]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d002      	beq.n	800c066 <HAL_UART_Receive_IT+0x22>
 800c060:	88fb      	ldrh	r3, [r7, #6]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d101      	bne.n	800c06a <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800c066:	2301      	movs	r3, #1
 800c068:	e02a      	b.n	800c0c0 <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800c070:	2b01      	cmp	r3, #1
 800c072:	d101      	bne.n	800c078 <HAL_UART_Receive_IT+0x34>
 800c074:	2302      	movs	r3, #2
 800c076:	e023      	b.n	800c0c0 <HAL_UART_Receive_IT+0x7c>
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	2201      	movs	r2, #1
 800c07c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	2200      	movs	r2, #0
 800c084:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	4a0f      	ldr	r2, [pc, #60]	; (800c0c8 <HAL_UART_Receive_IT+0x84>)
 800c08c:	4293      	cmp	r3, r2
 800c08e:	d00e      	beq.n	800c0ae <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	685b      	ldr	r3, [r3, #4]
 800c096:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d007      	beq.n	800c0ae <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	681a      	ldr	r2, [r3, #0]
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800c0ac:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 800c0ae:	88fb      	ldrh	r3, [r7, #6]
 800c0b0:	461a      	mov	r2, r3
 800c0b2:	68b9      	ldr	r1, [r7, #8]
 800c0b4:	68f8      	ldr	r0, [r7, #12]
 800c0b6:	f000 feaf 	bl	800ce18 <UART_Start_Receive_IT>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	e000      	b.n	800c0c0 <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 800c0be:	2302      	movs	r3, #2
  }
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3710      	adds	r7, #16
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}
 800c0c8:	40008000 	.word	0x40008000

0800c0cc <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b082      	sub	sp, #8
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	681a      	ldr	r2, [r3, #0]
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800c0e2:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	689b      	ldr	r3, [r3, #8]
 800c0ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c0ee:	2b80      	cmp	r3, #128	; 0x80
 800c0f0:	d12d      	bne.n	800c14e <HAL_UART_AbortTransmit_IT+0x82>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	689a      	ldr	r2, [r3, #8]
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c100:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c106:	2b00      	cmp	r3, #0
 800c108:	d013      	beq.n	800c132 <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c10e:	4a19      	ldr	r2, [pc, #100]	; (800c174 <HAL_UART_AbortTransmit_IT+0xa8>)
 800c110:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c116:	4618      	mov	r0, r3
 800c118:	f7fb fa50 	bl	80075bc <HAL_DMA_Abort_IT>
 800c11c:	4603      	mov	r3, r0
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d022      	beq.n	800c168 <HAL_UART_AbortTransmit_IT+0x9c>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c128:	687a      	ldr	r2, [r7, #4]
 800c12a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800c12c:	4610      	mov	r0, r2
 800c12e:	4798      	blx	r3
 800c130:	e01a      	b.n	800c168 <HAL_UART_AbortTransmit_IT+0x9c>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	2200      	movs	r2, #0
 800c136:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	2200      	movs	r2, #0
 800c13e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2220      	movs	r2, #32
 800c144:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 800c146:	6878      	ldr	r0, [r7, #4]
 800c148:	f000 fa9a 	bl	800c680 <HAL_UART_AbortTransmitCpltCallback>
 800c14c:	e00c      	b.n	800c168 <HAL_UART_AbortTransmit_IT+0x9c>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2200      	movs	r2, #0
 800c152:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2200      	movs	r2, #0
 800c15a:	669a      	str	r2, [r3, #104]	; 0x68
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR1_FIFOEN */

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2220      	movs	r2, #32
 800c160:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800c162:	6878      	ldr	r0, [r7, #4]
 800c164:	f000 fa8c 	bl	800c680 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800c168:	2300      	movs	r3, #0
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3708      	adds	r7, #8
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}
 800c172:	bf00      	nop
 800c174:	0800cfb3 	.word	0x0800cfb3

0800c178 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b082      	sub	sp, #8
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	681a      	ldr	r2, [r3, #0]
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c18e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	689a      	ldr	r2, [r3, #8]
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	f022 0201 	bic.w	r2, r2, #1
 800c19e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c1a4:	2b01      	cmp	r3, #1
 800c1a6:	d107      	bne.n	800c1b8 <HAL_UART_AbortReceive_IT+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	681a      	ldr	r2, [r3, #0]
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f022 0210 	bic.w	r2, r2, #16
 800c1b6:	601a      	str	r2, [r3, #0]
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	689b      	ldr	r3, [r3, #8]
 800c1be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1c2:	2b40      	cmp	r3, #64	; 0x40
 800c1c4:	d13e      	bne.n	800c244 <HAL_UART_AbortReceive_IT+0xcc>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	689a      	ldr	r2, [r3, #8]
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c1d4:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d013      	beq.n	800c206 <HAL_UART_AbortReceive_IT+0x8e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1e2:	4a25      	ldr	r2, [pc, #148]	; (800c278 <HAL_UART_AbortReceive_IT+0x100>)
 800c1e4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	f7fb f9e6 	bl	80075bc <HAL_DMA_Abort_IT>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d03a      	beq.n	800c26c <HAL_UART_AbortReceive_IT+0xf4>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1fc:	687a      	ldr	r2, [r7, #4]
 800c1fe:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800c200:	4610      	mov	r0, r2
 800c202:	4798      	blx	r3
 800c204:	e032      	b.n	800c26c <HAL_UART_AbortReceive_IT+0xf4>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2200      	movs	r2, #0
 800c20a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2200      	movs	r2, #0
 800c212:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	220f      	movs	r2, #15
 800c21a:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	8b1b      	ldrh	r3, [r3, #24]
 800c222:	b29a      	uxth	r2, r3
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f042 0208 	orr.w	r2, r2, #8
 800c22c:	b292      	uxth	r2, r2
 800c22e:	831a      	strh	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2220      	movs	r2, #32
 800c234:	67da      	str	r2, [r3, #124]	; 0x7c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2200      	movs	r2, #0
 800c23a:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800c23c:	6878      	ldr	r0, [r7, #4]
 800c23e:	f000 fa29 	bl	800c694 <HAL_UART_AbortReceiveCpltCallback>
 800c242:	e013      	b.n	800c26c <HAL_UART_AbortReceive_IT+0xf4>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	2200      	movs	r2, #0
 800c248:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2200      	movs	r2, #0
 800c250:	655a      	str	r2, [r3, #84]	; 0x54

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	220f      	movs	r2, #15
 800c258:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	2220      	movs	r2, #32
 800c25e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	2200      	movs	r2, #0
 800c264:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800c266:	6878      	ldr	r0, [r7, #4]
 800c268:	f000 fa14 	bl	800c694 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800c26c:	2300      	movs	r3, #0
}
 800c26e:	4618      	mov	r0, r3
 800c270:	3708      	adds	r7, #8
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}
 800c276:	bf00      	nop
 800c278:	0800cfdd 	.word	0x0800cfdd

0800c27c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b088      	sub	sp, #32
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	69db      	ldr	r3, [r3, #28]
 800c28a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	689b      	ldr	r3, [r3, #8]
 800c29a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c29c:	69fa      	ldr	r2, [r7, #28]
 800c29e:	f640 030f 	movw	r3, #2063	; 0x80f
 800c2a2:	4013      	ands	r3, r2
 800c2a4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d113      	bne.n	800c2d4 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800c2ac:	69fb      	ldr	r3, [r7, #28]
 800c2ae:	f003 0320 	and.w	r3, r3, #32
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d00e      	beq.n	800c2d4 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c2b6:	69bb      	ldr	r3, [r7, #24]
 800c2b8:	f003 0320 	and.w	r3, r3, #32
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d009      	beq.n	800c2d4 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	f000 81ce 	beq.w	800c666 <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c2ce:	6878      	ldr	r0, [r7, #4]
 800c2d0:	4798      	blx	r3
      }
      return;
 800c2d2:	e1c8      	b.n	800c666 <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800c2d4:	693b      	ldr	r3, [r7, #16]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	f000 80e3 	beq.w	800c4a2 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800c2dc:	697b      	ldr	r3, [r7, #20]
 800c2de:	f003 0301 	and.w	r3, r3, #1
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d105      	bne.n	800c2f2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800c2e6:	69ba      	ldr	r2, [r7, #24]
 800c2e8:	4ba6      	ldr	r3, [pc, #664]	; (800c584 <HAL_UART_IRQHandler+0x308>)
 800c2ea:	4013      	ands	r3, r2
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	f000 80d8 	beq.w	800c4a2 <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c2f2:	69fb      	ldr	r3, [r7, #28]
 800c2f4:	f003 0301 	and.w	r3, r3, #1
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d010      	beq.n	800c31e <HAL_UART_IRQHandler+0xa2>
 800c2fc:	69bb      	ldr	r3, [r7, #24]
 800c2fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c302:	2b00      	cmp	r3, #0
 800c304:	d00b      	beq.n	800c31e <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	2201      	movs	r2, #1
 800c30c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c314:	f043 0201 	orr.w	r2, r3, #1
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c31e:	69fb      	ldr	r3, [r7, #28]
 800c320:	f003 0302 	and.w	r3, r3, #2
 800c324:	2b00      	cmp	r3, #0
 800c326:	d010      	beq.n	800c34a <HAL_UART_IRQHandler+0xce>
 800c328:	697b      	ldr	r3, [r7, #20]
 800c32a:	f003 0301 	and.w	r3, r3, #1
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d00b      	beq.n	800c34a <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	2202      	movs	r2, #2
 800c338:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c340:	f043 0204 	orr.w	r2, r3, #4
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c34a:	69fb      	ldr	r3, [r7, #28]
 800c34c:	f003 0304 	and.w	r3, r3, #4
 800c350:	2b00      	cmp	r3, #0
 800c352:	d010      	beq.n	800c376 <HAL_UART_IRQHandler+0xfa>
 800c354:	697b      	ldr	r3, [r7, #20]
 800c356:	f003 0301 	and.w	r3, r3, #1
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d00b      	beq.n	800c376 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	2204      	movs	r2, #4
 800c364:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c36c:	f043 0202 	orr.w	r2, r3, #2
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c376:	69fb      	ldr	r3, [r7, #28]
 800c378:	f003 0308 	and.w	r3, r3, #8
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d015      	beq.n	800c3ac <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c380:	69bb      	ldr	r3, [r7, #24]
 800c382:	f003 0320 	and.w	r3, r3, #32
 800c386:	2b00      	cmp	r3, #0
 800c388:	d104      	bne.n	800c394 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800c38a:	697b      	ldr	r3, [r7, #20]
 800c38c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c390:	2b00      	cmp	r3, #0
 800c392:	d00b      	beq.n	800c3ac <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	2208      	movs	r2, #8
 800c39a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c3a2:	f043 0208 	orr.w	r2, r3, #8
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c3ac:	69fb      	ldr	r3, [r7, #28]
 800c3ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d011      	beq.n	800c3da <HAL_UART_IRQHandler+0x15e>
 800c3b6:	69bb      	ldr	r3, [r7, #24]
 800c3b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d00c      	beq.n	800c3da <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c3c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c3d0:	f043 0220 	orr.w	r2, r3, #32
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	f000 8142 	beq.w	800c66a <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800c3e6:	69fb      	ldr	r3, [r7, #28]
 800c3e8:	f003 0320 	and.w	r3, r3, #32
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d00c      	beq.n	800c40a <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c3f0:	69bb      	ldr	r3, [r7, #24]
 800c3f2:	f003 0320 	and.w	r3, r3, #32
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d007      	beq.n	800c40a <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d003      	beq.n	800c40a <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c410:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	689b      	ldr	r3, [r3, #8]
 800c418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c41c:	2b40      	cmp	r3, #64	; 0x40
 800c41e:	d004      	beq.n	800c42a <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c426:	2b00      	cmp	r3, #0
 800c428:	d031      	beq.n	800c48e <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	f000 fd7c 	bl	800cf28 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	689b      	ldr	r3, [r3, #8]
 800c436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c43a:	2b40      	cmp	r3, #64	; 0x40
 800c43c:	d123      	bne.n	800c486 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	689a      	ldr	r2, [r3, #8]
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c44c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c452:	2b00      	cmp	r3, #0
 800c454:	d013      	beq.n	800c47e <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c45a:	4a4b      	ldr	r2, [pc, #300]	; (800c588 <HAL_UART_IRQHandler+0x30c>)
 800c45c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c462:	4618      	mov	r0, r3
 800c464:	f7fb f8aa 	bl	80075bc <HAL_DMA_Abort_IT>
 800c468:	4603      	mov	r3, r0
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d017      	beq.n	800c49e <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c474:	687a      	ldr	r2, [r7, #4]
 800c476:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800c478:	4610      	mov	r0, r2
 800c47a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c47c:	e00f      	b.n	800c49e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c47e:	6878      	ldr	r0, [r7, #4]
 800c480:	f7f7 fec0 	bl	8004204 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c484:	e00b      	b.n	800c49e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f7f7 febc 	bl	8004204 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c48c:	e007      	b.n	800c49e <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c48e:	6878      	ldr	r0, [r7, #4]
 800c490:	f7f7 feb8 	bl	8004204 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2200      	movs	r2, #0
 800c498:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800c49c:	e0e5      	b.n	800c66a <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c49e:	bf00      	nop
    return;
 800c4a0:	e0e3      	b.n	800c66a <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c4a6:	2b01      	cmp	r3, #1
 800c4a8:	f040 80a9 	bne.w	800c5fe <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800c4ac:	69fb      	ldr	r3, [r7, #28]
 800c4ae:	f003 0310 	and.w	r3, r3, #16
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	f000 80a3 	beq.w	800c5fe <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800c4b8:	69bb      	ldr	r3, [r7, #24]
 800c4ba:	f003 0310 	and.w	r3, r3, #16
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	f000 809d 	beq.w	800c5fe <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	2210      	movs	r2, #16
 800c4ca:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	689b      	ldr	r3, [r3, #8]
 800c4d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4d6:	2b40      	cmp	r3, #64	; 0x40
 800c4d8:	d158      	bne.n	800c58c <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	685b      	ldr	r3, [r3, #4]
 800c4e2:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800c4e4:	893b      	ldrh	r3, [r7, #8]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	f000 80c1 	beq.w	800c66e <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800c4f2:	893a      	ldrh	r2, [r7, #8]
 800c4f4:	429a      	cmp	r2, r3
 800c4f6:	f080 80ba 	bcs.w	800c66e <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	893a      	ldrh	r2, [r7, #8]
 800c4fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f003 0320 	and.w	r3, r3, #32
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d12a      	bne.n	800c568 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	681a      	ldr	r2, [r3, #0]
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c520:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	689a      	ldr	r2, [r3, #8]
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	f022 0201 	bic.w	r2, r2, #1
 800c530:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	689a      	ldr	r2, [r3, #8]
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c540:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2220      	movs	r2, #32
 800c546:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2200      	movs	r2, #0
 800c54c:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	681a      	ldr	r2, [r3, #0]
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	f022 0210 	bic.w	r2, r2, #16
 800c55c:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c562:	4618      	mov	r0, r3
 800c564:	f7fa ffec 	bl	8007540 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c574:	b29b      	uxth	r3, r3
 800c576:	1ad3      	subs	r3, r2, r3
 800c578:	b29b      	uxth	r3, r3
 800c57a:	4619      	mov	r1, r3
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f000 f893 	bl	800c6a8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800c582:	e074      	b.n	800c66e <HAL_UART_IRQHandler+0x3f2>
 800c584:	04000120 	.word	0x04000120
 800c588:	0800cf87 	.word	0x0800cf87
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c598:	b29b      	uxth	r3, r3
 800c59a:	1ad3      	subs	r3, r2, r3
 800c59c:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c5a4:	b29b      	uxth	r3, r3
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d063      	beq.n	800c672 <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 800c5aa:	897b      	ldrh	r3, [r7, #10]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d060      	beq.n	800c672 <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	681a      	ldr	r2, [r3, #0]
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c5be:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	689a      	ldr	r2, [r3, #8]
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	f022 0201 	bic.w	r2, r2, #1
 800c5ce:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2220      	movs	r2, #32
 800c5d4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2200      	movs	r2, #0
 800c5da:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2200      	movs	r2, #0
 800c5e0:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	681a      	ldr	r2, [r3, #0]
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	f022 0210 	bic.w	r2, r2, #16
 800c5f0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c5f2:	897b      	ldrh	r3, [r7, #10]
 800c5f4:	4619      	mov	r1, r3
 800c5f6:	6878      	ldr	r0, [r7, #4]
 800c5f8:	f000 f856 	bl	800c6a8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800c5fc:	e039      	b.n	800c672 <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c5fe:	69fb      	ldr	r3, [r7, #28]
 800c600:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c604:	2b00      	cmp	r3, #0
 800c606:	d00d      	beq.n	800c624 <HAL_UART_IRQHandler+0x3a8>
 800c608:	697b      	ldr	r3, [r7, #20]
 800c60a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d008      	beq.n	800c624 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c61a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c61c:	6878      	ldr	r0, [r7, #4]
 800c61e:	f000 fe6c 	bl	800d2fa <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c622:	e029      	b.n	800c678 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c624:	69fb      	ldr	r3, [r7, #28]
 800c626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d00d      	beq.n	800c64a <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c62e:	69bb      	ldr	r3, [r7, #24]
 800c630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c634:	2b00      	cmp	r3, #0
 800c636:	d008      	beq.n	800c64a <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d01a      	beq.n	800c676 <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c644:	6878      	ldr	r0, [r7, #4]
 800c646:	4798      	blx	r3
    }
    return;
 800c648:	e015      	b.n	800c676 <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c64a:	69fb      	ldr	r3, [r7, #28]
 800c64c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c650:	2b00      	cmp	r3, #0
 800c652:	d011      	beq.n	800c678 <HAL_UART_IRQHandler+0x3fc>
 800c654:	69bb      	ldr	r3, [r7, #24]
 800c656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d00c      	beq.n	800c678 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 800c65e:	6878      	ldr	r0, [r7, #4]
 800c660:	f000 fd5a 	bl	800d118 <UART_EndTransmit_IT>
    return;
 800c664:	e008      	b.n	800c678 <HAL_UART_IRQHandler+0x3fc>
      return;
 800c666:	bf00      	nop
 800c668:	e006      	b.n	800c678 <HAL_UART_IRQHandler+0x3fc>
    return;
 800c66a:	bf00      	nop
 800c66c:	e004      	b.n	800c678 <HAL_UART_IRQHandler+0x3fc>
      return;
 800c66e:	bf00      	nop
 800c670:	e002      	b.n	800c678 <HAL_UART_IRQHandler+0x3fc>
      return;
 800c672:	bf00      	nop
 800c674:	e000      	b.n	800c678 <HAL_UART_IRQHandler+0x3fc>
    return;
 800c676:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800c678:	3720      	adds	r7, #32
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bd80      	pop	{r7, pc}
 800c67e:	bf00      	nop

0800c680 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800c680:	b480      	push	{r7}
 800c682:	b083      	sub	sp, #12
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800c688:	bf00      	nop
 800c68a:	370c      	adds	r7, #12
 800c68c:	46bd      	mov	sp, r7
 800c68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c692:	4770      	bx	lr

0800c694 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800c694:	b480      	push	{r7}
 800c696:	b083      	sub	sp, #12
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800c69c:	bf00      	nop
 800c69e:	370c      	adds	r7, #12
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a6:	4770      	bx	lr

0800c6a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	b083      	sub	sp, #12
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
 800c6b0:	460b      	mov	r3, r1
 800c6b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c6b4:	bf00      	nop
 800c6b6:	370c      	adds	r7, #12
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6be:	4770      	bx	lr

0800c6c0 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800c6c0:	b480      	push	{r7}
 800c6c2:	b083      	sub	sp, #12
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	4a17      	ldr	r2, [pc, #92]	; (800c72c <HAL_UART_EnableReceiverTimeout+0x6c>)
 800c6ce:	4293      	cmp	r3, r2
 800c6d0:	d024      	beq.n	800c71c <HAL_UART_EnableReceiverTimeout+0x5c>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c6d6:	2b20      	cmp	r3, #32
 800c6d8:	d11e      	bne.n	800c718 <HAL_UART_EnableReceiverTimeout+0x58>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800c6e0:	2b01      	cmp	r3, #1
 800c6e2:	d101      	bne.n	800c6e8 <HAL_UART_EnableReceiverTimeout+0x28>
 800c6e4:	2302      	movs	r3, #2
 800c6e6:	e01a      	b.n	800c71e <HAL_UART_EnableReceiverTimeout+0x5e>
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	2201      	movs	r2, #1
 800c6ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      huart->gState = HAL_UART_STATE_BUSY;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2224      	movs	r2, #36	; 0x24
 800c6f4:	679a      	str	r2, [r3, #120]	; 0x78

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	685a      	ldr	r2, [r3, #4]
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800c704:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	2220      	movs	r2, #32
 800c70a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	2200      	movs	r2, #0
 800c710:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      return HAL_OK;
 800c714:	2300      	movs	r3, #0
 800c716:	e002      	b.n	800c71e <HAL_UART_EnableReceiverTimeout+0x5e>
    }
    else
    {
      return HAL_BUSY;
 800c718:	2302      	movs	r3, #2
 800c71a:	e000      	b.n	800c71e <HAL_UART_EnableReceiverTimeout+0x5e>
    }
  }
  else
  {
    return HAL_ERROR;
 800c71c:	2301      	movs	r3, #1
  }
}
 800c71e:	4618      	mov	r0, r3
 800c720:	370c      	adds	r7, #12
 800c722:	46bd      	mov	sp, r7
 800c724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c728:	4770      	bx	lr
 800c72a:	bf00      	nop
 800c72c:	40008000 	.word	0x40008000

0800c730 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c730:	b5b0      	push	{r4, r5, r7, lr}
 800c732:	b088      	sub	sp, #32
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c738:	2300      	movs	r3, #0
 800c73a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	689a      	ldr	r2, [r3, #8]
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	691b      	ldr	r3, [r3, #16]
 800c744:	431a      	orrs	r2, r3
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	695b      	ldr	r3, [r3, #20]
 800c74a:	431a      	orrs	r2, r3
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	69db      	ldr	r3, [r3, #28]
 800c750:	4313      	orrs	r3, r2
 800c752:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	681a      	ldr	r2, [r3, #0]
 800c75a:	4baf      	ldr	r3, [pc, #700]	; (800ca18 <UART_SetConfig+0x2e8>)
 800c75c:	4013      	ands	r3, r2
 800c75e:	687a      	ldr	r2, [r7, #4]
 800c760:	6812      	ldr	r2, [r2, #0]
 800c762:	69f9      	ldr	r1, [r7, #28]
 800c764:	430b      	orrs	r3, r1
 800c766:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	685b      	ldr	r3, [r3, #4]
 800c76e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	68da      	ldr	r2, [r3, #12]
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	430a      	orrs	r2, r1
 800c77c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	699b      	ldr	r3, [r3, #24]
 800c782:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	4aa4      	ldr	r2, [pc, #656]	; (800ca1c <UART_SetConfig+0x2ec>)
 800c78a:	4293      	cmp	r3, r2
 800c78c:	d004      	beq.n	800c798 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	6a1b      	ldr	r3, [r3, #32]
 800c792:	69fa      	ldr	r2, [r7, #28]
 800c794:	4313      	orrs	r3, r2
 800c796:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	689b      	ldr	r3, [r3, #8]
 800c79e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	69fa      	ldr	r2, [r7, #28]
 800c7a8:	430a      	orrs	r2, r1
 800c7aa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	4a9b      	ldr	r2, [pc, #620]	; (800ca20 <UART_SetConfig+0x2f0>)
 800c7b2:	4293      	cmp	r3, r2
 800c7b4:	d121      	bne.n	800c7fa <UART_SetConfig+0xca>
 800c7b6:	4b9b      	ldr	r3, [pc, #620]	; (800ca24 <UART_SetConfig+0x2f4>)
 800c7b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7bc:	f003 0303 	and.w	r3, r3, #3
 800c7c0:	2b03      	cmp	r3, #3
 800c7c2:	d817      	bhi.n	800c7f4 <UART_SetConfig+0xc4>
 800c7c4:	a201      	add	r2, pc, #4	; (adr r2, 800c7cc <UART_SetConfig+0x9c>)
 800c7c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7ca:	bf00      	nop
 800c7cc:	0800c7dd 	.word	0x0800c7dd
 800c7d0:	0800c7e9 	.word	0x0800c7e9
 800c7d4:	0800c7e3 	.word	0x0800c7e3
 800c7d8:	0800c7ef 	.word	0x0800c7ef
 800c7dc:	2301      	movs	r3, #1
 800c7de:	76fb      	strb	r3, [r7, #27]
 800c7e0:	e070      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c7e2:	2302      	movs	r3, #2
 800c7e4:	76fb      	strb	r3, [r7, #27]
 800c7e6:	e06d      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c7e8:	2304      	movs	r3, #4
 800c7ea:	76fb      	strb	r3, [r7, #27]
 800c7ec:	e06a      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c7ee:	2308      	movs	r3, #8
 800c7f0:	76fb      	strb	r3, [r7, #27]
 800c7f2:	e067      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c7f4:	2310      	movs	r3, #16
 800c7f6:	76fb      	strb	r3, [r7, #27]
 800c7f8:	e064      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	4a8a      	ldr	r2, [pc, #552]	; (800ca28 <UART_SetConfig+0x2f8>)
 800c800:	4293      	cmp	r3, r2
 800c802:	d132      	bne.n	800c86a <UART_SetConfig+0x13a>
 800c804:	4b87      	ldr	r3, [pc, #540]	; (800ca24 <UART_SetConfig+0x2f4>)
 800c806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c80a:	f003 030c 	and.w	r3, r3, #12
 800c80e:	2b0c      	cmp	r3, #12
 800c810:	d828      	bhi.n	800c864 <UART_SetConfig+0x134>
 800c812:	a201      	add	r2, pc, #4	; (adr r2, 800c818 <UART_SetConfig+0xe8>)
 800c814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c818:	0800c84d 	.word	0x0800c84d
 800c81c:	0800c865 	.word	0x0800c865
 800c820:	0800c865 	.word	0x0800c865
 800c824:	0800c865 	.word	0x0800c865
 800c828:	0800c859 	.word	0x0800c859
 800c82c:	0800c865 	.word	0x0800c865
 800c830:	0800c865 	.word	0x0800c865
 800c834:	0800c865 	.word	0x0800c865
 800c838:	0800c853 	.word	0x0800c853
 800c83c:	0800c865 	.word	0x0800c865
 800c840:	0800c865 	.word	0x0800c865
 800c844:	0800c865 	.word	0x0800c865
 800c848:	0800c85f 	.word	0x0800c85f
 800c84c:	2300      	movs	r3, #0
 800c84e:	76fb      	strb	r3, [r7, #27]
 800c850:	e038      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c852:	2302      	movs	r3, #2
 800c854:	76fb      	strb	r3, [r7, #27]
 800c856:	e035      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c858:	2304      	movs	r3, #4
 800c85a:	76fb      	strb	r3, [r7, #27]
 800c85c:	e032      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c85e:	2308      	movs	r3, #8
 800c860:	76fb      	strb	r3, [r7, #27]
 800c862:	e02f      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c864:	2310      	movs	r3, #16
 800c866:	76fb      	strb	r3, [r7, #27]
 800c868:	e02c      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	4a6b      	ldr	r2, [pc, #428]	; (800ca1c <UART_SetConfig+0x2ec>)
 800c870:	4293      	cmp	r3, r2
 800c872:	d125      	bne.n	800c8c0 <UART_SetConfig+0x190>
 800c874:	4b6b      	ldr	r3, [pc, #428]	; (800ca24 <UART_SetConfig+0x2f4>)
 800c876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c87a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c87e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c882:	d017      	beq.n	800c8b4 <UART_SetConfig+0x184>
 800c884:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c888:	d817      	bhi.n	800c8ba <UART_SetConfig+0x18a>
 800c88a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c88e:	d00b      	beq.n	800c8a8 <UART_SetConfig+0x178>
 800c890:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c894:	d811      	bhi.n	800c8ba <UART_SetConfig+0x18a>
 800c896:	2b00      	cmp	r3, #0
 800c898:	d003      	beq.n	800c8a2 <UART_SetConfig+0x172>
 800c89a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c89e:	d006      	beq.n	800c8ae <UART_SetConfig+0x17e>
 800c8a0:	e00b      	b.n	800c8ba <UART_SetConfig+0x18a>
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	76fb      	strb	r3, [r7, #27]
 800c8a6:	e00d      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c8a8:	2302      	movs	r3, #2
 800c8aa:	76fb      	strb	r3, [r7, #27]
 800c8ac:	e00a      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c8ae:	2304      	movs	r3, #4
 800c8b0:	76fb      	strb	r3, [r7, #27]
 800c8b2:	e007      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c8b4:	2308      	movs	r3, #8
 800c8b6:	76fb      	strb	r3, [r7, #27]
 800c8b8:	e004      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c8ba:	2310      	movs	r3, #16
 800c8bc:	76fb      	strb	r3, [r7, #27]
 800c8be:	e001      	b.n	800c8c4 <UART_SetConfig+0x194>
 800c8c0:	2310      	movs	r3, #16
 800c8c2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	4a54      	ldr	r2, [pc, #336]	; (800ca1c <UART_SetConfig+0x2ec>)
 800c8ca:	4293      	cmp	r3, r2
 800c8cc:	d173      	bne.n	800c9b6 <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c8ce:	7efb      	ldrb	r3, [r7, #27]
 800c8d0:	2b08      	cmp	r3, #8
 800c8d2:	d824      	bhi.n	800c91e <UART_SetConfig+0x1ee>
 800c8d4:	a201      	add	r2, pc, #4	; (adr r2, 800c8dc <UART_SetConfig+0x1ac>)
 800c8d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8da:	bf00      	nop
 800c8dc:	0800c901 	.word	0x0800c901
 800c8e0:	0800c91f 	.word	0x0800c91f
 800c8e4:	0800c909 	.word	0x0800c909
 800c8e8:	0800c91f 	.word	0x0800c91f
 800c8ec:	0800c90f 	.word	0x0800c90f
 800c8f0:	0800c91f 	.word	0x0800c91f
 800c8f4:	0800c91f 	.word	0x0800c91f
 800c8f8:	0800c91f 	.word	0x0800c91f
 800c8fc:	0800c917 	.word	0x0800c917
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c900:	f7fd fe6c 	bl	800a5dc <HAL_RCC_GetPCLK1Freq>
 800c904:	6178      	str	r0, [r7, #20]
        break;
 800c906:	e00f      	b.n	800c928 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c908:	4b48      	ldr	r3, [pc, #288]	; (800ca2c <UART_SetConfig+0x2fc>)
 800c90a:	617b      	str	r3, [r7, #20]
        break;
 800c90c:	e00c      	b.n	800c928 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c90e:	f7fd fdcd 	bl	800a4ac <HAL_RCC_GetSysClockFreq>
 800c912:	6178      	str	r0, [r7, #20]
        break;
 800c914:	e008      	b.n	800c928 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c916:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c91a:	617b      	str	r3, [r7, #20]
        break;
 800c91c:	e004      	b.n	800c928 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 800c91e:	2300      	movs	r3, #0
 800c920:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c922:	2301      	movs	r3, #1
 800c924:	76bb      	strb	r3, [r7, #26]
        break;
 800c926:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c928:	697b      	ldr	r3, [r7, #20]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	f000 80fe 	beq.w	800cb2c <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	685a      	ldr	r2, [r3, #4]
 800c934:	4613      	mov	r3, r2
 800c936:	005b      	lsls	r3, r3, #1
 800c938:	4413      	add	r3, r2
 800c93a:	697a      	ldr	r2, [r7, #20]
 800c93c:	429a      	cmp	r2, r3
 800c93e:	d305      	bcc.n	800c94c <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	685b      	ldr	r3, [r3, #4]
 800c944:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c946:	697a      	ldr	r2, [r7, #20]
 800c948:	429a      	cmp	r2, r3
 800c94a:	d902      	bls.n	800c952 <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 800c94c:	2301      	movs	r3, #1
 800c94e:	76bb      	strb	r3, [r7, #26]
 800c950:	e0ec      	b.n	800cb2c <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	4618      	mov	r0, r3
 800c956:	f04f 0100 	mov.w	r1, #0
 800c95a:	f04f 0200 	mov.w	r2, #0
 800c95e:	f04f 0300 	mov.w	r3, #0
 800c962:	020b      	lsls	r3, r1, #8
 800c964:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c968:	0202      	lsls	r2, r0, #8
 800c96a:	6879      	ldr	r1, [r7, #4]
 800c96c:	6849      	ldr	r1, [r1, #4]
 800c96e:	0849      	lsrs	r1, r1, #1
 800c970:	4608      	mov	r0, r1
 800c972:	f04f 0100 	mov.w	r1, #0
 800c976:	1814      	adds	r4, r2, r0
 800c978:	eb43 0501 	adc.w	r5, r3, r1
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	685b      	ldr	r3, [r3, #4]
 800c980:	461a      	mov	r2, r3
 800c982:	f04f 0300 	mov.w	r3, #0
 800c986:	4620      	mov	r0, r4
 800c988:	4629      	mov	r1, r5
 800c98a:	f7f4 f90d 	bl	8000ba8 <__aeabi_uldivmod>
 800c98e:	4602      	mov	r2, r0
 800c990:	460b      	mov	r3, r1
 800c992:	4613      	mov	r3, r2
 800c994:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c996:	693b      	ldr	r3, [r7, #16]
 800c998:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c99c:	d308      	bcc.n	800c9b0 <UART_SetConfig+0x280>
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c9a4:	d204      	bcs.n	800c9b0 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	693a      	ldr	r2, [r7, #16]
 800c9ac:	60da      	str	r2, [r3, #12]
 800c9ae:	e0bd      	b.n	800cb2c <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	76bb      	strb	r3, [r7, #26]
 800c9b4:	e0ba      	b.n	800cb2c <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	69db      	ldr	r3, [r3, #28]
 800c9ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c9be:	d168      	bne.n	800ca92 <UART_SetConfig+0x362>
  {
    switch (clocksource)
 800c9c0:	7efb      	ldrb	r3, [r7, #27]
 800c9c2:	2b08      	cmp	r3, #8
 800c9c4:	d834      	bhi.n	800ca30 <UART_SetConfig+0x300>
 800c9c6:	a201      	add	r2, pc, #4	; (adr r2, 800c9cc <UART_SetConfig+0x29c>)
 800c9c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9cc:	0800c9f1 	.word	0x0800c9f1
 800c9d0:	0800c9f9 	.word	0x0800c9f9
 800c9d4:	0800ca01 	.word	0x0800ca01
 800c9d8:	0800ca31 	.word	0x0800ca31
 800c9dc:	0800ca07 	.word	0x0800ca07
 800c9e0:	0800ca31 	.word	0x0800ca31
 800c9e4:	0800ca31 	.word	0x0800ca31
 800c9e8:	0800ca31 	.word	0x0800ca31
 800c9ec:	0800ca0f 	.word	0x0800ca0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c9f0:	f7fd fdf4 	bl	800a5dc <HAL_RCC_GetPCLK1Freq>
 800c9f4:	6178      	str	r0, [r7, #20]
        break;
 800c9f6:	e020      	b.n	800ca3a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c9f8:	f7fd fe06 	bl	800a608 <HAL_RCC_GetPCLK2Freq>
 800c9fc:	6178      	str	r0, [r7, #20]
        break;
 800c9fe:	e01c      	b.n	800ca3a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca00:	4b0a      	ldr	r3, [pc, #40]	; (800ca2c <UART_SetConfig+0x2fc>)
 800ca02:	617b      	str	r3, [r7, #20]
        break;
 800ca04:	e019      	b.n	800ca3a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca06:	f7fd fd51 	bl	800a4ac <HAL_RCC_GetSysClockFreq>
 800ca0a:	6178      	str	r0, [r7, #20]
        break;
 800ca0c:	e015      	b.n	800ca3a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ca0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ca12:	617b      	str	r3, [r7, #20]
        break;
 800ca14:	e011      	b.n	800ca3a <UART_SetConfig+0x30a>
 800ca16:	bf00      	nop
 800ca18:	efff69f3 	.word	0xefff69f3
 800ca1c:	40008000 	.word	0x40008000
 800ca20:	40013800 	.word	0x40013800
 800ca24:	40021000 	.word	0x40021000
 800ca28:	40004400 	.word	0x40004400
 800ca2c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800ca30:	2300      	movs	r3, #0
 800ca32:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800ca34:	2301      	movs	r3, #1
 800ca36:	76bb      	strb	r3, [r7, #26]
        break;
 800ca38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ca3a:	697b      	ldr	r3, [r7, #20]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d075      	beq.n	800cb2c <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ca40:	697b      	ldr	r3, [r7, #20]
 800ca42:	005a      	lsls	r2, r3, #1
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	685b      	ldr	r3, [r3, #4]
 800ca48:	085b      	lsrs	r3, r3, #1
 800ca4a:	441a      	add	r2, r3
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	685b      	ldr	r3, [r3, #4]
 800ca50:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca54:	b29b      	uxth	r3, r3
 800ca56:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca58:	693b      	ldr	r3, [r7, #16]
 800ca5a:	2b0f      	cmp	r3, #15
 800ca5c:	d916      	bls.n	800ca8c <UART_SetConfig+0x35c>
 800ca5e:	693b      	ldr	r3, [r7, #16]
 800ca60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca64:	d212      	bcs.n	800ca8c <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	b29b      	uxth	r3, r3
 800ca6a:	f023 030f 	bic.w	r3, r3, #15
 800ca6e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ca70:	693b      	ldr	r3, [r7, #16]
 800ca72:	085b      	lsrs	r3, r3, #1
 800ca74:	b29b      	uxth	r3, r3
 800ca76:	f003 0307 	and.w	r3, r3, #7
 800ca7a:	b29a      	uxth	r2, r3
 800ca7c:	89fb      	ldrh	r3, [r7, #14]
 800ca7e:	4313      	orrs	r3, r2
 800ca80:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	89fa      	ldrh	r2, [r7, #14]
 800ca88:	60da      	str	r2, [r3, #12]
 800ca8a:	e04f      	b.n	800cb2c <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 800ca8c:	2301      	movs	r3, #1
 800ca8e:	76bb      	strb	r3, [r7, #26]
 800ca90:	e04c      	b.n	800cb2c <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ca92:	7efb      	ldrb	r3, [r7, #27]
 800ca94:	2b08      	cmp	r3, #8
 800ca96:	d828      	bhi.n	800caea <UART_SetConfig+0x3ba>
 800ca98:	a201      	add	r2, pc, #4	; (adr r2, 800caa0 <UART_SetConfig+0x370>)
 800ca9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca9e:	bf00      	nop
 800caa0:	0800cac5 	.word	0x0800cac5
 800caa4:	0800cacd 	.word	0x0800cacd
 800caa8:	0800cad5 	.word	0x0800cad5
 800caac:	0800caeb 	.word	0x0800caeb
 800cab0:	0800cadb 	.word	0x0800cadb
 800cab4:	0800caeb 	.word	0x0800caeb
 800cab8:	0800caeb 	.word	0x0800caeb
 800cabc:	0800caeb 	.word	0x0800caeb
 800cac0:	0800cae3 	.word	0x0800cae3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cac4:	f7fd fd8a 	bl	800a5dc <HAL_RCC_GetPCLK1Freq>
 800cac8:	6178      	str	r0, [r7, #20]
        break;
 800caca:	e013      	b.n	800caf4 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cacc:	f7fd fd9c 	bl	800a608 <HAL_RCC_GetPCLK2Freq>
 800cad0:	6178      	str	r0, [r7, #20]
        break;
 800cad2:	e00f      	b.n	800caf4 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cad4:	4b1b      	ldr	r3, [pc, #108]	; (800cb44 <UART_SetConfig+0x414>)
 800cad6:	617b      	str	r3, [r7, #20]
        break;
 800cad8:	e00c      	b.n	800caf4 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cada:	f7fd fce7 	bl	800a4ac <HAL_RCC_GetSysClockFreq>
 800cade:	6178      	str	r0, [r7, #20]
        break;
 800cae0:	e008      	b.n	800caf4 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cae2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cae6:	617b      	str	r3, [r7, #20]
        break;
 800cae8:	e004      	b.n	800caf4 <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 800caea:	2300      	movs	r3, #0
 800caec:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800caee:	2301      	movs	r3, #1
 800caf0:	76bb      	strb	r3, [r7, #26]
        break;
 800caf2:	bf00      	nop
    }

    if (pclk != 0U)
 800caf4:	697b      	ldr	r3, [r7, #20]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d018      	beq.n	800cb2c <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	685b      	ldr	r3, [r3, #4]
 800cafe:	085a      	lsrs	r2, r3, #1
 800cb00:	697b      	ldr	r3, [r7, #20]
 800cb02:	441a      	add	r2, r3
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	685b      	ldr	r3, [r3, #4]
 800cb08:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb0c:	b29b      	uxth	r3, r3
 800cb0e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cb10:	693b      	ldr	r3, [r7, #16]
 800cb12:	2b0f      	cmp	r3, #15
 800cb14:	d908      	bls.n	800cb28 <UART_SetConfig+0x3f8>
 800cb16:	693b      	ldr	r3, [r7, #16]
 800cb18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cb1c:	d204      	bcs.n	800cb28 <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	693a      	ldr	r2, [r7, #16]
 800cb24:	60da      	str	r2, [r3, #12]
 800cb26:	e001      	b.n	800cb2c <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 800cb28:	2301      	movs	r3, #1
 800cb2a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2200      	movs	r2, #0
 800cb30:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	2200      	movs	r2, #0
 800cb36:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800cb38:	7ebb      	ldrb	r3, [r7, #26]
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	3720      	adds	r7, #32
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bdb0      	pop	{r4, r5, r7, pc}
 800cb42:	bf00      	nop
 800cb44:	00f42400 	.word	0x00f42400

0800cb48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cb48:	b480      	push	{r7}
 800cb4a:	b083      	sub	sp, #12
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb54:	f003 0301 	and.w	r3, r3, #1
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d00a      	beq.n	800cb72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	685b      	ldr	r3, [r3, #4]
 800cb62:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	430a      	orrs	r2, r1
 800cb70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb76:	f003 0302 	and.w	r3, r3, #2
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d00a      	beq.n	800cb94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	685b      	ldr	r3, [r3, #4]
 800cb84:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	430a      	orrs	r2, r1
 800cb92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb98:	f003 0304 	and.w	r3, r3, #4
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d00a      	beq.n	800cbb6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	685b      	ldr	r3, [r3, #4]
 800cba6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	430a      	orrs	r2, r1
 800cbb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbba:	f003 0308 	and.w	r3, r3, #8
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d00a      	beq.n	800cbd8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	685b      	ldr	r3, [r3, #4]
 800cbc8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	430a      	orrs	r2, r1
 800cbd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbdc:	f003 0310 	and.w	r3, r3, #16
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d00a      	beq.n	800cbfa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	689b      	ldr	r3, [r3, #8]
 800cbea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	430a      	orrs	r2, r1
 800cbf8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbfe:	f003 0320 	and.w	r3, r3, #32
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d00a      	beq.n	800cc1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	689b      	ldr	r3, [r3, #8]
 800cc0c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	430a      	orrs	r2, r1
 800cc1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d01a      	beq.n	800cc5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	685b      	ldr	r3, [r3, #4]
 800cc2e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	430a      	orrs	r2, r1
 800cc3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cc46:	d10a      	bne.n	800cc5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	685b      	ldr	r3, [r3, #4]
 800cc4e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	430a      	orrs	r2, r1
 800cc5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d00a      	beq.n	800cc80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	685b      	ldr	r3, [r3, #4]
 800cc70:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	430a      	orrs	r2, r1
 800cc7e:	605a      	str	r2, [r3, #4]
  }
}
 800cc80:	bf00      	nop
 800cc82:	370c      	adds	r7, #12
 800cc84:	46bd      	mov	sp, r7
 800cc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc8a:	4770      	bx	lr

0800cc8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b086      	sub	sp, #24
 800cc90:	af02      	add	r7, sp, #8
 800cc92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2200      	movs	r2, #0
 800cc98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cc9c:	f7f8 fdb2 	bl	8005804 <HAL_GetTick>
 800cca0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	f003 0308 	and.w	r3, r3, #8
 800ccac:	2b08      	cmp	r3, #8
 800ccae:	d10e      	bne.n	800ccce <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ccb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ccb4:	9300      	str	r3, [sp, #0]
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	2200      	movs	r2, #0
 800ccba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ccbe:	6878      	ldr	r0, [r7, #4]
 800ccc0:	f000 f82d 	bl	800cd1e <UART_WaitOnFlagUntilTimeout>
 800ccc4:	4603      	mov	r3, r0
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d001      	beq.n	800ccce <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ccca:	2303      	movs	r3, #3
 800cccc:	e023      	b.n	800cd16 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	f003 0304 	and.w	r3, r3, #4
 800ccd8:	2b04      	cmp	r3, #4
 800ccda:	d10e      	bne.n	800ccfa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ccdc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cce0:	9300      	str	r3, [sp, #0]
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	2200      	movs	r2, #0
 800cce6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f000 f817 	bl	800cd1e <UART_WaitOnFlagUntilTimeout>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d001      	beq.n	800ccfa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ccf6:	2303      	movs	r3, #3
 800ccf8:	e00d      	b.n	800cd16 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	2220      	movs	r2, #32
 800ccfe:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2220      	movs	r2, #32
 800cd04:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	2200      	movs	r2, #0
 800cd0a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800cd14:	2300      	movs	r3, #0
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	3710      	adds	r7, #16
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd80      	pop	{r7, pc}

0800cd1e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cd1e:	b580      	push	{r7, lr}
 800cd20:	b084      	sub	sp, #16
 800cd22:	af00      	add	r7, sp, #0
 800cd24:	60f8      	str	r0, [r7, #12]
 800cd26:	60b9      	str	r1, [r7, #8]
 800cd28:	603b      	str	r3, [r7, #0]
 800cd2a:	4613      	mov	r3, r2
 800cd2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd2e:	e05e      	b.n	800cdee <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cd30:	69bb      	ldr	r3, [r7, #24]
 800cd32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd36:	d05a      	beq.n	800cdee <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd38:	f7f8 fd64 	bl	8005804 <HAL_GetTick>
 800cd3c:	4602      	mov	r2, r0
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	1ad3      	subs	r3, r2, r3
 800cd42:	69ba      	ldr	r2, [r7, #24]
 800cd44:	429a      	cmp	r2, r3
 800cd46:	d302      	bcc.n	800cd4e <UART_WaitOnFlagUntilTimeout+0x30>
 800cd48:	69bb      	ldr	r3, [r7, #24]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d11b      	bne.n	800cd86 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	681a      	ldr	r2, [r3, #0]
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800cd5c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	689a      	ldr	r2, [r3, #8]
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	f022 0201 	bic.w	r2, r2, #1
 800cd6c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	2220      	movs	r2, #32
 800cd72:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	2220      	movs	r2, #32
 800cd78:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800cd82:	2303      	movs	r3, #3
 800cd84:	e043      	b.n	800ce0e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	f003 0304 	and.w	r3, r3, #4
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d02c      	beq.n	800cdee <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	69db      	ldr	r3, [r3, #28]
 800cd9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cd9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cda2:	d124      	bne.n	800cdee <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cdac:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	681a      	ldr	r2, [r3, #0]
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800cdbc:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	689a      	ldr	r2, [r3, #8]
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	f022 0201 	bic.w	r2, r2, #1
 800cdcc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	2220      	movs	r2, #32
 800cdd2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	2220      	movs	r2, #32
 800cdd8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	2220      	movs	r2, #32
 800cdde:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	2200      	movs	r2, #0
 800cde6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800cdea:	2303      	movs	r3, #3
 800cdec:	e00f      	b.n	800ce0e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	69da      	ldr	r2, [r3, #28]
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	4013      	ands	r3, r2
 800cdf8:	68ba      	ldr	r2, [r7, #8]
 800cdfa:	429a      	cmp	r2, r3
 800cdfc:	bf0c      	ite	eq
 800cdfe:	2301      	moveq	r3, #1
 800ce00:	2300      	movne	r3, #0
 800ce02:	b2db      	uxtb	r3, r3
 800ce04:	461a      	mov	r2, r3
 800ce06:	79fb      	ldrb	r3, [r7, #7]
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	d091      	beq.n	800cd30 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ce0c:	2300      	movs	r3, #0
}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	3710      	adds	r7, #16
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}
	...

0800ce18 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ce18:	b480      	push	{r7}
 800ce1a:	b085      	sub	sp, #20
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	60f8      	str	r0, [r7, #12]
 800ce20:	60b9      	str	r1, [r7, #8]
 800ce22:	4613      	mov	r3, r2
 800ce24:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	68ba      	ldr	r2, [r7, #8]
 800ce2a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	88fa      	ldrh	r2, [r7, #6]
 800ce30:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	88fa      	ldrh	r2, [r7, #6]
 800ce38:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	2200      	movs	r2, #0
 800ce40:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	689b      	ldr	r3, [r3, #8]
 800ce46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce4a:	d10e      	bne.n	800ce6a <UART_Start_Receive_IT+0x52>
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	691b      	ldr	r3, [r3, #16]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d105      	bne.n	800ce60 <UART_Start_Receive_IT+0x48>
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ce5a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ce5e:	e02d      	b.n	800cebc <UART_Start_Receive_IT+0xa4>
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	22ff      	movs	r2, #255	; 0xff
 800ce64:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ce68:	e028      	b.n	800cebc <UART_Start_Receive_IT+0xa4>
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	689b      	ldr	r3, [r3, #8]
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d10d      	bne.n	800ce8e <UART_Start_Receive_IT+0x76>
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	691b      	ldr	r3, [r3, #16]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d104      	bne.n	800ce84 <UART_Start_Receive_IT+0x6c>
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	22ff      	movs	r2, #255	; 0xff
 800ce7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ce82:	e01b      	b.n	800cebc <UART_Start_Receive_IT+0xa4>
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	227f      	movs	r2, #127	; 0x7f
 800ce88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ce8c:	e016      	b.n	800cebc <UART_Start_Receive_IT+0xa4>
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	689b      	ldr	r3, [r3, #8]
 800ce92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ce96:	d10d      	bne.n	800ceb4 <UART_Start_Receive_IT+0x9c>
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	691b      	ldr	r3, [r3, #16]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d104      	bne.n	800ceaa <UART_Start_Receive_IT+0x92>
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	227f      	movs	r2, #127	; 0x7f
 800cea4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800cea8:	e008      	b.n	800cebc <UART_Start_Receive_IT+0xa4>
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	223f      	movs	r2, #63	; 0x3f
 800ceae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ceb2:	e003      	b.n	800cebc <UART_Start_Receive_IT+0xa4>
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	2200      	movs	r2, #0
 800cec0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	2222      	movs	r2, #34	; 0x22
 800cec8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	689a      	ldr	r2, [r3, #8]
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	f042 0201 	orr.w	r2, r2, #1
 800ced8:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	689b      	ldr	r3, [r3, #8]
 800cede:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cee2:	d107      	bne.n	800cef4 <UART_Start_Receive_IT+0xdc>
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	691b      	ldr	r3, [r3, #16]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d103      	bne.n	800cef4 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	4a0c      	ldr	r2, [pc, #48]	; (800cf20 <UART_Start_Receive_IT+0x108>)
 800cef0:	665a      	str	r2, [r3, #100]	; 0x64
 800cef2:	e002      	b.n	800cefa <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	4a0b      	ldr	r2, [pc, #44]	; (800cf24 <UART_Start_Receive_IT+0x10c>)
 800cef8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	2200      	movs	r2, #0
 800cefe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	681a      	ldr	r2, [r3, #0]
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800cf10:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800cf12:	2300      	movs	r3, #0
}
 800cf14:	4618      	mov	r0, r3
 800cf16:	3714      	adds	r7, #20
 800cf18:	46bd      	mov	sp, r7
 800cf1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1e:	4770      	bx	lr
 800cf20:	0800d223 	.word	0x0800d223
 800cf24:	0800d14b 	.word	0x0800d14b

0800cf28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cf28:	b480      	push	{r7}
 800cf2a:	b083      	sub	sp, #12
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	681a      	ldr	r2, [r3, #0]
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800cf3e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	689a      	ldr	r2, [r3, #8]
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	f022 0201 	bic.w	r2, r2, #1
 800cf4e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cf54:	2b01      	cmp	r3, #1
 800cf56:	d107      	bne.n	800cf68 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	681a      	ldr	r2, [r3, #0]
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	f022 0210 	bic.w	r2, r2, #16
 800cf66:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2220      	movs	r2, #32
 800cf6c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2200      	movs	r2, #0
 800cf72:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	2200      	movs	r2, #0
 800cf78:	665a      	str	r2, [r3, #100]	; 0x64
}
 800cf7a:	bf00      	nop
 800cf7c:	370c      	adds	r7, #12
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf84:	4770      	bx	lr

0800cf86 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cf86:	b580      	push	{r7, lr}
 800cf88:	b084      	sub	sp, #16
 800cf8a:	af00      	add	r7, sp, #0
 800cf8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf92:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	2200      	movs	r2, #0
 800cf98:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cfa4:	68f8      	ldr	r0, [r7, #12]
 800cfa6:	f7f7 f92d 	bl	8004204 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cfaa:	bf00      	nop
 800cfac:	3710      	adds	r7, #16
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}

0800cfb2 <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800cfb2:	b580      	push	{r7, lr}
 800cfb4:	b084      	sub	sp, #16
 800cfb6:	af00      	add	r7, sp, #0
 800cfb8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cfbe:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	2220      	movs	r2, #32
 800cfcc:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 800cfce:	68f8      	ldr	r0, [r7, #12]
 800cfd0:	f7ff fb56 	bl	800c680 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cfd4:	bf00      	nop
 800cfd6:	3710      	adds	r7, #16
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	bd80      	pop	{r7, pc}

0800cfdc <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	b084      	sub	sp, #16
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cfe8:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	2200      	movs	r2, #0
 800cfee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	220f      	movs	r2, #15
 800cff8:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	8b1b      	ldrh	r3, [r3, #24]
 800d000:	b29a      	uxth	r2, r3
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	f042 0208 	orr.w	r2, r2, #8
 800d00a:	b292      	uxth	r2, r2
 800d00c:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	2220      	movs	r2, #32
 800d012:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	2200      	movs	r2, #0
 800d018:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800d01a:	68f8      	ldr	r0, [r7, #12]
 800d01c:	f7ff fb3a 	bl	800c694 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d020:	bf00      	nop
 800d022:	3710      	adds	r7, #16
 800d024:	46bd      	mov	sp, r7
 800d026:	bd80      	pop	{r7, pc}

0800d028 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d028:	b480      	push	{r7}
 800d02a:	b083      	sub	sp, #12
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d034:	2b21      	cmp	r3, #33	; 0x21
 800d036:	d12b      	bne.n	800d090 <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d03e:	b29b      	uxth	r3, r3
 800d040:	2b00      	cmp	r3, #0
 800d042:	d110      	bne.n	800d066 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	681a      	ldr	r2, [r3, #0]
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d052:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	681a      	ldr	r2, [r3, #0]
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d062:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800d064:	e014      	b.n	800d090 <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d06a:	781a      	ldrb	r2, [r3, #0]
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	b292      	uxth	r2, r2
 800d072:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d078:	1c5a      	adds	r2, r3, #1
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d084:	b29b      	uxth	r3, r3
 800d086:	3b01      	subs	r3, #1
 800d088:	b29a      	uxth	r2, r3
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800d090:	bf00      	nop
 800d092:	370c      	adds	r7, #12
 800d094:	46bd      	mov	sp, r7
 800d096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09a:	4770      	bx	lr

0800d09c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d09c:	b480      	push	{r7}
 800d09e:	b085      	sub	sp, #20
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d0a8:	2b21      	cmp	r3, #33	; 0x21
 800d0aa:	d12f      	bne.n	800d10c <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d0b2:	b29b      	uxth	r3, r3
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d110      	bne.n	800d0da <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	681a      	ldr	r2, [r3, #0]
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d0c6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	681a      	ldr	r2, [r3, #0]
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d0d6:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800d0d8:	e018      	b.n	800d10c <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d0de:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	881a      	ldrh	r2, [r3, #0]
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d0ec:	b292      	uxth	r2, r2
 800d0ee:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d0f4:	1c9a      	adds	r2, r3, #2
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d100:	b29b      	uxth	r3, r3
 800d102:	3b01      	subs	r3, #1
 800d104:	b29a      	uxth	r2, r3
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800d10c:	bf00      	nop
 800d10e:	3714      	adds	r7, #20
 800d110:	46bd      	mov	sp, r7
 800d112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d116:	4770      	bx	lr

0800d118 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	b082      	sub	sp, #8
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	681a      	ldr	r2, [r3, #0]
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d12e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2220      	movs	r2, #32
 800d134:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	2200      	movs	r2, #0
 800d13a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d13c:	6878      	ldr	r0, [r7, #4]
 800d13e:	f7f7 f835 	bl	80041ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d142:	bf00      	nop
 800d144:	3708      	adds	r7, #8
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}

0800d14a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d14a:	b580      	push	{r7, lr}
 800d14c:	b084      	sub	sp, #16
 800d14e:	af00      	add	r7, sp, #0
 800d150:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d158:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d15e:	2b22      	cmp	r3, #34	; 0x22
 800d160:	d151      	bne.n	800d206 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d168:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d16a:	89bb      	ldrh	r3, [r7, #12]
 800d16c:	b2d9      	uxtb	r1, r3
 800d16e:	89fb      	ldrh	r3, [r7, #14]
 800d170:	b2da      	uxtb	r2, r3
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d176:	400a      	ands	r2, r1
 800d178:	b2d2      	uxtb	r2, r2
 800d17a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d180:	1c5a      	adds	r2, r3, #1
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d18c:	b29b      	uxth	r3, r3
 800d18e:	3b01      	subs	r3, #1
 800d190:	b29a      	uxth	r2, r3
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d19e:	b29b      	uxth	r3, r3
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d13a      	bne.n	800d21a <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	681a      	ldr	r2, [r3, #0]
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d1b2:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	689a      	ldr	r2, [r3, #8]
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	f022 0201 	bic.w	r2, r2, #1
 800d1c2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2220      	movs	r2, #32
 800d1c8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d1d4:	2b01      	cmp	r3, #1
 800d1d6:	d10f      	bne.n	800d1f8 <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	681a      	ldr	r2, [r3, #0]
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	f022 0210 	bic.w	r2, r2, #16
 800d1e6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800d1ee:	4619      	mov	r1, r3
 800d1f0:	6878      	ldr	r0, [r7, #4]
 800d1f2:	f7ff fa59 	bl	800c6a8 <HAL_UARTEx_RxEventCallback>
 800d1f6:	e002      	b.n	800d1fe <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	f7f6 ffe7 	bl	80041cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	2200      	movs	r2, #0
 800d202:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d204:	e009      	b.n	800d21a <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	8b1b      	ldrh	r3, [r3, #24]
 800d20c:	b29a      	uxth	r2, r3
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f042 0208 	orr.w	r2, r2, #8
 800d216:	b292      	uxth	r2, r2
 800d218:	831a      	strh	r2, [r3, #24]
}
 800d21a:	bf00      	nop
 800d21c:	3710      	adds	r7, #16
 800d21e:	46bd      	mov	sp, r7
 800d220:	bd80      	pop	{r7, pc}

0800d222 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d222:	b580      	push	{r7, lr}
 800d224:	b084      	sub	sp, #16
 800d226:	af00      	add	r7, sp, #0
 800d228:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d230:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d236:	2b22      	cmp	r3, #34	; 0x22
 800d238:	d151      	bne.n	800d2de <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d240:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d246:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800d248:	89ba      	ldrh	r2, [r7, #12]
 800d24a:	89fb      	ldrh	r3, [r7, #14]
 800d24c:	4013      	ands	r3, r2
 800d24e:	b29a      	uxth	r2, r3
 800d250:	68bb      	ldr	r3, [r7, #8]
 800d252:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d258:	1c9a      	adds	r2, r3, #2
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d264:	b29b      	uxth	r3, r3
 800d266:	3b01      	subs	r3, #1
 800d268:	b29a      	uxth	r2, r3
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d276:	b29b      	uxth	r3, r3
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d13a      	bne.n	800d2f2 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	681a      	ldr	r2, [r3, #0]
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d28a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	689a      	ldr	r2, [r3, #8]
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f022 0201 	bic.w	r2, r2, #1
 800d29a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2220      	movs	r2, #32
 800d2a0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d2ac:	2b01      	cmp	r3, #1
 800d2ae:	d10f      	bne.n	800d2d0 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	681a      	ldr	r2, [r3, #0]
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	f022 0210 	bic.w	r2, r2, #16
 800d2be:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800d2c6:	4619      	mov	r1, r3
 800d2c8:	6878      	ldr	r0, [r7, #4]
 800d2ca:	f7ff f9ed 	bl	800c6a8 <HAL_UARTEx_RxEventCallback>
 800d2ce:	e002      	b.n	800d2d6 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d2d0:	6878      	ldr	r0, [r7, #4]
 800d2d2:	f7f6 ff7b 	bl	80041cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2200      	movs	r2, #0
 800d2da:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d2dc:	e009      	b.n	800d2f2 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	8b1b      	ldrh	r3, [r3, #24]
 800d2e4:	b29a      	uxth	r2, r3
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	f042 0208 	orr.w	r2, r2, #8
 800d2ee:	b292      	uxth	r2, r2
 800d2f0:	831a      	strh	r2, [r3, #24]
}
 800d2f2:	bf00      	nop
 800d2f4:	3710      	adds	r7, #16
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	bd80      	pop	{r7, pc}

0800d2fa <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d2fa:	b480      	push	{r7}
 800d2fc:	b083      	sub	sp, #12
 800d2fe:	af00      	add	r7, sp, #0
 800d300:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d302:	bf00      	nop
 800d304:	370c      	adds	r7, #12
 800d306:	46bd      	mov	sp, r7
 800d308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30c:	4770      	bx	lr
	...

0800d310 <__errno>:
 800d310:	4b01      	ldr	r3, [pc, #4]	; (800d318 <__errno+0x8>)
 800d312:	6818      	ldr	r0, [r3, #0]
 800d314:	4770      	bx	lr
 800d316:	bf00      	nop
 800d318:	20000010 	.word	0x20000010

0800d31c <__libc_init_array>:
 800d31c:	b570      	push	{r4, r5, r6, lr}
 800d31e:	4d0d      	ldr	r5, [pc, #52]	; (800d354 <__libc_init_array+0x38>)
 800d320:	4c0d      	ldr	r4, [pc, #52]	; (800d358 <__libc_init_array+0x3c>)
 800d322:	1b64      	subs	r4, r4, r5
 800d324:	10a4      	asrs	r4, r4, #2
 800d326:	2600      	movs	r6, #0
 800d328:	42a6      	cmp	r6, r4
 800d32a:	d109      	bne.n	800d340 <__libc_init_array+0x24>
 800d32c:	4d0b      	ldr	r5, [pc, #44]	; (800d35c <__libc_init_array+0x40>)
 800d32e:	4c0c      	ldr	r4, [pc, #48]	; (800d360 <__libc_init_array+0x44>)
 800d330:	f002 feca 	bl	80100c8 <_init>
 800d334:	1b64      	subs	r4, r4, r5
 800d336:	10a4      	asrs	r4, r4, #2
 800d338:	2600      	movs	r6, #0
 800d33a:	42a6      	cmp	r6, r4
 800d33c:	d105      	bne.n	800d34a <__libc_init_array+0x2e>
 800d33e:	bd70      	pop	{r4, r5, r6, pc}
 800d340:	f855 3b04 	ldr.w	r3, [r5], #4
 800d344:	4798      	blx	r3
 800d346:	3601      	adds	r6, #1
 800d348:	e7ee      	b.n	800d328 <__libc_init_array+0xc>
 800d34a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d34e:	4798      	blx	r3
 800d350:	3601      	adds	r6, #1
 800d352:	e7f2      	b.n	800d33a <__libc_init_array+0x1e>
 800d354:	08010fac 	.word	0x08010fac
 800d358:	08010fac 	.word	0x08010fac
 800d35c:	08010fac 	.word	0x08010fac
 800d360:	08010fb0 	.word	0x08010fb0

0800d364 <memcpy>:
 800d364:	440a      	add	r2, r1
 800d366:	4291      	cmp	r1, r2
 800d368:	f100 33ff 	add.w	r3, r0, #4294967295
 800d36c:	d100      	bne.n	800d370 <memcpy+0xc>
 800d36e:	4770      	bx	lr
 800d370:	b510      	push	{r4, lr}
 800d372:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d376:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d37a:	4291      	cmp	r1, r2
 800d37c:	d1f9      	bne.n	800d372 <memcpy+0xe>
 800d37e:	bd10      	pop	{r4, pc}

0800d380 <memset>:
 800d380:	4402      	add	r2, r0
 800d382:	4603      	mov	r3, r0
 800d384:	4293      	cmp	r3, r2
 800d386:	d100      	bne.n	800d38a <memset+0xa>
 800d388:	4770      	bx	lr
 800d38a:	f803 1b01 	strb.w	r1, [r3], #1
 800d38e:	e7f9      	b.n	800d384 <memset+0x4>

0800d390 <__cvt>:
 800d390:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d394:	ec55 4b10 	vmov	r4, r5, d0
 800d398:	2d00      	cmp	r5, #0
 800d39a:	460e      	mov	r6, r1
 800d39c:	4619      	mov	r1, r3
 800d39e:	462b      	mov	r3, r5
 800d3a0:	bfbb      	ittet	lt
 800d3a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d3a6:	461d      	movlt	r5, r3
 800d3a8:	2300      	movge	r3, #0
 800d3aa:	232d      	movlt	r3, #45	; 0x2d
 800d3ac:	700b      	strb	r3, [r1, #0]
 800d3ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d3b0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d3b4:	4691      	mov	r9, r2
 800d3b6:	f023 0820 	bic.w	r8, r3, #32
 800d3ba:	bfbc      	itt	lt
 800d3bc:	4622      	movlt	r2, r4
 800d3be:	4614      	movlt	r4, r2
 800d3c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d3c4:	d005      	beq.n	800d3d2 <__cvt+0x42>
 800d3c6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d3ca:	d100      	bne.n	800d3ce <__cvt+0x3e>
 800d3cc:	3601      	adds	r6, #1
 800d3ce:	2102      	movs	r1, #2
 800d3d0:	e000      	b.n	800d3d4 <__cvt+0x44>
 800d3d2:	2103      	movs	r1, #3
 800d3d4:	ab03      	add	r3, sp, #12
 800d3d6:	9301      	str	r3, [sp, #4]
 800d3d8:	ab02      	add	r3, sp, #8
 800d3da:	9300      	str	r3, [sp, #0]
 800d3dc:	ec45 4b10 	vmov	d0, r4, r5
 800d3e0:	4653      	mov	r3, sl
 800d3e2:	4632      	mov	r2, r6
 800d3e4:	f000 fd00 	bl	800dde8 <_dtoa_r>
 800d3e8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d3ec:	4607      	mov	r7, r0
 800d3ee:	d102      	bne.n	800d3f6 <__cvt+0x66>
 800d3f0:	f019 0f01 	tst.w	r9, #1
 800d3f4:	d022      	beq.n	800d43c <__cvt+0xac>
 800d3f6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d3fa:	eb07 0906 	add.w	r9, r7, r6
 800d3fe:	d110      	bne.n	800d422 <__cvt+0x92>
 800d400:	783b      	ldrb	r3, [r7, #0]
 800d402:	2b30      	cmp	r3, #48	; 0x30
 800d404:	d10a      	bne.n	800d41c <__cvt+0x8c>
 800d406:	2200      	movs	r2, #0
 800d408:	2300      	movs	r3, #0
 800d40a:	4620      	mov	r0, r4
 800d40c:	4629      	mov	r1, r5
 800d40e:	f7f3 fb5b 	bl	8000ac8 <__aeabi_dcmpeq>
 800d412:	b918      	cbnz	r0, 800d41c <__cvt+0x8c>
 800d414:	f1c6 0601 	rsb	r6, r6, #1
 800d418:	f8ca 6000 	str.w	r6, [sl]
 800d41c:	f8da 3000 	ldr.w	r3, [sl]
 800d420:	4499      	add	r9, r3
 800d422:	2200      	movs	r2, #0
 800d424:	2300      	movs	r3, #0
 800d426:	4620      	mov	r0, r4
 800d428:	4629      	mov	r1, r5
 800d42a:	f7f3 fb4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800d42e:	b108      	cbz	r0, 800d434 <__cvt+0xa4>
 800d430:	f8cd 900c 	str.w	r9, [sp, #12]
 800d434:	2230      	movs	r2, #48	; 0x30
 800d436:	9b03      	ldr	r3, [sp, #12]
 800d438:	454b      	cmp	r3, r9
 800d43a:	d307      	bcc.n	800d44c <__cvt+0xbc>
 800d43c:	9b03      	ldr	r3, [sp, #12]
 800d43e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d440:	1bdb      	subs	r3, r3, r7
 800d442:	4638      	mov	r0, r7
 800d444:	6013      	str	r3, [r2, #0]
 800d446:	b004      	add	sp, #16
 800d448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d44c:	1c59      	adds	r1, r3, #1
 800d44e:	9103      	str	r1, [sp, #12]
 800d450:	701a      	strb	r2, [r3, #0]
 800d452:	e7f0      	b.n	800d436 <__cvt+0xa6>

0800d454 <__exponent>:
 800d454:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d456:	4603      	mov	r3, r0
 800d458:	2900      	cmp	r1, #0
 800d45a:	bfb8      	it	lt
 800d45c:	4249      	neglt	r1, r1
 800d45e:	f803 2b02 	strb.w	r2, [r3], #2
 800d462:	bfb4      	ite	lt
 800d464:	222d      	movlt	r2, #45	; 0x2d
 800d466:	222b      	movge	r2, #43	; 0x2b
 800d468:	2909      	cmp	r1, #9
 800d46a:	7042      	strb	r2, [r0, #1]
 800d46c:	dd2a      	ble.n	800d4c4 <__exponent+0x70>
 800d46e:	f10d 0407 	add.w	r4, sp, #7
 800d472:	46a4      	mov	ip, r4
 800d474:	270a      	movs	r7, #10
 800d476:	46a6      	mov	lr, r4
 800d478:	460a      	mov	r2, r1
 800d47a:	fb91 f6f7 	sdiv	r6, r1, r7
 800d47e:	fb07 1516 	mls	r5, r7, r6, r1
 800d482:	3530      	adds	r5, #48	; 0x30
 800d484:	2a63      	cmp	r2, #99	; 0x63
 800d486:	f104 34ff 	add.w	r4, r4, #4294967295
 800d48a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d48e:	4631      	mov	r1, r6
 800d490:	dcf1      	bgt.n	800d476 <__exponent+0x22>
 800d492:	3130      	adds	r1, #48	; 0x30
 800d494:	f1ae 0502 	sub.w	r5, lr, #2
 800d498:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d49c:	1c44      	adds	r4, r0, #1
 800d49e:	4629      	mov	r1, r5
 800d4a0:	4561      	cmp	r1, ip
 800d4a2:	d30a      	bcc.n	800d4ba <__exponent+0x66>
 800d4a4:	f10d 0209 	add.w	r2, sp, #9
 800d4a8:	eba2 020e 	sub.w	r2, r2, lr
 800d4ac:	4565      	cmp	r5, ip
 800d4ae:	bf88      	it	hi
 800d4b0:	2200      	movhi	r2, #0
 800d4b2:	4413      	add	r3, r2
 800d4b4:	1a18      	subs	r0, r3, r0
 800d4b6:	b003      	add	sp, #12
 800d4b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d4be:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d4c2:	e7ed      	b.n	800d4a0 <__exponent+0x4c>
 800d4c4:	2330      	movs	r3, #48	; 0x30
 800d4c6:	3130      	adds	r1, #48	; 0x30
 800d4c8:	7083      	strb	r3, [r0, #2]
 800d4ca:	70c1      	strb	r1, [r0, #3]
 800d4cc:	1d03      	adds	r3, r0, #4
 800d4ce:	e7f1      	b.n	800d4b4 <__exponent+0x60>

0800d4d0 <_printf_float>:
 800d4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4d4:	ed2d 8b02 	vpush	{d8}
 800d4d8:	b08d      	sub	sp, #52	; 0x34
 800d4da:	460c      	mov	r4, r1
 800d4dc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d4e0:	4616      	mov	r6, r2
 800d4e2:	461f      	mov	r7, r3
 800d4e4:	4605      	mov	r5, r0
 800d4e6:	f001 fa6b 	bl	800e9c0 <_localeconv_r>
 800d4ea:	f8d0 a000 	ldr.w	sl, [r0]
 800d4ee:	4650      	mov	r0, sl
 800d4f0:	f7f2 fe6e 	bl	80001d0 <strlen>
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	930a      	str	r3, [sp, #40]	; 0x28
 800d4f8:	6823      	ldr	r3, [r4, #0]
 800d4fa:	9305      	str	r3, [sp, #20]
 800d4fc:	f8d8 3000 	ldr.w	r3, [r8]
 800d500:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d504:	3307      	adds	r3, #7
 800d506:	f023 0307 	bic.w	r3, r3, #7
 800d50a:	f103 0208 	add.w	r2, r3, #8
 800d50e:	f8c8 2000 	str.w	r2, [r8]
 800d512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d516:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d51a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d51e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d522:	9307      	str	r3, [sp, #28]
 800d524:	f8cd 8018 	str.w	r8, [sp, #24]
 800d528:	ee08 0a10 	vmov	s16, r0
 800d52c:	4b9f      	ldr	r3, [pc, #636]	; (800d7ac <_printf_float+0x2dc>)
 800d52e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d532:	f04f 32ff 	mov.w	r2, #4294967295
 800d536:	f7f3 faf9 	bl	8000b2c <__aeabi_dcmpun>
 800d53a:	bb88      	cbnz	r0, 800d5a0 <_printf_float+0xd0>
 800d53c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d540:	4b9a      	ldr	r3, [pc, #616]	; (800d7ac <_printf_float+0x2dc>)
 800d542:	f04f 32ff 	mov.w	r2, #4294967295
 800d546:	f7f3 fad3 	bl	8000af0 <__aeabi_dcmple>
 800d54a:	bb48      	cbnz	r0, 800d5a0 <_printf_float+0xd0>
 800d54c:	2200      	movs	r2, #0
 800d54e:	2300      	movs	r3, #0
 800d550:	4640      	mov	r0, r8
 800d552:	4649      	mov	r1, r9
 800d554:	f7f3 fac2 	bl	8000adc <__aeabi_dcmplt>
 800d558:	b110      	cbz	r0, 800d560 <_printf_float+0x90>
 800d55a:	232d      	movs	r3, #45	; 0x2d
 800d55c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d560:	4b93      	ldr	r3, [pc, #588]	; (800d7b0 <_printf_float+0x2e0>)
 800d562:	4894      	ldr	r0, [pc, #592]	; (800d7b4 <_printf_float+0x2e4>)
 800d564:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d568:	bf94      	ite	ls
 800d56a:	4698      	movls	r8, r3
 800d56c:	4680      	movhi	r8, r0
 800d56e:	2303      	movs	r3, #3
 800d570:	6123      	str	r3, [r4, #16]
 800d572:	9b05      	ldr	r3, [sp, #20]
 800d574:	f023 0204 	bic.w	r2, r3, #4
 800d578:	6022      	str	r2, [r4, #0]
 800d57a:	f04f 0900 	mov.w	r9, #0
 800d57e:	9700      	str	r7, [sp, #0]
 800d580:	4633      	mov	r3, r6
 800d582:	aa0b      	add	r2, sp, #44	; 0x2c
 800d584:	4621      	mov	r1, r4
 800d586:	4628      	mov	r0, r5
 800d588:	f000 f9d8 	bl	800d93c <_printf_common>
 800d58c:	3001      	adds	r0, #1
 800d58e:	f040 8090 	bne.w	800d6b2 <_printf_float+0x1e2>
 800d592:	f04f 30ff 	mov.w	r0, #4294967295
 800d596:	b00d      	add	sp, #52	; 0x34
 800d598:	ecbd 8b02 	vpop	{d8}
 800d59c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5a0:	4642      	mov	r2, r8
 800d5a2:	464b      	mov	r3, r9
 800d5a4:	4640      	mov	r0, r8
 800d5a6:	4649      	mov	r1, r9
 800d5a8:	f7f3 fac0 	bl	8000b2c <__aeabi_dcmpun>
 800d5ac:	b140      	cbz	r0, 800d5c0 <_printf_float+0xf0>
 800d5ae:	464b      	mov	r3, r9
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	bfbc      	itt	lt
 800d5b4:	232d      	movlt	r3, #45	; 0x2d
 800d5b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d5ba:	487f      	ldr	r0, [pc, #508]	; (800d7b8 <_printf_float+0x2e8>)
 800d5bc:	4b7f      	ldr	r3, [pc, #508]	; (800d7bc <_printf_float+0x2ec>)
 800d5be:	e7d1      	b.n	800d564 <_printf_float+0x94>
 800d5c0:	6863      	ldr	r3, [r4, #4]
 800d5c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d5c6:	9206      	str	r2, [sp, #24]
 800d5c8:	1c5a      	adds	r2, r3, #1
 800d5ca:	d13f      	bne.n	800d64c <_printf_float+0x17c>
 800d5cc:	2306      	movs	r3, #6
 800d5ce:	6063      	str	r3, [r4, #4]
 800d5d0:	9b05      	ldr	r3, [sp, #20]
 800d5d2:	6861      	ldr	r1, [r4, #4]
 800d5d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d5d8:	2300      	movs	r3, #0
 800d5da:	9303      	str	r3, [sp, #12]
 800d5dc:	ab0a      	add	r3, sp, #40	; 0x28
 800d5de:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d5e2:	ab09      	add	r3, sp, #36	; 0x24
 800d5e4:	ec49 8b10 	vmov	d0, r8, r9
 800d5e8:	9300      	str	r3, [sp, #0]
 800d5ea:	6022      	str	r2, [r4, #0]
 800d5ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d5f0:	4628      	mov	r0, r5
 800d5f2:	f7ff fecd 	bl	800d390 <__cvt>
 800d5f6:	9b06      	ldr	r3, [sp, #24]
 800d5f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d5fa:	2b47      	cmp	r3, #71	; 0x47
 800d5fc:	4680      	mov	r8, r0
 800d5fe:	d108      	bne.n	800d612 <_printf_float+0x142>
 800d600:	1cc8      	adds	r0, r1, #3
 800d602:	db02      	blt.n	800d60a <_printf_float+0x13a>
 800d604:	6863      	ldr	r3, [r4, #4]
 800d606:	4299      	cmp	r1, r3
 800d608:	dd41      	ble.n	800d68e <_printf_float+0x1be>
 800d60a:	f1ab 0b02 	sub.w	fp, fp, #2
 800d60e:	fa5f fb8b 	uxtb.w	fp, fp
 800d612:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d616:	d820      	bhi.n	800d65a <_printf_float+0x18a>
 800d618:	3901      	subs	r1, #1
 800d61a:	465a      	mov	r2, fp
 800d61c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d620:	9109      	str	r1, [sp, #36]	; 0x24
 800d622:	f7ff ff17 	bl	800d454 <__exponent>
 800d626:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d628:	1813      	adds	r3, r2, r0
 800d62a:	2a01      	cmp	r2, #1
 800d62c:	4681      	mov	r9, r0
 800d62e:	6123      	str	r3, [r4, #16]
 800d630:	dc02      	bgt.n	800d638 <_printf_float+0x168>
 800d632:	6822      	ldr	r2, [r4, #0]
 800d634:	07d2      	lsls	r2, r2, #31
 800d636:	d501      	bpl.n	800d63c <_printf_float+0x16c>
 800d638:	3301      	adds	r3, #1
 800d63a:	6123      	str	r3, [r4, #16]
 800d63c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d640:	2b00      	cmp	r3, #0
 800d642:	d09c      	beq.n	800d57e <_printf_float+0xae>
 800d644:	232d      	movs	r3, #45	; 0x2d
 800d646:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d64a:	e798      	b.n	800d57e <_printf_float+0xae>
 800d64c:	9a06      	ldr	r2, [sp, #24]
 800d64e:	2a47      	cmp	r2, #71	; 0x47
 800d650:	d1be      	bne.n	800d5d0 <_printf_float+0x100>
 800d652:	2b00      	cmp	r3, #0
 800d654:	d1bc      	bne.n	800d5d0 <_printf_float+0x100>
 800d656:	2301      	movs	r3, #1
 800d658:	e7b9      	b.n	800d5ce <_printf_float+0xfe>
 800d65a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d65e:	d118      	bne.n	800d692 <_printf_float+0x1c2>
 800d660:	2900      	cmp	r1, #0
 800d662:	6863      	ldr	r3, [r4, #4]
 800d664:	dd0b      	ble.n	800d67e <_printf_float+0x1ae>
 800d666:	6121      	str	r1, [r4, #16]
 800d668:	b913      	cbnz	r3, 800d670 <_printf_float+0x1a0>
 800d66a:	6822      	ldr	r2, [r4, #0]
 800d66c:	07d0      	lsls	r0, r2, #31
 800d66e:	d502      	bpl.n	800d676 <_printf_float+0x1a6>
 800d670:	3301      	adds	r3, #1
 800d672:	440b      	add	r3, r1
 800d674:	6123      	str	r3, [r4, #16]
 800d676:	65a1      	str	r1, [r4, #88]	; 0x58
 800d678:	f04f 0900 	mov.w	r9, #0
 800d67c:	e7de      	b.n	800d63c <_printf_float+0x16c>
 800d67e:	b913      	cbnz	r3, 800d686 <_printf_float+0x1b6>
 800d680:	6822      	ldr	r2, [r4, #0]
 800d682:	07d2      	lsls	r2, r2, #31
 800d684:	d501      	bpl.n	800d68a <_printf_float+0x1ba>
 800d686:	3302      	adds	r3, #2
 800d688:	e7f4      	b.n	800d674 <_printf_float+0x1a4>
 800d68a:	2301      	movs	r3, #1
 800d68c:	e7f2      	b.n	800d674 <_printf_float+0x1a4>
 800d68e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d694:	4299      	cmp	r1, r3
 800d696:	db05      	blt.n	800d6a4 <_printf_float+0x1d4>
 800d698:	6823      	ldr	r3, [r4, #0]
 800d69a:	6121      	str	r1, [r4, #16]
 800d69c:	07d8      	lsls	r0, r3, #31
 800d69e:	d5ea      	bpl.n	800d676 <_printf_float+0x1a6>
 800d6a0:	1c4b      	adds	r3, r1, #1
 800d6a2:	e7e7      	b.n	800d674 <_printf_float+0x1a4>
 800d6a4:	2900      	cmp	r1, #0
 800d6a6:	bfd4      	ite	le
 800d6a8:	f1c1 0202 	rsble	r2, r1, #2
 800d6ac:	2201      	movgt	r2, #1
 800d6ae:	4413      	add	r3, r2
 800d6b0:	e7e0      	b.n	800d674 <_printf_float+0x1a4>
 800d6b2:	6823      	ldr	r3, [r4, #0]
 800d6b4:	055a      	lsls	r2, r3, #21
 800d6b6:	d407      	bmi.n	800d6c8 <_printf_float+0x1f8>
 800d6b8:	6923      	ldr	r3, [r4, #16]
 800d6ba:	4642      	mov	r2, r8
 800d6bc:	4631      	mov	r1, r6
 800d6be:	4628      	mov	r0, r5
 800d6c0:	47b8      	blx	r7
 800d6c2:	3001      	adds	r0, #1
 800d6c4:	d12c      	bne.n	800d720 <_printf_float+0x250>
 800d6c6:	e764      	b.n	800d592 <_printf_float+0xc2>
 800d6c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d6cc:	f240 80e0 	bls.w	800d890 <_printf_float+0x3c0>
 800d6d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	f7f3 f9f6 	bl	8000ac8 <__aeabi_dcmpeq>
 800d6dc:	2800      	cmp	r0, #0
 800d6de:	d034      	beq.n	800d74a <_printf_float+0x27a>
 800d6e0:	4a37      	ldr	r2, [pc, #220]	; (800d7c0 <_printf_float+0x2f0>)
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	4631      	mov	r1, r6
 800d6e6:	4628      	mov	r0, r5
 800d6e8:	47b8      	blx	r7
 800d6ea:	3001      	adds	r0, #1
 800d6ec:	f43f af51 	beq.w	800d592 <_printf_float+0xc2>
 800d6f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d6f4:	429a      	cmp	r2, r3
 800d6f6:	db02      	blt.n	800d6fe <_printf_float+0x22e>
 800d6f8:	6823      	ldr	r3, [r4, #0]
 800d6fa:	07d8      	lsls	r0, r3, #31
 800d6fc:	d510      	bpl.n	800d720 <_printf_float+0x250>
 800d6fe:	ee18 3a10 	vmov	r3, s16
 800d702:	4652      	mov	r2, sl
 800d704:	4631      	mov	r1, r6
 800d706:	4628      	mov	r0, r5
 800d708:	47b8      	blx	r7
 800d70a:	3001      	adds	r0, #1
 800d70c:	f43f af41 	beq.w	800d592 <_printf_float+0xc2>
 800d710:	f04f 0800 	mov.w	r8, #0
 800d714:	f104 091a 	add.w	r9, r4, #26
 800d718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d71a:	3b01      	subs	r3, #1
 800d71c:	4543      	cmp	r3, r8
 800d71e:	dc09      	bgt.n	800d734 <_printf_float+0x264>
 800d720:	6823      	ldr	r3, [r4, #0]
 800d722:	079b      	lsls	r3, r3, #30
 800d724:	f100 8105 	bmi.w	800d932 <_printf_float+0x462>
 800d728:	68e0      	ldr	r0, [r4, #12]
 800d72a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d72c:	4298      	cmp	r0, r3
 800d72e:	bfb8      	it	lt
 800d730:	4618      	movlt	r0, r3
 800d732:	e730      	b.n	800d596 <_printf_float+0xc6>
 800d734:	2301      	movs	r3, #1
 800d736:	464a      	mov	r2, r9
 800d738:	4631      	mov	r1, r6
 800d73a:	4628      	mov	r0, r5
 800d73c:	47b8      	blx	r7
 800d73e:	3001      	adds	r0, #1
 800d740:	f43f af27 	beq.w	800d592 <_printf_float+0xc2>
 800d744:	f108 0801 	add.w	r8, r8, #1
 800d748:	e7e6      	b.n	800d718 <_printf_float+0x248>
 800d74a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	dc39      	bgt.n	800d7c4 <_printf_float+0x2f4>
 800d750:	4a1b      	ldr	r2, [pc, #108]	; (800d7c0 <_printf_float+0x2f0>)
 800d752:	2301      	movs	r3, #1
 800d754:	4631      	mov	r1, r6
 800d756:	4628      	mov	r0, r5
 800d758:	47b8      	blx	r7
 800d75a:	3001      	adds	r0, #1
 800d75c:	f43f af19 	beq.w	800d592 <_printf_float+0xc2>
 800d760:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d764:	4313      	orrs	r3, r2
 800d766:	d102      	bne.n	800d76e <_printf_float+0x29e>
 800d768:	6823      	ldr	r3, [r4, #0]
 800d76a:	07d9      	lsls	r1, r3, #31
 800d76c:	d5d8      	bpl.n	800d720 <_printf_float+0x250>
 800d76e:	ee18 3a10 	vmov	r3, s16
 800d772:	4652      	mov	r2, sl
 800d774:	4631      	mov	r1, r6
 800d776:	4628      	mov	r0, r5
 800d778:	47b8      	blx	r7
 800d77a:	3001      	adds	r0, #1
 800d77c:	f43f af09 	beq.w	800d592 <_printf_float+0xc2>
 800d780:	f04f 0900 	mov.w	r9, #0
 800d784:	f104 0a1a 	add.w	sl, r4, #26
 800d788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d78a:	425b      	negs	r3, r3
 800d78c:	454b      	cmp	r3, r9
 800d78e:	dc01      	bgt.n	800d794 <_printf_float+0x2c4>
 800d790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d792:	e792      	b.n	800d6ba <_printf_float+0x1ea>
 800d794:	2301      	movs	r3, #1
 800d796:	4652      	mov	r2, sl
 800d798:	4631      	mov	r1, r6
 800d79a:	4628      	mov	r0, r5
 800d79c:	47b8      	blx	r7
 800d79e:	3001      	adds	r0, #1
 800d7a0:	f43f aef7 	beq.w	800d592 <_printf_float+0xc2>
 800d7a4:	f109 0901 	add.w	r9, r9, #1
 800d7a8:	e7ee      	b.n	800d788 <_printf_float+0x2b8>
 800d7aa:	bf00      	nop
 800d7ac:	7fefffff 	.word	0x7fefffff
 800d7b0:	08010bc4 	.word	0x08010bc4
 800d7b4:	08010bc8 	.word	0x08010bc8
 800d7b8:	08010bd0 	.word	0x08010bd0
 800d7bc:	08010bcc 	.word	0x08010bcc
 800d7c0:	08010bd4 	.word	0x08010bd4
 800d7c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d7c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d7c8:	429a      	cmp	r2, r3
 800d7ca:	bfa8      	it	ge
 800d7cc:	461a      	movge	r2, r3
 800d7ce:	2a00      	cmp	r2, #0
 800d7d0:	4691      	mov	r9, r2
 800d7d2:	dc37      	bgt.n	800d844 <_printf_float+0x374>
 800d7d4:	f04f 0b00 	mov.w	fp, #0
 800d7d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d7dc:	f104 021a 	add.w	r2, r4, #26
 800d7e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d7e2:	9305      	str	r3, [sp, #20]
 800d7e4:	eba3 0309 	sub.w	r3, r3, r9
 800d7e8:	455b      	cmp	r3, fp
 800d7ea:	dc33      	bgt.n	800d854 <_printf_float+0x384>
 800d7ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d7f0:	429a      	cmp	r2, r3
 800d7f2:	db3b      	blt.n	800d86c <_printf_float+0x39c>
 800d7f4:	6823      	ldr	r3, [r4, #0]
 800d7f6:	07da      	lsls	r2, r3, #31
 800d7f8:	d438      	bmi.n	800d86c <_printf_float+0x39c>
 800d7fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d7fc:	9b05      	ldr	r3, [sp, #20]
 800d7fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d800:	1ad3      	subs	r3, r2, r3
 800d802:	eba2 0901 	sub.w	r9, r2, r1
 800d806:	4599      	cmp	r9, r3
 800d808:	bfa8      	it	ge
 800d80a:	4699      	movge	r9, r3
 800d80c:	f1b9 0f00 	cmp.w	r9, #0
 800d810:	dc35      	bgt.n	800d87e <_printf_float+0x3ae>
 800d812:	f04f 0800 	mov.w	r8, #0
 800d816:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d81a:	f104 0a1a 	add.w	sl, r4, #26
 800d81e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d822:	1a9b      	subs	r3, r3, r2
 800d824:	eba3 0309 	sub.w	r3, r3, r9
 800d828:	4543      	cmp	r3, r8
 800d82a:	f77f af79 	ble.w	800d720 <_printf_float+0x250>
 800d82e:	2301      	movs	r3, #1
 800d830:	4652      	mov	r2, sl
 800d832:	4631      	mov	r1, r6
 800d834:	4628      	mov	r0, r5
 800d836:	47b8      	blx	r7
 800d838:	3001      	adds	r0, #1
 800d83a:	f43f aeaa 	beq.w	800d592 <_printf_float+0xc2>
 800d83e:	f108 0801 	add.w	r8, r8, #1
 800d842:	e7ec      	b.n	800d81e <_printf_float+0x34e>
 800d844:	4613      	mov	r3, r2
 800d846:	4631      	mov	r1, r6
 800d848:	4642      	mov	r2, r8
 800d84a:	4628      	mov	r0, r5
 800d84c:	47b8      	blx	r7
 800d84e:	3001      	adds	r0, #1
 800d850:	d1c0      	bne.n	800d7d4 <_printf_float+0x304>
 800d852:	e69e      	b.n	800d592 <_printf_float+0xc2>
 800d854:	2301      	movs	r3, #1
 800d856:	4631      	mov	r1, r6
 800d858:	4628      	mov	r0, r5
 800d85a:	9205      	str	r2, [sp, #20]
 800d85c:	47b8      	blx	r7
 800d85e:	3001      	adds	r0, #1
 800d860:	f43f ae97 	beq.w	800d592 <_printf_float+0xc2>
 800d864:	9a05      	ldr	r2, [sp, #20]
 800d866:	f10b 0b01 	add.w	fp, fp, #1
 800d86a:	e7b9      	b.n	800d7e0 <_printf_float+0x310>
 800d86c:	ee18 3a10 	vmov	r3, s16
 800d870:	4652      	mov	r2, sl
 800d872:	4631      	mov	r1, r6
 800d874:	4628      	mov	r0, r5
 800d876:	47b8      	blx	r7
 800d878:	3001      	adds	r0, #1
 800d87a:	d1be      	bne.n	800d7fa <_printf_float+0x32a>
 800d87c:	e689      	b.n	800d592 <_printf_float+0xc2>
 800d87e:	9a05      	ldr	r2, [sp, #20]
 800d880:	464b      	mov	r3, r9
 800d882:	4442      	add	r2, r8
 800d884:	4631      	mov	r1, r6
 800d886:	4628      	mov	r0, r5
 800d888:	47b8      	blx	r7
 800d88a:	3001      	adds	r0, #1
 800d88c:	d1c1      	bne.n	800d812 <_printf_float+0x342>
 800d88e:	e680      	b.n	800d592 <_printf_float+0xc2>
 800d890:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d892:	2a01      	cmp	r2, #1
 800d894:	dc01      	bgt.n	800d89a <_printf_float+0x3ca>
 800d896:	07db      	lsls	r3, r3, #31
 800d898:	d538      	bpl.n	800d90c <_printf_float+0x43c>
 800d89a:	2301      	movs	r3, #1
 800d89c:	4642      	mov	r2, r8
 800d89e:	4631      	mov	r1, r6
 800d8a0:	4628      	mov	r0, r5
 800d8a2:	47b8      	blx	r7
 800d8a4:	3001      	adds	r0, #1
 800d8a6:	f43f ae74 	beq.w	800d592 <_printf_float+0xc2>
 800d8aa:	ee18 3a10 	vmov	r3, s16
 800d8ae:	4652      	mov	r2, sl
 800d8b0:	4631      	mov	r1, r6
 800d8b2:	4628      	mov	r0, r5
 800d8b4:	47b8      	blx	r7
 800d8b6:	3001      	adds	r0, #1
 800d8b8:	f43f ae6b 	beq.w	800d592 <_printf_float+0xc2>
 800d8bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	f7f3 f900 	bl	8000ac8 <__aeabi_dcmpeq>
 800d8c8:	b9d8      	cbnz	r0, 800d902 <_printf_float+0x432>
 800d8ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8cc:	f108 0201 	add.w	r2, r8, #1
 800d8d0:	3b01      	subs	r3, #1
 800d8d2:	4631      	mov	r1, r6
 800d8d4:	4628      	mov	r0, r5
 800d8d6:	47b8      	blx	r7
 800d8d8:	3001      	adds	r0, #1
 800d8da:	d10e      	bne.n	800d8fa <_printf_float+0x42a>
 800d8dc:	e659      	b.n	800d592 <_printf_float+0xc2>
 800d8de:	2301      	movs	r3, #1
 800d8e0:	4652      	mov	r2, sl
 800d8e2:	4631      	mov	r1, r6
 800d8e4:	4628      	mov	r0, r5
 800d8e6:	47b8      	blx	r7
 800d8e8:	3001      	adds	r0, #1
 800d8ea:	f43f ae52 	beq.w	800d592 <_printf_float+0xc2>
 800d8ee:	f108 0801 	add.w	r8, r8, #1
 800d8f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8f4:	3b01      	subs	r3, #1
 800d8f6:	4543      	cmp	r3, r8
 800d8f8:	dcf1      	bgt.n	800d8de <_printf_float+0x40e>
 800d8fa:	464b      	mov	r3, r9
 800d8fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d900:	e6dc      	b.n	800d6bc <_printf_float+0x1ec>
 800d902:	f04f 0800 	mov.w	r8, #0
 800d906:	f104 0a1a 	add.w	sl, r4, #26
 800d90a:	e7f2      	b.n	800d8f2 <_printf_float+0x422>
 800d90c:	2301      	movs	r3, #1
 800d90e:	4642      	mov	r2, r8
 800d910:	e7df      	b.n	800d8d2 <_printf_float+0x402>
 800d912:	2301      	movs	r3, #1
 800d914:	464a      	mov	r2, r9
 800d916:	4631      	mov	r1, r6
 800d918:	4628      	mov	r0, r5
 800d91a:	47b8      	blx	r7
 800d91c:	3001      	adds	r0, #1
 800d91e:	f43f ae38 	beq.w	800d592 <_printf_float+0xc2>
 800d922:	f108 0801 	add.w	r8, r8, #1
 800d926:	68e3      	ldr	r3, [r4, #12]
 800d928:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d92a:	1a5b      	subs	r3, r3, r1
 800d92c:	4543      	cmp	r3, r8
 800d92e:	dcf0      	bgt.n	800d912 <_printf_float+0x442>
 800d930:	e6fa      	b.n	800d728 <_printf_float+0x258>
 800d932:	f04f 0800 	mov.w	r8, #0
 800d936:	f104 0919 	add.w	r9, r4, #25
 800d93a:	e7f4      	b.n	800d926 <_printf_float+0x456>

0800d93c <_printf_common>:
 800d93c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d940:	4616      	mov	r6, r2
 800d942:	4699      	mov	r9, r3
 800d944:	688a      	ldr	r2, [r1, #8]
 800d946:	690b      	ldr	r3, [r1, #16]
 800d948:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d94c:	4293      	cmp	r3, r2
 800d94e:	bfb8      	it	lt
 800d950:	4613      	movlt	r3, r2
 800d952:	6033      	str	r3, [r6, #0]
 800d954:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d958:	4607      	mov	r7, r0
 800d95a:	460c      	mov	r4, r1
 800d95c:	b10a      	cbz	r2, 800d962 <_printf_common+0x26>
 800d95e:	3301      	adds	r3, #1
 800d960:	6033      	str	r3, [r6, #0]
 800d962:	6823      	ldr	r3, [r4, #0]
 800d964:	0699      	lsls	r1, r3, #26
 800d966:	bf42      	ittt	mi
 800d968:	6833      	ldrmi	r3, [r6, #0]
 800d96a:	3302      	addmi	r3, #2
 800d96c:	6033      	strmi	r3, [r6, #0]
 800d96e:	6825      	ldr	r5, [r4, #0]
 800d970:	f015 0506 	ands.w	r5, r5, #6
 800d974:	d106      	bne.n	800d984 <_printf_common+0x48>
 800d976:	f104 0a19 	add.w	sl, r4, #25
 800d97a:	68e3      	ldr	r3, [r4, #12]
 800d97c:	6832      	ldr	r2, [r6, #0]
 800d97e:	1a9b      	subs	r3, r3, r2
 800d980:	42ab      	cmp	r3, r5
 800d982:	dc26      	bgt.n	800d9d2 <_printf_common+0x96>
 800d984:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d988:	1e13      	subs	r3, r2, #0
 800d98a:	6822      	ldr	r2, [r4, #0]
 800d98c:	bf18      	it	ne
 800d98e:	2301      	movne	r3, #1
 800d990:	0692      	lsls	r2, r2, #26
 800d992:	d42b      	bmi.n	800d9ec <_printf_common+0xb0>
 800d994:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d998:	4649      	mov	r1, r9
 800d99a:	4638      	mov	r0, r7
 800d99c:	47c0      	blx	r8
 800d99e:	3001      	adds	r0, #1
 800d9a0:	d01e      	beq.n	800d9e0 <_printf_common+0xa4>
 800d9a2:	6823      	ldr	r3, [r4, #0]
 800d9a4:	68e5      	ldr	r5, [r4, #12]
 800d9a6:	6832      	ldr	r2, [r6, #0]
 800d9a8:	f003 0306 	and.w	r3, r3, #6
 800d9ac:	2b04      	cmp	r3, #4
 800d9ae:	bf08      	it	eq
 800d9b0:	1aad      	subeq	r5, r5, r2
 800d9b2:	68a3      	ldr	r3, [r4, #8]
 800d9b4:	6922      	ldr	r2, [r4, #16]
 800d9b6:	bf0c      	ite	eq
 800d9b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d9bc:	2500      	movne	r5, #0
 800d9be:	4293      	cmp	r3, r2
 800d9c0:	bfc4      	itt	gt
 800d9c2:	1a9b      	subgt	r3, r3, r2
 800d9c4:	18ed      	addgt	r5, r5, r3
 800d9c6:	2600      	movs	r6, #0
 800d9c8:	341a      	adds	r4, #26
 800d9ca:	42b5      	cmp	r5, r6
 800d9cc:	d11a      	bne.n	800da04 <_printf_common+0xc8>
 800d9ce:	2000      	movs	r0, #0
 800d9d0:	e008      	b.n	800d9e4 <_printf_common+0xa8>
 800d9d2:	2301      	movs	r3, #1
 800d9d4:	4652      	mov	r2, sl
 800d9d6:	4649      	mov	r1, r9
 800d9d8:	4638      	mov	r0, r7
 800d9da:	47c0      	blx	r8
 800d9dc:	3001      	adds	r0, #1
 800d9de:	d103      	bne.n	800d9e8 <_printf_common+0xac>
 800d9e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d9e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9e8:	3501      	adds	r5, #1
 800d9ea:	e7c6      	b.n	800d97a <_printf_common+0x3e>
 800d9ec:	18e1      	adds	r1, r4, r3
 800d9ee:	1c5a      	adds	r2, r3, #1
 800d9f0:	2030      	movs	r0, #48	; 0x30
 800d9f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d9f6:	4422      	add	r2, r4
 800d9f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d9fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800da00:	3302      	adds	r3, #2
 800da02:	e7c7      	b.n	800d994 <_printf_common+0x58>
 800da04:	2301      	movs	r3, #1
 800da06:	4622      	mov	r2, r4
 800da08:	4649      	mov	r1, r9
 800da0a:	4638      	mov	r0, r7
 800da0c:	47c0      	blx	r8
 800da0e:	3001      	adds	r0, #1
 800da10:	d0e6      	beq.n	800d9e0 <_printf_common+0xa4>
 800da12:	3601      	adds	r6, #1
 800da14:	e7d9      	b.n	800d9ca <_printf_common+0x8e>
	...

0800da18 <_printf_i>:
 800da18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800da1c:	460c      	mov	r4, r1
 800da1e:	4691      	mov	r9, r2
 800da20:	7e27      	ldrb	r7, [r4, #24]
 800da22:	990c      	ldr	r1, [sp, #48]	; 0x30
 800da24:	2f78      	cmp	r7, #120	; 0x78
 800da26:	4680      	mov	r8, r0
 800da28:	469a      	mov	sl, r3
 800da2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800da2e:	d807      	bhi.n	800da40 <_printf_i+0x28>
 800da30:	2f62      	cmp	r7, #98	; 0x62
 800da32:	d80a      	bhi.n	800da4a <_printf_i+0x32>
 800da34:	2f00      	cmp	r7, #0
 800da36:	f000 80d8 	beq.w	800dbea <_printf_i+0x1d2>
 800da3a:	2f58      	cmp	r7, #88	; 0x58
 800da3c:	f000 80a3 	beq.w	800db86 <_printf_i+0x16e>
 800da40:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800da44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800da48:	e03a      	b.n	800dac0 <_printf_i+0xa8>
 800da4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800da4e:	2b15      	cmp	r3, #21
 800da50:	d8f6      	bhi.n	800da40 <_printf_i+0x28>
 800da52:	a001      	add	r0, pc, #4	; (adr r0, 800da58 <_printf_i+0x40>)
 800da54:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800da58:	0800dab1 	.word	0x0800dab1
 800da5c:	0800dac5 	.word	0x0800dac5
 800da60:	0800da41 	.word	0x0800da41
 800da64:	0800da41 	.word	0x0800da41
 800da68:	0800da41 	.word	0x0800da41
 800da6c:	0800da41 	.word	0x0800da41
 800da70:	0800dac5 	.word	0x0800dac5
 800da74:	0800da41 	.word	0x0800da41
 800da78:	0800da41 	.word	0x0800da41
 800da7c:	0800da41 	.word	0x0800da41
 800da80:	0800da41 	.word	0x0800da41
 800da84:	0800dbd1 	.word	0x0800dbd1
 800da88:	0800daf5 	.word	0x0800daf5
 800da8c:	0800dbb3 	.word	0x0800dbb3
 800da90:	0800da41 	.word	0x0800da41
 800da94:	0800da41 	.word	0x0800da41
 800da98:	0800dbf3 	.word	0x0800dbf3
 800da9c:	0800da41 	.word	0x0800da41
 800daa0:	0800daf5 	.word	0x0800daf5
 800daa4:	0800da41 	.word	0x0800da41
 800daa8:	0800da41 	.word	0x0800da41
 800daac:	0800dbbb 	.word	0x0800dbbb
 800dab0:	680b      	ldr	r3, [r1, #0]
 800dab2:	1d1a      	adds	r2, r3, #4
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	600a      	str	r2, [r1, #0]
 800dab8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800dabc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dac0:	2301      	movs	r3, #1
 800dac2:	e0a3      	b.n	800dc0c <_printf_i+0x1f4>
 800dac4:	6825      	ldr	r5, [r4, #0]
 800dac6:	6808      	ldr	r0, [r1, #0]
 800dac8:	062e      	lsls	r6, r5, #24
 800daca:	f100 0304 	add.w	r3, r0, #4
 800dace:	d50a      	bpl.n	800dae6 <_printf_i+0xce>
 800dad0:	6805      	ldr	r5, [r0, #0]
 800dad2:	600b      	str	r3, [r1, #0]
 800dad4:	2d00      	cmp	r5, #0
 800dad6:	da03      	bge.n	800dae0 <_printf_i+0xc8>
 800dad8:	232d      	movs	r3, #45	; 0x2d
 800dada:	426d      	negs	r5, r5
 800dadc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dae0:	485e      	ldr	r0, [pc, #376]	; (800dc5c <_printf_i+0x244>)
 800dae2:	230a      	movs	r3, #10
 800dae4:	e019      	b.n	800db1a <_printf_i+0x102>
 800dae6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800daea:	6805      	ldr	r5, [r0, #0]
 800daec:	600b      	str	r3, [r1, #0]
 800daee:	bf18      	it	ne
 800daf0:	b22d      	sxthne	r5, r5
 800daf2:	e7ef      	b.n	800dad4 <_printf_i+0xbc>
 800daf4:	680b      	ldr	r3, [r1, #0]
 800daf6:	6825      	ldr	r5, [r4, #0]
 800daf8:	1d18      	adds	r0, r3, #4
 800dafa:	6008      	str	r0, [r1, #0]
 800dafc:	0628      	lsls	r0, r5, #24
 800dafe:	d501      	bpl.n	800db04 <_printf_i+0xec>
 800db00:	681d      	ldr	r5, [r3, #0]
 800db02:	e002      	b.n	800db0a <_printf_i+0xf2>
 800db04:	0669      	lsls	r1, r5, #25
 800db06:	d5fb      	bpl.n	800db00 <_printf_i+0xe8>
 800db08:	881d      	ldrh	r5, [r3, #0]
 800db0a:	4854      	ldr	r0, [pc, #336]	; (800dc5c <_printf_i+0x244>)
 800db0c:	2f6f      	cmp	r7, #111	; 0x6f
 800db0e:	bf0c      	ite	eq
 800db10:	2308      	moveq	r3, #8
 800db12:	230a      	movne	r3, #10
 800db14:	2100      	movs	r1, #0
 800db16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800db1a:	6866      	ldr	r6, [r4, #4]
 800db1c:	60a6      	str	r6, [r4, #8]
 800db1e:	2e00      	cmp	r6, #0
 800db20:	bfa2      	ittt	ge
 800db22:	6821      	ldrge	r1, [r4, #0]
 800db24:	f021 0104 	bicge.w	r1, r1, #4
 800db28:	6021      	strge	r1, [r4, #0]
 800db2a:	b90d      	cbnz	r5, 800db30 <_printf_i+0x118>
 800db2c:	2e00      	cmp	r6, #0
 800db2e:	d04d      	beq.n	800dbcc <_printf_i+0x1b4>
 800db30:	4616      	mov	r6, r2
 800db32:	fbb5 f1f3 	udiv	r1, r5, r3
 800db36:	fb03 5711 	mls	r7, r3, r1, r5
 800db3a:	5dc7      	ldrb	r7, [r0, r7]
 800db3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800db40:	462f      	mov	r7, r5
 800db42:	42bb      	cmp	r3, r7
 800db44:	460d      	mov	r5, r1
 800db46:	d9f4      	bls.n	800db32 <_printf_i+0x11a>
 800db48:	2b08      	cmp	r3, #8
 800db4a:	d10b      	bne.n	800db64 <_printf_i+0x14c>
 800db4c:	6823      	ldr	r3, [r4, #0]
 800db4e:	07df      	lsls	r7, r3, #31
 800db50:	d508      	bpl.n	800db64 <_printf_i+0x14c>
 800db52:	6923      	ldr	r3, [r4, #16]
 800db54:	6861      	ldr	r1, [r4, #4]
 800db56:	4299      	cmp	r1, r3
 800db58:	bfde      	ittt	le
 800db5a:	2330      	movle	r3, #48	; 0x30
 800db5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800db60:	f106 36ff 	addle.w	r6, r6, #4294967295
 800db64:	1b92      	subs	r2, r2, r6
 800db66:	6122      	str	r2, [r4, #16]
 800db68:	f8cd a000 	str.w	sl, [sp]
 800db6c:	464b      	mov	r3, r9
 800db6e:	aa03      	add	r2, sp, #12
 800db70:	4621      	mov	r1, r4
 800db72:	4640      	mov	r0, r8
 800db74:	f7ff fee2 	bl	800d93c <_printf_common>
 800db78:	3001      	adds	r0, #1
 800db7a:	d14c      	bne.n	800dc16 <_printf_i+0x1fe>
 800db7c:	f04f 30ff 	mov.w	r0, #4294967295
 800db80:	b004      	add	sp, #16
 800db82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db86:	4835      	ldr	r0, [pc, #212]	; (800dc5c <_printf_i+0x244>)
 800db88:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800db8c:	6823      	ldr	r3, [r4, #0]
 800db8e:	680e      	ldr	r6, [r1, #0]
 800db90:	061f      	lsls	r7, r3, #24
 800db92:	f856 5b04 	ldr.w	r5, [r6], #4
 800db96:	600e      	str	r6, [r1, #0]
 800db98:	d514      	bpl.n	800dbc4 <_printf_i+0x1ac>
 800db9a:	07d9      	lsls	r1, r3, #31
 800db9c:	bf44      	itt	mi
 800db9e:	f043 0320 	orrmi.w	r3, r3, #32
 800dba2:	6023      	strmi	r3, [r4, #0]
 800dba4:	b91d      	cbnz	r5, 800dbae <_printf_i+0x196>
 800dba6:	6823      	ldr	r3, [r4, #0]
 800dba8:	f023 0320 	bic.w	r3, r3, #32
 800dbac:	6023      	str	r3, [r4, #0]
 800dbae:	2310      	movs	r3, #16
 800dbb0:	e7b0      	b.n	800db14 <_printf_i+0xfc>
 800dbb2:	6823      	ldr	r3, [r4, #0]
 800dbb4:	f043 0320 	orr.w	r3, r3, #32
 800dbb8:	6023      	str	r3, [r4, #0]
 800dbba:	2378      	movs	r3, #120	; 0x78
 800dbbc:	4828      	ldr	r0, [pc, #160]	; (800dc60 <_printf_i+0x248>)
 800dbbe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dbc2:	e7e3      	b.n	800db8c <_printf_i+0x174>
 800dbc4:	065e      	lsls	r6, r3, #25
 800dbc6:	bf48      	it	mi
 800dbc8:	b2ad      	uxthmi	r5, r5
 800dbca:	e7e6      	b.n	800db9a <_printf_i+0x182>
 800dbcc:	4616      	mov	r6, r2
 800dbce:	e7bb      	b.n	800db48 <_printf_i+0x130>
 800dbd0:	680b      	ldr	r3, [r1, #0]
 800dbd2:	6826      	ldr	r6, [r4, #0]
 800dbd4:	6960      	ldr	r0, [r4, #20]
 800dbd6:	1d1d      	adds	r5, r3, #4
 800dbd8:	600d      	str	r5, [r1, #0]
 800dbda:	0635      	lsls	r5, r6, #24
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	d501      	bpl.n	800dbe4 <_printf_i+0x1cc>
 800dbe0:	6018      	str	r0, [r3, #0]
 800dbe2:	e002      	b.n	800dbea <_printf_i+0x1d2>
 800dbe4:	0671      	lsls	r1, r6, #25
 800dbe6:	d5fb      	bpl.n	800dbe0 <_printf_i+0x1c8>
 800dbe8:	8018      	strh	r0, [r3, #0]
 800dbea:	2300      	movs	r3, #0
 800dbec:	6123      	str	r3, [r4, #16]
 800dbee:	4616      	mov	r6, r2
 800dbf0:	e7ba      	b.n	800db68 <_printf_i+0x150>
 800dbf2:	680b      	ldr	r3, [r1, #0]
 800dbf4:	1d1a      	adds	r2, r3, #4
 800dbf6:	600a      	str	r2, [r1, #0]
 800dbf8:	681e      	ldr	r6, [r3, #0]
 800dbfa:	6862      	ldr	r2, [r4, #4]
 800dbfc:	2100      	movs	r1, #0
 800dbfe:	4630      	mov	r0, r6
 800dc00:	f7f2 faee 	bl	80001e0 <memchr>
 800dc04:	b108      	cbz	r0, 800dc0a <_printf_i+0x1f2>
 800dc06:	1b80      	subs	r0, r0, r6
 800dc08:	6060      	str	r0, [r4, #4]
 800dc0a:	6863      	ldr	r3, [r4, #4]
 800dc0c:	6123      	str	r3, [r4, #16]
 800dc0e:	2300      	movs	r3, #0
 800dc10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dc14:	e7a8      	b.n	800db68 <_printf_i+0x150>
 800dc16:	6923      	ldr	r3, [r4, #16]
 800dc18:	4632      	mov	r2, r6
 800dc1a:	4649      	mov	r1, r9
 800dc1c:	4640      	mov	r0, r8
 800dc1e:	47d0      	blx	sl
 800dc20:	3001      	adds	r0, #1
 800dc22:	d0ab      	beq.n	800db7c <_printf_i+0x164>
 800dc24:	6823      	ldr	r3, [r4, #0]
 800dc26:	079b      	lsls	r3, r3, #30
 800dc28:	d413      	bmi.n	800dc52 <_printf_i+0x23a>
 800dc2a:	68e0      	ldr	r0, [r4, #12]
 800dc2c:	9b03      	ldr	r3, [sp, #12]
 800dc2e:	4298      	cmp	r0, r3
 800dc30:	bfb8      	it	lt
 800dc32:	4618      	movlt	r0, r3
 800dc34:	e7a4      	b.n	800db80 <_printf_i+0x168>
 800dc36:	2301      	movs	r3, #1
 800dc38:	4632      	mov	r2, r6
 800dc3a:	4649      	mov	r1, r9
 800dc3c:	4640      	mov	r0, r8
 800dc3e:	47d0      	blx	sl
 800dc40:	3001      	adds	r0, #1
 800dc42:	d09b      	beq.n	800db7c <_printf_i+0x164>
 800dc44:	3501      	adds	r5, #1
 800dc46:	68e3      	ldr	r3, [r4, #12]
 800dc48:	9903      	ldr	r1, [sp, #12]
 800dc4a:	1a5b      	subs	r3, r3, r1
 800dc4c:	42ab      	cmp	r3, r5
 800dc4e:	dcf2      	bgt.n	800dc36 <_printf_i+0x21e>
 800dc50:	e7eb      	b.n	800dc2a <_printf_i+0x212>
 800dc52:	2500      	movs	r5, #0
 800dc54:	f104 0619 	add.w	r6, r4, #25
 800dc58:	e7f5      	b.n	800dc46 <_printf_i+0x22e>
 800dc5a:	bf00      	nop
 800dc5c:	08010bd6 	.word	0x08010bd6
 800dc60:	08010be7 	.word	0x08010be7

0800dc64 <sniprintf>:
 800dc64:	b40c      	push	{r2, r3}
 800dc66:	b530      	push	{r4, r5, lr}
 800dc68:	4b17      	ldr	r3, [pc, #92]	; (800dcc8 <sniprintf+0x64>)
 800dc6a:	1e0c      	subs	r4, r1, #0
 800dc6c:	681d      	ldr	r5, [r3, #0]
 800dc6e:	b09d      	sub	sp, #116	; 0x74
 800dc70:	da08      	bge.n	800dc84 <sniprintf+0x20>
 800dc72:	238b      	movs	r3, #139	; 0x8b
 800dc74:	602b      	str	r3, [r5, #0]
 800dc76:	f04f 30ff 	mov.w	r0, #4294967295
 800dc7a:	b01d      	add	sp, #116	; 0x74
 800dc7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dc80:	b002      	add	sp, #8
 800dc82:	4770      	bx	lr
 800dc84:	f44f 7302 	mov.w	r3, #520	; 0x208
 800dc88:	f8ad 3014 	strh.w	r3, [sp, #20]
 800dc8c:	bf14      	ite	ne
 800dc8e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800dc92:	4623      	moveq	r3, r4
 800dc94:	9304      	str	r3, [sp, #16]
 800dc96:	9307      	str	r3, [sp, #28]
 800dc98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dc9c:	9002      	str	r0, [sp, #8]
 800dc9e:	9006      	str	r0, [sp, #24]
 800dca0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800dca4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800dca6:	ab21      	add	r3, sp, #132	; 0x84
 800dca8:	a902      	add	r1, sp, #8
 800dcaa:	4628      	mov	r0, r5
 800dcac:	9301      	str	r3, [sp, #4]
 800dcae:	f001 fb27 	bl	800f300 <_svfiprintf_r>
 800dcb2:	1c43      	adds	r3, r0, #1
 800dcb4:	bfbc      	itt	lt
 800dcb6:	238b      	movlt	r3, #139	; 0x8b
 800dcb8:	602b      	strlt	r3, [r5, #0]
 800dcba:	2c00      	cmp	r4, #0
 800dcbc:	d0dd      	beq.n	800dc7a <sniprintf+0x16>
 800dcbe:	9b02      	ldr	r3, [sp, #8]
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	701a      	strb	r2, [r3, #0]
 800dcc4:	e7d9      	b.n	800dc7a <sniprintf+0x16>
 800dcc6:	bf00      	nop
 800dcc8:	20000010 	.word	0x20000010

0800dccc <quorem>:
 800dccc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcd0:	6903      	ldr	r3, [r0, #16]
 800dcd2:	690c      	ldr	r4, [r1, #16]
 800dcd4:	42a3      	cmp	r3, r4
 800dcd6:	4607      	mov	r7, r0
 800dcd8:	f2c0 8081 	blt.w	800ddde <quorem+0x112>
 800dcdc:	3c01      	subs	r4, #1
 800dcde:	f101 0814 	add.w	r8, r1, #20
 800dce2:	f100 0514 	add.w	r5, r0, #20
 800dce6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dcea:	9301      	str	r3, [sp, #4]
 800dcec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dcf0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dcf4:	3301      	adds	r3, #1
 800dcf6:	429a      	cmp	r2, r3
 800dcf8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800dcfc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dd00:	fbb2 f6f3 	udiv	r6, r2, r3
 800dd04:	d331      	bcc.n	800dd6a <quorem+0x9e>
 800dd06:	f04f 0e00 	mov.w	lr, #0
 800dd0a:	4640      	mov	r0, r8
 800dd0c:	46ac      	mov	ip, r5
 800dd0e:	46f2      	mov	sl, lr
 800dd10:	f850 2b04 	ldr.w	r2, [r0], #4
 800dd14:	b293      	uxth	r3, r2
 800dd16:	fb06 e303 	mla	r3, r6, r3, lr
 800dd1a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800dd1e:	b29b      	uxth	r3, r3
 800dd20:	ebaa 0303 	sub.w	r3, sl, r3
 800dd24:	0c12      	lsrs	r2, r2, #16
 800dd26:	f8dc a000 	ldr.w	sl, [ip]
 800dd2a:	fb06 e202 	mla	r2, r6, r2, lr
 800dd2e:	fa13 f38a 	uxtah	r3, r3, sl
 800dd32:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800dd36:	fa1f fa82 	uxth.w	sl, r2
 800dd3a:	f8dc 2000 	ldr.w	r2, [ip]
 800dd3e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800dd42:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dd46:	b29b      	uxth	r3, r3
 800dd48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd4c:	4581      	cmp	r9, r0
 800dd4e:	f84c 3b04 	str.w	r3, [ip], #4
 800dd52:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800dd56:	d2db      	bcs.n	800dd10 <quorem+0x44>
 800dd58:	f855 300b 	ldr.w	r3, [r5, fp]
 800dd5c:	b92b      	cbnz	r3, 800dd6a <quorem+0x9e>
 800dd5e:	9b01      	ldr	r3, [sp, #4]
 800dd60:	3b04      	subs	r3, #4
 800dd62:	429d      	cmp	r5, r3
 800dd64:	461a      	mov	r2, r3
 800dd66:	d32e      	bcc.n	800ddc6 <quorem+0xfa>
 800dd68:	613c      	str	r4, [r7, #16]
 800dd6a:	4638      	mov	r0, r7
 800dd6c:	f001 f8b2 	bl	800eed4 <__mcmp>
 800dd70:	2800      	cmp	r0, #0
 800dd72:	db24      	blt.n	800ddbe <quorem+0xf2>
 800dd74:	3601      	adds	r6, #1
 800dd76:	4628      	mov	r0, r5
 800dd78:	f04f 0c00 	mov.w	ip, #0
 800dd7c:	f858 2b04 	ldr.w	r2, [r8], #4
 800dd80:	f8d0 e000 	ldr.w	lr, [r0]
 800dd84:	b293      	uxth	r3, r2
 800dd86:	ebac 0303 	sub.w	r3, ip, r3
 800dd8a:	0c12      	lsrs	r2, r2, #16
 800dd8c:	fa13 f38e 	uxtah	r3, r3, lr
 800dd90:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800dd94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dd98:	b29b      	uxth	r3, r3
 800dd9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd9e:	45c1      	cmp	r9, r8
 800dda0:	f840 3b04 	str.w	r3, [r0], #4
 800dda4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800dda8:	d2e8      	bcs.n	800dd7c <quorem+0xb0>
 800ddaa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ddae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ddb2:	b922      	cbnz	r2, 800ddbe <quorem+0xf2>
 800ddb4:	3b04      	subs	r3, #4
 800ddb6:	429d      	cmp	r5, r3
 800ddb8:	461a      	mov	r2, r3
 800ddba:	d30a      	bcc.n	800ddd2 <quorem+0x106>
 800ddbc:	613c      	str	r4, [r7, #16]
 800ddbe:	4630      	mov	r0, r6
 800ddc0:	b003      	add	sp, #12
 800ddc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddc6:	6812      	ldr	r2, [r2, #0]
 800ddc8:	3b04      	subs	r3, #4
 800ddca:	2a00      	cmp	r2, #0
 800ddcc:	d1cc      	bne.n	800dd68 <quorem+0x9c>
 800ddce:	3c01      	subs	r4, #1
 800ddd0:	e7c7      	b.n	800dd62 <quorem+0x96>
 800ddd2:	6812      	ldr	r2, [r2, #0]
 800ddd4:	3b04      	subs	r3, #4
 800ddd6:	2a00      	cmp	r2, #0
 800ddd8:	d1f0      	bne.n	800ddbc <quorem+0xf0>
 800ddda:	3c01      	subs	r4, #1
 800dddc:	e7eb      	b.n	800ddb6 <quorem+0xea>
 800ddde:	2000      	movs	r0, #0
 800dde0:	e7ee      	b.n	800ddc0 <quorem+0xf4>
 800dde2:	0000      	movs	r0, r0
 800dde4:	0000      	movs	r0, r0
	...

0800dde8 <_dtoa_r>:
 800dde8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddec:	ed2d 8b02 	vpush	{d8}
 800ddf0:	ec57 6b10 	vmov	r6, r7, d0
 800ddf4:	b095      	sub	sp, #84	; 0x54
 800ddf6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ddf8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ddfc:	9105      	str	r1, [sp, #20]
 800ddfe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800de02:	4604      	mov	r4, r0
 800de04:	9209      	str	r2, [sp, #36]	; 0x24
 800de06:	930f      	str	r3, [sp, #60]	; 0x3c
 800de08:	b975      	cbnz	r5, 800de28 <_dtoa_r+0x40>
 800de0a:	2010      	movs	r0, #16
 800de0c:	f000 fddc 	bl	800e9c8 <malloc>
 800de10:	4602      	mov	r2, r0
 800de12:	6260      	str	r0, [r4, #36]	; 0x24
 800de14:	b920      	cbnz	r0, 800de20 <_dtoa_r+0x38>
 800de16:	4bb2      	ldr	r3, [pc, #712]	; (800e0e0 <_dtoa_r+0x2f8>)
 800de18:	21ea      	movs	r1, #234	; 0xea
 800de1a:	48b2      	ldr	r0, [pc, #712]	; (800e0e4 <_dtoa_r+0x2fc>)
 800de1c:	f001 fb80 	bl	800f520 <__assert_func>
 800de20:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800de24:	6005      	str	r5, [r0, #0]
 800de26:	60c5      	str	r5, [r0, #12]
 800de28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de2a:	6819      	ldr	r1, [r3, #0]
 800de2c:	b151      	cbz	r1, 800de44 <_dtoa_r+0x5c>
 800de2e:	685a      	ldr	r2, [r3, #4]
 800de30:	604a      	str	r2, [r1, #4]
 800de32:	2301      	movs	r3, #1
 800de34:	4093      	lsls	r3, r2
 800de36:	608b      	str	r3, [r1, #8]
 800de38:	4620      	mov	r0, r4
 800de3a:	f000 fe0d 	bl	800ea58 <_Bfree>
 800de3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de40:	2200      	movs	r2, #0
 800de42:	601a      	str	r2, [r3, #0]
 800de44:	1e3b      	subs	r3, r7, #0
 800de46:	bfb9      	ittee	lt
 800de48:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800de4c:	9303      	strlt	r3, [sp, #12]
 800de4e:	2300      	movge	r3, #0
 800de50:	f8c8 3000 	strge.w	r3, [r8]
 800de54:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800de58:	4ba3      	ldr	r3, [pc, #652]	; (800e0e8 <_dtoa_r+0x300>)
 800de5a:	bfbc      	itt	lt
 800de5c:	2201      	movlt	r2, #1
 800de5e:	f8c8 2000 	strlt.w	r2, [r8]
 800de62:	ea33 0309 	bics.w	r3, r3, r9
 800de66:	d11b      	bne.n	800dea0 <_dtoa_r+0xb8>
 800de68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800de6a:	f242 730f 	movw	r3, #9999	; 0x270f
 800de6e:	6013      	str	r3, [r2, #0]
 800de70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800de74:	4333      	orrs	r3, r6
 800de76:	f000 857a 	beq.w	800e96e <_dtoa_r+0xb86>
 800de7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800de7c:	b963      	cbnz	r3, 800de98 <_dtoa_r+0xb0>
 800de7e:	4b9b      	ldr	r3, [pc, #620]	; (800e0ec <_dtoa_r+0x304>)
 800de80:	e024      	b.n	800decc <_dtoa_r+0xe4>
 800de82:	4b9b      	ldr	r3, [pc, #620]	; (800e0f0 <_dtoa_r+0x308>)
 800de84:	9300      	str	r3, [sp, #0]
 800de86:	3308      	adds	r3, #8
 800de88:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800de8a:	6013      	str	r3, [r2, #0]
 800de8c:	9800      	ldr	r0, [sp, #0]
 800de8e:	b015      	add	sp, #84	; 0x54
 800de90:	ecbd 8b02 	vpop	{d8}
 800de94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de98:	4b94      	ldr	r3, [pc, #592]	; (800e0ec <_dtoa_r+0x304>)
 800de9a:	9300      	str	r3, [sp, #0]
 800de9c:	3303      	adds	r3, #3
 800de9e:	e7f3      	b.n	800de88 <_dtoa_r+0xa0>
 800dea0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dea4:	2200      	movs	r2, #0
 800dea6:	ec51 0b17 	vmov	r0, r1, d7
 800deaa:	2300      	movs	r3, #0
 800deac:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800deb0:	f7f2 fe0a 	bl	8000ac8 <__aeabi_dcmpeq>
 800deb4:	4680      	mov	r8, r0
 800deb6:	b158      	cbz	r0, 800ded0 <_dtoa_r+0xe8>
 800deb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800deba:	2301      	movs	r3, #1
 800debc:	6013      	str	r3, [r2, #0]
 800debe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	f000 8551 	beq.w	800e968 <_dtoa_r+0xb80>
 800dec6:	488b      	ldr	r0, [pc, #556]	; (800e0f4 <_dtoa_r+0x30c>)
 800dec8:	6018      	str	r0, [r3, #0]
 800deca:	1e43      	subs	r3, r0, #1
 800decc:	9300      	str	r3, [sp, #0]
 800dece:	e7dd      	b.n	800de8c <_dtoa_r+0xa4>
 800ded0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800ded4:	aa12      	add	r2, sp, #72	; 0x48
 800ded6:	a913      	add	r1, sp, #76	; 0x4c
 800ded8:	4620      	mov	r0, r4
 800deda:	f001 f89f 	bl	800f01c <__d2b>
 800dede:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dee2:	4683      	mov	fp, r0
 800dee4:	2d00      	cmp	r5, #0
 800dee6:	d07c      	beq.n	800dfe2 <_dtoa_r+0x1fa>
 800dee8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800deea:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800deee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800def2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800def6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800defa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800defe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800df02:	4b7d      	ldr	r3, [pc, #500]	; (800e0f8 <_dtoa_r+0x310>)
 800df04:	2200      	movs	r2, #0
 800df06:	4630      	mov	r0, r6
 800df08:	4639      	mov	r1, r7
 800df0a:	f7f2 f9bd 	bl	8000288 <__aeabi_dsub>
 800df0e:	a36e      	add	r3, pc, #440	; (adr r3, 800e0c8 <_dtoa_r+0x2e0>)
 800df10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df14:	f7f2 fb70 	bl	80005f8 <__aeabi_dmul>
 800df18:	a36d      	add	r3, pc, #436	; (adr r3, 800e0d0 <_dtoa_r+0x2e8>)
 800df1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df1e:	f7f2 f9b5 	bl	800028c <__adddf3>
 800df22:	4606      	mov	r6, r0
 800df24:	4628      	mov	r0, r5
 800df26:	460f      	mov	r7, r1
 800df28:	f7f2 fafc 	bl	8000524 <__aeabi_i2d>
 800df2c:	a36a      	add	r3, pc, #424	; (adr r3, 800e0d8 <_dtoa_r+0x2f0>)
 800df2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df32:	f7f2 fb61 	bl	80005f8 <__aeabi_dmul>
 800df36:	4602      	mov	r2, r0
 800df38:	460b      	mov	r3, r1
 800df3a:	4630      	mov	r0, r6
 800df3c:	4639      	mov	r1, r7
 800df3e:	f7f2 f9a5 	bl	800028c <__adddf3>
 800df42:	4606      	mov	r6, r0
 800df44:	460f      	mov	r7, r1
 800df46:	f7f2 fe07 	bl	8000b58 <__aeabi_d2iz>
 800df4a:	2200      	movs	r2, #0
 800df4c:	4682      	mov	sl, r0
 800df4e:	2300      	movs	r3, #0
 800df50:	4630      	mov	r0, r6
 800df52:	4639      	mov	r1, r7
 800df54:	f7f2 fdc2 	bl	8000adc <__aeabi_dcmplt>
 800df58:	b148      	cbz	r0, 800df6e <_dtoa_r+0x186>
 800df5a:	4650      	mov	r0, sl
 800df5c:	f7f2 fae2 	bl	8000524 <__aeabi_i2d>
 800df60:	4632      	mov	r2, r6
 800df62:	463b      	mov	r3, r7
 800df64:	f7f2 fdb0 	bl	8000ac8 <__aeabi_dcmpeq>
 800df68:	b908      	cbnz	r0, 800df6e <_dtoa_r+0x186>
 800df6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800df6e:	f1ba 0f16 	cmp.w	sl, #22
 800df72:	d854      	bhi.n	800e01e <_dtoa_r+0x236>
 800df74:	4b61      	ldr	r3, [pc, #388]	; (800e0fc <_dtoa_r+0x314>)
 800df76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800df7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800df82:	f7f2 fdab 	bl	8000adc <__aeabi_dcmplt>
 800df86:	2800      	cmp	r0, #0
 800df88:	d04b      	beq.n	800e022 <_dtoa_r+0x23a>
 800df8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800df8e:	2300      	movs	r3, #0
 800df90:	930e      	str	r3, [sp, #56]	; 0x38
 800df92:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800df94:	1b5d      	subs	r5, r3, r5
 800df96:	1e6b      	subs	r3, r5, #1
 800df98:	9304      	str	r3, [sp, #16]
 800df9a:	bf43      	ittte	mi
 800df9c:	2300      	movmi	r3, #0
 800df9e:	f1c5 0801 	rsbmi	r8, r5, #1
 800dfa2:	9304      	strmi	r3, [sp, #16]
 800dfa4:	f04f 0800 	movpl.w	r8, #0
 800dfa8:	f1ba 0f00 	cmp.w	sl, #0
 800dfac:	db3b      	blt.n	800e026 <_dtoa_r+0x23e>
 800dfae:	9b04      	ldr	r3, [sp, #16]
 800dfb0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800dfb4:	4453      	add	r3, sl
 800dfb6:	9304      	str	r3, [sp, #16]
 800dfb8:	2300      	movs	r3, #0
 800dfba:	9306      	str	r3, [sp, #24]
 800dfbc:	9b05      	ldr	r3, [sp, #20]
 800dfbe:	2b09      	cmp	r3, #9
 800dfc0:	d869      	bhi.n	800e096 <_dtoa_r+0x2ae>
 800dfc2:	2b05      	cmp	r3, #5
 800dfc4:	bfc4      	itt	gt
 800dfc6:	3b04      	subgt	r3, #4
 800dfc8:	9305      	strgt	r3, [sp, #20]
 800dfca:	9b05      	ldr	r3, [sp, #20]
 800dfcc:	f1a3 0302 	sub.w	r3, r3, #2
 800dfd0:	bfcc      	ite	gt
 800dfd2:	2500      	movgt	r5, #0
 800dfd4:	2501      	movle	r5, #1
 800dfd6:	2b03      	cmp	r3, #3
 800dfd8:	d869      	bhi.n	800e0ae <_dtoa_r+0x2c6>
 800dfda:	e8df f003 	tbb	[pc, r3]
 800dfde:	4e2c      	.short	0x4e2c
 800dfe0:	5a4c      	.short	0x5a4c
 800dfe2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800dfe6:	441d      	add	r5, r3
 800dfe8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800dfec:	2b20      	cmp	r3, #32
 800dfee:	bfc1      	itttt	gt
 800dff0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800dff4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800dff8:	fa09 f303 	lslgt.w	r3, r9, r3
 800dffc:	fa26 f000 	lsrgt.w	r0, r6, r0
 800e000:	bfda      	itte	le
 800e002:	f1c3 0320 	rsble	r3, r3, #32
 800e006:	fa06 f003 	lslle.w	r0, r6, r3
 800e00a:	4318      	orrgt	r0, r3
 800e00c:	f7f2 fa7a 	bl	8000504 <__aeabi_ui2d>
 800e010:	2301      	movs	r3, #1
 800e012:	4606      	mov	r6, r0
 800e014:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800e018:	3d01      	subs	r5, #1
 800e01a:	9310      	str	r3, [sp, #64]	; 0x40
 800e01c:	e771      	b.n	800df02 <_dtoa_r+0x11a>
 800e01e:	2301      	movs	r3, #1
 800e020:	e7b6      	b.n	800df90 <_dtoa_r+0x1a8>
 800e022:	900e      	str	r0, [sp, #56]	; 0x38
 800e024:	e7b5      	b.n	800df92 <_dtoa_r+0x1aa>
 800e026:	f1ca 0300 	rsb	r3, sl, #0
 800e02a:	9306      	str	r3, [sp, #24]
 800e02c:	2300      	movs	r3, #0
 800e02e:	eba8 080a 	sub.w	r8, r8, sl
 800e032:	930d      	str	r3, [sp, #52]	; 0x34
 800e034:	e7c2      	b.n	800dfbc <_dtoa_r+0x1d4>
 800e036:	2300      	movs	r3, #0
 800e038:	9308      	str	r3, [sp, #32]
 800e03a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	dc39      	bgt.n	800e0b4 <_dtoa_r+0x2cc>
 800e040:	f04f 0901 	mov.w	r9, #1
 800e044:	f8cd 9004 	str.w	r9, [sp, #4]
 800e048:	464b      	mov	r3, r9
 800e04a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800e04e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800e050:	2200      	movs	r2, #0
 800e052:	6042      	str	r2, [r0, #4]
 800e054:	2204      	movs	r2, #4
 800e056:	f102 0614 	add.w	r6, r2, #20
 800e05a:	429e      	cmp	r6, r3
 800e05c:	6841      	ldr	r1, [r0, #4]
 800e05e:	d92f      	bls.n	800e0c0 <_dtoa_r+0x2d8>
 800e060:	4620      	mov	r0, r4
 800e062:	f000 fcb9 	bl	800e9d8 <_Balloc>
 800e066:	9000      	str	r0, [sp, #0]
 800e068:	2800      	cmp	r0, #0
 800e06a:	d14b      	bne.n	800e104 <_dtoa_r+0x31c>
 800e06c:	4b24      	ldr	r3, [pc, #144]	; (800e100 <_dtoa_r+0x318>)
 800e06e:	4602      	mov	r2, r0
 800e070:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e074:	e6d1      	b.n	800de1a <_dtoa_r+0x32>
 800e076:	2301      	movs	r3, #1
 800e078:	e7de      	b.n	800e038 <_dtoa_r+0x250>
 800e07a:	2300      	movs	r3, #0
 800e07c:	9308      	str	r3, [sp, #32]
 800e07e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e080:	eb0a 0903 	add.w	r9, sl, r3
 800e084:	f109 0301 	add.w	r3, r9, #1
 800e088:	2b01      	cmp	r3, #1
 800e08a:	9301      	str	r3, [sp, #4]
 800e08c:	bfb8      	it	lt
 800e08e:	2301      	movlt	r3, #1
 800e090:	e7dd      	b.n	800e04e <_dtoa_r+0x266>
 800e092:	2301      	movs	r3, #1
 800e094:	e7f2      	b.n	800e07c <_dtoa_r+0x294>
 800e096:	2501      	movs	r5, #1
 800e098:	2300      	movs	r3, #0
 800e09a:	9305      	str	r3, [sp, #20]
 800e09c:	9508      	str	r5, [sp, #32]
 800e09e:	f04f 39ff 	mov.w	r9, #4294967295
 800e0a2:	2200      	movs	r2, #0
 800e0a4:	f8cd 9004 	str.w	r9, [sp, #4]
 800e0a8:	2312      	movs	r3, #18
 800e0aa:	9209      	str	r2, [sp, #36]	; 0x24
 800e0ac:	e7cf      	b.n	800e04e <_dtoa_r+0x266>
 800e0ae:	2301      	movs	r3, #1
 800e0b0:	9308      	str	r3, [sp, #32]
 800e0b2:	e7f4      	b.n	800e09e <_dtoa_r+0x2b6>
 800e0b4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800e0b8:	f8cd 9004 	str.w	r9, [sp, #4]
 800e0bc:	464b      	mov	r3, r9
 800e0be:	e7c6      	b.n	800e04e <_dtoa_r+0x266>
 800e0c0:	3101      	adds	r1, #1
 800e0c2:	6041      	str	r1, [r0, #4]
 800e0c4:	0052      	lsls	r2, r2, #1
 800e0c6:	e7c6      	b.n	800e056 <_dtoa_r+0x26e>
 800e0c8:	636f4361 	.word	0x636f4361
 800e0cc:	3fd287a7 	.word	0x3fd287a7
 800e0d0:	8b60c8b3 	.word	0x8b60c8b3
 800e0d4:	3fc68a28 	.word	0x3fc68a28
 800e0d8:	509f79fb 	.word	0x509f79fb
 800e0dc:	3fd34413 	.word	0x3fd34413
 800e0e0:	08010c05 	.word	0x08010c05
 800e0e4:	08010c1c 	.word	0x08010c1c
 800e0e8:	7ff00000 	.word	0x7ff00000
 800e0ec:	08010c01 	.word	0x08010c01
 800e0f0:	08010bf8 	.word	0x08010bf8
 800e0f4:	08010bd5 	.word	0x08010bd5
 800e0f8:	3ff80000 	.word	0x3ff80000
 800e0fc:	08010d18 	.word	0x08010d18
 800e100:	08010c7b 	.word	0x08010c7b
 800e104:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e106:	9a00      	ldr	r2, [sp, #0]
 800e108:	601a      	str	r2, [r3, #0]
 800e10a:	9b01      	ldr	r3, [sp, #4]
 800e10c:	2b0e      	cmp	r3, #14
 800e10e:	f200 80ad 	bhi.w	800e26c <_dtoa_r+0x484>
 800e112:	2d00      	cmp	r5, #0
 800e114:	f000 80aa 	beq.w	800e26c <_dtoa_r+0x484>
 800e118:	f1ba 0f00 	cmp.w	sl, #0
 800e11c:	dd36      	ble.n	800e18c <_dtoa_r+0x3a4>
 800e11e:	4ac3      	ldr	r2, [pc, #780]	; (800e42c <_dtoa_r+0x644>)
 800e120:	f00a 030f 	and.w	r3, sl, #15
 800e124:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e128:	ed93 7b00 	vldr	d7, [r3]
 800e12c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800e130:	ea4f 172a 	mov.w	r7, sl, asr #4
 800e134:	eeb0 8a47 	vmov.f32	s16, s14
 800e138:	eef0 8a67 	vmov.f32	s17, s15
 800e13c:	d016      	beq.n	800e16c <_dtoa_r+0x384>
 800e13e:	4bbc      	ldr	r3, [pc, #752]	; (800e430 <_dtoa_r+0x648>)
 800e140:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e144:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e148:	f7f2 fb80 	bl	800084c <__aeabi_ddiv>
 800e14c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e150:	f007 070f 	and.w	r7, r7, #15
 800e154:	2503      	movs	r5, #3
 800e156:	4eb6      	ldr	r6, [pc, #728]	; (800e430 <_dtoa_r+0x648>)
 800e158:	b957      	cbnz	r7, 800e170 <_dtoa_r+0x388>
 800e15a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e15e:	ec53 2b18 	vmov	r2, r3, d8
 800e162:	f7f2 fb73 	bl	800084c <__aeabi_ddiv>
 800e166:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e16a:	e029      	b.n	800e1c0 <_dtoa_r+0x3d8>
 800e16c:	2502      	movs	r5, #2
 800e16e:	e7f2      	b.n	800e156 <_dtoa_r+0x36e>
 800e170:	07f9      	lsls	r1, r7, #31
 800e172:	d508      	bpl.n	800e186 <_dtoa_r+0x39e>
 800e174:	ec51 0b18 	vmov	r0, r1, d8
 800e178:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e17c:	f7f2 fa3c 	bl	80005f8 <__aeabi_dmul>
 800e180:	ec41 0b18 	vmov	d8, r0, r1
 800e184:	3501      	adds	r5, #1
 800e186:	107f      	asrs	r7, r7, #1
 800e188:	3608      	adds	r6, #8
 800e18a:	e7e5      	b.n	800e158 <_dtoa_r+0x370>
 800e18c:	f000 80a6 	beq.w	800e2dc <_dtoa_r+0x4f4>
 800e190:	f1ca 0600 	rsb	r6, sl, #0
 800e194:	4ba5      	ldr	r3, [pc, #660]	; (800e42c <_dtoa_r+0x644>)
 800e196:	4fa6      	ldr	r7, [pc, #664]	; (800e430 <_dtoa_r+0x648>)
 800e198:	f006 020f 	and.w	r2, r6, #15
 800e19c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e1a8:	f7f2 fa26 	bl	80005f8 <__aeabi_dmul>
 800e1ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e1b0:	1136      	asrs	r6, r6, #4
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	2502      	movs	r5, #2
 800e1b6:	2e00      	cmp	r6, #0
 800e1b8:	f040 8085 	bne.w	800e2c6 <_dtoa_r+0x4de>
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d1d2      	bne.n	800e166 <_dtoa_r+0x37e>
 800e1c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	f000 808c 	beq.w	800e2e0 <_dtoa_r+0x4f8>
 800e1c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e1cc:	4b99      	ldr	r3, [pc, #612]	; (800e434 <_dtoa_r+0x64c>)
 800e1ce:	2200      	movs	r2, #0
 800e1d0:	4630      	mov	r0, r6
 800e1d2:	4639      	mov	r1, r7
 800e1d4:	f7f2 fc82 	bl	8000adc <__aeabi_dcmplt>
 800e1d8:	2800      	cmp	r0, #0
 800e1da:	f000 8081 	beq.w	800e2e0 <_dtoa_r+0x4f8>
 800e1de:	9b01      	ldr	r3, [sp, #4]
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d07d      	beq.n	800e2e0 <_dtoa_r+0x4f8>
 800e1e4:	f1b9 0f00 	cmp.w	r9, #0
 800e1e8:	dd3c      	ble.n	800e264 <_dtoa_r+0x47c>
 800e1ea:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e1ee:	9307      	str	r3, [sp, #28]
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	4b91      	ldr	r3, [pc, #580]	; (800e438 <_dtoa_r+0x650>)
 800e1f4:	4630      	mov	r0, r6
 800e1f6:	4639      	mov	r1, r7
 800e1f8:	f7f2 f9fe 	bl	80005f8 <__aeabi_dmul>
 800e1fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e200:	3501      	adds	r5, #1
 800e202:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800e206:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e20a:	4628      	mov	r0, r5
 800e20c:	f7f2 f98a 	bl	8000524 <__aeabi_i2d>
 800e210:	4632      	mov	r2, r6
 800e212:	463b      	mov	r3, r7
 800e214:	f7f2 f9f0 	bl	80005f8 <__aeabi_dmul>
 800e218:	4b88      	ldr	r3, [pc, #544]	; (800e43c <_dtoa_r+0x654>)
 800e21a:	2200      	movs	r2, #0
 800e21c:	f7f2 f836 	bl	800028c <__adddf3>
 800e220:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800e224:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e228:	9303      	str	r3, [sp, #12]
 800e22a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d15c      	bne.n	800e2ea <_dtoa_r+0x502>
 800e230:	4b83      	ldr	r3, [pc, #524]	; (800e440 <_dtoa_r+0x658>)
 800e232:	2200      	movs	r2, #0
 800e234:	4630      	mov	r0, r6
 800e236:	4639      	mov	r1, r7
 800e238:	f7f2 f826 	bl	8000288 <__aeabi_dsub>
 800e23c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e240:	4606      	mov	r6, r0
 800e242:	460f      	mov	r7, r1
 800e244:	f7f2 fc68 	bl	8000b18 <__aeabi_dcmpgt>
 800e248:	2800      	cmp	r0, #0
 800e24a:	f040 8296 	bne.w	800e77a <_dtoa_r+0x992>
 800e24e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800e252:	4630      	mov	r0, r6
 800e254:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e258:	4639      	mov	r1, r7
 800e25a:	f7f2 fc3f 	bl	8000adc <__aeabi_dcmplt>
 800e25e:	2800      	cmp	r0, #0
 800e260:	f040 8288 	bne.w	800e774 <_dtoa_r+0x98c>
 800e264:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e268:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e26c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e26e:	2b00      	cmp	r3, #0
 800e270:	f2c0 8158 	blt.w	800e524 <_dtoa_r+0x73c>
 800e274:	f1ba 0f0e 	cmp.w	sl, #14
 800e278:	f300 8154 	bgt.w	800e524 <_dtoa_r+0x73c>
 800e27c:	4b6b      	ldr	r3, [pc, #428]	; (800e42c <_dtoa_r+0x644>)
 800e27e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e282:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e286:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e288:	2b00      	cmp	r3, #0
 800e28a:	f280 80e3 	bge.w	800e454 <_dtoa_r+0x66c>
 800e28e:	9b01      	ldr	r3, [sp, #4]
 800e290:	2b00      	cmp	r3, #0
 800e292:	f300 80df 	bgt.w	800e454 <_dtoa_r+0x66c>
 800e296:	f040 826d 	bne.w	800e774 <_dtoa_r+0x98c>
 800e29a:	4b69      	ldr	r3, [pc, #420]	; (800e440 <_dtoa_r+0x658>)
 800e29c:	2200      	movs	r2, #0
 800e29e:	4640      	mov	r0, r8
 800e2a0:	4649      	mov	r1, r9
 800e2a2:	f7f2 f9a9 	bl	80005f8 <__aeabi_dmul>
 800e2a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e2aa:	f7f2 fc2b 	bl	8000b04 <__aeabi_dcmpge>
 800e2ae:	9e01      	ldr	r6, [sp, #4]
 800e2b0:	4637      	mov	r7, r6
 800e2b2:	2800      	cmp	r0, #0
 800e2b4:	f040 8243 	bne.w	800e73e <_dtoa_r+0x956>
 800e2b8:	9d00      	ldr	r5, [sp, #0]
 800e2ba:	2331      	movs	r3, #49	; 0x31
 800e2bc:	f805 3b01 	strb.w	r3, [r5], #1
 800e2c0:	f10a 0a01 	add.w	sl, sl, #1
 800e2c4:	e23f      	b.n	800e746 <_dtoa_r+0x95e>
 800e2c6:	07f2      	lsls	r2, r6, #31
 800e2c8:	d505      	bpl.n	800e2d6 <_dtoa_r+0x4ee>
 800e2ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e2ce:	f7f2 f993 	bl	80005f8 <__aeabi_dmul>
 800e2d2:	3501      	adds	r5, #1
 800e2d4:	2301      	movs	r3, #1
 800e2d6:	1076      	asrs	r6, r6, #1
 800e2d8:	3708      	adds	r7, #8
 800e2da:	e76c      	b.n	800e1b6 <_dtoa_r+0x3ce>
 800e2dc:	2502      	movs	r5, #2
 800e2de:	e76f      	b.n	800e1c0 <_dtoa_r+0x3d8>
 800e2e0:	9b01      	ldr	r3, [sp, #4]
 800e2e2:	f8cd a01c 	str.w	sl, [sp, #28]
 800e2e6:	930c      	str	r3, [sp, #48]	; 0x30
 800e2e8:	e78d      	b.n	800e206 <_dtoa_r+0x41e>
 800e2ea:	9900      	ldr	r1, [sp, #0]
 800e2ec:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e2ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e2f0:	4b4e      	ldr	r3, [pc, #312]	; (800e42c <_dtoa_r+0x644>)
 800e2f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e2f6:	4401      	add	r1, r0
 800e2f8:	9102      	str	r1, [sp, #8]
 800e2fa:	9908      	ldr	r1, [sp, #32]
 800e2fc:	eeb0 8a47 	vmov.f32	s16, s14
 800e300:	eef0 8a67 	vmov.f32	s17, s15
 800e304:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e308:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e30c:	2900      	cmp	r1, #0
 800e30e:	d045      	beq.n	800e39c <_dtoa_r+0x5b4>
 800e310:	494c      	ldr	r1, [pc, #304]	; (800e444 <_dtoa_r+0x65c>)
 800e312:	2000      	movs	r0, #0
 800e314:	f7f2 fa9a 	bl	800084c <__aeabi_ddiv>
 800e318:	ec53 2b18 	vmov	r2, r3, d8
 800e31c:	f7f1 ffb4 	bl	8000288 <__aeabi_dsub>
 800e320:	9d00      	ldr	r5, [sp, #0]
 800e322:	ec41 0b18 	vmov	d8, r0, r1
 800e326:	4639      	mov	r1, r7
 800e328:	4630      	mov	r0, r6
 800e32a:	f7f2 fc15 	bl	8000b58 <__aeabi_d2iz>
 800e32e:	900c      	str	r0, [sp, #48]	; 0x30
 800e330:	f7f2 f8f8 	bl	8000524 <__aeabi_i2d>
 800e334:	4602      	mov	r2, r0
 800e336:	460b      	mov	r3, r1
 800e338:	4630      	mov	r0, r6
 800e33a:	4639      	mov	r1, r7
 800e33c:	f7f1 ffa4 	bl	8000288 <__aeabi_dsub>
 800e340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e342:	3330      	adds	r3, #48	; 0x30
 800e344:	f805 3b01 	strb.w	r3, [r5], #1
 800e348:	ec53 2b18 	vmov	r2, r3, d8
 800e34c:	4606      	mov	r6, r0
 800e34e:	460f      	mov	r7, r1
 800e350:	f7f2 fbc4 	bl	8000adc <__aeabi_dcmplt>
 800e354:	2800      	cmp	r0, #0
 800e356:	d165      	bne.n	800e424 <_dtoa_r+0x63c>
 800e358:	4632      	mov	r2, r6
 800e35a:	463b      	mov	r3, r7
 800e35c:	4935      	ldr	r1, [pc, #212]	; (800e434 <_dtoa_r+0x64c>)
 800e35e:	2000      	movs	r0, #0
 800e360:	f7f1 ff92 	bl	8000288 <__aeabi_dsub>
 800e364:	ec53 2b18 	vmov	r2, r3, d8
 800e368:	f7f2 fbb8 	bl	8000adc <__aeabi_dcmplt>
 800e36c:	2800      	cmp	r0, #0
 800e36e:	f040 80b9 	bne.w	800e4e4 <_dtoa_r+0x6fc>
 800e372:	9b02      	ldr	r3, [sp, #8]
 800e374:	429d      	cmp	r5, r3
 800e376:	f43f af75 	beq.w	800e264 <_dtoa_r+0x47c>
 800e37a:	4b2f      	ldr	r3, [pc, #188]	; (800e438 <_dtoa_r+0x650>)
 800e37c:	ec51 0b18 	vmov	r0, r1, d8
 800e380:	2200      	movs	r2, #0
 800e382:	f7f2 f939 	bl	80005f8 <__aeabi_dmul>
 800e386:	4b2c      	ldr	r3, [pc, #176]	; (800e438 <_dtoa_r+0x650>)
 800e388:	ec41 0b18 	vmov	d8, r0, r1
 800e38c:	2200      	movs	r2, #0
 800e38e:	4630      	mov	r0, r6
 800e390:	4639      	mov	r1, r7
 800e392:	f7f2 f931 	bl	80005f8 <__aeabi_dmul>
 800e396:	4606      	mov	r6, r0
 800e398:	460f      	mov	r7, r1
 800e39a:	e7c4      	b.n	800e326 <_dtoa_r+0x53e>
 800e39c:	ec51 0b17 	vmov	r0, r1, d7
 800e3a0:	f7f2 f92a 	bl	80005f8 <__aeabi_dmul>
 800e3a4:	9b02      	ldr	r3, [sp, #8]
 800e3a6:	9d00      	ldr	r5, [sp, #0]
 800e3a8:	930c      	str	r3, [sp, #48]	; 0x30
 800e3aa:	ec41 0b18 	vmov	d8, r0, r1
 800e3ae:	4639      	mov	r1, r7
 800e3b0:	4630      	mov	r0, r6
 800e3b2:	f7f2 fbd1 	bl	8000b58 <__aeabi_d2iz>
 800e3b6:	9011      	str	r0, [sp, #68]	; 0x44
 800e3b8:	f7f2 f8b4 	bl	8000524 <__aeabi_i2d>
 800e3bc:	4602      	mov	r2, r0
 800e3be:	460b      	mov	r3, r1
 800e3c0:	4630      	mov	r0, r6
 800e3c2:	4639      	mov	r1, r7
 800e3c4:	f7f1 ff60 	bl	8000288 <__aeabi_dsub>
 800e3c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e3ca:	3330      	adds	r3, #48	; 0x30
 800e3cc:	f805 3b01 	strb.w	r3, [r5], #1
 800e3d0:	9b02      	ldr	r3, [sp, #8]
 800e3d2:	429d      	cmp	r5, r3
 800e3d4:	4606      	mov	r6, r0
 800e3d6:	460f      	mov	r7, r1
 800e3d8:	f04f 0200 	mov.w	r2, #0
 800e3dc:	d134      	bne.n	800e448 <_dtoa_r+0x660>
 800e3de:	4b19      	ldr	r3, [pc, #100]	; (800e444 <_dtoa_r+0x65c>)
 800e3e0:	ec51 0b18 	vmov	r0, r1, d8
 800e3e4:	f7f1 ff52 	bl	800028c <__adddf3>
 800e3e8:	4602      	mov	r2, r0
 800e3ea:	460b      	mov	r3, r1
 800e3ec:	4630      	mov	r0, r6
 800e3ee:	4639      	mov	r1, r7
 800e3f0:	f7f2 fb92 	bl	8000b18 <__aeabi_dcmpgt>
 800e3f4:	2800      	cmp	r0, #0
 800e3f6:	d175      	bne.n	800e4e4 <_dtoa_r+0x6fc>
 800e3f8:	ec53 2b18 	vmov	r2, r3, d8
 800e3fc:	4911      	ldr	r1, [pc, #68]	; (800e444 <_dtoa_r+0x65c>)
 800e3fe:	2000      	movs	r0, #0
 800e400:	f7f1 ff42 	bl	8000288 <__aeabi_dsub>
 800e404:	4602      	mov	r2, r0
 800e406:	460b      	mov	r3, r1
 800e408:	4630      	mov	r0, r6
 800e40a:	4639      	mov	r1, r7
 800e40c:	f7f2 fb66 	bl	8000adc <__aeabi_dcmplt>
 800e410:	2800      	cmp	r0, #0
 800e412:	f43f af27 	beq.w	800e264 <_dtoa_r+0x47c>
 800e416:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e418:	1e6b      	subs	r3, r5, #1
 800e41a:	930c      	str	r3, [sp, #48]	; 0x30
 800e41c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e420:	2b30      	cmp	r3, #48	; 0x30
 800e422:	d0f8      	beq.n	800e416 <_dtoa_r+0x62e>
 800e424:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e428:	e04a      	b.n	800e4c0 <_dtoa_r+0x6d8>
 800e42a:	bf00      	nop
 800e42c:	08010d18 	.word	0x08010d18
 800e430:	08010cf0 	.word	0x08010cf0
 800e434:	3ff00000 	.word	0x3ff00000
 800e438:	40240000 	.word	0x40240000
 800e43c:	401c0000 	.word	0x401c0000
 800e440:	40140000 	.word	0x40140000
 800e444:	3fe00000 	.word	0x3fe00000
 800e448:	4baf      	ldr	r3, [pc, #700]	; (800e708 <_dtoa_r+0x920>)
 800e44a:	f7f2 f8d5 	bl	80005f8 <__aeabi_dmul>
 800e44e:	4606      	mov	r6, r0
 800e450:	460f      	mov	r7, r1
 800e452:	e7ac      	b.n	800e3ae <_dtoa_r+0x5c6>
 800e454:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e458:	9d00      	ldr	r5, [sp, #0]
 800e45a:	4642      	mov	r2, r8
 800e45c:	464b      	mov	r3, r9
 800e45e:	4630      	mov	r0, r6
 800e460:	4639      	mov	r1, r7
 800e462:	f7f2 f9f3 	bl	800084c <__aeabi_ddiv>
 800e466:	f7f2 fb77 	bl	8000b58 <__aeabi_d2iz>
 800e46a:	9002      	str	r0, [sp, #8]
 800e46c:	f7f2 f85a 	bl	8000524 <__aeabi_i2d>
 800e470:	4642      	mov	r2, r8
 800e472:	464b      	mov	r3, r9
 800e474:	f7f2 f8c0 	bl	80005f8 <__aeabi_dmul>
 800e478:	4602      	mov	r2, r0
 800e47a:	460b      	mov	r3, r1
 800e47c:	4630      	mov	r0, r6
 800e47e:	4639      	mov	r1, r7
 800e480:	f7f1 ff02 	bl	8000288 <__aeabi_dsub>
 800e484:	9e02      	ldr	r6, [sp, #8]
 800e486:	9f01      	ldr	r7, [sp, #4]
 800e488:	3630      	adds	r6, #48	; 0x30
 800e48a:	f805 6b01 	strb.w	r6, [r5], #1
 800e48e:	9e00      	ldr	r6, [sp, #0]
 800e490:	1bae      	subs	r6, r5, r6
 800e492:	42b7      	cmp	r7, r6
 800e494:	4602      	mov	r2, r0
 800e496:	460b      	mov	r3, r1
 800e498:	d137      	bne.n	800e50a <_dtoa_r+0x722>
 800e49a:	f7f1 fef7 	bl	800028c <__adddf3>
 800e49e:	4642      	mov	r2, r8
 800e4a0:	464b      	mov	r3, r9
 800e4a2:	4606      	mov	r6, r0
 800e4a4:	460f      	mov	r7, r1
 800e4a6:	f7f2 fb37 	bl	8000b18 <__aeabi_dcmpgt>
 800e4aa:	b9c8      	cbnz	r0, 800e4e0 <_dtoa_r+0x6f8>
 800e4ac:	4642      	mov	r2, r8
 800e4ae:	464b      	mov	r3, r9
 800e4b0:	4630      	mov	r0, r6
 800e4b2:	4639      	mov	r1, r7
 800e4b4:	f7f2 fb08 	bl	8000ac8 <__aeabi_dcmpeq>
 800e4b8:	b110      	cbz	r0, 800e4c0 <_dtoa_r+0x6d8>
 800e4ba:	9b02      	ldr	r3, [sp, #8]
 800e4bc:	07d9      	lsls	r1, r3, #31
 800e4be:	d40f      	bmi.n	800e4e0 <_dtoa_r+0x6f8>
 800e4c0:	4620      	mov	r0, r4
 800e4c2:	4659      	mov	r1, fp
 800e4c4:	f000 fac8 	bl	800ea58 <_Bfree>
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	702b      	strb	r3, [r5, #0]
 800e4cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e4ce:	f10a 0001 	add.w	r0, sl, #1
 800e4d2:	6018      	str	r0, [r3, #0]
 800e4d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	f43f acd8 	beq.w	800de8c <_dtoa_r+0xa4>
 800e4dc:	601d      	str	r5, [r3, #0]
 800e4de:	e4d5      	b.n	800de8c <_dtoa_r+0xa4>
 800e4e0:	f8cd a01c 	str.w	sl, [sp, #28]
 800e4e4:	462b      	mov	r3, r5
 800e4e6:	461d      	mov	r5, r3
 800e4e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e4ec:	2a39      	cmp	r2, #57	; 0x39
 800e4ee:	d108      	bne.n	800e502 <_dtoa_r+0x71a>
 800e4f0:	9a00      	ldr	r2, [sp, #0]
 800e4f2:	429a      	cmp	r2, r3
 800e4f4:	d1f7      	bne.n	800e4e6 <_dtoa_r+0x6fe>
 800e4f6:	9a07      	ldr	r2, [sp, #28]
 800e4f8:	9900      	ldr	r1, [sp, #0]
 800e4fa:	3201      	adds	r2, #1
 800e4fc:	9207      	str	r2, [sp, #28]
 800e4fe:	2230      	movs	r2, #48	; 0x30
 800e500:	700a      	strb	r2, [r1, #0]
 800e502:	781a      	ldrb	r2, [r3, #0]
 800e504:	3201      	adds	r2, #1
 800e506:	701a      	strb	r2, [r3, #0]
 800e508:	e78c      	b.n	800e424 <_dtoa_r+0x63c>
 800e50a:	4b7f      	ldr	r3, [pc, #508]	; (800e708 <_dtoa_r+0x920>)
 800e50c:	2200      	movs	r2, #0
 800e50e:	f7f2 f873 	bl	80005f8 <__aeabi_dmul>
 800e512:	2200      	movs	r2, #0
 800e514:	2300      	movs	r3, #0
 800e516:	4606      	mov	r6, r0
 800e518:	460f      	mov	r7, r1
 800e51a:	f7f2 fad5 	bl	8000ac8 <__aeabi_dcmpeq>
 800e51e:	2800      	cmp	r0, #0
 800e520:	d09b      	beq.n	800e45a <_dtoa_r+0x672>
 800e522:	e7cd      	b.n	800e4c0 <_dtoa_r+0x6d8>
 800e524:	9a08      	ldr	r2, [sp, #32]
 800e526:	2a00      	cmp	r2, #0
 800e528:	f000 80c4 	beq.w	800e6b4 <_dtoa_r+0x8cc>
 800e52c:	9a05      	ldr	r2, [sp, #20]
 800e52e:	2a01      	cmp	r2, #1
 800e530:	f300 80a8 	bgt.w	800e684 <_dtoa_r+0x89c>
 800e534:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e536:	2a00      	cmp	r2, #0
 800e538:	f000 80a0 	beq.w	800e67c <_dtoa_r+0x894>
 800e53c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e540:	9e06      	ldr	r6, [sp, #24]
 800e542:	4645      	mov	r5, r8
 800e544:	9a04      	ldr	r2, [sp, #16]
 800e546:	2101      	movs	r1, #1
 800e548:	441a      	add	r2, r3
 800e54a:	4620      	mov	r0, r4
 800e54c:	4498      	add	r8, r3
 800e54e:	9204      	str	r2, [sp, #16]
 800e550:	f000 fb3e 	bl	800ebd0 <__i2b>
 800e554:	4607      	mov	r7, r0
 800e556:	2d00      	cmp	r5, #0
 800e558:	dd0b      	ble.n	800e572 <_dtoa_r+0x78a>
 800e55a:	9b04      	ldr	r3, [sp, #16]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	dd08      	ble.n	800e572 <_dtoa_r+0x78a>
 800e560:	42ab      	cmp	r3, r5
 800e562:	9a04      	ldr	r2, [sp, #16]
 800e564:	bfa8      	it	ge
 800e566:	462b      	movge	r3, r5
 800e568:	eba8 0803 	sub.w	r8, r8, r3
 800e56c:	1aed      	subs	r5, r5, r3
 800e56e:	1ad3      	subs	r3, r2, r3
 800e570:	9304      	str	r3, [sp, #16]
 800e572:	9b06      	ldr	r3, [sp, #24]
 800e574:	b1fb      	cbz	r3, 800e5b6 <_dtoa_r+0x7ce>
 800e576:	9b08      	ldr	r3, [sp, #32]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	f000 809f 	beq.w	800e6bc <_dtoa_r+0x8d4>
 800e57e:	2e00      	cmp	r6, #0
 800e580:	dd11      	ble.n	800e5a6 <_dtoa_r+0x7be>
 800e582:	4639      	mov	r1, r7
 800e584:	4632      	mov	r2, r6
 800e586:	4620      	mov	r0, r4
 800e588:	f000 fbde 	bl	800ed48 <__pow5mult>
 800e58c:	465a      	mov	r2, fp
 800e58e:	4601      	mov	r1, r0
 800e590:	4607      	mov	r7, r0
 800e592:	4620      	mov	r0, r4
 800e594:	f000 fb32 	bl	800ebfc <__multiply>
 800e598:	4659      	mov	r1, fp
 800e59a:	9007      	str	r0, [sp, #28]
 800e59c:	4620      	mov	r0, r4
 800e59e:	f000 fa5b 	bl	800ea58 <_Bfree>
 800e5a2:	9b07      	ldr	r3, [sp, #28]
 800e5a4:	469b      	mov	fp, r3
 800e5a6:	9b06      	ldr	r3, [sp, #24]
 800e5a8:	1b9a      	subs	r2, r3, r6
 800e5aa:	d004      	beq.n	800e5b6 <_dtoa_r+0x7ce>
 800e5ac:	4659      	mov	r1, fp
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	f000 fbca 	bl	800ed48 <__pow5mult>
 800e5b4:	4683      	mov	fp, r0
 800e5b6:	2101      	movs	r1, #1
 800e5b8:	4620      	mov	r0, r4
 800e5ba:	f000 fb09 	bl	800ebd0 <__i2b>
 800e5be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	4606      	mov	r6, r0
 800e5c4:	dd7c      	ble.n	800e6c0 <_dtoa_r+0x8d8>
 800e5c6:	461a      	mov	r2, r3
 800e5c8:	4601      	mov	r1, r0
 800e5ca:	4620      	mov	r0, r4
 800e5cc:	f000 fbbc 	bl	800ed48 <__pow5mult>
 800e5d0:	9b05      	ldr	r3, [sp, #20]
 800e5d2:	2b01      	cmp	r3, #1
 800e5d4:	4606      	mov	r6, r0
 800e5d6:	dd76      	ble.n	800e6c6 <_dtoa_r+0x8de>
 800e5d8:	2300      	movs	r3, #0
 800e5da:	9306      	str	r3, [sp, #24]
 800e5dc:	6933      	ldr	r3, [r6, #16]
 800e5de:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e5e2:	6918      	ldr	r0, [r3, #16]
 800e5e4:	f000 faa4 	bl	800eb30 <__hi0bits>
 800e5e8:	f1c0 0020 	rsb	r0, r0, #32
 800e5ec:	9b04      	ldr	r3, [sp, #16]
 800e5ee:	4418      	add	r0, r3
 800e5f0:	f010 001f 	ands.w	r0, r0, #31
 800e5f4:	f000 8086 	beq.w	800e704 <_dtoa_r+0x91c>
 800e5f8:	f1c0 0320 	rsb	r3, r0, #32
 800e5fc:	2b04      	cmp	r3, #4
 800e5fe:	dd7f      	ble.n	800e700 <_dtoa_r+0x918>
 800e600:	f1c0 001c 	rsb	r0, r0, #28
 800e604:	9b04      	ldr	r3, [sp, #16]
 800e606:	4403      	add	r3, r0
 800e608:	4480      	add	r8, r0
 800e60a:	4405      	add	r5, r0
 800e60c:	9304      	str	r3, [sp, #16]
 800e60e:	f1b8 0f00 	cmp.w	r8, #0
 800e612:	dd05      	ble.n	800e620 <_dtoa_r+0x838>
 800e614:	4659      	mov	r1, fp
 800e616:	4642      	mov	r2, r8
 800e618:	4620      	mov	r0, r4
 800e61a:	f000 fbef 	bl	800edfc <__lshift>
 800e61e:	4683      	mov	fp, r0
 800e620:	9b04      	ldr	r3, [sp, #16]
 800e622:	2b00      	cmp	r3, #0
 800e624:	dd05      	ble.n	800e632 <_dtoa_r+0x84a>
 800e626:	4631      	mov	r1, r6
 800e628:	461a      	mov	r2, r3
 800e62a:	4620      	mov	r0, r4
 800e62c:	f000 fbe6 	bl	800edfc <__lshift>
 800e630:	4606      	mov	r6, r0
 800e632:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e634:	2b00      	cmp	r3, #0
 800e636:	d069      	beq.n	800e70c <_dtoa_r+0x924>
 800e638:	4631      	mov	r1, r6
 800e63a:	4658      	mov	r0, fp
 800e63c:	f000 fc4a 	bl	800eed4 <__mcmp>
 800e640:	2800      	cmp	r0, #0
 800e642:	da63      	bge.n	800e70c <_dtoa_r+0x924>
 800e644:	2300      	movs	r3, #0
 800e646:	4659      	mov	r1, fp
 800e648:	220a      	movs	r2, #10
 800e64a:	4620      	mov	r0, r4
 800e64c:	f000 fa26 	bl	800ea9c <__multadd>
 800e650:	9b08      	ldr	r3, [sp, #32]
 800e652:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e656:	4683      	mov	fp, r0
 800e658:	2b00      	cmp	r3, #0
 800e65a:	f000 818f 	beq.w	800e97c <_dtoa_r+0xb94>
 800e65e:	4639      	mov	r1, r7
 800e660:	2300      	movs	r3, #0
 800e662:	220a      	movs	r2, #10
 800e664:	4620      	mov	r0, r4
 800e666:	f000 fa19 	bl	800ea9c <__multadd>
 800e66a:	f1b9 0f00 	cmp.w	r9, #0
 800e66e:	4607      	mov	r7, r0
 800e670:	f300 808e 	bgt.w	800e790 <_dtoa_r+0x9a8>
 800e674:	9b05      	ldr	r3, [sp, #20]
 800e676:	2b02      	cmp	r3, #2
 800e678:	dc50      	bgt.n	800e71c <_dtoa_r+0x934>
 800e67a:	e089      	b.n	800e790 <_dtoa_r+0x9a8>
 800e67c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e67e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e682:	e75d      	b.n	800e540 <_dtoa_r+0x758>
 800e684:	9b01      	ldr	r3, [sp, #4]
 800e686:	1e5e      	subs	r6, r3, #1
 800e688:	9b06      	ldr	r3, [sp, #24]
 800e68a:	42b3      	cmp	r3, r6
 800e68c:	bfbf      	itttt	lt
 800e68e:	9b06      	ldrlt	r3, [sp, #24]
 800e690:	9606      	strlt	r6, [sp, #24]
 800e692:	1af2      	sublt	r2, r6, r3
 800e694:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800e696:	bfb6      	itet	lt
 800e698:	189b      	addlt	r3, r3, r2
 800e69a:	1b9e      	subge	r6, r3, r6
 800e69c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800e69e:	9b01      	ldr	r3, [sp, #4]
 800e6a0:	bfb8      	it	lt
 800e6a2:	2600      	movlt	r6, #0
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	bfb5      	itete	lt
 800e6a8:	eba8 0503 	sublt.w	r5, r8, r3
 800e6ac:	9b01      	ldrge	r3, [sp, #4]
 800e6ae:	2300      	movlt	r3, #0
 800e6b0:	4645      	movge	r5, r8
 800e6b2:	e747      	b.n	800e544 <_dtoa_r+0x75c>
 800e6b4:	9e06      	ldr	r6, [sp, #24]
 800e6b6:	9f08      	ldr	r7, [sp, #32]
 800e6b8:	4645      	mov	r5, r8
 800e6ba:	e74c      	b.n	800e556 <_dtoa_r+0x76e>
 800e6bc:	9a06      	ldr	r2, [sp, #24]
 800e6be:	e775      	b.n	800e5ac <_dtoa_r+0x7c4>
 800e6c0:	9b05      	ldr	r3, [sp, #20]
 800e6c2:	2b01      	cmp	r3, #1
 800e6c4:	dc18      	bgt.n	800e6f8 <_dtoa_r+0x910>
 800e6c6:	9b02      	ldr	r3, [sp, #8]
 800e6c8:	b9b3      	cbnz	r3, 800e6f8 <_dtoa_r+0x910>
 800e6ca:	9b03      	ldr	r3, [sp, #12]
 800e6cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e6d0:	b9a3      	cbnz	r3, 800e6fc <_dtoa_r+0x914>
 800e6d2:	9b03      	ldr	r3, [sp, #12]
 800e6d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e6d8:	0d1b      	lsrs	r3, r3, #20
 800e6da:	051b      	lsls	r3, r3, #20
 800e6dc:	b12b      	cbz	r3, 800e6ea <_dtoa_r+0x902>
 800e6de:	9b04      	ldr	r3, [sp, #16]
 800e6e0:	3301      	adds	r3, #1
 800e6e2:	9304      	str	r3, [sp, #16]
 800e6e4:	f108 0801 	add.w	r8, r8, #1
 800e6e8:	2301      	movs	r3, #1
 800e6ea:	9306      	str	r3, [sp, #24]
 800e6ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	f47f af74 	bne.w	800e5dc <_dtoa_r+0x7f4>
 800e6f4:	2001      	movs	r0, #1
 800e6f6:	e779      	b.n	800e5ec <_dtoa_r+0x804>
 800e6f8:	2300      	movs	r3, #0
 800e6fa:	e7f6      	b.n	800e6ea <_dtoa_r+0x902>
 800e6fc:	9b02      	ldr	r3, [sp, #8]
 800e6fe:	e7f4      	b.n	800e6ea <_dtoa_r+0x902>
 800e700:	d085      	beq.n	800e60e <_dtoa_r+0x826>
 800e702:	4618      	mov	r0, r3
 800e704:	301c      	adds	r0, #28
 800e706:	e77d      	b.n	800e604 <_dtoa_r+0x81c>
 800e708:	40240000 	.word	0x40240000
 800e70c:	9b01      	ldr	r3, [sp, #4]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	dc38      	bgt.n	800e784 <_dtoa_r+0x99c>
 800e712:	9b05      	ldr	r3, [sp, #20]
 800e714:	2b02      	cmp	r3, #2
 800e716:	dd35      	ble.n	800e784 <_dtoa_r+0x99c>
 800e718:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e71c:	f1b9 0f00 	cmp.w	r9, #0
 800e720:	d10d      	bne.n	800e73e <_dtoa_r+0x956>
 800e722:	4631      	mov	r1, r6
 800e724:	464b      	mov	r3, r9
 800e726:	2205      	movs	r2, #5
 800e728:	4620      	mov	r0, r4
 800e72a:	f000 f9b7 	bl	800ea9c <__multadd>
 800e72e:	4601      	mov	r1, r0
 800e730:	4606      	mov	r6, r0
 800e732:	4658      	mov	r0, fp
 800e734:	f000 fbce 	bl	800eed4 <__mcmp>
 800e738:	2800      	cmp	r0, #0
 800e73a:	f73f adbd 	bgt.w	800e2b8 <_dtoa_r+0x4d0>
 800e73e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e740:	9d00      	ldr	r5, [sp, #0]
 800e742:	ea6f 0a03 	mvn.w	sl, r3
 800e746:	f04f 0800 	mov.w	r8, #0
 800e74a:	4631      	mov	r1, r6
 800e74c:	4620      	mov	r0, r4
 800e74e:	f000 f983 	bl	800ea58 <_Bfree>
 800e752:	2f00      	cmp	r7, #0
 800e754:	f43f aeb4 	beq.w	800e4c0 <_dtoa_r+0x6d8>
 800e758:	f1b8 0f00 	cmp.w	r8, #0
 800e75c:	d005      	beq.n	800e76a <_dtoa_r+0x982>
 800e75e:	45b8      	cmp	r8, r7
 800e760:	d003      	beq.n	800e76a <_dtoa_r+0x982>
 800e762:	4641      	mov	r1, r8
 800e764:	4620      	mov	r0, r4
 800e766:	f000 f977 	bl	800ea58 <_Bfree>
 800e76a:	4639      	mov	r1, r7
 800e76c:	4620      	mov	r0, r4
 800e76e:	f000 f973 	bl	800ea58 <_Bfree>
 800e772:	e6a5      	b.n	800e4c0 <_dtoa_r+0x6d8>
 800e774:	2600      	movs	r6, #0
 800e776:	4637      	mov	r7, r6
 800e778:	e7e1      	b.n	800e73e <_dtoa_r+0x956>
 800e77a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e77c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e780:	4637      	mov	r7, r6
 800e782:	e599      	b.n	800e2b8 <_dtoa_r+0x4d0>
 800e784:	9b08      	ldr	r3, [sp, #32]
 800e786:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	f000 80fd 	beq.w	800e98a <_dtoa_r+0xba2>
 800e790:	2d00      	cmp	r5, #0
 800e792:	dd05      	ble.n	800e7a0 <_dtoa_r+0x9b8>
 800e794:	4639      	mov	r1, r7
 800e796:	462a      	mov	r2, r5
 800e798:	4620      	mov	r0, r4
 800e79a:	f000 fb2f 	bl	800edfc <__lshift>
 800e79e:	4607      	mov	r7, r0
 800e7a0:	9b06      	ldr	r3, [sp, #24]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d05c      	beq.n	800e860 <_dtoa_r+0xa78>
 800e7a6:	6879      	ldr	r1, [r7, #4]
 800e7a8:	4620      	mov	r0, r4
 800e7aa:	f000 f915 	bl	800e9d8 <_Balloc>
 800e7ae:	4605      	mov	r5, r0
 800e7b0:	b928      	cbnz	r0, 800e7be <_dtoa_r+0x9d6>
 800e7b2:	4b80      	ldr	r3, [pc, #512]	; (800e9b4 <_dtoa_r+0xbcc>)
 800e7b4:	4602      	mov	r2, r0
 800e7b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e7ba:	f7ff bb2e 	b.w	800de1a <_dtoa_r+0x32>
 800e7be:	693a      	ldr	r2, [r7, #16]
 800e7c0:	3202      	adds	r2, #2
 800e7c2:	0092      	lsls	r2, r2, #2
 800e7c4:	f107 010c 	add.w	r1, r7, #12
 800e7c8:	300c      	adds	r0, #12
 800e7ca:	f7fe fdcb 	bl	800d364 <memcpy>
 800e7ce:	2201      	movs	r2, #1
 800e7d0:	4629      	mov	r1, r5
 800e7d2:	4620      	mov	r0, r4
 800e7d4:	f000 fb12 	bl	800edfc <__lshift>
 800e7d8:	9b00      	ldr	r3, [sp, #0]
 800e7da:	3301      	adds	r3, #1
 800e7dc:	9301      	str	r3, [sp, #4]
 800e7de:	9b00      	ldr	r3, [sp, #0]
 800e7e0:	444b      	add	r3, r9
 800e7e2:	9307      	str	r3, [sp, #28]
 800e7e4:	9b02      	ldr	r3, [sp, #8]
 800e7e6:	f003 0301 	and.w	r3, r3, #1
 800e7ea:	46b8      	mov	r8, r7
 800e7ec:	9306      	str	r3, [sp, #24]
 800e7ee:	4607      	mov	r7, r0
 800e7f0:	9b01      	ldr	r3, [sp, #4]
 800e7f2:	4631      	mov	r1, r6
 800e7f4:	3b01      	subs	r3, #1
 800e7f6:	4658      	mov	r0, fp
 800e7f8:	9302      	str	r3, [sp, #8]
 800e7fa:	f7ff fa67 	bl	800dccc <quorem>
 800e7fe:	4603      	mov	r3, r0
 800e800:	3330      	adds	r3, #48	; 0x30
 800e802:	9004      	str	r0, [sp, #16]
 800e804:	4641      	mov	r1, r8
 800e806:	4658      	mov	r0, fp
 800e808:	9308      	str	r3, [sp, #32]
 800e80a:	f000 fb63 	bl	800eed4 <__mcmp>
 800e80e:	463a      	mov	r2, r7
 800e810:	4681      	mov	r9, r0
 800e812:	4631      	mov	r1, r6
 800e814:	4620      	mov	r0, r4
 800e816:	f000 fb79 	bl	800ef0c <__mdiff>
 800e81a:	68c2      	ldr	r2, [r0, #12]
 800e81c:	9b08      	ldr	r3, [sp, #32]
 800e81e:	4605      	mov	r5, r0
 800e820:	bb02      	cbnz	r2, 800e864 <_dtoa_r+0xa7c>
 800e822:	4601      	mov	r1, r0
 800e824:	4658      	mov	r0, fp
 800e826:	f000 fb55 	bl	800eed4 <__mcmp>
 800e82a:	9b08      	ldr	r3, [sp, #32]
 800e82c:	4602      	mov	r2, r0
 800e82e:	4629      	mov	r1, r5
 800e830:	4620      	mov	r0, r4
 800e832:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800e836:	f000 f90f 	bl	800ea58 <_Bfree>
 800e83a:	9b05      	ldr	r3, [sp, #20]
 800e83c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e83e:	9d01      	ldr	r5, [sp, #4]
 800e840:	ea43 0102 	orr.w	r1, r3, r2
 800e844:	9b06      	ldr	r3, [sp, #24]
 800e846:	430b      	orrs	r3, r1
 800e848:	9b08      	ldr	r3, [sp, #32]
 800e84a:	d10d      	bne.n	800e868 <_dtoa_r+0xa80>
 800e84c:	2b39      	cmp	r3, #57	; 0x39
 800e84e:	d029      	beq.n	800e8a4 <_dtoa_r+0xabc>
 800e850:	f1b9 0f00 	cmp.w	r9, #0
 800e854:	dd01      	ble.n	800e85a <_dtoa_r+0xa72>
 800e856:	9b04      	ldr	r3, [sp, #16]
 800e858:	3331      	adds	r3, #49	; 0x31
 800e85a:	9a02      	ldr	r2, [sp, #8]
 800e85c:	7013      	strb	r3, [r2, #0]
 800e85e:	e774      	b.n	800e74a <_dtoa_r+0x962>
 800e860:	4638      	mov	r0, r7
 800e862:	e7b9      	b.n	800e7d8 <_dtoa_r+0x9f0>
 800e864:	2201      	movs	r2, #1
 800e866:	e7e2      	b.n	800e82e <_dtoa_r+0xa46>
 800e868:	f1b9 0f00 	cmp.w	r9, #0
 800e86c:	db06      	blt.n	800e87c <_dtoa_r+0xa94>
 800e86e:	9905      	ldr	r1, [sp, #20]
 800e870:	ea41 0909 	orr.w	r9, r1, r9
 800e874:	9906      	ldr	r1, [sp, #24]
 800e876:	ea59 0101 	orrs.w	r1, r9, r1
 800e87a:	d120      	bne.n	800e8be <_dtoa_r+0xad6>
 800e87c:	2a00      	cmp	r2, #0
 800e87e:	ddec      	ble.n	800e85a <_dtoa_r+0xa72>
 800e880:	4659      	mov	r1, fp
 800e882:	2201      	movs	r2, #1
 800e884:	4620      	mov	r0, r4
 800e886:	9301      	str	r3, [sp, #4]
 800e888:	f000 fab8 	bl	800edfc <__lshift>
 800e88c:	4631      	mov	r1, r6
 800e88e:	4683      	mov	fp, r0
 800e890:	f000 fb20 	bl	800eed4 <__mcmp>
 800e894:	2800      	cmp	r0, #0
 800e896:	9b01      	ldr	r3, [sp, #4]
 800e898:	dc02      	bgt.n	800e8a0 <_dtoa_r+0xab8>
 800e89a:	d1de      	bne.n	800e85a <_dtoa_r+0xa72>
 800e89c:	07da      	lsls	r2, r3, #31
 800e89e:	d5dc      	bpl.n	800e85a <_dtoa_r+0xa72>
 800e8a0:	2b39      	cmp	r3, #57	; 0x39
 800e8a2:	d1d8      	bne.n	800e856 <_dtoa_r+0xa6e>
 800e8a4:	9a02      	ldr	r2, [sp, #8]
 800e8a6:	2339      	movs	r3, #57	; 0x39
 800e8a8:	7013      	strb	r3, [r2, #0]
 800e8aa:	462b      	mov	r3, r5
 800e8ac:	461d      	mov	r5, r3
 800e8ae:	3b01      	subs	r3, #1
 800e8b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e8b4:	2a39      	cmp	r2, #57	; 0x39
 800e8b6:	d050      	beq.n	800e95a <_dtoa_r+0xb72>
 800e8b8:	3201      	adds	r2, #1
 800e8ba:	701a      	strb	r2, [r3, #0]
 800e8bc:	e745      	b.n	800e74a <_dtoa_r+0x962>
 800e8be:	2a00      	cmp	r2, #0
 800e8c0:	dd03      	ble.n	800e8ca <_dtoa_r+0xae2>
 800e8c2:	2b39      	cmp	r3, #57	; 0x39
 800e8c4:	d0ee      	beq.n	800e8a4 <_dtoa_r+0xabc>
 800e8c6:	3301      	adds	r3, #1
 800e8c8:	e7c7      	b.n	800e85a <_dtoa_r+0xa72>
 800e8ca:	9a01      	ldr	r2, [sp, #4]
 800e8cc:	9907      	ldr	r1, [sp, #28]
 800e8ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e8d2:	428a      	cmp	r2, r1
 800e8d4:	d02a      	beq.n	800e92c <_dtoa_r+0xb44>
 800e8d6:	4659      	mov	r1, fp
 800e8d8:	2300      	movs	r3, #0
 800e8da:	220a      	movs	r2, #10
 800e8dc:	4620      	mov	r0, r4
 800e8de:	f000 f8dd 	bl	800ea9c <__multadd>
 800e8e2:	45b8      	cmp	r8, r7
 800e8e4:	4683      	mov	fp, r0
 800e8e6:	f04f 0300 	mov.w	r3, #0
 800e8ea:	f04f 020a 	mov.w	r2, #10
 800e8ee:	4641      	mov	r1, r8
 800e8f0:	4620      	mov	r0, r4
 800e8f2:	d107      	bne.n	800e904 <_dtoa_r+0xb1c>
 800e8f4:	f000 f8d2 	bl	800ea9c <__multadd>
 800e8f8:	4680      	mov	r8, r0
 800e8fa:	4607      	mov	r7, r0
 800e8fc:	9b01      	ldr	r3, [sp, #4]
 800e8fe:	3301      	adds	r3, #1
 800e900:	9301      	str	r3, [sp, #4]
 800e902:	e775      	b.n	800e7f0 <_dtoa_r+0xa08>
 800e904:	f000 f8ca 	bl	800ea9c <__multadd>
 800e908:	4639      	mov	r1, r7
 800e90a:	4680      	mov	r8, r0
 800e90c:	2300      	movs	r3, #0
 800e90e:	220a      	movs	r2, #10
 800e910:	4620      	mov	r0, r4
 800e912:	f000 f8c3 	bl	800ea9c <__multadd>
 800e916:	4607      	mov	r7, r0
 800e918:	e7f0      	b.n	800e8fc <_dtoa_r+0xb14>
 800e91a:	f1b9 0f00 	cmp.w	r9, #0
 800e91e:	9a00      	ldr	r2, [sp, #0]
 800e920:	bfcc      	ite	gt
 800e922:	464d      	movgt	r5, r9
 800e924:	2501      	movle	r5, #1
 800e926:	4415      	add	r5, r2
 800e928:	f04f 0800 	mov.w	r8, #0
 800e92c:	4659      	mov	r1, fp
 800e92e:	2201      	movs	r2, #1
 800e930:	4620      	mov	r0, r4
 800e932:	9301      	str	r3, [sp, #4]
 800e934:	f000 fa62 	bl	800edfc <__lshift>
 800e938:	4631      	mov	r1, r6
 800e93a:	4683      	mov	fp, r0
 800e93c:	f000 faca 	bl	800eed4 <__mcmp>
 800e940:	2800      	cmp	r0, #0
 800e942:	dcb2      	bgt.n	800e8aa <_dtoa_r+0xac2>
 800e944:	d102      	bne.n	800e94c <_dtoa_r+0xb64>
 800e946:	9b01      	ldr	r3, [sp, #4]
 800e948:	07db      	lsls	r3, r3, #31
 800e94a:	d4ae      	bmi.n	800e8aa <_dtoa_r+0xac2>
 800e94c:	462b      	mov	r3, r5
 800e94e:	461d      	mov	r5, r3
 800e950:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e954:	2a30      	cmp	r2, #48	; 0x30
 800e956:	d0fa      	beq.n	800e94e <_dtoa_r+0xb66>
 800e958:	e6f7      	b.n	800e74a <_dtoa_r+0x962>
 800e95a:	9a00      	ldr	r2, [sp, #0]
 800e95c:	429a      	cmp	r2, r3
 800e95e:	d1a5      	bne.n	800e8ac <_dtoa_r+0xac4>
 800e960:	f10a 0a01 	add.w	sl, sl, #1
 800e964:	2331      	movs	r3, #49	; 0x31
 800e966:	e779      	b.n	800e85c <_dtoa_r+0xa74>
 800e968:	4b13      	ldr	r3, [pc, #76]	; (800e9b8 <_dtoa_r+0xbd0>)
 800e96a:	f7ff baaf 	b.w	800decc <_dtoa_r+0xe4>
 800e96e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e970:	2b00      	cmp	r3, #0
 800e972:	f47f aa86 	bne.w	800de82 <_dtoa_r+0x9a>
 800e976:	4b11      	ldr	r3, [pc, #68]	; (800e9bc <_dtoa_r+0xbd4>)
 800e978:	f7ff baa8 	b.w	800decc <_dtoa_r+0xe4>
 800e97c:	f1b9 0f00 	cmp.w	r9, #0
 800e980:	dc03      	bgt.n	800e98a <_dtoa_r+0xba2>
 800e982:	9b05      	ldr	r3, [sp, #20]
 800e984:	2b02      	cmp	r3, #2
 800e986:	f73f aec9 	bgt.w	800e71c <_dtoa_r+0x934>
 800e98a:	9d00      	ldr	r5, [sp, #0]
 800e98c:	4631      	mov	r1, r6
 800e98e:	4658      	mov	r0, fp
 800e990:	f7ff f99c 	bl	800dccc <quorem>
 800e994:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e998:	f805 3b01 	strb.w	r3, [r5], #1
 800e99c:	9a00      	ldr	r2, [sp, #0]
 800e99e:	1aaa      	subs	r2, r5, r2
 800e9a0:	4591      	cmp	r9, r2
 800e9a2:	ddba      	ble.n	800e91a <_dtoa_r+0xb32>
 800e9a4:	4659      	mov	r1, fp
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	220a      	movs	r2, #10
 800e9aa:	4620      	mov	r0, r4
 800e9ac:	f000 f876 	bl	800ea9c <__multadd>
 800e9b0:	4683      	mov	fp, r0
 800e9b2:	e7eb      	b.n	800e98c <_dtoa_r+0xba4>
 800e9b4:	08010c7b 	.word	0x08010c7b
 800e9b8:	08010bd4 	.word	0x08010bd4
 800e9bc:	08010bf8 	.word	0x08010bf8

0800e9c0 <_localeconv_r>:
 800e9c0:	4800      	ldr	r0, [pc, #0]	; (800e9c4 <_localeconv_r+0x4>)
 800e9c2:	4770      	bx	lr
 800e9c4:	20000164 	.word	0x20000164

0800e9c8 <malloc>:
 800e9c8:	4b02      	ldr	r3, [pc, #8]	; (800e9d4 <malloc+0xc>)
 800e9ca:	4601      	mov	r1, r0
 800e9cc:	6818      	ldr	r0, [r3, #0]
 800e9ce:	f000 bbe1 	b.w	800f194 <_malloc_r>
 800e9d2:	bf00      	nop
 800e9d4:	20000010 	.word	0x20000010

0800e9d8 <_Balloc>:
 800e9d8:	b570      	push	{r4, r5, r6, lr}
 800e9da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e9dc:	4604      	mov	r4, r0
 800e9de:	460d      	mov	r5, r1
 800e9e0:	b976      	cbnz	r6, 800ea00 <_Balloc+0x28>
 800e9e2:	2010      	movs	r0, #16
 800e9e4:	f7ff fff0 	bl	800e9c8 <malloc>
 800e9e8:	4602      	mov	r2, r0
 800e9ea:	6260      	str	r0, [r4, #36]	; 0x24
 800e9ec:	b920      	cbnz	r0, 800e9f8 <_Balloc+0x20>
 800e9ee:	4b18      	ldr	r3, [pc, #96]	; (800ea50 <_Balloc+0x78>)
 800e9f0:	4818      	ldr	r0, [pc, #96]	; (800ea54 <_Balloc+0x7c>)
 800e9f2:	2166      	movs	r1, #102	; 0x66
 800e9f4:	f000 fd94 	bl	800f520 <__assert_func>
 800e9f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e9fc:	6006      	str	r6, [r0, #0]
 800e9fe:	60c6      	str	r6, [r0, #12]
 800ea00:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ea02:	68f3      	ldr	r3, [r6, #12]
 800ea04:	b183      	cbz	r3, 800ea28 <_Balloc+0x50>
 800ea06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea08:	68db      	ldr	r3, [r3, #12]
 800ea0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ea0e:	b9b8      	cbnz	r0, 800ea40 <_Balloc+0x68>
 800ea10:	2101      	movs	r1, #1
 800ea12:	fa01 f605 	lsl.w	r6, r1, r5
 800ea16:	1d72      	adds	r2, r6, #5
 800ea18:	0092      	lsls	r2, r2, #2
 800ea1a:	4620      	mov	r0, r4
 800ea1c:	f000 fb5a 	bl	800f0d4 <_calloc_r>
 800ea20:	b160      	cbz	r0, 800ea3c <_Balloc+0x64>
 800ea22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ea26:	e00e      	b.n	800ea46 <_Balloc+0x6e>
 800ea28:	2221      	movs	r2, #33	; 0x21
 800ea2a:	2104      	movs	r1, #4
 800ea2c:	4620      	mov	r0, r4
 800ea2e:	f000 fb51 	bl	800f0d4 <_calloc_r>
 800ea32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea34:	60f0      	str	r0, [r6, #12]
 800ea36:	68db      	ldr	r3, [r3, #12]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d1e4      	bne.n	800ea06 <_Balloc+0x2e>
 800ea3c:	2000      	movs	r0, #0
 800ea3e:	bd70      	pop	{r4, r5, r6, pc}
 800ea40:	6802      	ldr	r2, [r0, #0]
 800ea42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ea46:	2300      	movs	r3, #0
 800ea48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ea4c:	e7f7      	b.n	800ea3e <_Balloc+0x66>
 800ea4e:	bf00      	nop
 800ea50:	08010c05 	.word	0x08010c05
 800ea54:	08010c8c 	.word	0x08010c8c

0800ea58 <_Bfree>:
 800ea58:	b570      	push	{r4, r5, r6, lr}
 800ea5a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ea5c:	4605      	mov	r5, r0
 800ea5e:	460c      	mov	r4, r1
 800ea60:	b976      	cbnz	r6, 800ea80 <_Bfree+0x28>
 800ea62:	2010      	movs	r0, #16
 800ea64:	f7ff ffb0 	bl	800e9c8 <malloc>
 800ea68:	4602      	mov	r2, r0
 800ea6a:	6268      	str	r0, [r5, #36]	; 0x24
 800ea6c:	b920      	cbnz	r0, 800ea78 <_Bfree+0x20>
 800ea6e:	4b09      	ldr	r3, [pc, #36]	; (800ea94 <_Bfree+0x3c>)
 800ea70:	4809      	ldr	r0, [pc, #36]	; (800ea98 <_Bfree+0x40>)
 800ea72:	218a      	movs	r1, #138	; 0x8a
 800ea74:	f000 fd54 	bl	800f520 <__assert_func>
 800ea78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ea7c:	6006      	str	r6, [r0, #0]
 800ea7e:	60c6      	str	r6, [r0, #12]
 800ea80:	b13c      	cbz	r4, 800ea92 <_Bfree+0x3a>
 800ea82:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ea84:	6862      	ldr	r2, [r4, #4]
 800ea86:	68db      	ldr	r3, [r3, #12]
 800ea88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ea8c:	6021      	str	r1, [r4, #0]
 800ea8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ea92:	bd70      	pop	{r4, r5, r6, pc}
 800ea94:	08010c05 	.word	0x08010c05
 800ea98:	08010c8c 	.word	0x08010c8c

0800ea9c <__multadd>:
 800ea9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaa0:	690e      	ldr	r6, [r1, #16]
 800eaa2:	4607      	mov	r7, r0
 800eaa4:	4698      	mov	r8, r3
 800eaa6:	460c      	mov	r4, r1
 800eaa8:	f101 0014 	add.w	r0, r1, #20
 800eaac:	2300      	movs	r3, #0
 800eaae:	6805      	ldr	r5, [r0, #0]
 800eab0:	b2a9      	uxth	r1, r5
 800eab2:	fb02 8101 	mla	r1, r2, r1, r8
 800eab6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800eaba:	0c2d      	lsrs	r5, r5, #16
 800eabc:	fb02 c505 	mla	r5, r2, r5, ip
 800eac0:	b289      	uxth	r1, r1
 800eac2:	3301      	adds	r3, #1
 800eac4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800eac8:	429e      	cmp	r6, r3
 800eaca:	f840 1b04 	str.w	r1, [r0], #4
 800eace:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800ead2:	dcec      	bgt.n	800eaae <__multadd+0x12>
 800ead4:	f1b8 0f00 	cmp.w	r8, #0
 800ead8:	d022      	beq.n	800eb20 <__multadd+0x84>
 800eada:	68a3      	ldr	r3, [r4, #8]
 800eadc:	42b3      	cmp	r3, r6
 800eade:	dc19      	bgt.n	800eb14 <__multadd+0x78>
 800eae0:	6861      	ldr	r1, [r4, #4]
 800eae2:	4638      	mov	r0, r7
 800eae4:	3101      	adds	r1, #1
 800eae6:	f7ff ff77 	bl	800e9d8 <_Balloc>
 800eaea:	4605      	mov	r5, r0
 800eaec:	b928      	cbnz	r0, 800eafa <__multadd+0x5e>
 800eaee:	4602      	mov	r2, r0
 800eaf0:	4b0d      	ldr	r3, [pc, #52]	; (800eb28 <__multadd+0x8c>)
 800eaf2:	480e      	ldr	r0, [pc, #56]	; (800eb2c <__multadd+0x90>)
 800eaf4:	21b5      	movs	r1, #181	; 0xb5
 800eaf6:	f000 fd13 	bl	800f520 <__assert_func>
 800eafa:	6922      	ldr	r2, [r4, #16]
 800eafc:	3202      	adds	r2, #2
 800eafe:	f104 010c 	add.w	r1, r4, #12
 800eb02:	0092      	lsls	r2, r2, #2
 800eb04:	300c      	adds	r0, #12
 800eb06:	f7fe fc2d 	bl	800d364 <memcpy>
 800eb0a:	4621      	mov	r1, r4
 800eb0c:	4638      	mov	r0, r7
 800eb0e:	f7ff ffa3 	bl	800ea58 <_Bfree>
 800eb12:	462c      	mov	r4, r5
 800eb14:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800eb18:	3601      	adds	r6, #1
 800eb1a:	f8c3 8014 	str.w	r8, [r3, #20]
 800eb1e:	6126      	str	r6, [r4, #16]
 800eb20:	4620      	mov	r0, r4
 800eb22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb26:	bf00      	nop
 800eb28:	08010c7b 	.word	0x08010c7b
 800eb2c:	08010c8c 	.word	0x08010c8c

0800eb30 <__hi0bits>:
 800eb30:	0c03      	lsrs	r3, r0, #16
 800eb32:	041b      	lsls	r3, r3, #16
 800eb34:	b9d3      	cbnz	r3, 800eb6c <__hi0bits+0x3c>
 800eb36:	0400      	lsls	r0, r0, #16
 800eb38:	2310      	movs	r3, #16
 800eb3a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800eb3e:	bf04      	itt	eq
 800eb40:	0200      	lsleq	r0, r0, #8
 800eb42:	3308      	addeq	r3, #8
 800eb44:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800eb48:	bf04      	itt	eq
 800eb4a:	0100      	lsleq	r0, r0, #4
 800eb4c:	3304      	addeq	r3, #4
 800eb4e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800eb52:	bf04      	itt	eq
 800eb54:	0080      	lsleq	r0, r0, #2
 800eb56:	3302      	addeq	r3, #2
 800eb58:	2800      	cmp	r0, #0
 800eb5a:	db05      	blt.n	800eb68 <__hi0bits+0x38>
 800eb5c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800eb60:	f103 0301 	add.w	r3, r3, #1
 800eb64:	bf08      	it	eq
 800eb66:	2320      	moveq	r3, #32
 800eb68:	4618      	mov	r0, r3
 800eb6a:	4770      	bx	lr
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	e7e4      	b.n	800eb3a <__hi0bits+0xa>

0800eb70 <__lo0bits>:
 800eb70:	6803      	ldr	r3, [r0, #0]
 800eb72:	f013 0207 	ands.w	r2, r3, #7
 800eb76:	4601      	mov	r1, r0
 800eb78:	d00b      	beq.n	800eb92 <__lo0bits+0x22>
 800eb7a:	07da      	lsls	r2, r3, #31
 800eb7c:	d424      	bmi.n	800ebc8 <__lo0bits+0x58>
 800eb7e:	0798      	lsls	r0, r3, #30
 800eb80:	bf49      	itett	mi
 800eb82:	085b      	lsrmi	r3, r3, #1
 800eb84:	089b      	lsrpl	r3, r3, #2
 800eb86:	2001      	movmi	r0, #1
 800eb88:	600b      	strmi	r3, [r1, #0]
 800eb8a:	bf5c      	itt	pl
 800eb8c:	600b      	strpl	r3, [r1, #0]
 800eb8e:	2002      	movpl	r0, #2
 800eb90:	4770      	bx	lr
 800eb92:	b298      	uxth	r0, r3
 800eb94:	b9b0      	cbnz	r0, 800ebc4 <__lo0bits+0x54>
 800eb96:	0c1b      	lsrs	r3, r3, #16
 800eb98:	2010      	movs	r0, #16
 800eb9a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800eb9e:	bf04      	itt	eq
 800eba0:	0a1b      	lsreq	r3, r3, #8
 800eba2:	3008      	addeq	r0, #8
 800eba4:	071a      	lsls	r2, r3, #28
 800eba6:	bf04      	itt	eq
 800eba8:	091b      	lsreq	r3, r3, #4
 800ebaa:	3004      	addeq	r0, #4
 800ebac:	079a      	lsls	r2, r3, #30
 800ebae:	bf04      	itt	eq
 800ebb0:	089b      	lsreq	r3, r3, #2
 800ebb2:	3002      	addeq	r0, #2
 800ebb4:	07da      	lsls	r2, r3, #31
 800ebb6:	d403      	bmi.n	800ebc0 <__lo0bits+0x50>
 800ebb8:	085b      	lsrs	r3, r3, #1
 800ebba:	f100 0001 	add.w	r0, r0, #1
 800ebbe:	d005      	beq.n	800ebcc <__lo0bits+0x5c>
 800ebc0:	600b      	str	r3, [r1, #0]
 800ebc2:	4770      	bx	lr
 800ebc4:	4610      	mov	r0, r2
 800ebc6:	e7e8      	b.n	800eb9a <__lo0bits+0x2a>
 800ebc8:	2000      	movs	r0, #0
 800ebca:	4770      	bx	lr
 800ebcc:	2020      	movs	r0, #32
 800ebce:	4770      	bx	lr

0800ebd0 <__i2b>:
 800ebd0:	b510      	push	{r4, lr}
 800ebd2:	460c      	mov	r4, r1
 800ebd4:	2101      	movs	r1, #1
 800ebd6:	f7ff feff 	bl	800e9d8 <_Balloc>
 800ebda:	4602      	mov	r2, r0
 800ebdc:	b928      	cbnz	r0, 800ebea <__i2b+0x1a>
 800ebde:	4b05      	ldr	r3, [pc, #20]	; (800ebf4 <__i2b+0x24>)
 800ebe0:	4805      	ldr	r0, [pc, #20]	; (800ebf8 <__i2b+0x28>)
 800ebe2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ebe6:	f000 fc9b 	bl	800f520 <__assert_func>
 800ebea:	2301      	movs	r3, #1
 800ebec:	6144      	str	r4, [r0, #20]
 800ebee:	6103      	str	r3, [r0, #16]
 800ebf0:	bd10      	pop	{r4, pc}
 800ebf2:	bf00      	nop
 800ebf4:	08010c7b 	.word	0x08010c7b
 800ebf8:	08010c8c 	.word	0x08010c8c

0800ebfc <__multiply>:
 800ebfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec00:	4614      	mov	r4, r2
 800ec02:	690a      	ldr	r2, [r1, #16]
 800ec04:	6923      	ldr	r3, [r4, #16]
 800ec06:	429a      	cmp	r2, r3
 800ec08:	bfb8      	it	lt
 800ec0a:	460b      	movlt	r3, r1
 800ec0c:	460d      	mov	r5, r1
 800ec0e:	bfbc      	itt	lt
 800ec10:	4625      	movlt	r5, r4
 800ec12:	461c      	movlt	r4, r3
 800ec14:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800ec18:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ec1c:	68ab      	ldr	r3, [r5, #8]
 800ec1e:	6869      	ldr	r1, [r5, #4]
 800ec20:	eb0a 0709 	add.w	r7, sl, r9
 800ec24:	42bb      	cmp	r3, r7
 800ec26:	b085      	sub	sp, #20
 800ec28:	bfb8      	it	lt
 800ec2a:	3101      	addlt	r1, #1
 800ec2c:	f7ff fed4 	bl	800e9d8 <_Balloc>
 800ec30:	b930      	cbnz	r0, 800ec40 <__multiply+0x44>
 800ec32:	4602      	mov	r2, r0
 800ec34:	4b42      	ldr	r3, [pc, #264]	; (800ed40 <__multiply+0x144>)
 800ec36:	4843      	ldr	r0, [pc, #268]	; (800ed44 <__multiply+0x148>)
 800ec38:	f240 115d 	movw	r1, #349	; 0x15d
 800ec3c:	f000 fc70 	bl	800f520 <__assert_func>
 800ec40:	f100 0614 	add.w	r6, r0, #20
 800ec44:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800ec48:	4633      	mov	r3, r6
 800ec4a:	2200      	movs	r2, #0
 800ec4c:	4543      	cmp	r3, r8
 800ec4e:	d31e      	bcc.n	800ec8e <__multiply+0x92>
 800ec50:	f105 0c14 	add.w	ip, r5, #20
 800ec54:	f104 0314 	add.w	r3, r4, #20
 800ec58:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800ec5c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800ec60:	9202      	str	r2, [sp, #8]
 800ec62:	ebac 0205 	sub.w	r2, ip, r5
 800ec66:	3a15      	subs	r2, #21
 800ec68:	f022 0203 	bic.w	r2, r2, #3
 800ec6c:	3204      	adds	r2, #4
 800ec6e:	f105 0115 	add.w	r1, r5, #21
 800ec72:	458c      	cmp	ip, r1
 800ec74:	bf38      	it	cc
 800ec76:	2204      	movcc	r2, #4
 800ec78:	9201      	str	r2, [sp, #4]
 800ec7a:	9a02      	ldr	r2, [sp, #8]
 800ec7c:	9303      	str	r3, [sp, #12]
 800ec7e:	429a      	cmp	r2, r3
 800ec80:	d808      	bhi.n	800ec94 <__multiply+0x98>
 800ec82:	2f00      	cmp	r7, #0
 800ec84:	dc55      	bgt.n	800ed32 <__multiply+0x136>
 800ec86:	6107      	str	r7, [r0, #16]
 800ec88:	b005      	add	sp, #20
 800ec8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec8e:	f843 2b04 	str.w	r2, [r3], #4
 800ec92:	e7db      	b.n	800ec4c <__multiply+0x50>
 800ec94:	f8b3 a000 	ldrh.w	sl, [r3]
 800ec98:	f1ba 0f00 	cmp.w	sl, #0
 800ec9c:	d020      	beq.n	800ece0 <__multiply+0xe4>
 800ec9e:	f105 0e14 	add.w	lr, r5, #20
 800eca2:	46b1      	mov	r9, r6
 800eca4:	2200      	movs	r2, #0
 800eca6:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ecaa:	f8d9 b000 	ldr.w	fp, [r9]
 800ecae:	b2a1      	uxth	r1, r4
 800ecb0:	fa1f fb8b 	uxth.w	fp, fp
 800ecb4:	fb0a b101 	mla	r1, sl, r1, fp
 800ecb8:	4411      	add	r1, r2
 800ecba:	f8d9 2000 	ldr.w	r2, [r9]
 800ecbe:	0c24      	lsrs	r4, r4, #16
 800ecc0:	0c12      	lsrs	r2, r2, #16
 800ecc2:	fb0a 2404 	mla	r4, sl, r4, r2
 800ecc6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ecca:	b289      	uxth	r1, r1
 800eccc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ecd0:	45f4      	cmp	ip, lr
 800ecd2:	f849 1b04 	str.w	r1, [r9], #4
 800ecd6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ecda:	d8e4      	bhi.n	800eca6 <__multiply+0xaa>
 800ecdc:	9901      	ldr	r1, [sp, #4]
 800ecde:	5072      	str	r2, [r6, r1]
 800ece0:	9a03      	ldr	r2, [sp, #12]
 800ece2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ece6:	3304      	adds	r3, #4
 800ece8:	f1b9 0f00 	cmp.w	r9, #0
 800ecec:	d01f      	beq.n	800ed2e <__multiply+0x132>
 800ecee:	6834      	ldr	r4, [r6, #0]
 800ecf0:	f105 0114 	add.w	r1, r5, #20
 800ecf4:	46b6      	mov	lr, r6
 800ecf6:	f04f 0a00 	mov.w	sl, #0
 800ecfa:	880a      	ldrh	r2, [r1, #0]
 800ecfc:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ed00:	fb09 b202 	mla	r2, r9, r2, fp
 800ed04:	4492      	add	sl, r2
 800ed06:	b2a4      	uxth	r4, r4
 800ed08:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ed0c:	f84e 4b04 	str.w	r4, [lr], #4
 800ed10:	f851 4b04 	ldr.w	r4, [r1], #4
 800ed14:	f8be 2000 	ldrh.w	r2, [lr]
 800ed18:	0c24      	lsrs	r4, r4, #16
 800ed1a:	fb09 2404 	mla	r4, r9, r4, r2
 800ed1e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ed22:	458c      	cmp	ip, r1
 800ed24:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ed28:	d8e7      	bhi.n	800ecfa <__multiply+0xfe>
 800ed2a:	9a01      	ldr	r2, [sp, #4]
 800ed2c:	50b4      	str	r4, [r6, r2]
 800ed2e:	3604      	adds	r6, #4
 800ed30:	e7a3      	b.n	800ec7a <__multiply+0x7e>
 800ed32:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d1a5      	bne.n	800ec86 <__multiply+0x8a>
 800ed3a:	3f01      	subs	r7, #1
 800ed3c:	e7a1      	b.n	800ec82 <__multiply+0x86>
 800ed3e:	bf00      	nop
 800ed40:	08010c7b 	.word	0x08010c7b
 800ed44:	08010c8c 	.word	0x08010c8c

0800ed48 <__pow5mult>:
 800ed48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed4c:	4615      	mov	r5, r2
 800ed4e:	f012 0203 	ands.w	r2, r2, #3
 800ed52:	4606      	mov	r6, r0
 800ed54:	460f      	mov	r7, r1
 800ed56:	d007      	beq.n	800ed68 <__pow5mult+0x20>
 800ed58:	4c25      	ldr	r4, [pc, #148]	; (800edf0 <__pow5mult+0xa8>)
 800ed5a:	3a01      	subs	r2, #1
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ed62:	f7ff fe9b 	bl	800ea9c <__multadd>
 800ed66:	4607      	mov	r7, r0
 800ed68:	10ad      	asrs	r5, r5, #2
 800ed6a:	d03d      	beq.n	800ede8 <__pow5mult+0xa0>
 800ed6c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ed6e:	b97c      	cbnz	r4, 800ed90 <__pow5mult+0x48>
 800ed70:	2010      	movs	r0, #16
 800ed72:	f7ff fe29 	bl	800e9c8 <malloc>
 800ed76:	4602      	mov	r2, r0
 800ed78:	6270      	str	r0, [r6, #36]	; 0x24
 800ed7a:	b928      	cbnz	r0, 800ed88 <__pow5mult+0x40>
 800ed7c:	4b1d      	ldr	r3, [pc, #116]	; (800edf4 <__pow5mult+0xac>)
 800ed7e:	481e      	ldr	r0, [pc, #120]	; (800edf8 <__pow5mult+0xb0>)
 800ed80:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ed84:	f000 fbcc 	bl	800f520 <__assert_func>
 800ed88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ed8c:	6004      	str	r4, [r0, #0]
 800ed8e:	60c4      	str	r4, [r0, #12]
 800ed90:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ed94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ed98:	b94c      	cbnz	r4, 800edae <__pow5mult+0x66>
 800ed9a:	f240 2171 	movw	r1, #625	; 0x271
 800ed9e:	4630      	mov	r0, r6
 800eda0:	f7ff ff16 	bl	800ebd0 <__i2b>
 800eda4:	2300      	movs	r3, #0
 800eda6:	f8c8 0008 	str.w	r0, [r8, #8]
 800edaa:	4604      	mov	r4, r0
 800edac:	6003      	str	r3, [r0, #0]
 800edae:	f04f 0900 	mov.w	r9, #0
 800edb2:	07eb      	lsls	r3, r5, #31
 800edb4:	d50a      	bpl.n	800edcc <__pow5mult+0x84>
 800edb6:	4639      	mov	r1, r7
 800edb8:	4622      	mov	r2, r4
 800edba:	4630      	mov	r0, r6
 800edbc:	f7ff ff1e 	bl	800ebfc <__multiply>
 800edc0:	4639      	mov	r1, r7
 800edc2:	4680      	mov	r8, r0
 800edc4:	4630      	mov	r0, r6
 800edc6:	f7ff fe47 	bl	800ea58 <_Bfree>
 800edca:	4647      	mov	r7, r8
 800edcc:	106d      	asrs	r5, r5, #1
 800edce:	d00b      	beq.n	800ede8 <__pow5mult+0xa0>
 800edd0:	6820      	ldr	r0, [r4, #0]
 800edd2:	b938      	cbnz	r0, 800ede4 <__pow5mult+0x9c>
 800edd4:	4622      	mov	r2, r4
 800edd6:	4621      	mov	r1, r4
 800edd8:	4630      	mov	r0, r6
 800edda:	f7ff ff0f 	bl	800ebfc <__multiply>
 800edde:	6020      	str	r0, [r4, #0]
 800ede0:	f8c0 9000 	str.w	r9, [r0]
 800ede4:	4604      	mov	r4, r0
 800ede6:	e7e4      	b.n	800edb2 <__pow5mult+0x6a>
 800ede8:	4638      	mov	r0, r7
 800edea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edee:	bf00      	nop
 800edf0:	08010de0 	.word	0x08010de0
 800edf4:	08010c05 	.word	0x08010c05
 800edf8:	08010c8c 	.word	0x08010c8c

0800edfc <__lshift>:
 800edfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee00:	460c      	mov	r4, r1
 800ee02:	6849      	ldr	r1, [r1, #4]
 800ee04:	6923      	ldr	r3, [r4, #16]
 800ee06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ee0a:	68a3      	ldr	r3, [r4, #8]
 800ee0c:	4607      	mov	r7, r0
 800ee0e:	4691      	mov	r9, r2
 800ee10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ee14:	f108 0601 	add.w	r6, r8, #1
 800ee18:	42b3      	cmp	r3, r6
 800ee1a:	db0b      	blt.n	800ee34 <__lshift+0x38>
 800ee1c:	4638      	mov	r0, r7
 800ee1e:	f7ff fddb 	bl	800e9d8 <_Balloc>
 800ee22:	4605      	mov	r5, r0
 800ee24:	b948      	cbnz	r0, 800ee3a <__lshift+0x3e>
 800ee26:	4602      	mov	r2, r0
 800ee28:	4b28      	ldr	r3, [pc, #160]	; (800eecc <__lshift+0xd0>)
 800ee2a:	4829      	ldr	r0, [pc, #164]	; (800eed0 <__lshift+0xd4>)
 800ee2c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ee30:	f000 fb76 	bl	800f520 <__assert_func>
 800ee34:	3101      	adds	r1, #1
 800ee36:	005b      	lsls	r3, r3, #1
 800ee38:	e7ee      	b.n	800ee18 <__lshift+0x1c>
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	f100 0114 	add.w	r1, r0, #20
 800ee40:	f100 0210 	add.w	r2, r0, #16
 800ee44:	4618      	mov	r0, r3
 800ee46:	4553      	cmp	r3, sl
 800ee48:	db33      	blt.n	800eeb2 <__lshift+0xb6>
 800ee4a:	6920      	ldr	r0, [r4, #16]
 800ee4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ee50:	f104 0314 	add.w	r3, r4, #20
 800ee54:	f019 091f 	ands.w	r9, r9, #31
 800ee58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ee5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ee60:	d02b      	beq.n	800eeba <__lshift+0xbe>
 800ee62:	f1c9 0e20 	rsb	lr, r9, #32
 800ee66:	468a      	mov	sl, r1
 800ee68:	2200      	movs	r2, #0
 800ee6a:	6818      	ldr	r0, [r3, #0]
 800ee6c:	fa00 f009 	lsl.w	r0, r0, r9
 800ee70:	4302      	orrs	r2, r0
 800ee72:	f84a 2b04 	str.w	r2, [sl], #4
 800ee76:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee7a:	459c      	cmp	ip, r3
 800ee7c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ee80:	d8f3      	bhi.n	800ee6a <__lshift+0x6e>
 800ee82:	ebac 0304 	sub.w	r3, ip, r4
 800ee86:	3b15      	subs	r3, #21
 800ee88:	f023 0303 	bic.w	r3, r3, #3
 800ee8c:	3304      	adds	r3, #4
 800ee8e:	f104 0015 	add.w	r0, r4, #21
 800ee92:	4584      	cmp	ip, r0
 800ee94:	bf38      	it	cc
 800ee96:	2304      	movcc	r3, #4
 800ee98:	50ca      	str	r2, [r1, r3]
 800ee9a:	b10a      	cbz	r2, 800eea0 <__lshift+0xa4>
 800ee9c:	f108 0602 	add.w	r6, r8, #2
 800eea0:	3e01      	subs	r6, #1
 800eea2:	4638      	mov	r0, r7
 800eea4:	612e      	str	r6, [r5, #16]
 800eea6:	4621      	mov	r1, r4
 800eea8:	f7ff fdd6 	bl	800ea58 <_Bfree>
 800eeac:	4628      	mov	r0, r5
 800eeae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eeb2:	f842 0f04 	str.w	r0, [r2, #4]!
 800eeb6:	3301      	adds	r3, #1
 800eeb8:	e7c5      	b.n	800ee46 <__lshift+0x4a>
 800eeba:	3904      	subs	r1, #4
 800eebc:	f853 2b04 	ldr.w	r2, [r3], #4
 800eec0:	f841 2f04 	str.w	r2, [r1, #4]!
 800eec4:	459c      	cmp	ip, r3
 800eec6:	d8f9      	bhi.n	800eebc <__lshift+0xc0>
 800eec8:	e7ea      	b.n	800eea0 <__lshift+0xa4>
 800eeca:	bf00      	nop
 800eecc:	08010c7b 	.word	0x08010c7b
 800eed0:	08010c8c 	.word	0x08010c8c

0800eed4 <__mcmp>:
 800eed4:	b530      	push	{r4, r5, lr}
 800eed6:	6902      	ldr	r2, [r0, #16]
 800eed8:	690c      	ldr	r4, [r1, #16]
 800eeda:	1b12      	subs	r2, r2, r4
 800eedc:	d10e      	bne.n	800eefc <__mcmp+0x28>
 800eede:	f100 0314 	add.w	r3, r0, #20
 800eee2:	3114      	adds	r1, #20
 800eee4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800eee8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800eeec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800eef0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800eef4:	42a5      	cmp	r5, r4
 800eef6:	d003      	beq.n	800ef00 <__mcmp+0x2c>
 800eef8:	d305      	bcc.n	800ef06 <__mcmp+0x32>
 800eefa:	2201      	movs	r2, #1
 800eefc:	4610      	mov	r0, r2
 800eefe:	bd30      	pop	{r4, r5, pc}
 800ef00:	4283      	cmp	r3, r0
 800ef02:	d3f3      	bcc.n	800eeec <__mcmp+0x18>
 800ef04:	e7fa      	b.n	800eefc <__mcmp+0x28>
 800ef06:	f04f 32ff 	mov.w	r2, #4294967295
 800ef0a:	e7f7      	b.n	800eefc <__mcmp+0x28>

0800ef0c <__mdiff>:
 800ef0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef10:	460c      	mov	r4, r1
 800ef12:	4606      	mov	r6, r0
 800ef14:	4611      	mov	r1, r2
 800ef16:	4620      	mov	r0, r4
 800ef18:	4617      	mov	r7, r2
 800ef1a:	f7ff ffdb 	bl	800eed4 <__mcmp>
 800ef1e:	1e05      	subs	r5, r0, #0
 800ef20:	d110      	bne.n	800ef44 <__mdiff+0x38>
 800ef22:	4629      	mov	r1, r5
 800ef24:	4630      	mov	r0, r6
 800ef26:	f7ff fd57 	bl	800e9d8 <_Balloc>
 800ef2a:	b930      	cbnz	r0, 800ef3a <__mdiff+0x2e>
 800ef2c:	4b39      	ldr	r3, [pc, #228]	; (800f014 <__mdiff+0x108>)
 800ef2e:	4602      	mov	r2, r0
 800ef30:	f240 2132 	movw	r1, #562	; 0x232
 800ef34:	4838      	ldr	r0, [pc, #224]	; (800f018 <__mdiff+0x10c>)
 800ef36:	f000 faf3 	bl	800f520 <__assert_func>
 800ef3a:	2301      	movs	r3, #1
 800ef3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ef40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef44:	bfa4      	itt	ge
 800ef46:	463b      	movge	r3, r7
 800ef48:	4627      	movge	r7, r4
 800ef4a:	4630      	mov	r0, r6
 800ef4c:	6879      	ldr	r1, [r7, #4]
 800ef4e:	bfa6      	itte	ge
 800ef50:	461c      	movge	r4, r3
 800ef52:	2500      	movge	r5, #0
 800ef54:	2501      	movlt	r5, #1
 800ef56:	f7ff fd3f 	bl	800e9d8 <_Balloc>
 800ef5a:	b920      	cbnz	r0, 800ef66 <__mdiff+0x5a>
 800ef5c:	4b2d      	ldr	r3, [pc, #180]	; (800f014 <__mdiff+0x108>)
 800ef5e:	4602      	mov	r2, r0
 800ef60:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ef64:	e7e6      	b.n	800ef34 <__mdiff+0x28>
 800ef66:	693e      	ldr	r6, [r7, #16]
 800ef68:	60c5      	str	r5, [r0, #12]
 800ef6a:	6925      	ldr	r5, [r4, #16]
 800ef6c:	f107 0114 	add.w	r1, r7, #20
 800ef70:	f104 0914 	add.w	r9, r4, #20
 800ef74:	f100 0e14 	add.w	lr, r0, #20
 800ef78:	f107 0210 	add.w	r2, r7, #16
 800ef7c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800ef80:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800ef84:	46f2      	mov	sl, lr
 800ef86:	2700      	movs	r7, #0
 800ef88:	f859 3b04 	ldr.w	r3, [r9], #4
 800ef8c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ef90:	fa1f f883 	uxth.w	r8, r3
 800ef94:	fa17 f78b 	uxtah	r7, r7, fp
 800ef98:	0c1b      	lsrs	r3, r3, #16
 800ef9a:	eba7 0808 	sub.w	r8, r7, r8
 800ef9e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800efa2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800efa6:	fa1f f888 	uxth.w	r8, r8
 800efaa:	141f      	asrs	r7, r3, #16
 800efac:	454d      	cmp	r5, r9
 800efae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800efb2:	f84a 3b04 	str.w	r3, [sl], #4
 800efb6:	d8e7      	bhi.n	800ef88 <__mdiff+0x7c>
 800efb8:	1b2b      	subs	r3, r5, r4
 800efba:	3b15      	subs	r3, #21
 800efbc:	f023 0303 	bic.w	r3, r3, #3
 800efc0:	3304      	adds	r3, #4
 800efc2:	3415      	adds	r4, #21
 800efc4:	42a5      	cmp	r5, r4
 800efc6:	bf38      	it	cc
 800efc8:	2304      	movcc	r3, #4
 800efca:	4419      	add	r1, r3
 800efcc:	4473      	add	r3, lr
 800efce:	469e      	mov	lr, r3
 800efd0:	460d      	mov	r5, r1
 800efd2:	4565      	cmp	r5, ip
 800efd4:	d30e      	bcc.n	800eff4 <__mdiff+0xe8>
 800efd6:	f10c 0203 	add.w	r2, ip, #3
 800efda:	1a52      	subs	r2, r2, r1
 800efdc:	f022 0203 	bic.w	r2, r2, #3
 800efe0:	3903      	subs	r1, #3
 800efe2:	458c      	cmp	ip, r1
 800efe4:	bf38      	it	cc
 800efe6:	2200      	movcc	r2, #0
 800efe8:	441a      	add	r2, r3
 800efea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800efee:	b17b      	cbz	r3, 800f010 <__mdiff+0x104>
 800eff0:	6106      	str	r6, [r0, #16]
 800eff2:	e7a5      	b.n	800ef40 <__mdiff+0x34>
 800eff4:	f855 8b04 	ldr.w	r8, [r5], #4
 800eff8:	fa17 f488 	uxtah	r4, r7, r8
 800effc:	1422      	asrs	r2, r4, #16
 800effe:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800f002:	b2a4      	uxth	r4, r4
 800f004:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800f008:	f84e 4b04 	str.w	r4, [lr], #4
 800f00c:	1417      	asrs	r7, r2, #16
 800f00e:	e7e0      	b.n	800efd2 <__mdiff+0xc6>
 800f010:	3e01      	subs	r6, #1
 800f012:	e7ea      	b.n	800efea <__mdiff+0xde>
 800f014:	08010c7b 	.word	0x08010c7b
 800f018:	08010c8c 	.word	0x08010c8c

0800f01c <__d2b>:
 800f01c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f020:	4689      	mov	r9, r1
 800f022:	2101      	movs	r1, #1
 800f024:	ec57 6b10 	vmov	r6, r7, d0
 800f028:	4690      	mov	r8, r2
 800f02a:	f7ff fcd5 	bl	800e9d8 <_Balloc>
 800f02e:	4604      	mov	r4, r0
 800f030:	b930      	cbnz	r0, 800f040 <__d2b+0x24>
 800f032:	4602      	mov	r2, r0
 800f034:	4b25      	ldr	r3, [pc, #148]	; (800f0cc <__d2b+0xb0>)
 800f036:	4826      	ldr	r0, [pc, #152]	; (800f0d0 <__d2b+0xb4>)
 800f038:	f240 310a 	movw	r1, #778	; 0x30a
 800f03c:	f000 fa70 	bl	800f520 <__assert_func>
 800f040:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f044:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f048:	bb35      	cbnz	r5, 800f098 <__d2b+0x7c>
 800f04a:	2e00      	cmp	r6, #0
 800f04c:	9301      	str	r3, [sp, #4]
 800f04e:	d028      	beq.n	800f0a2 <__d2b+0x86>
 800f050:	4668      	mov	r0, sp
 800f052:	9600      	str	r6, [sp, #0]
 800f054:	f7ff fd8c 	bl	800eb70 <__lo0bits>
 800f058:	9900      	ldr	r1, [sp, #0]
 800f05a:	b300      	cbz	r0, 800f09e <__d2b+0x82>
 800f05c:	9a01      	ldr	r2, [sp, #4]
 800f05e:	f1c0 0320 	rsb	r3, r0, #32
 800f062:	fa02 f303 	lsl.w	r3, r2, r3
 800f066:	430b      	orrs	r3, r1
 800f068:	40c2      	lsrs	r2, r0
 800f06a:	6163      	str	r3, [r4, #20]
 800f06c:	9201      	str	r2, [sp, #4]
 800f06e:	9b01      	ldr	r3, [sp, #4]
 800f070:	61a3      	str	r3, [r4, #24]
 800f072:	2b00      	cmp	r3, #0
 800f074:	bf14      	ite	ne
 800f076:	2202      	movne	r2, #2
 800f078:	2201      	moveq	r2, #1
 800f07a:	6122      	str	r2, [r4, #16]
 800f07c:	b1d5      	cbz	r5, 800f0b4 <__d2b+0x98>
 800f07e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f082:	4405      	add	r5, r0
 800f084:	f8c9 5000 	str.w	r5, [r9]
 800f088:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f08c:	f8c8 0000 	str.w	r0, [r8]
 800f090:	4620      	mov	r0, r4
 800f092:	b003      	add	sp, #12
 800f094:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f098:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f09c:	e7d5      	b.n	800f04a <__d2b+0x2e>
 800f09e:	6161      	str	r1, [r4, #20]
 800f0a0:	e7e5      	b.n	800f06e <__d2b+0x52>
 800f0a2:	a801      	add	r0, sp, #4
 800f0a4:	f7ff fd64 	bl	800eb70 <__lo0bits>
 800f0a8:	9b01      	ldr	r3, [sp, #4]
 800f0aa:	6163      	str	r3, [r4, #20]
 800f0ac:	2201      	movs	r2, #1
 800f0ae:	6122      	str	r2, [r4, #16]
 800f0b0:	3020      	adds	r0, #32
 800f0b2:	e7e3      	b.n	800f07c <__d2b+0x60>
 800f0b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f0b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f0bc:	f8c9 0000 	str.w	r0, [r9]
 800f0c0:	6918      	ldr	r0, [r3, #16]
 800f0c2:	f7ff fd35 	bl	800eb30 <__hi0bits>
 800f0c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f0ca:	e7df      	b.n	800f08c <__d2b+0x70>
 800f0cc:	08010c7b 	.word	0x08010c7b
 800f0d0:	08010c8c 	.word	0x08010c8c

0800f0d4 <_calloc_r>:
 800f0d4:	b513      	push	{r0, r1, r4, lr}
 800f0d6:	434a      	muls	r2, r1
 800f0d8:	4611      	mov	r1, r2
 800f0da:	9201      	str	r2, [sp, #4]
 800f0dc:	f000 f85a 	bl	800f194 <_malloc_r>
 800f0e0:	4604      	mov	r4, r0
 800f0e2:	b118      	cbz	r0, 800f0ec <_calloc_r+0x18>
 800f0e4:	9a01      	ldr	r2, [sp, #4]
 800f0e6:	2100      	movs	r1, #0
 800f0e8:	f7fe f94a 	bl	800d380 <memset>
 800f0ec:	4620      	mov	r0, r4
 800f0ee:	b002      	add	sp, #8
 800f0f0:	bd10      	pop	{r4, pc}
	...

0800f0f4 <_free_r>:
 800f0f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f0f6:	2900      	cmp	r1, #0
 800f0f8:	d048      	beq.n	800f18c <_free_r+0x98>
 800f0fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f0fe:	9001      	str	r0, [sp, #4]
 800f100:	2b00      	cmp	r3, #0
 800f102:	f1a1 0404 	sub.w	r4, r1, #4
 800f106:	bfb8      	it	lt
 800f108:	18e4      	addlt	r4, r4, r3
 800f10a:	f000 fa65 	bl	800f5d8 <__malloc_lock>
 800f10e:	4a20      	ldr	r2, [pc, #128]	; (800f190 <_free_r+0x9c>)
 800f110:	9801      	ldr	r0, [sp, #4]
 800f112:	6813      	ldr	r3, [r2, #0]
 800f114:	4615      	mov	r5, r2
 800f116:	b933      	cbnz	r3, 800f126 <_free_r+0x32>
 800f118:	6063      	str	r3, [r4, #4]
 800f11a:	6014      	str	r4, [r2, #0]
 800f11c:	b003      	add	sp, #12
 800f11e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f122:	f000 ba5f 	b.w	800f5e4 <__malloc_unlock>
 800f126:	42a3      	cmp	r3, r4
 800f128:	d90b      	bls.n	800f142 <_free_r+0x4e>
 800f12a:	6821      	ldr	r1, [r4, #0]
 800f12c:	1862      	adds	r2, r4, r1
 800f12e:	4293      	cmp	r3, r2
 800f130:	bf04      	itt	eq
 800f132:	681a      	ldreq	r2, [r3, #0]
 800f134:	685b      	ldreq	r3, [r3, #4]
 800f136:	6063      	str	r3, [r4, #4]
 800f138:	bf04      	itt	eq
 800f13a:	1852      	addeq	r2, r2, r1
 800f13c:	6022      	streq	r2, [r4, #0]
 800f13e:	602c      	str	r4, [r5, #0]
 800f140:	e7ec      	b.n	800f11c <_free_r+0x28>
 800f142:	461a      	mov	r2, r3
 800f144:	685b      	ldr	r3, [r3, #4]
 800f146:	b10b      	cbz	r3, 800f14c <_free_r+0x58>
 800f148:	42a3      	cmp	r3, r4
 800f14a:	d9fa      	bls.n	800f142 <_free_r+0x4e>
 800f14c:	6811      	ldr	r1, [r2, #0]
 800f14e:	1855      	adds	r5, r2, r1
 800f150:	42a5      	cmp	r5, r4
 800f152:	d10b      	bne.n	800f16c <_free_r+0x78>
 800f154:	6824      	ldr	r4, [r4, #0]
 800f156:	4421      	add	r1, r4
 800f158:	1854      	adds	r4, r2, r1
 800f15a:	42a3      	cmp	r3, r4
 800f15c:	6011      	str	r1, [r2, #0]
 800f15e:	d1dd      	bne.n	800f11c <_free_r+0x28>
 800f160:	681c      	ldr	r4, [r3, #0]
 800f162:	685b      	ldr	r3, [r3, #4]
 800f164:	6053      	str	r3, [r2, #4]
 800f166:	4421      	add	r1, r4
 800f168:	6011      	str	r1, [r2, #0]
 800f16a:	e7d7      	b.n	800f11c <_free_r+0x28>
 800f16c:	d902      	bls.n	800f174 <_free_r+0x80>
 800f16e:	230c      	movs	r3, #12
 800f170:	6003      	str	r3, [r0, #0]
 800f172:	e7d3      	b.n	800f11c <_free_r+0x28>
 800f174:	6825      	ldr	r5, [r4, #0]
 800f176:	1961      	adds	r1, r4, r5
 800f178:	428b      	cmp	r3, r1
 800f17a:	bf04      	itt	eq
 800f17c:	6819      	ldreq	r1, [r3, #0]
 800f17e:	685b      	ldreq	r3, [r3, #4]
 800f180:	6063      	str	r3, [r4, #4]
 800f182:	bf04      	itt	eq
 800f184:	1949      	addeq	r1, r1, r5
 800f186:	6021      	streq	r1, [r4, #0]
 800f188:	6054      	str	r4, [r2, #4]
 800f18a:	e7c7      	b.n	800f11c <_free_r+0x28>
 800f18c:	b003      	add	sp, #12
 800f18e:	bd30      	pop	{r4, r5, pc}
 800f190:	20002438 	.word	0x20002438

0800f194 <_malloc_r>:
 800f194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f196:	1ccd      	adds	r5, r1, #3
 800f198:	f025 0503 	bic.w	r5, r5, #3
 800f19c:	3508      	adds	r5, #8
 800f19e:	2d0c      	cmp	r5, #12
 800f1a0:	bf38      	it	cc
 800f1a2:	250c      	movcc	r5, #12
 800f1a4:	2d00      	cmp	r5, #0
 800f1a6:	4606      	mov	r6, r0
 800f1a8:	db01      	blt.n	800f1ae <_malloc_r+0x1a>
 800f1aa:	42a9      	cmp	r1, r5
 800f1ac:	d903      	bls.n	800f1b6 <_malloc_r+0x22>
 800f1ae:	230c      	movs	r3, #12
 800f1b0:	6033      	str	r3, [r6, #0]
 800f1b2:	2000      	movs	r0, #0
 800f1b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f1b6:	f000 fa0f 	bl	800f5d8 <__malloc_lock>
 800f1ba:	4921      	ldr	r1, [pc, #132]	; (800f240 <_malloc_r+0xac>)
 800f1bc:	680a      	ldr	r2, [r1, #0]
 800f1be:	4614      	mov	r4, r2
 800f1c0:	b99c      	cbnz	r4, 800f1ea <_malloc_r+0x56>
 800f1c2:	4f20      	ldr	r7, [pc, #128]	; (800f244 <_malloc_r+0xb0>)
 800f1c4:	683b      	ldr	r3, [r7, #0]
 800f1c6:	b923      	cbnz	r3, 800f1d2 <_malloc_r+0x3e>
 800f1c8:	4621      	mov	r1, r4
 800f1ca:	4630      	mov	r0, r6
 800f1cc:	f000 f998 	bl	800f500 <_sbrk_r>
 800f1d0:	6038      	str	r0, [r7, #0]
 800f1d2:	4629      	mov	r1, r5
 800f1d4:	4630      	mov	r0, r6
 800f1d6:	f000 f993 	bl	800f500 <_sbrk_r>
 800f1da:	1c43      	adds	r3, r0, #1
 800f1dc:	d123      	bne.n	800f226 <_malloc_r+0x92>
 800f1de:	230c      	movs	r3, #12
 800f1e0:	6033      	str	r3, [r6, #0]
 800f1e2:	4630      	mov	r0, r6
 800f1e4:	f000 f9fe 	bl	800f5e4 <__malloc_unlock>
 800f1e8:	e7e3      	b.n	800f1b2 <_malloc_r+0x1e>
 800f1ea:	6823      	ldr	r3, [r4, #0]
 800f1ec:	1b5b      	subs	r3, r3, r5
 800f1ee:	d417      	bmi.n	800f220 <_malloc_r+0x8c>
 800f1f0:	2b0b      	cmp	r3, #11
 800f1f2:	d903      	bls.n	800f1fc <_malloc_r+0x68>
 800f1f4:	6023      	str	r3, [r4, #0]
 800f1f6:	441c      	add	r4, r3
 800f1f8:	6025      	str	r5, [r4, #0]
 800f1fa:	e004      	b.n	800f206 <_malloc_r+0x72>
 800f1fc:	6863      	ldr	r3, [r4, #4]
 800f1fe:	42a2      	cmp	r2, r4
 800f200:	bf0c      	ite	eq
 800f202:	600b      	streq	r3, [r1, #0]
 800f204:	6053      	strne	r3, [r2, #4]
 800f206:	4630      	mov	r0, r6
 800f208:	f000 f9ec 	bl	800f5e4 <__malloc_unlock>
 800f20c:	f104 000b 	add.w	r0, r4, #11
 800f210:	1d23      	adds	r3, r4, #4
 800f212:	f020 0007 	bic.w	r0, r0, #7
 800f216:	1ac2      	subs	r2, r0, r3
 800f218:	d0cc      	beq.n	800f1b4 <_malloc_r+0x20>
 800f21a:	1a1b      	subs	r3, r3, r0
 800f21c:	50a3      	str	r3, [r4, r2]
 800f21e:	e7c9      	b.n	800f1b4 <_malloc_r+0x20>
 800f220:	4622      	mov	r2, r4
 800f222:	6864      	ldr	r4, [r4, #4]
 800f224:	e7cc      	b.n	800f1c0 <_malloc_r+0x2c>
 800f226:	1cc4      	adds	r4, r0, #3
 800f228:	f024 0403 	bic.w	r4, r4, #3
 800f22c:	42a0      	cmp	r0, r4
 800f22e:	d0e3      	beq.n	800f1f8 <_malloc_r+0x64>
 800f230:	1a21      	subs	r1, r4, r0
 800f232:	4630      	mov	r0, r6
 800f234:	f000 f964 	bl	800f500 <_sbrk_r>
 800f238:	3001      	adds	r0, #1
 800f23a:	d1dd      	bne.n	800f1f8 <_malloc_r+0x64>
 800f23c:	e7cf      	b.n	800f1de <_malloc_r+0x4a>
 800f23e:	bf00      	nop
 800f240:	20002438 	.word	0x20002438
 800f244:	2000243c 	.word	0x2000243c

0800f248 <__ssputs_r>:
 800f248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f24c:	688e      	ldr	r6, [r1, #8]
 800f24e:	429e      	cmp	r6, r3
 800f250:	4682      	mov	sl, r0
 800f252:	460c      	mov	r4, r1
 800f254:	4690      	mov	r8, r2
 800f256:	461f      	mov	r7, r3
 800f258:	d838      	bhi.n	800f2cc <__ssputs_r+0x84>
 800f25a:	898a      	ldrh	r2, [r1, #12]
 800f25c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f260:	d032      	beq.n	800f2c8 <__ssputs_r+0x80>
 800f262:	6825      	ldr	r5, [r4, #0]
 800f264:	6909      	ldr	r1, [r1, #16]
 800f266:	eba5 0901 	sub.w	r9, r5, r1
 800f26a:	6965      	ldr	r5, [r4, #20]
 800f26c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f270:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f274:	3301      	adds	r3, #1
 800f276:	444b      	add	r3, r9
 800f278:	106d      	asrs	r5, r5, #1
 800f27a:	429d      	cmp	r5, r3
 800f27c:	bf38      	it	cc
 800f27e:	461d      	movcc	r5, r3
 800f280:	0553      	lsls	r3, r2, #21
 800f282:	d531      	bpl.n	800f2e8 <__ssputs_r+0xa0>
 800f284:	4629      	mov	r1, r5
 800f286:	f7ff ff85 	bl	800f194 <_malloc_r>
 800f28a:	4606      	mov	r6, r0
 800f28c:	b950      	cbnz	r0, 800f2a4 <__ssputs_r+0x5c>
 800f28e:	230c      	movs	r3, #12
 800f290:	f8ca 3000 	str.w	r3, [sl]
 800f294:	89a3      	ldrh	r3, [r4, #12]
 800f296:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f29a:	81a3      	strh	r3, [r4, #12]
 800f29c:	f04f 30ff 	mov.w	r0, #4294967295
 800f2a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2a4:	6921      	ldr	r1, [r4, #16]
 800f2a6:	464a      	mov	r2, r9
 800f2a8:	f7fe f85c 	bl	800d364 <memcpy>
 800f2ac:	89a3      	ldrh	r3, [r4, #12]
 800f2ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f2b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f2b6:	81a3      	strh	r3, [r4, #12]
 800f2b8:	6126      	str	r6, [r4, #16]
 800f2ba:	6165      	str	r5, [r4, #20]
 800f2bc:	444e      	add	r6, r9
 800f2be:	eba5 0509 	sub.w	r5, r5, r9
 800f2c2:	6026      	str	r6, [r4, #0]
 800f2c4:	60a5      	str	r5, [r4, #8]
 800f2c6:	463e      	mov	r6, r7
 800f2c8:	42be      	cmp	r6, r7
 800f2ca:	d900      	bls.n	800f2ce <__ssputs_r+0x86>
 800f2cc:	463e      	mov	r6, r7
 800f2ce:	4632      	mov	r2, r6
 800f2d0:	6820      	ldr	r0, [r4, #0]
 800f2d2:	4641      	mov	r1, r8
 800f2d4:	f000 f966 	bl	800f5a4 <memmove>
 800f2d8:	68a3      	ldr	r3, [r4, #8]
 800f2da:	6822      	ldr	r2, [r4, #0]
 800f2dc:	1b9b      	subs	r3, r3, r6
 800f2de:	4432      	add	r2, r6
 800f2e0:	60a3      	str	r3, [r4, #8]
 800f2e2:	6022      	str	r2, [r4, #0]
 800f2e4:	2000      	movs	r0, #0
 800f2e6:	e7db      	b.n	800f2a0 <__ssputs_r+0x58>
 800f2e8:	462a      	mov	r2, r5
 800f2ea:	f000 f981 	bl	800f5f0 <_realloc_r>
 800f2ee:	4606      	mov	r6, r0
 800f2f0:	2800      	cmp	r0, #0
 800f2f2:	d1e1      	bne.n	800f2b8 <__ssputs_r+0x70>
 800f2f4:	6921      	ldr	r1, [r4, #16]
 800f2f6:	4650      	mov	r0, sl
 800f2f8:	f7ff fefc 	bl	800f0f4 <_free_r>
 800f2fc:	e7c7      	b.n	800f28e <__ssputs_r+0x46>
	...

0800f300 <_svfiprintf_r>:
 800f300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f304:	4698      	mov	r8, r3
 800f306:	898b      	ldrh	r3, [r1, #12]
 800f308:	061b      	lsls	r3, r3, #24
 800f30a:	b09d      	sub	sp, #116	; 0x74
 800f30c:	4607      	mov	r7, r0
 800f30e:	460d      	mov	r5, r1
 800f310:	4614      	mov	r4, r2
 800f312:	d50e      	bpl.n	800f332 <_svfiprintf_r+0x32>
 800f314:	690b      	ldr	r3, [r1, #16]
 800f316:	b963      	cbnz	r3, 800f332 <_svfiprintf_r+0x32>
 800f318:	2140      	movs	r1, #64	; 0x40
 800f31a:	f7ff ff3b 	bl	800f194 <_malloc_r>
 800f31e:	6028      	str	r0, [r5, #0]
 800f320:	6128      	str	r0, [r5, #16]
 800f322:	b920      	cbnz	r0, 800f32e <_svfiprintf_r+0x2e>
 800f324:	230c      	movs	r3, #12
 800f326:	603b      	str	r3, [r7, #0]
 800f328:	f04f 30ff 	mov.w	r0, #4294967295
 800f32c:	e0d1      	b.n	800f4d2 <_svfiprintf_r+0x1d2>
 800f32e:	2340      	movs	r3, #64	; 0x40
 800f330:	616b      	str	r3, [r5, #20]
 800f332:	2300      	movs	r3, #0
 800f334:	9309      	str	r3, [sp, #36]	; 0x24
 800f336:	2320      	movs	r3, #32
 800f338:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f33c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f340:	2330      	movs	r3, #48	; 0x30
 800f342:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f4ec <_svfiprintf_r+0x1ec>
 800f346:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f34a:	f04f 0901 	mov.w	r9, #1
 800f34e:	4623      	mov	r3, r4
 800f350:	469a      	mov	sl, r3
 800f352:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f356:	b10a      	cbz	r2, 800f35c <_svfiprintf_r+0x5c>
 800f358:	2a25      	cmp	r2, #37	; 0x25
 800f35a:	d1f9      	bne.n	800f350 <_svfiprintf_r+0x50>
 800f35c:	ebba 0b04 	subs.w	fp, sl, r4
 800f360:	d00b      	beq.n	800f37a <_svfiprintf_r+0x7a>
 800f362:	465b      	mov	r3, fp
 800f364:	4622      	mov	r2, r4
 800f366:	4629      	mov	r1, r5
 800f368:	4638      	mov	r0, r7
 800f36a:	f7ff ff6d 	bl	800f248 <__ssputs_r>
 800f36e:	3001      	adds	r0, #1
 800f370:	f000 80aa 	beq.w	800f4c8 <_svfiprintf_r+0x1c8>
 800f374:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f376:	445a      	add	r2, fp
 800f378:	9209      	str	r2, [sp, #36]	; 0x24
 800f37a:	f89a 3000 	ldrb.w	r3, [sl]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	f000 80a2 	beq.w	800f4c8 <_svfiprintf_r+0x1c8>
 800f384:	2300      	movs	r3, #0
 800f386:	f04f 32ff 	mov.w	r2, #4294967295
 800f38a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f38e:	f10a 0a01 	add.w	sl, sl, #1
 800f392:	9304      	str	r3, [sp, #16]
 800f394:	9307      	str	r3, [sp, #28]
 800f396:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f39a:	931a      	str	r3, [sp, #104]	; 0x68
 800f39c:	4654      	mov	r4, sl
 800f39e:	2205      	movs	r2, #5
 800f3a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3a4:	4851      	ldr	r0, [pc, #324]	; (800f4ec <_svfiprintf_r+0x1ec>)
 800f3a6:	f7f0 ff1b 	bl	80001e0 <memchr>
 800f3aa:	9a04      	ldr	r2, [sp, #16]
 800f3ac:	b9d8      	cbnz	r0, 800f3e6 <_svfiprintf_r+0xe6>
 800f3ae:	06d0      	lsls	r0, r2, #27
 800f3b0:	bf44      	itt	mi
 800f3b2:	2320      	movmi	r3, #32
 800f3b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f3b8:	0711      	lsls	r1, r2, #28
 800f3ba:	bf44      	itt	mi
 800f3bc:	232b      	movmi	r3, #43	; 0x2b
 800f3be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f3c2:	f89a 3000 	ldrb.w	r3, [sl]
 800f3c6:	2b2a      	cmp	r3, #42	; 0x2a
 800f3c8:	d015      	beq.n	800f3f6 <_svfiprintf_r+0xf6>
 800f3ca:	9a07      	ldr	r2, [sp, #28]
 800f3cc:	4654      	mov	r4, sl
 800f3ce:	2000      	movs	r0, #0
 800f3d0:	f04f 0c0a 	mov.w	ip, #10
 800f3d4:	4621      	mov	r1, r4
 800f3d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f3da:	3b30      	subs	r3, #48	; 0x30
 800f3dc:	2b09      	cmp	r3, #9
 800f3de:	d94e      	bls.n	800f47e <_svfiprintf_r+0x17e>
 800f3e0:	b1b0      	cbz	r0, 800f410 <_svfiprintf_r+0x110>
 800f3e2:	9207      	str	r2, [sp, #28]
 800f3e4:	e014      	b.n	800f410 <_svfiprintf_r+0x110>
 800f3e6:	eba0 0308 	sub.w	r3, r0, r8
 800f3ea:	fa09 f303 	lsl.w	r3, r9, r3
 800f3ee:	4313      	orrs	r3, r2
 800f3f0:	9304      	str	r3, [sp, #16]
 800f3f2:	46a2      	mov	sl, r4
 800f3f4:	e7d2      	b.n	800f39c <_svfiprintf_r+0x9c>
 800f3f6:	9b03      	ldr	r3, [sp, #12]
 800f3f8:	1d19      	adds	r1, r3, #4
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	9103      	str	r1, [sp, #12]
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	bfbb      	ittet	lt
 800f402:	425b      	neglt	r3, r3
 800f404:	f042 0202 	orrlt.w	r2, r2, #2
 800f408:	9307      	strge	r3, [sp, #28]
 800f40a:	9307      	strlt	r3, [sp, #28]
 800f40c:	bfb8      	it	lt
 800f40e:	9204      	strlt	r2, [sp, #16]
 800f410:	7823      	ldrb	r3, [r4, #0]
 800f412:	2b2e      	cmp	r3, #46	; 0x2e
 800f414:	d10c      	bne.n	800f430 <_svfiprintf_r+0x130>
 800f416:	7863      	ldrb	r3, [r4, #1]
 800f418:	2b2a      	cmp	r3, #42	; 0x2a
 800f41a:	d135      	bne.n	800f488 <_svfiprintf_r+0x188>
 800f41c:	9b03      	ldr	r3, [sp, #12]
 800f41e:	1d1a      	adds	r2, r3, #4
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	9203      	str	r2, [sp, #12]
 800f424:	2b00      	cmp	r3, #0
 800f426:	bfb8      	it	lt
 800f428:	f04f 33ff 	movlt.w	r3, #4294967295
 800f42c:	3402      	adds	r4, #2
 800f42e:	9305      	str	r3, [sp, #20]
 800f430:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f4fc <_svfiprintf_r+0x1fc>
 800f434:	7821      	ldrb	r1, [r4, #0]
 800f436:	2203      	movs	r2, #3
 800f438:	4650      	mov	r0, sl
 800f43a:	f7f0 fed1 	bl	80001e0 <memchr>
 800f43e:	b140      	cbz	r0, 800f452 <_svfiprintf_r+0x152>
 800f440:	2340      	movs	r3, #64	; 0x40
 800f442:	eba0 000a 	sub.w	r0, r0, sl
 800f446:	fa03 f000 	lsl.w	r0, r3, r0
 800f44a:	9b04      	ldr	r3, [sp, #16]
 800f44c:	4303      	orrs	r3, r0
 800f44e:	3401      	adds	r4, #1
 800f450:	9304      	str	r3, [sp, #16]
 800f452:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f456:	4826      	ldr	r0, [pc, #152]	; (800f4f0 <_svfiprintf_r+0x1f0>)
 800f458:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f45c:	2206      	movs	r2, #6
 800f45e:	f7f0 febf 	bl	80001e0 <memchr>
 800f462:	2800      	cmp	r0, #0
 800f464:	d038      	beq.n	800f4d8 <_svfiprintf_r+0x1d8>
 800f466:	4b23      	ldr	r3, [pc, #140]	; (800f4f4 <_svfiprintf_r+0x1f4>)
 800f468:	bb1b      	cbnz	r3, 800f4b2 <_svfiprintf_r+0x1b2>
 800f46a:	9b03      	ldr	r3, [sp, #12]
 800f46c:	3307      	adds	r3, #7
 800f46e:	f023 0307 	bic.w	r3, r3, #7
 800f472:	3308      	adds	r3, #8
 800f474:	9303      	str	r3, [sp, #12]
 800f476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f478:	4433      	add	r3, r6
 800f47a:	9309      	str	r3, [sp, #36]	; 0x24
 800f47c:	e767      	b.n	800f34e <_svfiprintf_r+0x4e>
 800f47e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f482:	460c      	mov	r4, r1
 800f484:	2001      	movs	r0, #1
 800f486:	e7a5      	b.n	800f3d4 <_svfiprintf_r+0xd4>
 800f488:	2300      	movs	r3, #0
 800f48a:	3401      	adds	r4, #1
 800f48c:	9305      	str	r3, [sp, #20]
 800f48e:	4619      	mov	r1, r3
 800f490:	f04f 0c0a 	mov.w	ip, #10
 800f494:	4620      	mov	r0, r4
 800f496:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f49a:	3a30      	subs	r2, #48	; 0x30
 800f49c:	2a09      	cmp	r2, #9
 800f49e:	d903      	bls.n	800f4a8 <_svfiprintf_r+0x1a8>
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d0c5      	beq.n	800f430 <_svfiprintf_r+0x130>
 800f4a4:	9105      	str	r1, [sp, #20]
 800f4a6:	e7c3      	b.n	800f430 <_svfiprintf_r+0x130>
 800f4a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800f4ac:	4604      	mov	r4, r0
 800f4ae:	2301      	movs	r3, #1
 800f4b0:	e7f0      	b.n	800f494 <_svfiprintf_r+0x194>
 800f4b2:	ab03      	add	r3, sp, #12
 800f4b4:	9300      	str	r3, [sp, #0]
 800f4b6:	462a      	mov	r2, r5
 800f4b8:	4b0f      	ldr	r3, [pc, #60]	; (800f4f8 <_svfiprintf_r+0x1f8>)
 800f4ba:	a904      	add	r1, sp, #16
 800f4bc:	4638      	mov	r0, r7
 800f4be:	f7fe f807 	bl	800d4d0 <_printf_float>
 800f4c2:	1c42      	adds	r2, r0, #1
 800f4c4:	4606      	mov	r6, r0
 800f4c6:	d1d6      	bne.n	800f476 <_svfiprintf_r+0x176>
 800f4c8:	89ab      	ldrh	r3, [r5, #12]
 800f4ca:	065b      	lsls	r3, r3, #25
 800f4cc:	f53f af2c 	bmi.w	800f328 <_svfiprintf_r+0x28>
 800f4d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f4d2:	b01d      	add	sp, #116	; 0x74
 800f4d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4d8:	ab03      	add	r3, sp, #12
 800f4da:	9300      	str	r3, [sp, #0]
 800f4dc:	462a      	mov	r2, r5
 800f4de:	4b06      	ldr	r3, [pc, #24]	; (800f4f8 <_svfiprintf_r+0x1f8>)
 800f4e0:	a904      	add	r1, sp, #16
 800f4e2:	4638      	mov	r0, r7
 800f4e4:	f7fe fa98 	bl	800da18 <_printf_i>
 800f4e8:	e7eb      	b.n	800f4c2 <_svfiprintf_r+0x1c2>
 800f4ea:	bf00      	nop
 800f4ec:	08010dec 	.word	0x08010dec
 800f4f0:	08010df6 	.word	0x08010df6
 800f4f4:	0800d4d1 	.word	0x0800d4d1
 800f4f8:	0800f249 	.word	0x0800f249
 800f4fc:	08010df2 	.word	0x08010df2

0800f500 <_sbrk_r>:
 800f500:	b538      	push	{r3, r4, r5, lr}
 800f502:	4d06      	ldr	r5, [pc, #24]	; (800f51c <_sbrk_r+0x1c>)
 800f504:	2300      	movs	r3, #0
 800f506:	4604      	mov	r4, r0
 800f508:	4608      	mov	r0, r1
 800f50a:	602b      	str	r3, [r5, #0]
 800f50c:	f7f4 fc70 	bl	8003df0 <_sbrk>
 800f510:	1c43      	adds	r3, r0, #1
 800f512:	d102      	bne.n	800f51a <_sbrk_r+0x1a>
 800f514:	682b      	ldr	r3, [r5, #0]
 800f516:	b103      	cbz	r3, 800f51a <_sbrk_r+0x1a>
 800f518:	6023      	str	r3, [r4, #0]
 800f51a:	bd38      	pop	{r3, r4, r5, pc}
 800f51c:	200027ec 	.word	0x200027ec

0800f520 <__assert_func>:
 800f520:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f522:	4614      	mov	r4, r2
 800f524:	461a      	mov	r2, r3
 800f526:	4b09      	ldr	r3, [pc, #36]	; (800f54c <__assert_func+0x2c>)
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	4605      	mov	r5, r0
 800f52c:	68d8      	ldr	r0, [r3, #12]
 800f52e:	b14c      	cbz	r4, 800f544 <__assert_func+0x24>
 800f530:	4b07      	ldr	r3, [pc, #28]	; (800f550 <__assert_func+0x30>)
 800f532:	9100      	str	r1, [sp, #0]
 800f534:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f538:	4906      	ldr	r1, [pc, #24]	; (800f554 <__assert_func+0x34>)
 800f53a:	462b      	mov	r3, r5
 800f53c:	f000 f80e 	bl	800f55c <fiprintf>
 800f540:	f000 faa4 	bl	800fa8c <abort>
 800f544:	4b04      	ldr	r3, [pc, #16]	; (800f558 <__assert_func+0x38>)
 800f546:	461c      	mov	r4, r3
 800f548:	e7f3      	b.n	800f532 <__assert_func+0x12>
 800f54a:	bf00      	nop
 800f54c:	20000010 	.word	0x20000010
 800f550:	08010dfd 	.word	0x08010dfd
 800f554:	08010e0a 	.word	0x08010e0a
 800f558:	08010e38 	.word	0x08010e38

0800f55c <fiprintf>:
 800f55c:	b40e      	push	{r1, r2, r3}
 800f55e:	b503      	push	{r0, r1, lr}
 800f560:	4601      	mov	r1, r0
 800f562:	ab03      	add	r3, sp, #12
 800f564:	4805      	ldr	r0, [pc, #20]	; (800f57c <fiprintf+0x20>)
 800f566:	f853 2b04 	ldr.w	r2, [r3], #4
 800f56a:	6800      	ldr	r0, [r0, #0]
 800f56c:	9301      	str	r3, [sp, #4]
 800f56e:	f000 f88f 	bl	800f690 <_vfiprintf_r>
 800f572:	b002      	add	sp, #8
 800f574:	f85d eb04 	ldr.w	lr, [sp], #4
 800f578:	b003      	add	sp, #12
 800f57a:	4770      	bx	lr
 800f57c:	20000010 	.word	0x20000010

0800f580 <__ascii_mbtowc>:
 800f580:	b082      	sub	sp, #8
 800f582:	b901      	cbnz	r1, 800f586 <__ascii_mbtowc+0x6>
 800f584:	a901      	add	r1, sp, #4
 800f586:	b142      	cbz	r2, 800f59a <__ascii_mbtowc+0x1a>
 800f588:	b14b      	cbz	r3, 800f59e <__ascii_mbtowc+0x1e>
 800f58a:	7813      	ldrb	r3, [r2, #0]
 800f58c:	600b      	str	r3, [r1, #0]
 800f58e:	7812      	ldrb	r2, [r2, #0]
 800f590:	1e10      	subs	r0, r2, #0
 800f592:	bf18      	it	ne
 800f594:	2001      	movne	r0, #1
 800f596:	b002      	add	sp, #8
 800f598:	4770      	bx	lr
 800f59a:	4610      	mov	r0, r2
 800f59c:	e7fb      	b.n	800f596 <__ascii_mbtowc+0x16>
 800f59e:	f06f 0001 	mvn.w	r0, #1
 800f5a2:	e7f8      	b.n	800f596 <__ascii_mbtowc+0x16>

0800f5a4 <memmove>:
 800f5a4:	4288      	cmp	r0, r1
 800f5a6:	b510      	push	{r4, lr}
 800f5a8:	eb01 0402 	add.w	r4, r1, r2
 800f5ac:	d902      	bls.n	800f5b4 <memmove+0x10>
 800f5ae:	4284      	cmp	r4, r0
 800f5b0:	4623      	mov	r3, r4
 800f5b2:	d807      	bhi.n	800f5c4 <memmove+0x20>
 800f5b4:	1e43      	subs	r3, r0, #1
 800f5b6:	42a1      	cmp	r1, r4
 800f5b8:	d008      	beq.n	800f5cc <memmove+0x28>
 800f5ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f5be:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f5c2:	e7f8      	b.n	800f5b6 <memmove+0x12>
 800f5c4:	4402      	add	r2, r0
 800f5c6:	4601      	mov	r1, r0
 800f5c8:	428a      	cmp	r2, r1
 800f5ca:	d100      	bne.n	800f5ce <memmove+0x2a>
 800f5cc:	bd10      	pop	{r4, pc}
 800f5ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f5d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f5d6:	e7f7      	b.n	800f5c8 <memmove+0x24>

0800f5d8 <__malloc_lock>:
 800f5d8:	4801      	ldr	r0, [pc, #4]	; (800f5e0 <__malloc_lock+0x8>)
 800f5da:	f000 bc17 	b.w	800fe0c <__retarget_lock_acquire_recursive>
 800f5de:	bf00      	nop
 800f5e0:	200027f4 	.word	0x200027f4

0800f5e4 <__malloc_unlock>:
 800f5e4:	4801      	ldr	r0, [pc, #4]	; (800f5ec <__malloc_unlock+0x8>)
 800f5e6:	f000 bc12 	b.w	800fe0e <__retarget_lock_release_recursive>
 800f5ea:	bf00      	nop
 800f5ec:	200027f4 	.word	0x200027f4

0800f5f0 <_realloc_r>:
 800f5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5f2:	4607      	mov	r7, r0
 800f5f4:	4614      	mov	r4, r2
 800f5f6:	460e      	mov	r6, r1
 800f5f8:	b921      	cbnz	r1, 800f604 <_realloc_r+0x14>
 800f5fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f5fe:	4611      	mov	r1, r2
 800f600:	f7ff bdc8 	b.w	800f194 <_malloc_r>
 800f604:	b922      	cbnz	r2, 800f610 <_realloc_r+0x20>
 800f606:	f7ff fd75 	bl	800f0f4 <_free_r>
 800f60a:	4625      	mov	r5, r4
 800f60c:	4628      	mov	r0, r5
 800f60e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f610:	f000 fc62 	bl	800fed8 <_malloc_usable_size_r>
 800f614:	42a0      	cmp	r0, r4
 800f616:	d20f      	bcs.n	800f638 <_realloc_r+0x48>
 800f618:	4621      	mov	r1, r4
 800f61a:	4638      	mov	r0, r7
 800f61c:	f7ff fdba 	bl	800f194 <_malloc_r>
 800f620:	4605      	mov	r5, r0
 800f622:	2800      	cmp	r0, #0
 800f624:	d0f2      	beq.n	800f60c <_realloc_r+0x1c>
 800f626:	4631      	mov	r1, r6
 800f628:	4622      	mov	r2, r4
 800f62a:	f7fd fe9b 	bl	800d364 <memcpy>
 800f62e:	4631      	mov	r1, r6
 800f630:	4638      	mov	r0, r7
 800f632:	f7ff fd5f 	bl	800f0f4 <_free_r>
 800f636:	e7e9      	b.n	800f60c <_realloc_r+0x1c>
 800f638:	4635      	mov	r5, r6
 800f63a:	e7e7      	b.n	800f60c <_realloc_r+0x1c>

0800f63c <__sfputc_r>:
 800f63c:	6893      	ldr	r3, [r2, #8]
 800f63e:	3b01      	subs	r3, #1
 800f640:	2b00      	cmp	r3, #0
 800f642:	b410      	push	{r4}
 800f644:	6093      	str	r3, [r2, #8]
 800f646:	da08      	bge.n	800f65a <__sfputc_r+0x1e>
 800f648:	6994      	ldr	r4, [r2, #24]
 800f64a:	42a3      	cmp	r3, r4
 800f64c:	db01      	blt.n	800f652 <__sfputc_r+0x16>
 800f64e:	290a      	cmp	r1, #10
 800f650:	d103      	bne.n	800f65a <__sfputc_r+0x1e>
 800f652:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f656:	f000 b94b 	b.w	800f8f0 <__swbuf_r>
 800f65a:	6813      	ldr	r3, [r2, #0]
 800f65c:	1c58      	adds	r0, r3, #1
 800f65e:	6010      	str	r0, [r2, #0]
 800f660:	7019      	strb	r1, [r3, #0]
 800f662:	4608      	mov	r0, r1
 800f664:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f668:	4770      	bx	lr

0800f66a <__sfputs_r>:
 800f66a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f66c:	4606      	mov	r6, r0
 800f66e:	460f      	mov	r7, r1
 800f670:	4614      	mov	r4, r2
 800f672:	18d5      	adds	r5, r2, r3
 800f674:	42ac      	cmp	r4, r5
 800f676:	d101      	bne.n	800f67c <__sfputs_r+0x12>
 800f678:	2000      	movs	r0, #0
 800f67a:	e007      	b.n	800f68c <__sfputs_r+0x22>
 800f67c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f680:	463a      	mov	r2, r7
 800f682:	4630      	mov	r0, r6
 800f684:	f7ff ffda 	bl	800f63c <__sfputc_r>
 800f688:	1c43      	adds	r3, r0, #1
 800f68a:	d1f3      	bne.n	800f674 <__sfputs_r+0xa>
 800f68c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f690 <_vfiprintf_r>:
 800f690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f694:	460d      	mov	r5, r1
 800f696:	b09d      	sub	sp, #116	; 0x74
 800f698:	4614      	mov	r4, r2
 800f69a:	4698      	mov	r8, r3
 800f69c:	4606      	mov	r6, r0
 800f69e:	b118      	cbz	r0, 800f6a8 <_vfiprintf_r+0x18>
 800f6a0:	6983      	ldr	r3, [r0, #24]
 800f6a2:	b90b      	cbnz	r3, 800f6a8 <_vfiprintf_r+0x18>
 800f6a4:	f000 fb14 	bl	800fcd0 <__sinit>
 800f6a8:	4b89      	ldr	r3, [pc, #548]	; (800f8d0 <_vfiprintf_r+0x240>)
 800f6aa:	429d      	cmp	r5, r3
 800f6ac:	d11b      	bne.n	800f6e6 <_vfiprintf_r+0x56>
 800f6ae:	6875      	ldr	r5, [r6, #4]
 800f6b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f6b2:	07d9      	lsls	r1, r3, #31
 800f6b4:	d405      	bmi.n	800f6c2 <_vfiprintf_r+0x32>
 800f6b6:	89ab      	ldrh	r3, [r5, #12]
 800f6b8:	059a      	lsls	r2, r3, #22
 800f6ba:	d402      	bmi.n	800f6c2 <_vfiprintf_r+0x32>
 800f6bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f6be:	f000 fba5 	bl	800fe0c <__retarget_lock_acquire_recursive>
 800f6c2:	89ab      	ldrh	r3, [r5, #12]
 800f6c4:	071b      	lsls	r3, r3, #28
 800f6c6:	d501      	bpl.n	800f6cc <_vfiprintf_r+0x3c>
 800f6c8:	692b      	ldr	r3, [r5, #16]
 800f6ca:	b9eb      	cbnz	r3, 800f708 <_vfiprintf_r+0x78>
 800f6cc:	4629      	mov	r1, r5
 800f6ce:	4630      	mov	r0, r6
 800f6d0:	f000 f96e 	bl	800f9b0 <__swsetup_r>
 800f6d4:	b1c0      	cbz	r0, 800f708 <_vfiprintf_r+0x78>
 800f6d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f6d8:	07dc      	lsls	r4, r3, #31
 800f6da:	d50e      	bpl.n	800f6fa <_vfiprintf_r+0x6a>
 800f6dc:	f04f 30ff 	mov.w	r0, #4294967295
 800f6e0:	b01d      	add	sp, #116	; 0x74
 800f6e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6e6:	4b7b      	ldr	r3, [pc, #492]	; (800f8d4 <_vfiprintf_r+0x244>)
 800f6e8:	429d      	cmp	r5, r3
 800f6ea:	d101      	bne.n	800f6f0 <_vfiprintf_r+0x60>
 800f6ec:	68b5      	ldr	r5, [r6, #8]
 800f6ee:	e7df      	b.n	800f6b0 <_vfiprintf_r+0x20>
 800f6f0:	4b79      	ldr	r3, [pc, #484]	; (800f8d8 <_vfiprintf_r+0x248>)
 800f6f2:	429d      	cmp	r5, r3
 800f6f4:	bf08      	it	eq
 800f6f6:	68f5      	ldreq	r5, [r6, #12]
 800f6f8:	e7da      	b.n	800f6b0 <_vfiprintf_r+0x20>
 800f6fa:	89ab      	ldrh	r3, [r5, #12]
 800f6fc:	0598      	lsls	r0, r3, #22
 800f6fe:	d4ed      	bmi.n	800f6dc <_vfiprintf_r+0x4c>
 800f700:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f702:	f000 fb84 	bl	800fe0e <__retarget_lock_release_recursive>
 800f706:	e7e9      	b.n	800f6dc <_vfiprintf_r+0x4c>
 800f708:	2300      	movs	r3, #0
 800f70a:	9309      	str	r3, [sp, #36]	; 0x24
 800f70c:	2320      	movs	r3, #32
 800f70e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f712:	f8cd 800c 	str.w	r8, [sp, #12]
 800f716:	2330      	movs	r3, #48	; 0x30
 800f718:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f8dc <_vfiprintf_r+0x24c>
 800f71c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f720:	f04f 0901 	mov.w	r9, #1
 800f724:	4623      	mov	r3, r4
 800f726:	469a      	mov	sl, r3
 800f728:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f72c:	b10a      	cbz	r2, 800f732 <_vfiprintf_r+0xa2>
 800f72e:	2a25      	cmp	r2, #37	; 0x25
 800f730:	d1f9      	bne.n	800f726 <_vfiprintf_r+0x96>
 800f732:	ebba 0b04 	subs.w	fp, sl, r4
 800f736:	d00b      	beq.n	800f750 <_vfiprintf_r+0xc0>
 800f738:	465b      	mov	r3, fp
 800f73a:	4622      	mov	r2, r4
 800f73c:	4629      	mov	r1, r5
 800f73e:	4630      	mov	r0, r6
 800f740:	f7ff ff93 	bl	800f66a <__sfputs_r>
 800f744:	3001      	adds	r0, #1
 800f746:	f000 80aa 	beq.w	800f89e <_vfiprintf_r+0x20e>
 800f74a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f74c:	445a      	add	r2, fp
 800f74e:	9209      	str	r2, [sp, #36]	; 0x24
 800f750:	f89a 3000 	ldrb.w	r3, [sl]
 800f754:	2b00      	cmp	r3, #0
 800f756:	f000 80a2 	beq.w	800f89e <_vfiprintf_r+0x20e>
 800f75a:	2300      	movs	r3, #0
 800f75c:	f04f 32ff 	mov.w	r2, #4294967295
 800f760:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f764:	f10a 0a01 	add.w	sl, sl, #1
 800f768:	9304      	str	r3, [sp, #16]
 800f76a:	9307      	str	r3, [sp, #28]
 800f76c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f770:	931a      	str	r3, [sp, #104]	; 0x68
 800f772:	4654      	mov	r4, sl
 800f774:	2205      	movs	r2, #5
 800f776:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f77a:	4858      	ldr	r0, [pc, #352]	; (800f8dc <_vfiprintf_r+0x24c>)
 800f77c:	f7f0 fd30 	bl	80001e0 <memchr>
 800f780:	9a04      	ldr	r2, [sp, #16]
 800f782:	b9d8      	cbnz	r0, 800f7bc <_vfiprintf_r+0x12c>
 800f784:	06d1      	lsls	r1, r2, #27
 800f786:	bf44      	itt	mi
 800f788:	2320      	movmi	r3, #32
 800f78a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f78e:	0713      	lsls	r3, r2, #28
 800f790:	bf44      	itt	mi
 800f792:	232b      	movmi	r3, #43	; 0x2b
 800f794:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f798:	f89a 3000 	ldrb.w	r3, [sl]
 800f79c:	2b2a      	cmp	r3, #42	; 0x2a
 800f79e:	d015      	beq.n	800f7cc <_vfiprintf_r+0x13c>
 800f7a0:	9a07      	ldr	r2, [sp, #28]
 800f7a2:	4654      	mov	r4, sl
 800f7a4:	2000      	movs	r0, #0
 800f7a6:	f04f 0c0a 	mov.w	ip, #10
 800f7aa:	4621      	mov	r1, r4
 800f7ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f7b0:	3b30      	subs	r3, #48	; 0x30
 800f7b2:	2b09      	cmp	r3, #9
 800f7b4:	d94e      	bls.n	800f854 <_vfiprintf_r+0x1c4>
 800f7b6:	b1b0      	cbz	r0, 800f7e6 <_vfiprintf_r+0x156>
 800f7b8:	9207      	str	r2, [sp, #28]
 800f7ba:	e014      	b.n	800f7e6 <_vfiprintf_r+0x156>
 800f7bc:	eba0 0308 	sub.w	r3, r0, r8
 800f7c0:	fa09 f303 	lsl.w	r3, r9, r3
 800f7c4:	4313      	orrs	r3, r2
 800f7c6:	9304      	str	r3, [sp, #16]
 800f7c8:	46a2      	mov	sl, r4
 800f7ca:	e7d2      	b.n	800f772 <_vfiprintf_r+0xe2>
 800f7cc:	9b03      	ldr	r3, [sp, #12]
 800f7ce:	1d19      	adds	r1, r3, #4
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	9103      	str	r1, [sp, #12]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	bfbb      	ittet	lt
 800f7d8:	425b      	neglt	r3, r3
 800f7da:	f042 0202 	orrlt.w	r2, r2, #2
 800f7de:	9307      	strge	r3, [sp, #28]
 800f7e0:	9307      	strlt	r3, [sp, #28]
 800f7e2:	bfb8      	it	lt
 800f7e4:	9204      	strlt	r2, [sp, #16]
 800f7e6:	7823      	ldrb	r3, [r4, #0]
 800f7e8:	2b2e      	cmp	r3, #46	; 0x2e
 800f7ea:	d10c      	bne.n	800f806 <_vfiprintf_r+0x176>
 800f7ec:	7863      	ldrb	r3, [r4, #1]
 800f7ee:	2b2a      	cmp	r3, #42	; 0x2a
 800f7f0:	d135      	bne.n	800f85e <_vfiprintf_r+0x1ce>
 800f7f2:	9b03      	ldr	r3, [sp, #12]
 800f7f4:	1d1a      	adds	r2, r3, #4
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	9203      	str	r2, [sp, #12]
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	bfb8      	it	lt
 800f7fe:	f04f 33ff 	movlt.w	r3, #4294967295
 800f802:	3402      	adds	r4, #2
 800f804:	9305      	str	r3, [sp, #20]
 800f806:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f8ec <_vfiprintf_r+0x25c>
 800f80a:	7821      	ldrb	r1, [r4, #0]
 800f80c:	2203      	movs	r2, #3
 800f80e:	4650      	mov	r0, sl
 800f810:	f7f0 fce6 	bl	80001e0 <memchr>
 800f814:	b140      	cbz	r0, 800f828 <_vfiprintf_r+0x198>
 800f816:	2340      	movs	r3, #64	; 0x40
 800f818:	eba0 000a 	sub.w	r0, r0, sl
 800f81c:	fa03 f000 	lsl.w	r0, r3, r0
 800f820:	9b04      	ldr	r3, [sp, #16]
 800f822:	4303      	orrs	r3, r0
 800f824:	3401      	adds	r4, #1
 800f826:	9304      	str	r3, [sp, #16]
 800f828:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f82c:	482c      	ldr	r0, [pc, #176]	; (800f8e0 <_vfiprintf_r+0x250>)
 800f82e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f832:	2206      	movs	r2, #6
 800f834:	f7f0 fcd4 	bl	80001e0 <memchr>
 800f838:	2800      	cmp	r0, #0
 800f83a:	d03f      	beq.n	800f8bc <_vfiprintf_r+0x22c>
 800f83c:	4b29      	ldr	r3, [pc, #164]	; (800f8e4 <_vfiprintf_r+0x254>)
 800f83e:	bb1b      	cbnz	r3, 800f888 <_vfiprintf_r+0x1f8>
 800f840:	9b03      	ldr	r3, [sp, #12]
 800f842:	3307      	adds	r3, #7
 800f844:	f023 0307 	bic.w	r3, r3, #7
 800f848:	3308      	adds	r3, #8
 800f84a:	9303      	str	r3, [sp, #12]
 800f84c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f84e:	443b      	add	r3, r7
 800f850:	9309      	str	r3, [sp, #36]	; 0x24
 800f852:	e767      	b.n	800f724 <_vfiprintf_r+0x94>
 800f854:	fb0c 3202 	mla	r2, ip, r2, r3
 800f858:	460c      	mov	r4, r1
 800f85a:	2001      	movs	r0, #1
 800f85c:	e7a5      	b.n	800f7aa <_vfiprintf_r+0x11a>
 800f85e:	2300      	movs	r3, #0
 800f860:	3401      	adds	r4, #1
 800f862:	9305      	str	r3, [sp, #20]
 800f864:	4619      	mov	r1, r3
 800f866:	f04f 0c0a 	mov.w	ip, #10
 800f86a:	4620      	mov	r0, r4
 800f86c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f870:	3a30      	subs	r2, #48	; 0x30
 800f872:	2a09      	cmp	r2, #9
 800f874:	d903      	bls.n	800f87e <_vfiprintf_r+0x1ee>
 800f876:	2b00      	cmp	r3, #0
 800f878:	d0c5      	beq.n	800f806 <_vfiprintf_r+0x176>
 800f87a:	9105      	str	r1, [sp, #20]
 800f87c:	e7c3      	b.n	800f806 <_vfiprintf_r+0x176>
 800f87e:	fb0c 2101 	mla	r1, ip, r1, r2
 800f882:	4604      	mov	r4, r0
 800f884:	2301      	movs	r3, #1
 800f886:	e7f0      	b.n	800f86a <_vfiprintf_r+0x1da>
 800f888:	ab03      	add	r3, sp, #12
 800f88a:	9300      	str	r3, [sp, #0]
 800f88c:	462a      	mov	r2, r5
 800f88e:	4b16      	ldr	r3, [pc, #88]	; (800f8e8 <_vfiprintf_r+0x258>)
 800f890:	a904      	add	r1, sp, #16
 800f892:	4630      	mov	r0, r6
 800f894:	f7fd fe1c 	bl	800d4d0 <_printf_float>
 800f898:	4607      	mov	r7, r0
 800f89a:	1c78      	adds	r0, r7, #1
 800f89c:	d1d6      	bne.n	800f84c <_vfiprintf_r+0x1bc>
 800f89e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f8a0:	07d9      	lsls	r1, r3, #31
 800f8a2:	d405      	bmi.n	800f8b0 <_vfiprintf_r+0x220>
 800f8a4:	89ab      	ldrh	r3, [r5, #12]
 800f8a6:	059a      	lsls	r2, r3, #22
 800f8a8:	d402      	bmi.n	800f8b0 <_vfiprintf_r+0x220>
 800f8aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f8ac:	f000 faaf 	bl	800fe0e <__retarget_lock_release_recursive>
 800f8b0:	89ab      	ldrh	r3, [r5, #12]
 800f8b2:	065b      	lsls	r3, r3, #25
 800f8b4:	f53f af12 	bmi.w	800f6dc <_vfiprintf_r+0x4c>
 800f8b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f8ba:	e711      	b.n	800f6e0 <_vfiprintf_r+0x50>
 800f8bc:	ab03      	add	r3, sp, #12
 800f8be:	9300      	str	r3, [sp, #0]
 800f8c0:	462a      	mov	r2, r5
 800f8c2:	4b09      	ldr	r3, [pc, #36]	; (800f8e8 <_vfiprintf_r+0x258>)
 800f8c4:	a904      	add	r1, sp, #16
 800f8c6:	4630      	mov	r0, r6
 800f8c8:	f7fe f8a6 	bl	800da18 <_printf_i>
 800f8cc:	e7e4      	b.n	800f898 <_vfiprintf_r+0x208>
 800f8ce:	bf00      	nop
 800f8d0:	08010f64 	.word	0x08010f64
 800f8d4:	08010f84 	.word	0x08010f84
 800f8d8:	08010f44 	.word	0x08010f44
 800f8dc:	08010dec 	.word	0x08010dec
 800f8e0:	08010df6 	.word	0x08010df6
 800f8e4:	0800d4d1 	.word	0x0800d4d1
 800f8e8:	0800f66b 	.word	0x0800f66b
 800f8ec:	08010df2 	.word	0x08010df2

0800f8f0 <__swbuf_r>:
 800f8f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8f2:	460e      	mov	r6, r1
 800f8f4:	4614      	mov	r4, r2
 800f8f6:	4605      	mov	r5, r0
 800f8f8:	b118      	cbz	r0, 800f902 <__swbuf_r+0x12>
 800f8fa:	6983      	ldr	r3, [r0, #24]
 800f8fc:	b90b      	cbnz	r3, 800f902 <__swbuf_r+0x12>
 800f8fe:	f000 f9e7 	bl	800fcd0 <__sinit>
 800f902:	4b21      	ldr	r3, [pc, #132]	; (800f988 <__swbuf_r+0x98>)
 800f904:	429c      	cmp	r4, r3
 800f906:	d12b      	bne.n	800f960 <__swbuf_r+0x70>
 800f908:	686c      	ldr	r4, [r5, #4]
 800f90a:	69a3      	ldr	r3, [r4, #24]
 800f90c:	60a3      	str	r3, [r4, #8]
 800f90e:	89a3      	ldrh	r3, [r4, #12]
 800f910:	071a      	lsls	r2, r3, #28
 800f912:	d52f      	bpl.n	800f974 <__swbuf_r+0x84>
 800f914:	6923      	ldr	r3, [r4, #16]
 800f916:	b36b      	cbz	r3, 800f974 <__swbuf_r+0x84>
 800f918:	6923      	ldr	r3, [r4, #16]
 800f91a:	6820      	ldr	r0, [r4, #0]
 800f91c:	1ac0      	subs	r0, r0, r3
 800f91e:	6963      	ldr	r3, [r4, #20]
 800f920:	b2f6      	uxtb	r6, r6
 800f922:	4283      	cmp	r3, r0
 800f924:	4637      	mov	r7, r6
 800f926:	dc04      	bgt.n	800f932 <__swbuf_r+0x42>
 800f928:	4621      	mov	r1, r4
 800f92a:	4628      	mov	r0, r5
 800f92c:	f000 f93c 	bl	800fba8 <_fflush_r>
 800f930:	bb30      	cbnz	r0, 800f980 <__swbuf_r+0x90>
 800f932:	68a3      	ldr	r3, [r4, #8]
 800f934:	3b01      	subs	r3, #1
 800f936:	60a3      	str	r3, [r4, #8]
 800f938:	6823      	ldr	r3, [r4, #0]
 800f93a:	1c5a      	adds	r2, r3, #1
 800f93c:	6022      	str	r2, [r4, #0]
 800f93e:	701e      	strb	r6, [r3, #0]
 800f940:	6963      	ldr	r3, [r4, #20]
 800f942:	3001      	adds	r0, #1
 800f944:	4283      	cmp	r3, r0
 800f946:	d004      	beq.n	800f952 <__swbuf_r+0x62>
 800f948:	89a3      	ldrh	r3, [r4, #12]
 800f94a:	07db      	lsls	r3, r3, #31
 800f94c:	d506      	bpl.n	800f95c <__swbuf_r+0x6c>
 800f94e:	2e0a      	cmp	r6, #10
 800f950:	d104      	bne.n	800f95c <__swbuf_r+0x6c>
 800f952:	4621      	mov	r1, r4
 800f954:	4628      	mov	r0, r5
 800f956:	f000 f927 	bl	800fba8 <_fflush_r>
 800f95a:	b988      	cbnz	r0, 800f980 <__swbuf_r+0x90>
 800f95c:	4638      	mov	r0, r7
 800f95e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f960:	4b0a      	ldr	r3, [pc, #40]	; (800f98c <__swbuf_r+0x9c>)
 800f962:	429c      	cmp	r4, r3
 800f964:	d101      	bne.n	800f96a <__swbuf_r+0x7a>
 800f966:	68ac      	ldr	r4, [r5, #8]
 800f968:	e7cf      	b.n	800f90a <__swbuf_r+0x1a>
 800f96a:	4b09      	ldr	r3, [pc, #36]	; (800f990 <__swbuf_r+0xa0>)
 800f96c:	429c      	cmp	r4, r3
 800f96e:	bf08      	it	eq
 800f970:	68ec      	ldreq	r4, [r5, #12]
 800f972:	e7ca      	b.n	800f90a <__swbuf_r+0x1a>
 800f974:	4621      	mov	r1, r4
 800f976:	4628      	mov	r0, r5
 800f978:	f000 f81a 	bl	800f9b0 <__swsetup_r>
 800f97c:	2800      	cmp	r0, #0
 800f97e:	d0cb      	beq.n	800f918 <__swbuf_r+0x28>
 800f980:	f04f 37ff 	mov.w	r7, #4294967295
 800f984:	e7ea      	b.n	800f95c <__swbuf_r+0x6c>
 800f986:	bf00      	nop
 800f988:	08010f64 	.word	0x08010f64
 800f98c:	08010f84 	.word	0x08010f84
 800f990:	08010f44 	.word	0x08010f44

0800f994 <__ascii_wctomb>:
 800f994:	b149      	cbz	r1, 800f9aa <__ascii_wctomb+0x16>
 800f996:	2aff      	cmp	r2, #255	; 0xff
 800f998:	bf85      	ittet	hi
 800f99a:	238a      	movhi	r3, #138	; 0x8a
 800f99c:	6003      	strhi	r3, [r0, #0]
 800f99e:	700a      	strbls	r2, [r1, #0]
 800f9a0:	f04f 30ff 	movhi.w	r0, #4294967295
 800f9a4:	bf98      	it	ls
 800f9a6:	2001      	movls	r0, #1
 800f9a8:	4770      	bx	lr
 800f9aa:	4608      	mov	r0, r1
 800f9ac:	4770      	bx	lr
	...

0800f9b0 <__swsetup_r>:
 800f9b0:	4b32      	ldr	r3, [pc, #200]	; (800fa7c <__swsetup_r+0xcc>)
 800f9b2:	b570      	push	{r4, r5, r6, lr}
 800f9b4:	681d      	ldr	r5, [r3, #0]
 800f9b6:	4606      	mov	r6, r0
 800f9b8:	460c      	mov	r4, r1
 800f9ba:	b125      	cbz	r5, 800f9c6 <__swsetup_r+0x16>
 800f9bc:	69ab      	ldr	r3, [r5, #24]
 800f9be:	b913      	cbnz	r3, 800f9c6 <__swsetup_r+0x16>
 800f9c0:	4628      	mov	r0, r5
 800f9c2:	f000 f985 	bl	800fcd0 <__sinit>
 800f9c6:	4b2e      	ldr	r3, [pc, #184]	; (800fa80 <__swsetup_r+0xd0>)
 800f9c8:	429c      	cmp	r4, r3
 800f9ca:	d10f      	bne.n	800f9ec <__swsetup_r+0x3c>
 800f9cc:	686c      	ldr	r4, [r5, #4]
 800f9ce:	89a3      	ldrh	r3, [r4, #12]
 800f9d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f9d4:	0719      	lsls	r1, r3, #28
 800f9d6:	d42c      	bmi.n	800fa32 <__swsetup_r+0x82>
 800f9d8:	06dd      	lsls	r5, r3, #27
 800f9da:	d411      	bmi.n	800fa00 <__swsetup_r+0x50>
 800f9dc:	2309      	movs	r3, #9
 800f9de:	6033      	str	r3, [r6, #0]
 800f9e0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f9e4:	81a3      	strh	r3, [r4, #12]
 800f9e6:	f04f 30ff 	mov.w	r0, #4294967295
 800f9ea:	e03e      	b.n	800fa6a <__swsetup_r+0xba>
 800f9ec:	4b25      	ldr	r3, [pc, #148]	; (800fa84 <__swsetup_r+0xd4>)
 800f9ee:	429c      	cmp	r4, r3
 800f9f0:	d101      	bne.n	800f9f6 <__swsetup_r+0x46>
 800f9f2:	68ac      	ldr	r4, [r5, #8]
 800f9f4:	e7eb      	b.n	800f9ce <__swsetup_r+0x1e>
 800f9f6:	4b24      	ldr	r3, [pc, #144]	; (800fa88 <__swsetup_r+0xd8>)
 800f9f8:	429c      	cmp	r4, r3
 800f9fa:	bf08      	it	eq
 800f9fc:	68ec      	ldreq	r4, [r5, #12]
 800f9fe:	e7e6      	b.n	800f9ce <__swsetup_r+0x1e>
 800fa00:	0758      	lsls	r0, r3, #29
 800fa02:	d512      	bpl.n	800fa2a <__swsetup_r+0x7a>
 800fa04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fa06:	b141      	cbz	r1, 800fa1a <__swsetup_r+0x6a>
 800fa08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fa0c:	4299      	cmp	r1, r3
 800fa0e:	d002      	beq.n	800fa16 <__swsetup_r+0x66>
 800fa10:	4630      	mov	r0, r6
 800fa12:	f7ff fb6f 	bl	800f0f4 <_free_r>
 800fa16:	2300      	movs	r3, #0
 800fa18:	6363      	str	r3, [r4, #52]	; 0x34
 800fa1a:	89a3      	ldrh	r3, [r4, #12]
 800fa1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fa20:	81a3      	strh	r3, [r4, #12]
 800fa22:	2300      	movs	r3, #0
 800fa24:	6063      	str	r3, [r4, #4]
 800fa26:	6923      	ldr	r3, [r4, #16]
 800fa28:	6023      	str	r3, [r4, #0]
 800fa2a:	89a3      	ldrh	r3, [r4, #12]
 800fa2c:	f043 0308 	orr.w	r3, r3, #8
 800fa30:	81a3      	strh	r3, [r4, #12]
 800fa32:	6923      	ldr	r3, [r4, #16]
 800fa34:	b94b      	cbnz	r3, 800fa4a <__swsetup_r+0x9a>
 800fa36:	89a3      	ldrh	r3, [r4, #12]
 800fa38:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fa3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fa40:	d003      	beq.n	800fa4a <__swsetup_r+0x9a>
 800fa42:	4621      	mov	r1, r4
 800fa44:	4630      	mov	r0, r6
 800fa46:	f000 fa07 	bl	800fe58 <__smakebuf_r>
 800fa4a:	89a0      	ldrh	r0, [r4, #12]
 800fa4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fa50:	f010 0301 	ands.w	r3, r0, #1
 800fa54:	d00a      	beq.n	800fa6c <__swsetup_r+0xbc>
 800fa56:	2300      	movs	r3, #0
 800fa58:	60a3      	str	r3, [r4, #8]
 800fa5a:	6963      	ldr	r3, [r4, #20]
 800fa5c:	425b      	negs	r3, r3
 800fa5e:	61a3      	str	r3, [r4, #24]
 800fa60:	6923      	ldr	r3, [r4, #16]
 800fa62:	b943      	cbnz	r3, 800fa76 <__swsetup_r+0xc6>
 800fa64:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fa68:	d1ba      	bne.n	800f9e0 <__swsetup_r+0x30>
 800fa6a:	bd70      	pop	{r4, r5, r6, pc}
 800fa6c:	0781      	lsls	r1, r0, #30
 800fa6e:	bf58      	it	pl
 800fa70:	6963      	ldrpl	r3, [r4, #20]
 800fa72:	60a3      	str	r3, [r4, #8]
 800fa74:	e7f4      	b.n	800fa60 <__swsetup_r+0xb0>
 800fa76:	2000      	movs	r0, #0
 800fa78:	e7f7      	b.n	800fa6a <__swsetup_r+0xba>
 800fa7a:	bf00      	nop
 800fa7c:	20000010 	.word	0x20000010
 800fa80:	08010f64 	.word	0x08010f64
 800fa84:	08010f84 	.word	0x08010f84
 800fa88:	08010f44 	.word	0x08010f44

0800fa8c <abort>:
 800fa8c:	b508      	push	{r3, lr}
 800fa8e:	2006      	movs	r0, #6
 800fa90:	f000 fa52 	bl	800ff38 <raise>
 800fa94:	2001      	movs	r0, #1
 800fa96:	f7f4 f933 	bl	8003d00 <_exit>
	...

0800fa9c <__sflush_r>:
 800fa9c:	898a      	ldrh	r2, [r1, #12]
 800fa9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800faa2:	4605      	mov	r5, r0
 800faa4:	0710      	lsls	r0, r2, #28
 800faa6:	460c      	mov	r4, r1
 800faa8:	d458      	bmi.n	800fb5c <__sflush_r+0xc0>
 800faaa:	684b      	ldr	r3, [r1, #4]
 800faac:	2b00      	cmp	r3, #0
 800faae:	dc05      	bgt.n	800fabc <__sflush_r+0x20>
 800fab0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	dc02      	bgt.n	800fabc <__sflush_r+0x20>
 800fab6:	2000      	movs	r0, #0
 800fab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fabc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fabe:	2e00      	cmp	r6, #0
 800fac0:	d0f9      	beq.n	800fab6 <__sflush_r+0x1a>
 800fac2:	2300      	movs	r3, #0
 800fac4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fac8:	682f      	ldr	r7, [r5, #0]
 800faca:	602b      	str	r3, [r5, #0]
 800facc:	d032      	beq.n	800fb34 <__sflush_r+0x98>
 800face:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fad0:	89a3      	ldrh	r3, [r4, #12]
 800fad2:	075a      	lsls	r2, r3, #29
 800fad4:	d505      	bpl.n	800fae2 <__sflush_r+0x46>
 800fad6:	6863      	ldr	r3, [r4, #4]
 800fad8:	1ac0      	subs	r0, r0, r3
 800fada:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fadc:	b10b      	cbz	r3, 800fae2 <__sflush_r+0x46>
 800fade:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fae0:	1ac0      	subs	r0, r0, r3
 800fae2:	2300      	movs	r3, #0
 800fae4:	4602      	mov	r2, r0
 800fae6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fae8:	6a21      	ldr	r1, [r4, #32]
 800faea:	4628      	mov	r0, r5
 800faec:	47b0      	blx	r6
 800faee:	1c43      	adds	r3, r0, #1
 800faf0:	89a3      	ldrh	r3, [r4, #12]
 800faf2:	d106      	bne.n	800fb02 <__sflush_r+0x66>
 800faf4:	6829      	ldr	r1, [r5, #0]
 800faf6:	291d      	cmp	r1, #29
 800faf8:	d82c      	bhi.n	800fb54 <__sflush_r+0xb8>
 800fafa:	4a2a      	ldr	r2, [pc, #168]	; (800fba4 <__sflush_r+0x108>)
 800fafc:	40ca      	lsrs	r2, r1
 800fafe:	07d6      	lsls	r6, r2, #31
 800fb00:	d528      	bpl.n	800fb54 <__sflush_r+0xb8>
 800fb02:	2200      	movs	r2, #0
 800fb04:	6062      	str	r2, [r4, #4]
 800fb06:	04d9      	lsls	r1, r3, #19
 800fb08:	6922      	ldr	r2, [r4, #16]
 800fb0a:	6022      	str	r2, [r4, #0]
 800fb0c:	d504      	bpl.n	800fb18 <__sflush_r+0x7c>
 800fb0e:	1c42      	adds	r2, r0, #1
 800fb10:	d101      	bne.n	800fb16 <__sflush_r+0x7a>
 800fb12:	682b      	ldr	r3, [r5, #0]
 800fb14:	b903      	cbnz	r3, 800fb18 <__sflush_r+0x7c>
 800fb16:	6560      	str	r0, [r4, #84]	; 0x54
 800fb18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fb1a:	602f      	str	r7, [r5, #0]
 800fb1c:	2900      	cmp	r1, #0
 800fb1e:	d0ca      	beq.n	800fab6 <__sflush_r+0x1a>
 800fb20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fb24:	4299      	cmp	r1, r3
 800fb26:	d002      	beq.n	800fb2e <__sflush_r+0x92>
 800fb28:	4628      	mov	r0, r5
 800fb2a:	f7ff fae3 	bl	800f0f4 <_free_r>
 800fb2e:	2000      	movs	r0, #0
 800fb30:	6360      	str	r0, [r4, #52]	; 0x34
 800fb32:	e7c1      	b.n	800fab8 <__sflush_r+0x1c>
 800fb34:	6a21      	ldr	r1, [r4, #32]
 800fb36:	2301      	movs	r3, #1
 800fb38:	4628      	mov	r0, r5
 800fb3a:	47b0      	blx	r6
 800fb3c:	1c41      	adds	r1, r0, #1
 800fb3e:	d1c7      	bne.n	800fad0 <__sflush_r+0x34>
 800fb40:	682b      	ldr	r3, [r5, #0]
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d0c4      	beq.n	800fad0 <__sflush_r+0x34>
 800fb46:	2b1d      	cmp	r3, #29
 800fb48:	d001      	beq.n	800fb4e <__sflush_r+0xb2>
 800fb4a:	2b16      	cmp	r3, #22
 800fb4c:	d101      	bne.n	800fb52 <__sflush_r+0xb6>
 800fb4e:	602f      	str	r7, [r5, #0]
 800fb50:	e7b1      	b.n	800fab6 <__sflush_r+0x1a>
 800fb52:	89a3      	ldrh	r3, [r4, #12]
 800fb54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fb58:	81a3      	strh	r3, [r4, #12]
 800fb5a:	e7ad      	b.n	800fab8 <__sflush_r+0x1c>
 800fb5c:	690f      	ldr	r7, [r1, #16]
 800fb5e:	2f00      	cmp	r7, #0
 800fb60:	d0a9      	beq.n	800fab6 <__sflush_r+0x1a>
 800fb62:	0793      	lsls	r3, r2, #30
 800fb64:	680e      	ldr	r6, [r1, #0]
 800fb66:	bf08      	it	eq
 800fb68:	694b      	ldreq	r3, [r1, #20]
 800fb6a:	600f      	str	r7, [r1, #0]
 800fb6c:	bf18      	it	ne
 800fb6e:	2300      	movne	r3, #0
 800fb70:	eba6 0807 	sub.w	r8, r6, r7
 800fb74:	608b      	str	r3, [r1, #8]
 800fb76:	f1b8 0f00 	cmp.w	r8, #0
 800fb7a:	dd9c      	ble.n	800fab6 <__sflush_r+0x1a>
 800fb7c:	6a21      	ldr	r1, [r4, #32]
 800fb7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fb80:	4643      	mov	r3, r8
 800fb82:	463a      	mov	r2, r7
 800fb84:	4628      	mov	r0, r5
 800fb86:	47b0      	blx	r6
 800fb88:	2800      	cmp	r0, #0
 800fb8a:	dc06      	bgt.n	800fb9a <__sflush_r+0xfe>
 800fb8c:	89a3      	ldrh	r3, [r4, #12]
 800fb8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fb92:	81a3      	strh	r3, [r4, #12]
 800fb94:	f04f 30ff 	mov.w	r0, #4294967295
 800fb98:	e78e      	b.n	800fab8 <__sflush_r+0x1c>
 800fb9a:	4407      	add	r7, r0
 800fb9c:	eba8 0800 	sub.w	r8, r8, r0
 800fba0:	e7e9      	b.n	800fb76 <__sflush_r+0xda>
 800fba2:	bf00      	nop
 800fba4:	20400001 	.word	0x20400001

0800fba8 <_fflush_r>:
 800fba8:	b538      	push	{r3, r4, r5, lr}
 800fbaa:	690b      	ldr	r3, [r1, #16]
 800fbac:	4605      	mov	r5, r0
 800fbae:	460c      	mov	r4, r1
 800fbb0:	b913      	cbnz	r3, 800fbb8 <_fflush_r+0x10>
 800fbb2:	2500      	movs	r5, #0
 800fbb4:	4628      	mov	r0, r5
 800fbb6:	bd38      	pop	{r3, r4, r5, pc}
 800fbb8:	b118      	cbz	r0, 800fbc2 <_fflush_r+0x1a>
 800fbba:	6983      	ldr	r3, [r0, #24]
 800fbbc:	b90b      	cbnz	r3, 800fbc2 <_fflush_r+0x1a>
 800fbbe:	f000 f887 	bl	800fcd0 <__sinit>
 800fbc2:	4b14      	ldr	r3, [pc, #80]	; (800fc14 <_fflush_r+0x6c>)
 800fbc4:	429c      	cmp	r4, r3
 800fbc6:	d11b      	bne.n	800fc00 <_fflush_r+0x58>
 800fbc8:	686c      	ldr	r4, [r5, #4]
 800fbca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d0ef      	beq.n	800fbb2 <_fflush_r+0xa>
 800fbd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fbd4:	07d0      	lsls	r0, r2, #31
 800fbd6:	d404      	bmi.n	800fbe2 <_fflush_r+0x3a>
 800fbd8:	0599      	lsls	r1, r3, #22
 800fbda:	d402      	bmi.n	800fbe2 <_fflush_r+0x3a>
 800fbdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fbde:	f000 f915 	bl	800fe0c <__retarget_lock_acquire_recursive>
 800fbe2:	4628      	mov	r0, r5
 800fbe4:	4621      	mov	r1, r4
 800fbe6:	f7ff ff59 	bl	800fa9c <__sflush_r>
 800fbea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fbec:	07da      	lsls	r2, r3, #31
 800fbee:	4605      	mov	r5, r0
 800fbf0:	d4e0      	bmi.n	800fbb4 <_fflush_r+0xc>
 800fbf2:	89a3      	ldrh	r3, [r4, #12]
 800fbf4:	059b      	lsls	r3, r3, #22
 800fbf6:	d4dd      	bmi.n	800fbb4 <_fflush_r+0xc>
 800fbf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fbfa:	f000 f908 	bl	800fe0e <__retarget_lock_release_recursive>
 800fbfe:	e7d9      	b.n	800fbb4 <_fflush_r+0xc>
 800fc00:	4b05      	ldr	r3, [pc, #20]	; (800fc18 <_fflush_r+0x70>)
 800fc02:	429c      	cmp	r4, r3
 800fc04:	d101      	bne.n	800fc0a <_fflush_r+0x62>
 800fc06:	68ac      	ldr	r4, [r5, #8]
 800fc08:	e7df      	b.n	800fbca <_fflush_r+0x22>
 800fc0a:	4b04      	ldr	r3, [pc, #16]	; (800fc1c <_fflush_r+0x74>)
 800fc0c:	429c      	cmp	r4, r3
 800fc0e:	bf08      	it	eq
 800fc10:	68ec      	ldreq	r4, [r5, #12]
 800fc12:	e7da      	b.n	800fbca <_fflush_r+0x22>
 800fc14:	08010f64 	.word	0x08010f64
 800fc18:	08010f84 	.word	0x08010f84
 800fc1c:	08010f44 	.word	0x08010f44

0800fc20 <std>:
 800fc20:	2300      	movs	r3, #0
 800fc22:	b510      	push	{r4, lr}
 800fc24:	4604      	mov	r4, r0
 800fc26:	e9c0 3300 	strd	r3, r3, [r0]
 800fc2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fc2e:	6083      	str	r3, [r0, #8]
 800fc30:	8181      	strh	r1, [r0, #12]
 800fc32:	6643      	str	r3, [r0, #100]	; 0x64
 800fc34:	81c2      	strh	r2, [r0, #14]
 800fc36:	6183      	str	r3, [r0, #24]
 800fc38:	4619      	mov	r1, r3
 800fc3a:	2208      	movs	r2, #8
 800fc3c:	305c      	adds	r0, #92	; 0x5c
 800fc3e:	f7fd fb9f 	bl	800d380 <memset>
 800fc42:	4b05      	ldr	r3, [pc, #20]	; (800fc58 <std+0x38>)
 800fc44:	6263      	str	r3, [r4, #36]	; 0x24
 800fc46:	4b05      	ldr	r3, [pc, #20]	; (800fc5c <std+0x3c>)
 800fc48:	62a3      	str	r3, [r4, #40]	; 0x28
 800fc4a:	4b05      	ldr	r3, [pc, #20]	; (800fc60 <std+0x40>)
 800fc4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fc4e:	4b05      	ldr	r3, [pc, #20]	; (800fc64 <std+0x44>)
 800fc50:	6224      	str	r4, [r4, #32]
 800fc52:	6323      	str	r3, [r4, #48]	; 0x30
 800fc54:	bd10      	pop	{r4, pc}
 800fc56:	bf00      	nop
 800fc58:	0800ff71 	.word	0x0800ff71
 800fc5c:	0800ff93 	.word	0x0800ff93
 800fc60:	0800ffcb 	.word	0x0800ffcb
 800fc64:	0800ffef 	.word	0x0800ffef

0800fc68 <_cleanup_r>:
 800fc68:	4901      	ldr	r1, [pc, #4]	; (800fc70 <_cleanup_r+0x8>)
 800fc6a:	f000 b8af 	b.w	800fdcc <_fwalk_reent>
 800fc6e:	bf00      	nop
 800fc70:	0800fba9 	.word	0x0800fba9

0800fc74 <__sfmoreglue>:
 800fc74:	b570      	push	{r4, r5, r6, lr}
 800fc76:	1e4a      	subs	r2, r1, #1
 800fc78:	2568      	movs	r5, #104	; 0x68
 800fc7a:	4355      	muls	r5, r2
 800fc7c:	460e      	mov	r6, r1
 800fc7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fc82:	f7ff fa87 	bl	800f194 <_malloc_r>
 800fc86:	4604      	mov	r4, r0
 800fc88:	b140      	cbz	r0, 800fc9c <__sfmoreglue+0x28>
 800fc8a:	2100      	movs	r1, #0
 800fc8c:	e9c0 1600 	strd	r1, r6, [r0]
 800fc90:	300c      	adds	r0, #12
 800fc92:	60a0      	str	r0, [r4, #8]
 800fc94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fc98:	f7fd fb72 	bl	800d380 <memset>
 800fc9c:	4620      	mov	r0, r4
 800fc9e:	bd70      	pop	{r4, r5, r6, pc}

0800fca0 <__sfp_lock_acquire>:
 800fca0:	4801      	ldr	r0, [pc, #4]	; (800fca8 <__sfp_lock_acquire+0x8>)
 800fca2:	f000 b8b3 	b.w	800fe0c <__retarget_lock_acquire_recursive>
 800fca6:	bf00      	nop
 800fca8:	200027f8 	.word	0x200027f8

0800fcac <__sfp_lock_release>:
 800fcac:	4801      	ldr	r0, [pc, #4]	; (800fcb4 <__sfp_lock_release+0x8>)
 800fcae:	f000 b8ae 	b.w	800fe0e <__retarget_lock_release_recursive>
 800fcb2:	bf00      	nop
 800fcb4:	200027f8 	.word	0x200027f8

0800fcb8 <__sinit_lock_acquire>:
 800fcb8:	4801      	ldr	r0, [pc, #4]	; (800fcc0 <__sinit_lock_acquire+0x8>)
 800fcba:	f000 b8a7 	b.w	800fe0c <__retarget_lock_acquire_recursive>
 800fcbe:	bf00      	nop
 800fcc0:	200027f3 	.word	0x200027f3

0800fcc4 <__sinit_lock_release>:
 800fcc4:	4801      	ldr	r0, [pc, #4]	; (800fccc <__sinit_lock_release+0x8>)
 800fcc6:	f000 b8a2 	b.w	800fe0e <__retarget_lock_release_recursive>
 800fcca:	bf00      	nop
 800fccc:	200027f3 	.word	0x200027f3

0800fcd0 <__sinit>:
 800fcd0:	b510      	push	{r4, lr}
 800fcd2:	4604      	mov	r4, r0
 800fcd4:	f7ff fff0 	bl	800fcb8 <__sinit_lock_acquire>
 800fcd8:	69a3      	ldr	r3, [r4, #24]
 800fcda:	b11b      	cbz	r3, 800fce4 <__sinit+0x14>
 800fcdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fce0:	f7ff bff0 	b.w	800fcc4 <__sinit_lock_release>
 800fce4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fce8:	6523      	str	r3, [r4, #80]	; 0x50
 800fcea:	4b13      	ldr	r3, [pc, #76]	; (800fd38 <__sinit+0x68>)
 800fcec:	4a13      	ldr	r2, [pc, #76]	; (800fd3c <__sinit+0x6c>)
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	62a2      	str	r2, [r4, #40]	; 0x28
 800fcf2:	42a3      	cmp	r3, r4
 800fcf4:	bf04      	itt	eq
 800fcf6:	2301      	moveq	r3, #1
 800fcf8:	61a3      	streq	r3, [r4, #24]
 800fcfa:	4620      	mov	r0, r4
 800fcfc:	f000 f820 	bl	800fd40 <__sfp>
 800fd00:	6060      	str	r0, [r4, #4]
 800fd02:	4620      	mov	r0, r4
 800fd04:	f000 f81c 	bl	800fd40 <__sfp>
 800fd08:	60a0      	str	r0, [r4, #8]
 800fd0a:	4620      	mov	r0, r4
 800fd0c:	f000 f818 	bl	800fd40 <__sfp>
 800fd10:	2200      	movs	r2, #0
 800fd12:	60e0      	str	r0, [r4, #12]
 800fd14:	2104      	movs	r1, #4
 800fd16:	6860      	ldr	r0, [r4, #4]
 800fd18:	f7ff ff82 	bl	800fc20 <std>
 800fd1c:	68a0      	ldr	r0, [r4, #8]
 800fd1e:	2201      	movs	r2, #1
 800fd20:	2109      	movs	r1, #9
 800fd22:	f7ff ff7d 	bl	800fc20 <std>
 800fd26:	68e0      	ldr	r0, [r4, #12]
 800fd28:	2202      	movs	r2, #2
 800fd2a:	2112      	movs	r1, #18
 800fd2c:	f7ff ff78 	bl	800fc20 <std>
 800fd30:	2301      	movs	r3, #1
 800fd32:	61a3      	str	r3, [r4, #24]
 800fd34:	e7d2      	b.n	800fcdc <__sinit+0xc>
 800fd36:	bf00      	nop
 800fd38:	08010bc0 	.word	0x08010bc0
 800fd3c:	0800fc69 	.word	0x0800fc69

0800fd40 <__sfp>:
 800fd40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd42:	4607      	mov	r7, r0
 800fd44:	f7ff ffac 	bl	800fca0 <__sfp_lock_acquire>
 800fd48:	4b1e      	ldr	r3, [pc, #120]	; (800fdc4 <__sfp+0x84>)
 800fd4a:	681e      	ldr	r6, [r3, #0]
 800fd4c:	69b3      	ldr	r3, [r6, #24]
 800fd4e:	b913      	cbnz	r3, 800fd56 <__sfp+0x16>
 800fd50:	4630      	mov	r0, r6
 800fd52:	f7ff ffbd 	bl	800fcd0 <__sinit>
 800fd56:	3648      	adds	r6, #72	; 0x48
 800fd58:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fd5c:	3b01      	subs	r3, #1
 800fd5e:	d503      	bpl.n	800fd68 <__sfp+0x28>
 800fd60:	6833      	ldr	r3, [r6, #0]
 800fd62:	b30b      	cbz	r3, 800fda8 <__sfp+0x68>
 800fd64:	6836      	ldr	r6, [r6, #0]
 800fd66:	e7f7      	b.n	800fd58 <__sfp+0x18>
 800fd68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fd6c:	b9d5      	cbnz	r5, 800fda4 <__sfp+0x64>
 800fd6e:	4b16      	ldr	r3, [pc, #88]	; (800fdc8 <__sfp+0x88>)
 800fd70:	60e3      	str	r3, [r4, #12]
 800fd72:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fd76:	6665      	str	r5, [r4, #100]	; 0x64
 800fd78:	f000 f847 	bl	800fe0a <__retarget_lock_init_recursive>
 800fd7c:	f7ff ff96 	bl	800fcac <__sfp_lock_release>
 800fd80:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fd84:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fd88:	6025      	str	r5, [r4, #0]
 800fd8a:	61a5      	str	r5, [r4, #24]
 800fd8c:	2208      	movs	r2, #8
 800fd8e:	4629      	mov	r1, r5
 800fd90:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fd94:	f7fd faf4 	bl	800d380 <memset>
 800fd98:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fd9c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fda0:	4620      	mov	r0, r4
 800fda2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fda4:	3468      	adds	r4, #104	; 0x68
 800fda6:	e7d9      	b.n	800fd5c <__sfp+0x1c>
 800fda8:	2104      	movs	r1, #4
 800fdaa:	4638      	mov	r0, r7
 800fdac:	f7ff ff62 	bl	800fc74 <__sfmoreglue>
 800fdb0:	4604      	mov	r4, r0
 800fdb2:	6030      	str	r0, [r6, #0]
 800fdb4:	2800      	cmp	r0, #0
 800fdb6:	d1d5      	bne.n	800fd64 <__sfp+0x24>
 800fdb8:	f7ff ff78 	bl	800fcac <__sfp_lock_release>
 800fdbc:	230c      	movs	r3, #12
 800fdbe:	603b      	str	r3, [r7, #0]
 800fdc0:	e7ee      	b.n	800fda0 <__sfp+0x60>
 800fdc2:	bf00      	nop
 800fdc4:	08010bc0 	.word	0x08010bc0
 800fdc8:	ffff0001 	.word	0xffff0001

0800fdcc <_fwalk_reent>:
 800fdcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fdd0:	4606      	mov	r6, r0
 800fdd2:	4688      	mov	r8, r1
 800fdd4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fdd8:	2700      	movs	r7, #0
 800fdda:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fdde:	f1b9 0901 	subs.w	r9, r9, #1
 800fde2:	d505      	bpl.n	800fdf0 <_fwalk_reent+0x24>
 800fde4:	6824      	ldr	r4, [r4, #0]
 800fde6:	2c00      	cmp	r4, #0
 800fde8:	d1f7      	bne.n	800fdda <_fwalk_reent+0xe>
 800fdea:	4638      	mov	r0, r7
 800fdec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fdf0:	89ab      	ldrh	r3, [r5, #12]
 800fdf2:	2b01      	cmp	r3, #1
 800fdf4:	d907      	bls.n	800fe06 <_fwalk_reent+0x3a>
 800fdf6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fdfa:	3301      	adds	r3, #1
 800fdfc:	d003      	beq.n	800fe06 <_fwalk_reent+0x3a>
 800fdfe:	4629      	mov	r1, r5
 800fe00:	4630      	mov	r0, r6
 800fe02:	47c0      	blx	r8
 800fe04:	4307      	orrs	r7, r0
 800fe06:	3568      	adds	r5, #104	; 0x68
 800fe08:	e7e9      	b.n	800fdde <_fwalk_reent+0x12>

0800fe0a <__retarget_lock_init_recursive>:
 800fe0a:	4770      	bx	lr

0800fe0c <__retarget_lock_acquire_recursive>:
 800fe0c:	4770      	bx	lr

0800fe0e <__retarget_lock_release_recursive>:
 800fe0e:	4770      	bx	lr

0800fe10 <__swhatbuf_r>:
 800fe10:	b570      	push	{r4, r5, r6, lr}
 800fe12:	460e      	mov	r6, r1
 800fe14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe18:	2900      	cmp	r1, #0
 800fe1a:	b096      	sub	sp, #88	; 0x58
 800fe1c:	4614      	mov	r4, r2
 800fe1e:	461d      	mov	r5, r3
 800fe20:	da07      	bge.n	800fe32 <__swhatbuf_r+0x22>
 800fe22:	2300      	movs	r3, #0
 800fe24:	602b      	str	r3, [r5, #0]
 800fe26:	89b3      	ldrh	r3, [r6, #12]
 800fe28:	061a      	lsls	r2, r3, #24
 800fe2a:	d410      	bmi.n	800fe4e <__swhatbuf_r+0x3e>
 800fe2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fe30:	e00e      	b.n	800fe50 <__swhatbuf_r+0x40>
 800fe32:	466a      	mov	r2, sp
 800fe34:	f000 f902 	bl	801003c <_fstat_r>
 800fe38:	2800      	cmp	r0, #0
 800fe3a:	dbf2      	blt.n	800fe22 <__swhatbuf_r+0x12>
 800fe3c:	9a01      	ldr	r2, [sp, #4]
 800fe3e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fe42:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fe46:	425a      	negs	r2, r3
 800fe48:	415a      	adcs	r2, r3
 800fe4a:	602a      	str	r2, [r5, #0]
 800fe4c:	e7ee      	b.n	800fe2c <__swhatbuf_r+0x1c>
 800fe4e:	2340      	movs	r3, #64	; 0x40
 800fe50:	2000      	movs	r0, #0
 800fe52:	6023      	str	r3, [r4, #0]
 800fe54:	b016      	add	sp, #88	; 0x58
 800fe56:	bd70      	pop	{r4, r5, r6, pc}

0800fe58 <__smakebuf_r>:
 800fe58:	898b      	ldrh	r3, [r1, #12]
 800fe5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fe5c:	079d      	lsls	r5, r3, #30
 800fe5e:	4606      	mov	r6, r0
 800fe60:	460c      	mov	r4, r1
 800fe62:	d507      	bpl.n	800fe74 <__smakebuf_r+0x1c>
 800fe64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fe68:	6023      	str	r3, [r4, #0]
 800fe6a:	6123      	str	r3, [r4, #16]
 800fe6c:	2301      	movs	r3, #1
 800fe6e:	6163      	str	r3, [r4, #20]
 800fe70:	b002      	add	sp, #8
 800fe72:	bd70      	pop	{r4, r5, r6, pc}
 800fe74:	ab01      	add	r3, sp, #4
 800fe76:	466a      	mov	r2, sp
 800fe78:	f7ff ffca 	bl	800fe10 <__swhatbuf_r>
 800fe7c:	9900      	ldr	r1, [sp, #0]
 800fe7e:	4605      	mov	r5, r0
 800fe80:	4630      	mov	r0, r6
 800fe82:	f7ff f987 	bl	800f194 <_malloc_r>
 800fe86:	b948      	cbnz	r0, 800fe9c <__smakebuf_r+0x44>
 800fe88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe8c:	059a      	lsls	r2, r3, #22
 800fe8e:	d4ef      	bmi.n	800fe70 <__smakebuf_r+0x18>
 800fe90:	f023 0303 	bic.w	r3, r3, #3
 800fe94:	f043 0302 	orr.w	r3, r3, #2
 800fe98:	81a3      	strh	r3, [r4, #12]
 800fe9a:	e7e3      	b.n	800fe64 <__smakebuf_r+0xc>
 800fe9c:	4b0d      	ldr	r3, [pc, #52]	; (800fed4 <__smakebuf_r+0x7c>)
 800fe9e:	62b3      	str	r3, [r6, #40]	; 0x28
 800fea0:	89a3      	ldrh	r3, [r4, #12]
 800fea2:	6020      	str	r0, [r4, #0]
 800fea4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fea8:	81a3      	strh	r3, [r4, #12]
 800feaa:	9b00      	ldr	r3, [sp, #0]
 800feac:	6163      	str	r3, [r4, #20]
 800feae:	9b01      	ldr	r3, [sp, #4]
 800feb0:	6120      	str	r0, [r4, #16]
 800feb2:	b15b      	cbz	r3, 800fecc <__smakebuf_r+0x74>
 800feb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800feb8:	4630      	mov	r0, r6
 800feba:	f000 f8d1 	bl	8010060 <_isatty_r>
 800febe:	b128      	cbz	r0, 800fecc <__smakebuf_r+0x74>
 800fec0:	89a3      	ldrh	r3, [r4, #12]
 800fec2:	f023 0303 	bic.w	r3, r3, #3
 800fec6:	f043 0301 	orr.w	r3, r3, #1
 800feca:	81a3      	strh	r3, [r4, #12]
 800fecc:	89a0      	ldrh	r0, [r4, #12]
 800fece:	4305      	orrs	r5, r0
 800fed0:	81a5      	strh	r5, [r4, #12]
 800fed2:	e7cd      	b.n	800fe70 <__smakebuf_r+0x18>
 800fed4:	0800fc69 	.word	0x0800fc69

0800fed8 <_malloc_usable_size_r>:
 800fed8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fedc:	1f18      	subs	r0, r3, #4
 800fede:	2b00      	cmp	r3, #0
 800fee0:	bfbc      	itt	lt
 800fee2:	580b      	ldrlt	r3, [r1, r0]
 800fee4:	18c0      	addlt	r0, r0, r3
 800fee6:	4770      	bx	lr

0800fee8 <_raise_r>:
 800fee8:	291f      	cmp	r1, #31
 800feea:	b538      	push	{r3, r4, r5, lr}
 800feec:	4604      	mov	r4, r0
 800feee:	460d      	mov	r5, r1
 800fef0:	d904      	bls.n	800fefc <_raise_r+0x14>
 800fef2:	2316      	movs	r3, #22
 800fef4:	6003      	str	r3, [r0, #0]
 800fef6:	f04f 30ff 	mov.w	r0, #4294967295
 800fefa:	bd38      	pop	{r3, r4, r5, pc}
 800fefc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fefe:	b112      	cbz	r2, 800ff06 <_raise_r+0x1e>
 800ff00:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ff04:	b94b      	cbnz	r3, 800ff1a <_raise_r+0x32>
 800ff06:	4620      	mov	r0, r4
 800ff08:	f000 f830 	bl	800ff6c <_getpid_r>
 800ff0c:	462a      	mov	r2, r5
 800ff0e:	4601      	mov	r1, r0
 800ff10:	4620      	mov	r0, r4
 800ff12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff16:	f000 b817 	b.w	800ff48 <_kill_r>
 800ff1a:	2b01      	cmp	r3, #1
 800ff1c:	d00a      	beq.n	800ff34 <_raise_r+0x4c>
 800ff1e:	1c59      	adds	r1, r3, #1
 800ff20:	d103      	bne.n	800ff2a <_raise_r+0x42>
 800ff22:	2316      	movs	r3, #22
 800ff24:	6003      	str	r3, [r0, #0]
 800ff26:	2001      	movs	r0, #1
 800ff28:	e7e7      	b.n	800fefa <_raise_r+0x12>
 800ff2a:	2400      	movs	r4, #0
 800ff2c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ff30:	4628      	mov	r0, r5
 800ff32:	4798      	blx	r3
 800ff34:	2000      	movs	r0, #0
 800ff36:	e7e0      	b.n	800fefa <_raise_r+0x12>

0800ff38 <raise>:
 800ff38:	4b02      	ldr	r3, [pc, #8]	; (800ff44 <raise+0xc>)
 800ff3a:	4601      	mov	r1, r0
 800ff3c:	6818      	ldr	r0, [r3, #0]
 800ff3e:	f7ff bfd3 	b.w	800fee8 <_raise_r>
 800ff42:	bf00      	nop
 800ff44:	20000010 	.word	0x20000010

0800ff48 <_kill_r>:
 800ff48:	b538      	push	{r3, r4, r5, lr}
 800ff4a:	4d07      	ldr	r5, [pc, #28]	; (800ff68 <_kill_r+0x20>)
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	4604      	mov	r4, r0
 800ff50:	4608      	mov	r0, r1
 800ff52:	4611      	mov	r1, r2
 800ff54:	602b      	str	r3, [r5, #0]
 800ff56:	f7f3 fec3 	bl	8003ce0 <_kill>
 800ff5a:	1c43      	adds	r3, r0, #1
 800ff5c:	d102      	bne.n	800ff64 <_kill_r+0x1c>
 800ff5e:	682b      	ldr	r3, [r5, #0]
 800ff60:	b103      	cbz	r3, 800ff64 <_kill_r+0x1c>
 800ff62:	6023      	str	r3, [r4, #0]
 800ff64:	bd38      	pop	{r3, r4, r5, pc}
 800ff66:	bf00      	nop
 800ff68:	200027ec 	.word	0x200027ec

0800ff6c <_getpid_r>:
 800ff6c:	f7f3 beb0 	b.w	8003cd0 <_getpid>

0800ff70 <__sread>:
 800ff70:	b510      	push	{r4, lr}
 800ff72:	460c      	mov	r4, r1
 800ff74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ff78:	f000 f894 	bl	80100a4 <_read_r>
 800ff7c:	2800      	cmp	r0, #0
 800ff7e:	bfab      	itete	ge
 800ff80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ff82:	89a3      	ldrhlt	r3, [r4, #12]
 800ff84:	181b      	addge	r3, r3, r0
 800ff86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ff8a:	bfac      	ite	ge
 800ff8c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ff8e:	81a3      	strhlt	r3, [r4, #12]
 800ff90:	bd10      	pop	{r4, pc}

0800ff92 <__swrite>:
 800ff92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff96:	461f      	mov	r7, r3
 800ff98:	898b      	ldrh	r3, [r1, #12]
 800ff9a:	05db      	lsls	r3, r3, #23
 800ff9c:	4605      	mov	r5, r0
 800ff9e:	460c      	mov	r4, r1
 800ffa0:	4616      	mov	r6, r2
 800ffa2:	d505      	bpl.n	800ffb0 <__swrite+0x1e>
 800ffa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ffa8:	2302      	movs	r3, #2
 800ffaa:	2200      	movs	r2, #0
 800ffac:	f000 f868 	bl	8010080 <_lseek_r>
 800ffb0:	89a3      	ldrh	r3, [r4, #12]
 800ffb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ffb6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ffba:	81a3      	strh	r3, [r4, #12]
 800ffbc:	4632      	mov	r2, r6
 800ffbe:	463b      	mov	r3, r7
 800ffc0:	4628      	mov	r0, r5
 800ffc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ffc6:	f000 b817 	b.w	800fff8 <_write_r>

0800ffca <__sseek>:
 800ffca:	b510      	push	{r4, lr}
 800ffcc:	460c      	mov	r4, r1
 800ffce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ffd2:	f000 f855 	bl	8010080 <_lseek_r>
 800ffd6:	1c43      	adds	r3, r0, #1
 800ffd8:	89a3      	ldrh	r3, [r4, #12]
 800ffda:	bf15      	itete	ne
 800ffdc:	6560      	strne	r0, [r4, #84]	; 0x54
 800ffde:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ffe2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ffe6:	81a3      	strheq	r3, [r4, #12]
 800ffe8:	bf18      	it	ne
 800ffea:	81a3      	strhne	r3, [r4, #12]
 800ffec:	bd10      	pop	{r4, pc}

0800ffee <__sclose>:
 800ffee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fff2:	f000 b813 	b.w	801001c <_close_r>
	...

0800fff8 <_write_r>:
 800fff8:	b538      	push	{r3, r4, r5, lr}
 800fffa:	4d07      	ldr	r5, [pc, #28]	; (8010018 <_write_r+0x20>)
 800fffc:	4604      	mov	r4, r0
 800fffe:	4608      	mov	r0, r1
 8010000:	4611      	mov	r1, r2
 8010002:	2200      	movs	r2, #0
 8010004:	602a      	str	r2, [r5, #0]
 8010006:	461a      	mov	r2, r3
 8010008:	f7f3 fea1 	bl	8003d4e <_write>
 801000c:	1c43      	adds	r3, r0, #1
 801000e:	d102      	bne.n	8010016 <_write_r+0x1e>
 8010010:	682b      	ldr	r3, [r5, #0]
 8010012:	b103      	cbz	r3, 8010016 <_write_r+0x1e>
 8010014:	6023      	str	r3, [r4, #0]
 8010016:	bd38      	pop	{r3, r4, r5, pc}
 8010018:	200027ec 	.word	0x200027ec

0801001c <_close_r>:
 801001c:	b538      	push	{r3, r4, r5, lr}
 801001e:	4d06      	ldr	r5, [pc, #24]	; (8010038 <_close_r+0x1c>)
 8010020:	2300      	movs	r3, #0
 8010022:	4604      	mov	r4, r0
 8010024:	4608      	mov	r0, r1
 8010026:	602b      	str	r3, [r5, #0]
 8010028:	f7f3 fead 	bl	8003d86 <_close>
 801002c:	1c43      	adds	r3, r0, #1
 801002e:	d102      	bne.n	8010036 <_close_r+0x1a>
 8010030:	682b      	ldr	r3, [r5, #0]
 8010032:	b103      	cbz	r3, 8010036 <_close_r+0x1a>
 8010034:	6023      	str	r3, [r4, #0]
 8010036:	bd38      	pop	{r3, r4, r5, pc}
 8010038:	200027ec 	.word	0x200027ec

0801003c <_fstat_r>:
 801003c:	b538      	push	{r3, r4, r5, lr}
 801003e:	4d07      	ldr	r5, [pc, #28]	; (801005c <_fstat_r+0x20>)
 8010040:	2300      	movs	r3, #0
 8010042:	4604      	mov	r4, r0
 8010044:	4608      	mov	r0, r1
 8010046:	4611      	mov	r1, r2
 8010048:	602b      	str	r3, [r5, #0]
 801004a:	f7f3 fea8 	bl	8003d9e <_fstat>
 801004e:	1c43      	adds	r3, r0, #1
 8010050:	d102      	bne.n	8010058 <_fstat_r+0x1c>
 8010052:	682b      	ldr	r3, [r5, #0]
 8010054:	b103      	cbz	r3, 8010058 <_fstat_r+0x1c>
 8010056:	6023      	str	r3, [r4, #0]
 8010058:	bd38      	pop	{r3, r4, r5, pc}
 801005a:	bf00      	nop
 801005c:	200027ec 	.word	0x200027ec

08010060 <_isatty_r>:
 8010060:	b538      	push	{r3, r4, r5, lr}
 8010062:	4d06      	ldr	r5, [pc, #24]	; (801007c <_isatty_r+0x1c>)
 8010064:	2300      	movs	r3, #0
 8010066:	4604      	mov	r4, r0
 8010068:	4608      	mov	r0, r1
 801006a:	602b      	str	r3, [r5, #0]
 801006c:	f7f3 fea7 	bl	8003dbe <_isatty>
 8010070:	1c43      	adds	r3, r0, #1
 8010072:	d102      	bne.n	801007a <_isatty_r+0x1a>
 8010074:	682b      	ldr	r3, [r5, #0]
 8010076:	b103      	cbz	r3, 801007a <_isatty_r+0x1a>
 8010078:	6023      	str	r3, [r4, #0]
 801007a:	bd38      	pop	{r3, r4, r5, pc}
 801007c:	200027ec 	.word	0x200027ec

08010080 <_lseek_r>:
 8010080:	b538      	push	{r3, r4, r5, lr}
 8010082:	4d07      	ldr	r5, [pc, #28]	; (80100a0 <_lseek_r+0x20>)
 8010084:	4604      	mov	r4, r0
 8010086:	4608      	mov	r0, r1
 8010088:	4611      	mov	r1, r2
 801008a:	2200      	movs	r2, #0
 801008c:	602a      	str	r2, [r5, #0]
 801008e:	461a      	mov	r2, r3
 8010090:	f7f3 fea0 	bl	8003dd4 <_lseek>
 8010094:	1c43      	adds	r3, r0, #1
 8010096:	d102      	bne.n	801009e <_lseek_r+0x1e>
 8010098:	682b      	ldr	r3, [r5, #0]
 801009a:	b103      	cbz	r3, 801009e <_lseek_r+0x1e>
 801009c:	6023      	str	r3, [r4, #0]
 801009e:	bd38      	pop	{r3, r4, r5, pc}
 80100a0:	200027ec 	.word	0x200027ec

080100a4 <_read_r>:
 80100a4:	b538      	push	{r3, r4, r5, lr}
 80100a6:	4d07      	ldr	r5, [pc, #28]	; (80100c4 <_read_r+0x20>)
 80100a8:	4604      	mov	r4, r0
 80100aa:	4608      	mov	r0, r1
 80100ac:	4611      	mov	r1, r2
 80100ae:	2200      	movs	r2, #0
 80100b0:	602a      	str	r2, [r5, #0]
 80100b2:	461a      	mov	r2, r3
 80100b4:	f7f3 fe2e 	bl	8003d14 <_read>
 80100b8:	1c43      	adds	r3, r0, #1
 80100ba:	d102      	bne.n	80100c2 <_read_r+0x1e>
 80100bc:	682b      	ldr	r3, [r5, #0]
 80100be:	b103      	cbz	r3, 80100c2 <_read_r+0x1e>
 80100c0:	6023      	str	r3, [r4, #0]
 80100c2:	bd38      	pop	{r3, r4, r5, pc}
 80100c4:	200027ec 	.word	0x200027ec

080100c8 <_init>:
 80100c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100ca:	bf00      	nop
 80100cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100ce:	bc08      	pop	{r3}
 80100d0:	469e      	mov	lr, r3
 80100d2:	4770      	bx	lr

080100d4 <_fini>:
 80100d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100d6:	bf00      	nop
 80100d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100da:	bc08      	pop	{r3}
 80100dc:	469e      	mov	lr, r3
 80100de:	4770      	bx	lr
