{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759084907356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759084907357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 12:41:47 2025 " "Processing started: Sun Sep 28 12:41:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759084907357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759084907357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_EXT -c ALU_EXT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_EXT -c ALU_EXT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759084907357 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1759084907938 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "common_params.inc ALU_EXT.v(12) " "Verilog HDL File I/O error at ALU_EXT.v(12): can't open Verilog Design File \"common_params.inc\"" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 12 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759084908052 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "extended_ALU ALU_EXT.v(1) " "Ignored design unit \"extended_ALU\" at ALU_EXT.v(1) due to previous errors" {  } { { "ALU_EXT.v" "" { Text "C:/Users/JOSE LUIS TARQUI/Desktop/SCEIE/LASCAS/IA Y FPG/MI nuevo codigo/CNN_WITH_FPGA/ALU_EXT.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1759084908054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ext.v 0 0 " "Found 0 design units, including 0 entities, in source file alu_ext.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759084908056 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759084908183 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 28 12:41:48 2025 " "Processing ended: Sun Sep 28 12:41:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759084908183 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759084908183 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759084908183 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759084908183 ""}
