#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr  2 09:58:15 2020
# Process ID: 6870
# Current directory: /mnt/500GB/home/mbaharan/MachSuite/fft/strided
# Command line: vivado
# Log file: /mnt/500GB/home/mbaharan/MachSuite/fft/strided/vivado.log
# Journal file: /mnt/500GB/home/mbaharan/MachSuite/fft/strided/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/500GB/home/mbaharan/MachSuite/gemm/ncubed/build/ZCU102-gemm_ncubed/_sds/p0/vivado/prj/prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/500GB/home/mbaharan/MachSuite/gemm/ncubed/build/ZCU102-gemm_ncubed/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/tools/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/SDx/2018.3/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/500GB/home/mbaharan/MachSuite/gemm/ncubed/build/ZCU102-gemm_ncubed/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/SDx/2018.3/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 6911.430 ; gain = 477.355 ; free physical = 36216 ; free virtual = 43272
update_compile_order -fileset sources_1
open_bd_design {/mnt/500GB/home/mbaharan/MachSuite/gemm/ncubed/build/ZCU102-gemm_ncubed/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/zcu102.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - ps_e
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_4
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_5
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_6
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:hls:gemm:1.0 - gemm_1
Adding cell -- xilinx.com:ip:adapter_v3_0:1.0 - gemm_1_if
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ps_e_M_AXI_HPM0_FPD
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ps_e_S_AXI_HP1_FPD
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_df
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ps_e_S_AXI_HP0_FPD
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_df
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_ic_ps_e_S_AXI_HP2_FPD
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_df
Adding cell -- xilinx.com:ip:xlconstant:1.1 - sds_irq_const
Successfully read diagram <zcu102> from BD file </mnt/500GB/home/mbaharan/MachSuite/gemm/ncubed/build/ZCU102-gemm_ncubed/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/zcu102.bd>
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  2 10:07:40 2020...
