#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 18 22:59:02 2019
# Process ID: 21184
# Current directory: C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18188
# Log file: C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 C:/Users/lenovo/Desktop/project_1 -part xc7a100tfgg484-1
add_files -norecurse {C:/Users/lenovo/Desktop/新建文件夹/新建文件夹/uart_txd.v C:/Users/lenovo/Desktop/新建文件夹/新建文件夹/UART_SDRAM.v C:/Users/lenovo/Desktop/新建文件夹/新建文件夹/clock_div.v C:/Users/lenovo/Desktop/新建文件夹/新建文件夹/block_image.v C:/Users/lenovo/Desktop/新建文件夹/新建文件夹/colorlump.v C:/Users/lenovo/Desktop/新建文件夹/新建文件夹/sync.v C:/Users/lenovo/Desktop/新建文件夹/新建文件夹/uart_vga_out.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_400 -dir c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_400} CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_400} CONFIG.CLK_OUT2_PORT {clk_100} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {400} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.500} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.NUM_OUT_CLKS {2} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {101.114} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_400]
generate_target {instantiation_template} [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/clk_400/clk_400.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/clk_400/clk_400.xci]
generate_target all [get_files  c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/clk_400/clk_400.xci]
export_ip_user_files -of_objects [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/clk_400/clk_400.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/clk_400/clk_400.xci] -directory C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.0 -module_name sdram
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips sdram]
generate_target {instantiation_template} [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci]
generate_target all [get_files  c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci]
export_ip_user_files -of_objects [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci] -directory C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
set_property IOSTANDARD DIFF_SSTL15 [get_ports [list {ddr3_ck_n[0]}]]
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_b.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips sdram]
generate_target {instantiation_template} [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci]
generate_target all [get_files  c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci]
export_ip_user_files -of_objects [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci] -directory C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips sdram]
generate_target {instantiation_template} [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci]
generate_target all [get_files  c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci]
export_ip_user_files -of_objects [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci] -directory C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list {b_vga[3]} {b_vga[2]} {b_vga[1]} {b_vga[0]}]]
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_b.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips sdram]
generate_target {instantiation_template} [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci]
generate_target all [get_files  c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci]
export_ip_user_files -of_objects [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/lenovo/Desktop/project_1/project_1.srcs/sources_1/ip/sdram/sdram.xci] -directory C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
set_property IOSTANDARD DIFF_SSTL15 [get_ports [list {ddr3_ck_n[0]}]]
open_project C:/Users/lenovo/Desktop/project_2.xpr/project_2/project_2.xpr
update_compile_order -fileset sources_1
generate_target all [get_files C:/Users/lenovo/Desktop/project_2.xpr/project_2/project_2.srcs/sources_1/ip/sdram/sdram.xci]
synth_design -rtl -name rtl_1
set_property IOSTANDARD DIFF_SSTL15 [get_ports [list {ddr3_ck_p[0]}]]
place_ports {ddr3_dm[1]} AA1
set_property IOSTANDARD SSTL15 [get_ports [list {ddr3_dm[1]}]]
close_project
set_property IOSTANDARD LVCMOS33 [get_ports [list {b_vga[3]} {b_vga[2]} {b_vga[1]} {b_vga[0]}]]
place_ports {b_vga[0]} G17
place_ports {b_vga[0]} H20
place_ports {b_vga[1]} G20
place_ports {b_vga[2]} K21
place_ports {b_vga[3]} K22
set_property IOSTANDARD LVCMOS33 [get_ports [list {g_vga[3]} {g_vga[2]} {g_vga[1]} {g_vga[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {r_vga[3]} {r_vga[2]} {r_vga[1]} {r_vga[0]}]]
place_ports {g_vga[3]} H22
place_ports {g_vga[2]} J22
place_ports {g_vga[1]} H18
place_ports {g_vga[0]} H17
place_ports {r_vga[0]} G17
place_ports {r_vga[1]} G18
place_ports {r_vga[2]} J15
place_ports {r_vga[3]} H15
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports clk Y18
set_property IOSTANDARD LVCMOS33 [get_ports [list h_sync]]
place_ports h_sync M21
set_property IOSTANDARD LVCMOS33 [get_ports [list init_calib_complete]]
place_ports init_calib_complete E22
set_property package_pin "" [get_ports [list  rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
place_ports rst_n W4
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_input]]
place_ports uart_input Y19
set_property package_pin "" [get_ports [list  uart_start]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_start]]
place_ports uart_start R4
set_property IOSTANDARD LVCMOS33 [get_ports [list v_sync]]
place_ports v_sync L21
file mkdir C:/Users/lenovo/Desktop/project_1/project_1.srcs/constrs_1/new
close [ open C:/Users/lenovo/Desktop/project_1/project_1.srcs/constrs_1/new/uart_sdram.xdc w ]
add_files -fileset constrs_1 C:/Users/lenovo/Desktop/project_1/project_1.srcs/constrs_1/new/uart_sdram.xdc
set_property target_constrs_file C:/Users/lenovo/Desktop/project_1/project_1.srcs/constrs_1/new/uart_sdram.xdc [current_fileset -constrset]
save_constraints -force
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property IOSTANDARD SSTL15 [get_ports [list rst_n]]
set_property IOSTANDARD SSTL15 [get_ports [list uart_start]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
archive_project C:/Users/lenovo/Desktop/project_1.xpr.zip -temp_dir C:/Users/lenovo/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21184-LAPTOP-69NJ2TNC -force -include_local_ip_cache -include_config_settings
