{
  "date_produced": "20180620",
  "publication_number": "US20180189631A1-20180705",
  "main_ipcr_label": "G06N304",
  "decision": "PENDING",
  "application_number": "15395231",
  "inventor_list": [
    {
      "inventor_name_last": "Sumbul",
      "inventor_name_first": "Huseyin Ekin",
      "inventor_city": "Portland",
      "inventor_state": "OR",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Chen",
      "inventor_name_first": "Gregory K.",
      "inventor_city": "Portland",
      "inventor_state": "OR",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Kumar",
      "inventor_name_first": "Raghavan",
      "inventor_city": "Hillsboro",
      "inventor_state": "OR",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Knag",
      "inventor_name_first": "Phil",
      "inventor_city": "Portland",
      "inventor_state": "OR",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Krishnamurthy",
      "inventor_name_first": "Ram K.",
      "inventor_city": "Portland",
      "inventor_state": "OR",
      "inventor_country": "US"
    }
  ],
  "abstract": "In one embodiment, a method comprises determining that a membrane potential of a first neuron of a first neuron core exceeds a threshold; determining a first plurality of synapse cores that each store at least one synapse weight associated with the first neuron; and sending a spike message to the determined first plurality of synapse cores.",
  "filing_date": "20161230",
  "patent_number": "None",
  "summary": "<SOH> BRIEF DESCRIPTION OF THE DRAWINGS <EOH>FIG. 1 illustrates a block diagram for an example computing system including a multicore processor that may implement a neural network in accordance with certain embodiments. FIG. 2 illustrates a block diagram of a processor comprising a network on a chip (NoC) system that may implement a neural network in accordance with certain embodiments. FIG. 3 illustrates an example portion of a neural network in accordance with certain embodiments. FIG. 4 depicts an example system of neurosynaptic core clusters in accordance with certain embodiments. FIG. 5 depicts an example architecture of a neuron core in accordance with certain embodiments. FIG. 6A illustrates an example flow for implementing a long-term depression (LTD) update in accordance with certain embodiments. FIG. 6B illustrates an example flow for implementing a long-term potentiation (LTP) update in accordance with certain embodiments. FIG. 7 depicts an example connection scheme of a portion of a neural network in accordance with certain embodiments. FIG. 8 depicts an example routing flow based on a multicast router address with wildcard bits in accordance with certain embodiments. FIG. 9 depicts example arbiters and crossbars of a router in accordance with certain embodiments. FIG. 10 depicts an example embodiment of a synapse core in accordance with certain embodiments. FIG. 11 depicts an example connectivity of neurons with an example sparsity in accordance with certain embodiments. FIG. 12 illustrates a block diagram for an example computing system that may implement a neural network in accordance with certain embodiments. FIG. 13 illustrates an example flow for sending spike messages in accordance with certain embodiments. detailed-description description=\"Detailed Description\" end=\"lead\"? Like reference numbers and designations in the various drawings indicate like elements.",
  "date_published": "20180705",
  "title": "NEURAL NETWORK WITH RECONFIGURABLE SPARSE CONNECTIVITY AND ONLINE LEARNING",
  "ipcr_labels": [
    "G06N304",
    "G06N308"
  ],
  "_processing_info": {
    "original_size": 125172,
    "optimized_size": 3424,
    "reduction_percent": 97.26
  }
}