;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -97, <-20
	SUB -97, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -8, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @2
	SUB @0, @2
	SUB @127, 106
	SPL 12, #10
	SUB #12, @200
	JMP <121, 103
	SUB @121, 106
	SUB 100, @600
	JMP -7, @-20
	JMP -207, @-120
	CMP @128, 106
	CMP @128, 106
	ADD 210, 60
	SUB @127, 106
	SPL -207, @-120
	MOV 2, -1
	SUB 201, 120
	SPL 12, #10
	SPL 12, #10
	JMP <127, 106
	JMP <127, 106
	SUB @-1, 0
	SUB 100, @600
	SUB 10, -0
	SUB 10, -0
	CMP @127, 106
	SUB @121, 106
	JMN 9, <2
	SUB @121, 106
	SUB <-207, <-620
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <922
	SPL 0, <922
	JMP @12, #202
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
