# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:34 on Apr 16,2018
# vlog -reportprogress 300 ./Mux_3w_5_to_1.sv 
# -- Compiling module Mux_3w_5_to_1
# -- Compiling module Mux_3w_5_to_1_testbench
# 
# Top level modules:
# 	Mux_3w_5_to_1_testbench
# End time: 11:36:34 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_3w_5_to_1_testbench 
# Start time: 11:36:34 on Apr 16,2018
# Loading sv_std.std
# Loading work.Mux_3w_5_to_1_testbench
# Loading work.Mux_3w_5_to_1
# ** Error: (vsim-3033) ./Mux_3w_5_to_1.sv(12): Instantiation of 'Mux_5_to_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_3w_5_to_1_testbench/DUT File: ./Mux_3w_5_to_1.sv
#         Searched libraries:
#             C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part3/work
# ** Error: (vsim-3033) ./Mux_3w_5_to_1.sv(13): Instantiation of 'Mux_5_to_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_3w_5_to_1_testbench/DUT File: ./Mux_3w_5_to_1.sv
#         Searched libraries:
#             C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part3/work
# ** Error: (vsim-3033) ./Mux_3w_5_to_1.sv(14): Instantiation of 'Mux_5_to_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Mux_3w_5_to_1_testbench/DUT File: ./Mux_3w_5_to_1.sv
#         Searched libraries:
#             C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW1/Part3/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runmux5.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:39:01 on Apr 16,2018
# vlog -reportprogress 300 ./Mux_5_to_1.sv 
# -- Compiling module Mux_5_to_1
# -- Compiling module Mux_5_to_1_testbench
# 
# Top level modules:
# 	Mux_5_to_1_testbench
# End time: 11:39:01 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_5_to_1_testbench 
# Start time: 11:36:34 on Apr 16,2018
# Loading sv_std.std
# Loading work.Mux_5_to_1_testbench
# Loading work.Mux_5_to_1
# ** Error: Cannot open macro file: Mux_5_to_1_wave.do
# Error in macro ./runmux5.do line 17
# Cannot open macro file: Mux_5_to_1_wave.do
#     while executing
# "do Mux_5_to_1_wave.do"
do runmux5.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:24 on Apr 16,2018
# vlog -reportprogress 300 ./Mux_5_to_1.sv 
# -- Compiling module Mux_5_to_1
# -- Compiling module Mux_5_to_1_testbench
# 
# Top level modules:
# 	Mux_5_to_1_testbench
# End time: 11:40:24 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:40:25 on Apr 16,2018, Elapsed time: 0:03:51
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_5_to_1_testbench 
# Start time: 11:40:25 on Apr 16,2018
# Loading sv_std.std
# Loading work.Mux_5_to_1_testbench
# Loading work.Mux_5_to_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:39 on Apr 16,2018
# vlog -reportprogress 300 ./Mux_3w_5_to_1.sv 
# -- Compiling module Mux_3w_5_to_1
# -- Compiling module Mux_3w_5_to_1_testbench
# 
# Top level modules:
# 	Mux_3w_5_to_1_testbench
# End time: 11:40:39 on Apr 16,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:40:40 on Apr 16,2018, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mux_3w_5_to_1_testbench 
# Start time: 11:40:40 on Apr 16,2018
# Loading sv_std.std
# Loading work.Mux_3w_5_to_1_testbench
# Loading work.Mux_3w_5_to_1
# Loading work.Mux_5_to_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
