<stg><name>scaled_fixed2ieee</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="55">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="5">
<condition id="64">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="2">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="5">
<condition id="66">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="5" to="6">
<condition id="68">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="6" to="7">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="6">
<condition id="72">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="7" to="8">
<condition id="73">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %out_bits_2_V = alloca i32

]]></Node>
<StgValue><ssdm name="out_bits_2_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %out_bits_2_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="out_bits_2_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %out_bits_2_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="out_bits_2_V_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:3  %prescale_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %prescale)

]]></Node>
<StgValue><ssdm name="prescale_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader.preheader:4  %in_V_read = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %in_V)

]]></Node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %i = phi i2 [ 0, %.preheader.preheader ], [ %i_1, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
.preheader:1  %out_bits_2_V_load = load i32* %out_bits_2_V

]]></Node>
<StgValue><ssdm name="out_bits_2_V_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
.preheader:2  %out_bits_2_V_1_load = load i32* %out_bits_2_V_1

]]></Node>
<StgValue><ssdm name="out_bits_2_V_1_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
.preheader:3  %out_bits_2_V_2_load = load i32* %out_bits_2_V_2

]]></Node>
<StgValue><ssdm name="out_bits_2_V_2_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %exitcond1 = icmp eq i2 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:6  %i_1 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond1, label %1, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:0  %tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %Hi_assign = sub i6 -2, %tmp_7

]]></Node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %Lo_assign = sub i6 -17, %tmp_7

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tmp_24 = sub i6 -2, %Lo_assign

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
:0  %c_3 = alloca i32

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
:1  %c_3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="c_3_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
:2  %c_3_2 = alloca i32

]]></Node>
<StgValue><ssdm name="c_3_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:3  %c_3_3 = alloca i32

]]></Node>
<StgValue><ssdm name="c_3_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="63">
<![CDATA[
:4  %tmp_20 = trunc i63 %in_V_read to i15

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
:5  %tmp = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %tmp_20, i1 true)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_28 = call i32 @_ssdm_op_PartSet.i32.i32.i16.i32.i32(i32 undef, i16 %tmp, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %branch8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_21 = icmp ugt i6 %Lo_assign, %Hi_assign

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="63" op_0_bw="63" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_22 = call i63 @llvm.part.select.i63(i63 %in_V_read, i32 62, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_23 = sub i6 %Lo_assign, %Hi_assign

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %tmp_25 = sub i6 %Hi_assign, %Lo_assign

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:8  %tmp_26 = select i1 %tmp_21, i6 %tmp_23, i6 %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
:9  %tmp_27 = select i1 %tmp_21, i63 %tmp_22, i63 %in_V_read

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:10  %tmp_28 = select i1 %tmp_21, i6 %tmp_24, i6 %Lo_assign

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %tmp_29 = sub i6 -2, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="6">
<![CDATA[
:12  %tmp_30 = zext i6 %tmp_28 to i63

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="63" op_0_bw="6">
<![CDATA[
:13  %tmp_31 = zext i6 %tmp_29 to i63

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:14  %tmp_32 = lshr i63 %tmp_27, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:15  %tmp_33 = lshr i63 -1, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:16  %p_Result_s = and i63 %tmp_32, %tmp_33

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:17  switch i2 %i, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
branch1:0  br label %branch0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %branch0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="63">
<![CDATA[
branch0:1  %tmp_36 = trunc i63 %p_Result_s to i16

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch0:0  %p_Val2_2 = phi i32 [ %out_bits_2_V_1_load, %branch1 ], [ %out_bits_2_V_2_load, %branch2 ], [ %out_bits_2_V_load, %0 ]

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
branch0:2  %tmp_6 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_36, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32">
<![CDATA[
branch0:3  %out_bits_0_V = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 %p_Val2_2, i17 %tmp_6, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="out_bits_0_V"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch0:4  switch i2 %i, label %branch6 [
    i2 0, label %branch0..preheader.backedge_crit_edge
    i2 1, label %branch5
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0  store i32 %out_bits_0_V, i32* %out_bits_2_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0..preheader.backedge_crit_edge:0  store i32 %out_bits_0_V, i32* %out_bits_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
branch0..preheader.backedge_crit_edge:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0  store i32 %out_bits_0_V, i32* %out_bits_2_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
branch8:0  %i1 = phi i3 [ 0, %1 ], [ %i_2, %branch8.backedge ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:1  %exitcond = icmp eq i3 %i1, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch8:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch8:3  %i_2 = add i3 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch8:4  br i1 %exitcond, label %.preheader3.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_35 = trunc i3 %i1 to i2

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:1  %p_Val2_30 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %out_bits_2_V_load, i32 %out_bits_2_V_1_load, i32 %out_bits_2_V_2_load, i32 %p_Result_28, i2 %tmp_35)

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_29 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_30, i32 31, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:3  %c_0 = call i32 @llvm.cttz.i32(i32 %p_Result_29, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:4  switch i2 %tmp_35, label %branch11 [
    i2 0, label %.branch8.backedge_crit_edge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_35" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0  store i32 %c_0, i32* %c_3_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_35" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch8.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:0  store i32 %c_0, i32* %c_3_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch8.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.branch8.backedge_crit_edge:0  store i32 %c_0, i32* %c_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
.branch8.backedge_crit_edge:1  br label %branch8.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_35" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:0  store i32 %c_0, i32* %c_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_35" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch8.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch8.backedge:0  br label %branch8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
.preheader3:0  %in_shift = phi i63 [ %in_shift_V, %"operator<<.exit" ], [ %in_V_read, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="in_shift"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader3:1  %shift = phi i32 [ %shift_2, %"operator<<.exit" ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader3:2  %i2 = phi i3 [ %i_3, %"operator<<.exit" ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader3:3  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %i2, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:5  %i_3 = add i3 %i2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:6  br i1 %tmp_37, label %.loopexit_ifconv, label %"operator<<.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
operator<<.exit:0  %c_3_load = load i32* %c_3

]]></Node>
<StgValue><ssdm name="c_3_load"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
operator<<.exit:1  %c_3_1_load = load i32* %c_3_1

]]></Node>
<StgValue><ssdm name="c_3_1_load"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
operator<<.exit:2  %c_3_2_load = load i32* %c_3_2

]]></Node>
<StgValue><ssdm name="c_3_2_load"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
operator<<.exit:3  %c_3_3_load = load i32* %c_3_3

]]></Node>
<StgValue><ssdm name="c_3_3_load"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="3">
<![CDATA[
operator<<.exit:4  %tmp_38 = trunc i3 %i2 to i2

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
operator<<.exit:5  %sh_assign = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %c_3_1_load, i32 %c_3_2_load, i32 %c_3_3_load, i32 %c_3_load, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
operator<<.exit:7  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sh_assign, i32 31)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator<<.exit:8  %tmp_3 = sub nsw i32 0, %sh_assign

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator<<.exit:6  %shift_2 = add nsw i32 %sh_assign, %shift

]]></Node>
<StgValue><ssdm name="shift_2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
operator<<.exit:9  %sh_assign_1 = select i1 %isNeg, i32 %tmp_3, i32 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="32">
<![CDATA[
operator<<.exit:10  %tmp_4 = zext i32 %sh_assign_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
operator<<.exit:11  %tmp_8 = shl i63 %in_shift, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
operator<<.exit:12  %tmp_5 = ashr i63 %in_shift, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
operator<<.exit:13  %in_shift_V = select i1 %isNeg, i63 %tmp_5, i63 %tmp_8

]]></Node>
<StgValue><ssdm name="in_shift_V"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator<<.exit:14  %tmp_9 = icmp eq i32 %sh_assign, 16

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator<<.exit:15  br i1 %tmp_9, label %.preheader3, label %.loopexit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.loopexit_ifconv:6  %tmp_10 = icmp eq i63 %in_V_read, 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:0  %p_Val2_s = phi i63 [ %in_shift, %.preheader3 ], [ %in_shift_V, %"operator<<.exit" ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:1  %shift_1 = phi i32 [ %shift, %.preheader3 ], [ %shift_2, %"operator<<.exit" ]

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit_ifconv:2  %tmp_s = sub i12 1023, %prescale_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="12">
<![CDATA[
.loopexit_ifconv:3  %tmp_cast = sext i12 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:4  %newexp = sub i32 %tmp_cast, %shift_1

]]></Node>
<StgValue><ssdm name="newexp"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit_ifconv:5  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit_ifconv:7  %or_cond = or i1 %tmp_40, %tmp_10

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:8  %tmp_41 = trunc i32 %newexp to i11

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="52" op_0_bw="52" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit_ifconv:9  %phitmp2 = call i52 @_ssdm_op_PartSelect.i52.i63.i32.i32(i63 %p_Val2_s, i32 10, i32 61)

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
.loopexit_ifconv:10  %p_Val2_31 = select i1 %or_cond, i52 0, i52 %phitmp2

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.loopexit_ifconv:11  %out_exp_V = select i1 %or_cond, i11 0, i11 %tmp_41

]]></Node>
<StgValue><ssdm name="out_exp_V"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
.loopexit_ifconv:12  %p_Result_30 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %p_Val2_31)

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
.loopexit_ifconv:13  %result_write_assign = bitcast i64 %p_Result_30 to double

]]></Node>
<StgValue><ssdm name="result_write_assign"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="64">
<![CDATA[
.loopexit_ifconv:14  ret double %result_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
