Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 15 21:16:08 2026
| Host         : DESKTOP-VGVTN86 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file combined_withvision_control_sets_placed.rpt
| Design       : combined_withvision
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              41 |           14 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_uart/p_0_in[4]             | btnC_IBUF        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart/p_0_in[5]             | btnC_IBUF        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart/p_0_in[3]             | btnC_IBUF        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart/p_0_in[0]             | btnC_IBUF        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart/p_0_in[1]             | btnC_IBUF        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart/p_0_in[7]             | btnC_IBUF        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart/p_0_in[6]             | btnC_IBUF        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_uart/p_0_in[2]             | btnC_IBUF        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                              |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | u_uart/E[0]                  |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | u_uart/rx_done_reg_3[0]      |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_uart/clk_count[13]_i_1_n_0 | btnC_IBUF        |                7 |             14 |         2.00 |
|  clk_IBUF_BUFG |                              | btnC_IBUF        |               17 |             47 |         2.76 |
+----------------+------------------------------+------------------+------------------+----------------+--------------+


