
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000318                       # Number of seconds simulated (Second)
simTicks                                    317931500                       # Number of ticks simulated (Tick)
finalTick                                   317931500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     20.65                       # Real time elapsed on the host (Second)
hostTickRate                                 15396583                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1467148                       # Number of bytes of host memory used (Byte)
simInsts                                      2134253                       # Number of instructions simulated (Count)
simOps                                        3825826                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   103356                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     185274                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                          438266                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              4.007920                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.249506                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                         305100                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                        270316                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   528                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              104464                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           206686                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples             316624                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.853745                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.844215                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                   242827     76.69%     76.69% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                    14115      4.46%     81.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                    11773      3.72%     84.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                    12405      3.92%     88.79% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                     9824      3.10%     91.89% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                     9739      3.08%     94.97% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                     7553      2.39%     97.35% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                     4973      1.57%     98.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                     3415      1.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total               316624                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                   3146     67.60%     67.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.02%     67.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     67.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    18      0.39%     68.01% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     68.01% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    36      0.77%     68.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     68.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     68.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     68.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     68.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  47      1.01%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     69.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                   771     16.57%     86.36% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  550     11.82%     98.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead               34      0.73%     98.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              51      1.10%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         2722      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu       200135     74.04%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           20      0.01%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         1774      0.66%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd          734      0.27%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt           32      0.01%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          730      0.27%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         1945      0.72%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         1824      0.67%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         1329      0.49%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          828      0.31%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead        37844     14.00%     92.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite        16308      6.03%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead         2855      1.06%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         1236      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total        270316                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.616785                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                               4654                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.017217                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                  838381                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                 386475                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses         250787                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                    24057                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                   23253                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses           11009                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                     260168                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                       12080                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                     4050                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                            893                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         121642                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads         42337                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores        19294                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads         1044                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores          375                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch          453      1.26%      1.26% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return         1508      4.18%      5.44% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect         1667      4.62%     10.06% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          301      0.83%     10.90% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond        29992     83.17%     94.06% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond         1620      4.49%     98.56% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     98.56% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond          521      1.44%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total         36062                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch          401      2.59%      2.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return          655      4.23%      6.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect          898      5.80%     12.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          212      1.37%     14.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond        12230     79.03%     93.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond          811      5.24%     98.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     98.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          268      1.73%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total        15475                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch          110      4.06%      4.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            3      0.11%      4.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          262      9.67%     13.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           98      3.62%     17.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond         1789     66.01%     83.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          262      9.67%     93.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     93.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          186      6.86%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total         2710                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch           52      2.38%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          135      6.19%      8.57% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           88      4.03%     12.60% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond         1595     73.10%     85.70% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          137      6.28%     91.98% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     91.98% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          175      8.02%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total         2182                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget        21264     58.97%     58.97% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB        13143     36.45%     95.41% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS         1508      4.18%     99.59% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          147      0.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total        36062                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch         2021     82.59%     82.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return          401     16.39%     98.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            3      0.12%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total         2447                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted            30445                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken        11639                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect             2710                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           679                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted         2281                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted          429                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups               36062                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                1884                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                  18078                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.501303                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1156                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups            822                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               147                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             675                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch          453      1.26%      1.26% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return         1508      4.18%      5.44% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect         1667      4.62%     10.06% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          301      0.83%     10.90% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond        29992     83.17%     94.06% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond         1620      4.49%     98.56% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     98.56% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond          521      1.44%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total        36062                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch          167      0.93%      0.93% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return         1508      8.39%      9.31% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          387      2.15%     11.47% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          301      1.67%     13.14% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond        14738     81.95%     95.09% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          362      2.01%     97.10% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     97.10% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond          521      2.90%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total        17984                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          262     13.91%     13.91% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     13.91% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond         1360     72.19%     86.09% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          262     13.91%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total         1884                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          262     13.91%     13.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond         1360     72.19%     86.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          262     13.91%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total         1884                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups          822                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          147                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses          675                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1106                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                2623                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                  2618                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes              1765                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts         103027                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             2348                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples       301896                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.664851                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.844730                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0         251452     83.29%     83.29% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1          11413      3.78%     87.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2           8362      2.77%     89.84% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3           8989      2.98%     92.82% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4           3472      1.15%     93.97% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5           3478      1.15%     95.12% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6           1205      0.40%     95.52% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7           1096      0.36%     95.88% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8          12429      4.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total       301896                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples        12429                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 4.007920                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.249506                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                   75007                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles               190497                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                    41156                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles                 7421                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  2543                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved               12445                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  558                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts                328825                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2957                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts             266266                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches           24367                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts          39694                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts         17192                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           0.607544                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads        137492                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites        94127                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads         16536                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         9064                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads       327257                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       194456                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs            56886                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       109047                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches             14798                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                       217782                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   6178                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1024                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         1347                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles        19552                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                    21364                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 1149                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples            316624                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.131184                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.611653                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                  259580     81.98%     81.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                    3562      1.12%     83.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                    2968      0.94%     84.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                    3225      1.02%     85.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                    4685      1.48%     86.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                    3244      1.02%     87.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                    3991      1.26%     88.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                    2871      0.91%     89.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                   32498     10.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total              316624                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts               192449                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.439115                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches             36062                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.082283                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles        73830                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     2543                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                     98806                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                    3461                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts                305180                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 343                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                   42337                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                  19294                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                      641                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                    2497                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents            85                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect           545                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         2187                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                2732                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                  263156                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                 261796                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                   195949                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                   339432                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.597345                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.577285                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                       2634                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  14186                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  20                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                 85                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                  6039                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   6                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   470                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            53.623601                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          176.412480                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                 22941     81.49%     81.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  54      0.19%     81.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                 180      0.64%     82.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                 135      0.48%     82.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                  87      0.31%     83.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  86      0.31%     83.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  46      0.16%     83.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  41      0.15%     83.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  72      0.26%     83.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  53      0.19%     84.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                73      0.26%     84.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               130      0.46%     84.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               205      0.73%     85.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               262      0.93%     86.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               244      0.87%     87.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               284      1.01%     88.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               279      0.99%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               225      0.80%     90.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               311      1.10%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               232      0.82%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               234      0.83%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               149      0.53%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               128      0.45%     93.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                87      0.31%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               106      0.38%     94.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               103      0.37%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                74      0.26%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                57      0.20%     95.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                54      0.19%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                64      0.23%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            1155      4.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            3374                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                  38235                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  17197                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      646                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      109                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                  21564                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      464                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  2543                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                   78880                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 146304                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          2128                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                    43997                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles                42772                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts                319833                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                 2874                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                 10243                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  2809                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                 28486                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands             586260                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                    1121637                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                  418035                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                    26268                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  213517                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     80                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                    34617                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                          591598                       # The number of ROB reads (Count)
system.cpu0.rob.writes                         622317                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu1.numCycles                          443027                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              4.051459                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.246825                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                         305212                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                        270449                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   496                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              104576                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           207001                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples             317123                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.852821                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.841624                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                   243096     76.66%     76.66% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                    14212      4.48%     81.14% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                    11939      3.76%     84.90% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                    12442      3.92%     88.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                     9816      3.10%     91.92% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                     9701      3.06%     94.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                     7527      2.37%     97.35% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                     5018      1.58%     98.94% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     3372      1.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total               317123                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   3162     67.97%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                    17      0.37%     68.34% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     68.34% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                    34      0.73%     69.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     69.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     69.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     69.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     69.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  49      1.05%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   758     16.29%     86.41% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  544     11.69%     98.11% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead               37      0.80%     98.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite              51      1.10%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass         2716      1.00%      1.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu       200256     74.05%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           20      0.01%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         1774      0.66%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd          729      0.27%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.01%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd          730      0.27%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu         1948      0.72%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt         1806      0.67%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc         1328      0.49%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift          814      0.30%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead        37934     14.03%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        16332      6.04%     98.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead         2803      1.04%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite         1227      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total        270449                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.610457                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                               4652                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.017201                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                  839321                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                 386990                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses         250960                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                    23848                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                   22963                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses           10916                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                     260407                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                       11978                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                     4077                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            933                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         125904                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads         42363                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores        19298                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads         1047                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores          394                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch          452      1.25%      1.25% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return         1493      4.13%      5.39% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect         1664      4.61%     10.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect          299      0.83%     10.82% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond        30068     83.27%     94.10% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond         1608      4.45%     98.55% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     98.55% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond          523      1.45%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total         36107                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch          400      2.58%      2.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return          640      4.12%      6.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect          895      5.77%     12.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect          210      1.35%     13.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond        12306     79.29%     93.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond          799      5.15%     98.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     98.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond          270      1.74%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total        15520                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch          108      4.01%      4.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            3      0.11%      4.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect          259      9.62%     13.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect           96      3.56%     17.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond         1781     66.13%     83.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond          260      9.65%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond          186      6.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total         2693                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch           52      2.38%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect          137      6.27%      8.65% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect           88      4.03%     12.68% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond         1594     72.95%     85.63% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond          139      6.36%     91.99% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     91.99% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond          175      8.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total         2185                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget        21315     59.03%     59.03% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB        13161     36.45%     95.48% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS         1493      4.13%     99.62% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect          138      0.38%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total        36107                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch         2005     82.44%     82.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return          402     16.53%     98.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            3      0.12%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total         2432                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted            30520                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken        11693                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect             2693                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           671                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted         2264                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted          429                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups               36107                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                1871                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                  18096                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.501177                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted           1146                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups            822                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits               138                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             684                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch          452      1.25%      1.25% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return         1493      4.13%      5.39% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect         1664      4.61%     10.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect          299      0.83%     10.82% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond        30068     83.27%     94.10% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond         1608      4.45%     98.55% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     98.55% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond          523      1.45%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total        36107                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch          161      0.89%      0.89% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return         1493      8.29%      9.18% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          384      2.13%     11.32% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect          299      1.66%     12.98% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond        14797     82.16%     95.13% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          354      1.97%     97.10% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     97.10% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond          523      2.90%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total        18011                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect          259     13.84%     13.84% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%     13.84% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond         1352     72.26%     86.10% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond          260     13.90%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total         1871                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect          259     13.84%     13.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond         1352     72.26%     86.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond          260     13.90%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total         1871                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups          822                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits          138                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses          684                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords          282                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords         1104                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                2603                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                  2598                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes              1745                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts         103052                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts             2351                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples       302329                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.663899                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.841747                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0         251785     83.28%     83.28% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1          11442      3.78%     87.07% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2           8384      2.77%     89.84% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3           9073      3.00%     92.84% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4           3458      1.14%     93.98% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5           3496      1.16%     95.14% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6           1235      0.41%     95.55% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7           1083      0.36%     95.91% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8          12373      4.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total       302329                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples        12373                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 4.051459                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.246825                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu1.decode.idleCycles                   76026                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles               190015                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                    41017                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                 7517                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  2548                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved               12436                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  553                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts                328592                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 2908                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts             266372                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches           24362                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts          39738                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts         17210                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           0.601255                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads        137582                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites        94257                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads         16421                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites         8979                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads       327472                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites       194586                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs            56948                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       109154                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches             14792                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                       217980                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   6178                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 854                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         1403                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles        19294                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                    21319                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 1137                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples            317123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.129360                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.610484                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                  260153     82.04%     82.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                    3502      1.10%     83.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                    2982      0.94%     84.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                    3145      0.99%     85.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                    4746      1.50%     86.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                    3209      1.01%     87.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                    4012      1.27%     88.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                    2848      0.90%     89.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                   32526     10.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total              317123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts               192395                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.434274                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches             36107                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.081501                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles        74503                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     2548                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    100316                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                    2461                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                305292                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 315                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                   42363                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                  19298                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      609                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                    1506                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            87                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           541                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         2197                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                2738                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                  263251                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                 261876                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                   196062                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                   339424                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.591106                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.577632                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                       2563                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  14212                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  21                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 87                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                  6043                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   7                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   488                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            54.197826                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          168.620447                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                 22908     81.38%     81.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  55      0.20%     81.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                  96      0.34%     81.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                 160      0.57%     82.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 125      0.44%     82.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                  82      0.29%     83.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                 115      0.41%     83.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  81      0.29%     83.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  57      0.20%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  56      0.20%     84.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                89      0.32%     84.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               126      0.45%     85.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               177      0.63%     85.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               216      0.77%     86.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               236      0.84%     87.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159               247      0.88%     88.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169               278      0.99%     89.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               228      0.81%     89.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               249      0.88%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               215      0.76%     91.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               236      0.84%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               150      0.53%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               147      0.52%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               138      0.49%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               109      0.39%     94.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                86      0.31%     94.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                64      0.23%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                43      0.15%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                41      0.15%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                48      0.17%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            1293      4.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2364                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                  38264                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                  17215                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      635                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      128                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                  21532                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      475                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  2548                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                   79849                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 144531                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          1992                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                    44028                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles                44175                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts                319684                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                 2176                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 10219                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  1778                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                 30658                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands             586334                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                    1121814                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                  418104                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                    25900                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  213591                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     80                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                    34534                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                          592073                       # The number of ROB reads (Count)
system.cpu1.rob.writes                         622420                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu10.numCycles                         466601                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             4.267042                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             0.234354                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                        305887                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                       271001                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                  508                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined             105251                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined          208126                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples            334581                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.809971                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.801878                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                  260076     77.73%     77.73% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                   14504      4.33%     82.07% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                   12069      3.61%     85.67% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                   12538      3.75%     89.42% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                    9812      2.93%     92.35% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                    9724      2.91%     95.26% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                    7492      2.24%     97.50% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                    5003      1.50%     98.99% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                    3363      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total              334581                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  3157     68.05%     68.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     68.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    2      0.04%     68.10% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     68.10% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                   19      0.41%     68.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                   29      0.63%     69.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%     69.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     69.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     69.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%     69.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                 46      0.99%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  763     16.45%     86.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                 539     11.62%     98.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead              34      0.73%     98.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite             50      1.08%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass         2758      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu       200637     74.04%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           20      0.01%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv         1774      0.65%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd          735      0.27%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt           32      0.01%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd          715      0.26%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu         1955      0.72%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt         1789      0.66%     77.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc         1320      0.49%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift          819      0.30%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead        38059     14.04%     92.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        16303      6.02%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead         2852      1.05%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite         1233      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total       271001                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.580798                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                              4639                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.017118                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads                 857825                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites                388064                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses        251325                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                   23905                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                  23241                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses          10926                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                    260877                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                      12005                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                    4088                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.timesIdled                           939                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                        132020                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads        42431                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores        19324                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads         1066                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores          400                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch          459      1.27%      1.27% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return         1500      4.14%      5.41% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect         1665      4.60%     10.01% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect          296      0.82%     10.83% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond        30117     83.20%     94.03% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond         1625      4.49%     98.52% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%     98.52% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond          536      1.48%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total        36198                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch          407      2.61%      2.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return          647      4.14%      6.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect          896      5.74%     12.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect          207      1.33%     13.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond        12355     79.14%     92.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond          816      5.23%     98.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%     98.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond          283      1.81%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total        15611                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch          110      4.07%      4.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            4      0.15%      4.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect          262      9.70%     13.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect           97      3.59%     17.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond         1782     66.00%     83.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond          260      9.63%     93.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%     93.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond          185      6.85%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total         2700                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect          141      6.43%      8.80% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.81% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond         1598     72.87%     85.68% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond          140      6.38%     92.07% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.07% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond          174      7.93%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total         2193                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget        21382     59.07%     59.07% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB        13174     36.39%     95.46% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS         1500      4.14%     99.61% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect          142      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total        36198                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch         2008     82.40%     82.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return          403     16.54%     98.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            4      0.16%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total         2437                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted           30576                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken        11679                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect            2700                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss          677                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted         2270                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted          430                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups              36198                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates               1874                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                 18145                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.501271                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted          1148                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups           832                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits              142                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            690                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch          459      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return         1500      4.14%      5.41% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect         1665      4.60%     10.01% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect          296      0.82%     10.83% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond        30117     83.20%     94.03% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond         1625      4.49%     98.52% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%     98.52% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond          536      1.48%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total        36198                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch          171      0.95%      0.95% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return         1500      8.31%      9.26% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect          389      2.15%     11.41% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect          296      1.64%     13.05% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond        14795     81.95%     95.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond          366      2.03%     97.03% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%     97.03% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond          536      2.97%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total        18053                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect          262     13.98%     13.98% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%     13.98% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond         1352     72.15%     86.13% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond          260     13.87%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total         1874                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect          262     13.98%     13.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.98% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond         1352     72.15%     86.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond          260     13.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total         1874                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups          832                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits          142                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses          690                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords          282                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords         1114                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.ras.pushes               2608                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops                 2603                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes             1750                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.commit.commitSquashedInsts        103813                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts            2350                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples       319769                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.627691                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.795368                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0        269087     84.15%     84.15% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1         11496      3.60%     87.75% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2          8470      2.65%     90.39% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3          9097      2.84%     93.24% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4          3487      1.09%     94.33% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5          3509      1.10%     95.43% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6          1196      0.37%     95.80% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7          1096      0.34%     96.14% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8         12331      3.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total       319769                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples        12331                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                4.267042                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                0.234354                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu10.decode.idleCycles                  78291                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles              205108                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                   41017                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles                7621                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                 2544                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved              12475                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                 559                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts               329361                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                2937                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts            266913                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches          24416                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts         39890                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts        17198                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          0.572037                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads       137648                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites        94350                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads        16383                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites         8998                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads       327800                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites       194844                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs           57088                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads       109401                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches            14816                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                      227727                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                  6178                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                518                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles         1411                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles        27811                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                   21371                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                1145                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples           334581                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            1.071734                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.554975                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                 277542     82.95%     82.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                   3517      1.05%     84.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                   2923      0.87%     84.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                   3201      0.96%     85.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                   4756      1.42%     87.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                   3225      0.96%     88.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                   4008      1.20%     89.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                   2853      0.85%     90.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                  32556      9.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total             334581                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts              192528                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           0.412618                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches            36198                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.077578                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles        74025                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                    2544                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                   112844                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                   2695                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts               305967                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                328                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                  42431                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                 19324                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                     669                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                   1675                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents           88                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          547                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect         2202                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts               2749                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                 263635                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount                262251                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                  196097                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                  339470                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.562046                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.577656                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                      2615                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                 14280                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                 18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                88                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                 6069                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  6                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                  540                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           62.968385                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         210.498308                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9                22842     81.14%     81.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                 55      0.20%     81.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 44      0.16%     81.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 69      0.25%     81.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                147      0.52%     82.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                133      0.47%     82.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 72      0.26%     82.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 61      0.22%     83.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 60      0.21%     83.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 52      0.18%     83.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109               54      0.19%     83.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119               49      0.17%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129               66      0.23%     84.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139              138      0.49%     84.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149              226      0.80%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159              261      0.93%     86.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169              238      0.85%     87.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179              243      0.86%     88.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189              266      0.94%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199              260      0.92%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209              244      0.87%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219              218      0.77%     91.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229              169      0.60%     92.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              153      0.54%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249              149      0.53%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259              107      0.38%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269               92      0.33%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279               92      0.33%     94.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289               80      0.28%     94.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299               88      0.31%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows           1423      5.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           3877                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                 38300                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                 17203                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                     703                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     124                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                 21582                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                     513                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                 2544                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                  82155                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles                161522                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles         2307                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                   44082                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles               41971                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts               320379                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents                1429                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents                10313                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                 1672                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents                28328                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands            587344                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                   1123582                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups                 418574                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                   26173                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                 214601                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                    81                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                   35189                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                         610355                       # The number of ROB reads (Count)
system.cpu10.rob.writes                        623962                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu11.numCycles                         467108                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             4.271678                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             0.234100                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                        306857                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                       271703                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                  539                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined             106221                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined          209395                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples            329289                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.825120                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.816155                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                  254791     77.38%     77.38% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                   14356      4.36%     81.74% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                   12004      3.65%     85.38% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                   12618      3.83%     89.21% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                    9787      2.97%     92.19% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                    9762      2.96%     95.15% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                    7606      2.31%     97.46% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                    5029      1.53%     98.99% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    3336      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total              329289                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  3149     67.90%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                   17      0.37%     68.26% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     68.26% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                   33      0.71%     68.97% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%     68.97% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     68.97% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     68.97% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%     68.97% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                 49      1.06%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%     70.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  760     16.39%     86.42% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                 538     11.60%     98.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead              34      0.73%     98.75% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite             58      1.25%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass         2767      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu       201211     74.06%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           20      0.01%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv         1774      0.65%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd          740      0.27%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt           32      0.01%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd          715      0.26%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu         1950      0.72%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt         1776      0.65%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc         1320      0.49%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift          819      0.30%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead        38124     14.03%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        16387      6.03%     98.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead         2817      1.04%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite         1251      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total       271703                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.581671                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                              4638                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.017070                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads                 854008                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites                390048                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses        252138                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                   23864                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                  23197                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses          10910                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                    261587                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                      11987                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                    4086                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.timesIdled                           948                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                        137819                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads        42552                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores        19413                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads         1006                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores          339                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch          458      1.26%      1.26% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return         1492      4.10%      5.36% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect         1681      4.62%      9.98% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect          299      0.82%     10.80% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond        30283     83.20%     94.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond         1652      4.54%     98.54% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond          532      1.46%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total        36397                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch          406      2.57%      2.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return          639      4.04%      6.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect          912      5.77%     12.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect          210      1.33%     13.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond        12521     79.20%     92.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond          843      5.33%     98.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%     98.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond          279      1.76%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total        15810                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch          111      4.08%      4.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            4      0.15%      4.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect          265      9.75%     13.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect           96      3.53%     17.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond         1794     66.00%     83.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond          260      9.57%     93.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%     93.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond          188      6.92%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total         2718                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect          141      6.44%      8.81% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.83% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond         1597     72.89%     85.71% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond          138      6.30%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond          175      7.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total         2191                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget        21534     59.16%     59.16% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB        13229     36.35%     95.51% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS         1492      4.10%     99.61% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect          142      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total        36397                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch         2023     82.47%     82.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return          403     16.43%     98.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            4      0.16%     99.06% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect           23      0.94%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total         2453                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted           30741                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken        11713                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect            2718                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss          678                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted         2287                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted          431                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups              36397                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates               1888                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                 18281                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.502267                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted          1151                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups           831                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits              142                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            689                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch          458      1.26%      1.26% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return         1492      4.10%      5.36% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect         1681      4.62%      9.98% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect          299      0.82%     10.80% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond        30283     83.20%     94.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond         1652      4.54%     98.54% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond          532      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total        36397                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch          171      0.94%      0.94% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return         1492      8.24%      9.18% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect          399      2.20%     11.38% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect          299      1.65%     13.03% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond        14860     82.03%     95.06% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond          363      2.00%     97.06% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%     97.06% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond          532      2.94%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total        18116                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect          265     14.04%     14.04% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%     14.04% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond         1363     72.19%     86.23% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond          260     13.77%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total         1888                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect          265     14.04%     14.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond         1363     72.19%     86.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond          260     13.77%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total         1888                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups          831                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits          142                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses          689                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords         1115                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.ras.pushes               2619                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops                 2614                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes             1761                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.commit.commitSquashedInsts        104736                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts            2374                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples       314250                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.638714                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.809853                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0        263612     83.89%     83.89% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1         11493      3.66%     87.54% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2          8462      2.69%     90.24% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3          9037      2.88%     93.11% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4          3477      1.11%     94.22% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5          3510      1.12%     95.34% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6          1221      0.39%     95.72% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7          1100      0.35%     96.07% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8         12338      3.93%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total       314250                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples        12338                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                4.271678                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                0.234100                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu11.decode.idleCycles                  75543                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles              202396                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                   41188                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles                7594                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                 2568                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved              12499                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                 563                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts               330416                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                2916                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts            267617                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches          24482                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts         39932                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts        17291                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          0.572923                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads       137870                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites        94517                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads        16342                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites         8959                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads       328513                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites       195471                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs           57223                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads       109769                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches            14863                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                      225342                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                  6230                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                841                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles         1462                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles        24105                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                   21479                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                1149                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples           329289                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            1.095181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.577657                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                 271916     82.58%     82.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                   3513      1.07%     83.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                   2987      0.91%     84.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                   3207      0.97%     85.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                   4796      1.46%     86.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                   3231      0.98%     87.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                   4019      1.22%     89.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                   2890      0.88%     90.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                  32730      9.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total             329289                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts              193696                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           0.414671                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches            36397                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.077920                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles        74424                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                    2568                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   108912                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                   3069                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts               306937                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                286                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                  42552                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                 19413                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                     670                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                   2054                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents           88                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          544                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect         2227                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts               2771                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                 264437                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount                263048                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                  196624                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                  340183                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.563142                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.577995                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                      2663                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                 14401                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                 21                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                88                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                 6158                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  7                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                  494                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           61.719228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         196.254818                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9                22938     81.48%     81.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19                 64      0.23%     81.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 40      0.14%     81.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 61      0.22%     82.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                132      0.47%     82.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                119      0.42%     82.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                 77      0.27%     83.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 64      0.23%     83.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                 54      0.19%     83.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 62      0.22%     83.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109               65      0.23%     84.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119               48      0.17%     84.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129               76      0.27%     84.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139               63      0.22%     84.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149              185      0.66%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159              274      0.97%     86.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169              257      0.91%     87.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179              249      0.88%     88.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              243      0.86%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199              239      0.85%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209              228      0.81%     90.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219              185      0.66%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229              173      0.61%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              169      0.60%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249              117      0.42%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259              112      0.40%     93.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269              122      0.43%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279               85      0.30%     94.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289               90      0.32%     94.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299               51      0.18%     94.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows           1509      5.36%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           3377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                 38430                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                 17296                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                     691                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     117                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                 21698                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     510                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                 2568                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                  79448                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles                155085                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles         2594                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                   44180                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles               45414                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts               321365                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents                1522                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents                10019                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                 1163                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents                32407                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands            588915                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                   1126870                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups                 419831                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                   26212                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                 216172                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                    82                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                   35268                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                         605739                       # The number of ROB reads (Count)
system.cpu11.rob.writes                        626038                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu12.numCycles                         460325                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             4.209648                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             0.237550                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                        307113                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                       271943                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                  481                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined             106477                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined          209185                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples            327023                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.831571                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.818033                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                  252110     77.09%     77.09% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                   14548      4.45%     81.54% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                   12208      3.73%     85.27% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                   12616      3.86%     89.13% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                   10014      3.06%     92.19% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                    9701      2.97%     95.16% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                    7530      2.30%     97.46% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                    4978      1.52%     98.99% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                    3318      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total              327023                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  3135     67.84%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     67.84% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                   17      0.37%     68.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     68.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                   36      0.78%     68.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%     68.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                 47      1.02%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%     70.01% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                  769     16.64%     86.65% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                 539     11.66%     98.31% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead              35      0.76%     99.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite             43      0.93%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass         2777      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu       201326     74.03%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           20      0.01%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv         1774      0.65%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd          745      0.27%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt           32      0.01%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd          729      0.27%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu         1960      0.72%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt         1823      0.67%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc         1325      0.49%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift          844      0.31%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead        38095     14.01%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite        16407      6.03%     98.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead         2872      1.06%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite         1214      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total       271943                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.590763                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                              4621                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.016993                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads                 851919                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites                390156                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses        252252                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                   24092                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                  23603                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses          11012                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                    261687                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                      12100                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                    4100                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.timesIdled                           941                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                        133302                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads        42590                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores        19375                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads         1063                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores          404                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch          461      1.27%      1.27% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return         1512      4.16%      5.42% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect         1673      4.60%     10.02% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect          305      0.84%     10.86% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond        30253     83.18%     94.04% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond         1640      4.51%     98.55% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%     98.55% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond          527      1.45%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total        36371                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch          409      2.59%      2.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return          659      4.18%      6.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect          904      5.73%     12.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect          216      1.37%     13.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond        12491     79.14%     93.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond          831      5.26%     98.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%     98.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond          274      1.74%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total        15784                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch          112      4.12%      4.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            3      0.11%      4.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect          263      9.67%     13.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect           96      3.53%     17.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond         1796     66.05%     83.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond          261      9.60%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond          188      6.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total         2719                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch           52      2.38%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect          132      6.03%      8.41% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.43% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond         1603     73.23%     85.66% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond          139      6.35%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond          175      7.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total         2189                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget        21487     59.08%     59.08% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB        13231     36.38%     95.46% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS         1512      4.16%     99.61% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect          141      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total        36371                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch         2028     82.71%     82.71% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return          399     16.27%     98.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            3      0.12%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total         2452                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted           30714                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken        11700                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect            2719                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss          680                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted         2290                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted          429                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups              36371                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates               1891                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                 18253                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.501856                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted          1150                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups           832                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits              141                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            691                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch          461      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return         1512      4.16%      5.42% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect         1673      4.60%     10.02% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect          305      0.84%     10.86% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond        30253     83.18%     94.04% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond         1640      4.51%     98.55% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%     98.55% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond          527      1.45%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total        36371                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch          174      0.96%      0.96% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return         1512      8.35%      9.31% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect          383      2.11%     11.42% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect          305      1.68%     13.10% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond        14850     81.96%     95.07% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond          367      2.03%     97.09% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%     97.09% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond          527      2.91%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total        18118                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect          263     13.91%     13.91% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%     13.91% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond         1367     72.29%     86.20% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond          261     13.80%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total         1891                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect          263     13.91%     13.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond         1367     72.29%     86.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond          261     13.80%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total         1891                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups          832                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits          141                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses          691                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords         1116                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.ras.pushes               2637                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops                 2632                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes             1779                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.commit.commitSquashedInsts        105062                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts            2375                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples       311959                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.643405                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.819775                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0        261540     83.84%     83.84% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1         11453      3.67%     87.51% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2          8351      2.68%     90.19% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3          8951      2.87%     93.06% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4          3435      1.10%     94.16% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5          3460      1.11%     95.27% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6          1192      0.38%     95.65% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7          1100      0.35%     96.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8         12477      4.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total       311959                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples        12477                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                4.209648                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                0.237550                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu12.decode.idleCycles                  79035                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles              196649                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                   41023                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles                7743                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                 2573                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved              12525                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                 561                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts               330977                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                2919                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts            267843                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches          24482                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts         39959                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts        17280                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          0.581856                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads       137967                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites        94496                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads        16557                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites         9085                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads       328922                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites       195592                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs           57239                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads       109744                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches            14884                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                      218963                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                  6240                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                616                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles         1449                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles        28016                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                   21525                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                1141                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples           327023                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            1.105026                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.586546                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                 269430     82.39%     82.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                   3606      1.10%     83.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                   3028      0.93%     84.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                   3275      1.00%     85.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                   4703      1.44%     86.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                   3252      0.99%     87.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                   4052      1.24%     89.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                   2918      0.89%     89.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                  32759     10.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total             327023                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts              193990                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           0.421420                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches            36371                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.079012                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles        74859                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                    2573                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                   108696                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                   2553                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts               307193                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                325                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                  42590                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                 19375                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                     717                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                   1480                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents           91                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect          542                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect         2217                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts               2759                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                 264653                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount                263264                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                  196996                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                  340987                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.571909                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.577723                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                      2670                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                 14439                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                 18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                91                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                 6120                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  3                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                  508                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           60.496572                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         188.284244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9                22691     80.60%     80.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19                 67      0.24%     80.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                 41      0.15%     80.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                127      0.45%     81.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                165      0.59%     82.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                149      0.53%     82.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                 69      0.25%     82.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 54      0.19%     82.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                 61      0.22%     83.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                 65      0.23%     83.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109               60      0.21%     83.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119               90      0.32%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129               87      0.31%     84.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139              163      0.58%     84.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149              268      0.95%     85.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159              333      1.18%     87.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169              275      0.98%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179              216      0.77%     88.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189              192      0.68%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199              223      0.79%     90.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209              235      0.83%     91.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219              207      0.74%     91.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229              192      0.68%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239              170      0.60%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249              102      0.36%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259              103      0.37%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269              102      0.36%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279               68      0.24%     94.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289               89      0.32%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299               80      0.28%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows           1407      5.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           3259                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses                 38437                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                 17285                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                     708                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     130                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                 21743                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                     512                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                 2573                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                  83052                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles                154558                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles         2416                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                   44017                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles               40407                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts               321772                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents                2063                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents                10135                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                 2342                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents                25899                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands            589507                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                   1127862                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups                 420320                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                   26588                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                 216764                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                    82                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                   36405                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                         603648                       # The number of ROB reads (Count)
system.cpu12.rob.writes                        626720                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu13.numCycles                         635864                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             1.353248                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             0.738963                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                        932011                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                     94                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                       885018                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                  639                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined             148550                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined          276287                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                22                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples            480240                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             1.842866                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            2.506364                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                  271365     56.51%     56.51% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                   24458      5.09%     61.60% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                   25840      5.38%     66.98% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                   27393      5.70%     72.68% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                   39559      8.24%     80.92% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                   31808      6.62%     87.54% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                   26821      5.58%     93.13% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                   15469      3.22%     96.35% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                   17527      3.65%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total              480240                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  4710     67.61%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     67.61% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                  199      2.86%     70.47% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                   49      0.70%     71.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%     71.17% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                 50      0.72%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%     71.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                 1269     18.22%     90.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                 584      8.38%     98.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead              50      0.72%     99.21% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite             55      0.79%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass         6516      0.74%      0.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu       541028     61.13%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           21      0.00%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv         1815      0.21%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd        58566      6.62%     68.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     68.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt           32      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd          745      0.08%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu        20581      2.33%     71.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     71.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt         1965      0.22%     71.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc         8393      0.95%     72.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     72.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     72.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift          540      0.06%     72.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     72.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     72.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd        34341      3.88%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt         5487      0.62%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            5      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult        20020      2.26%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       100876     11.40%     90.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite        28551      3.23%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead        49449      5.59%     99.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite         6087      0.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total       885018                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       1.391835                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                              6966                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.007871                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads                1785858                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites                823821                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses        638243                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                  472023                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                 256999                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses         233462                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                    649288                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                     236180                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                    6338                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.timesIdled                          1067                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                        155624                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads       152283                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores        37150                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads         8018                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores          477                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch          272      0.44%      0.44% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return         3544      5.72%      6.16% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect         3691      5.96%     12.12% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect          470      0.76%     12.87% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond        47887     77.29%     90.16% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond         3833      6.19%     96.35% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%     96.35% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond         2261      3.65%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total        61958                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch          247      1.20%      1.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return          969      4.71%      5.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect         1230      5.98%     11.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect          351      1.71%     13.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond        16194     78.69%     92.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond         1161      5.64%     97.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%     97.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond          427      2.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total        20579                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch           61      1.71%      1.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            6      0.17%      1.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect          283      7.92%      9.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect          128      3.58%     13.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond         2596     72.66%     86.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond          298      8.34%     94.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%     94.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond          201      5.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total         3573                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch           25      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return         2575      6.22%      6.29% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect         2461      5.95%     12.23% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect          119      0.29%     12.52% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond        31682     76.59%     89.11% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond         2672      6.46%     95.57% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%     95.57% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond         1834      4.43%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total        41368                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch           25      0.83%      0.83% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      0.83% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect          156      5.20%      6.04% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect          115      3.83%      9.87% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond         2357     78.59%     88.46% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond          156      5.20%     93.66% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.66% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond          190      6.34%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total         2999                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget        32441     52.36%     52.36% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB        24177     39.02%     91.38% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS         3544      5.72%     97.10% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect         1796      2.90%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total        61958                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch         2529     75.20%     75.20% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return          811     24.12%     99.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            6      0.18%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect           17      0.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total         3363                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted           48159                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken        18642                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect            3573                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss          747                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted         2738                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted          835                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups              61958                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates               2342                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                 32180                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.519384                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted          1263                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups          2731                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits             1796                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            935                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch          272      0.44%      0.44% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return         3544      5.72%      6.16% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect         3691      5.96%     12.12% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect          470      0.76%     12.87% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond        47887     77.29%     90.16% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond         3833      6.19%     96.35% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%     96.35% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond         2261      3.65%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total        61958                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch          104      0.35%      0.35% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return         3544     11.90%     12.25% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect          422      1.42%     13.67% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect          470      1.58%     15.25% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond        22574     75.81%     91.05% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond          403      1.35%     92.41% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%     92.41% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond         2261      7.59%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total        29778                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect          283     12.08%     12.08% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%     12.08% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond         1761     75.19%     87.28% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond          298     12.72%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total         2342                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect          283     12.08%     12.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond         1761     75.19%     87.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond          298     12.72%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total         2342                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups         2731                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits         1796                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses          935                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords          329                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords         3060                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.ras.pushes               5130                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops                 5125                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes             2550                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used                 2575                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct              2575                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.commit.commitSquashedInsts        145944                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts            3261                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples       459424                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     1.705372                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     2.856118                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0        294458     64.09%     64.09% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1         35357      7.70%     71.79% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2         16692      3.63%     75.42% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3         18822      4.10%     79.52% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4          8121      1.77%     81.29% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5         17093      3.72%     85.01% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6          3699      0.81%     85.81% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7          3317      0.72%     86.53% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8         61865     13.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total       459424                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        36                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls                2580                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass         4576      0.58%      0.58% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu       472506     60.31%     60.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           18      0.00%     60.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv         1605      0.20%     61.10% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd        56489      7.21%     68.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt           32      0.00%     68.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd          504      0.06%     68.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu        18704      2.39%     70.76% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     70.76% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt         1180      0.15%     70.92% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc         7968      1.02%     71.93% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     71.93% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.93% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.93% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift          289      0.04%     71.97% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.97% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     71.97% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     71.97% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd        34198      4.36%     76.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt         5274      0.67%     77.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            4      0.00%     77.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult        19912      2.54%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead        85273     10.88%     90.43% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite        23496      3.00%     93.43% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead        45673      5.83%     99.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite         5788      0.74%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total       783489                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples        61865                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commitStats0.numInsts             469880                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps               783489                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP       469880                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP         783489                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                1.353248                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                0.738963                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs           160230                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts           224575                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts          612529                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts         130946                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts         29284                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass         4576      0.58%      0.58% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu       472506     60.31%     60.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult           18      0.00%     60.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv         1605      0.20%     61.10% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd        56489      7.21%     68.31% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt           32      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd          504      0.06%     68.38% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.38% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu        18704      2.39%     70.76% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     70.76% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt         1180      0.15%     70.92% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc         7968      1.02%     71.93% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift          289      0.04%     71.97% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.97% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     71.97% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.97% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd        34198      4.36%     76.33% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.33% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.33% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt         5274      0.67%     77.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            4      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult        19912      2.54%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead        85273     10.88%     90.43% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite        23496      3.00%     93.43% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead        45673      5.83%     99.26% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite         5788      0.74%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total       783489                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl        41368                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl        36815                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl         4528                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl        31682                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl         9661                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall         2580                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn         2575                       # Class of control type instructions committed (Count)
system.cpu13.decode.idleCycles                 122408                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles              212231                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                  131917                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles               10095                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                 3589                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved              23296                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                 618                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts               968883                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                3147                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts            878680                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches          46892                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts        148706                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts        34076                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          1.381868                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads       249739                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites       244608                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads       298557                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites       219686                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads       867456                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites       537142                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs          182782                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads       326498                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches            29517                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                      335745                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                  8378                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                456                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles         2065                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles        19811                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                   62143                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                1480                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples           480240                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            2.094251                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           3.291432                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                 327179     68.13%     68.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                   6153      1.28%     69.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                   5747      1.20%     70.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                   7713      1.61%     72.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                   9119      1.90%     74.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                  13693      2.85%     76.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                   8774      1.83%     78.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                   7524      1.57%     80.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                  94338     19.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total             480240                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts              589981                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           0.927841                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches            61958                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.097439                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles       117974                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                    3589                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                   116328                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                   5398                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts               932105                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                361                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                 152283                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                 37150                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  46                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                     807                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                   4179                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents          171                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          949                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect         2843                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts               3792                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                 873683                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount                871705                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                  674949                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                 1081097                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      1.370898                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.624319                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                     16477                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                 21337                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                114                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation               171                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                 7866                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                920                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                  588                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples           130946                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           13.431269                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev          68.305731                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9               124642     95.19%     95.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19                489      0.37%     95.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                 67      0.05%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                121      0.09%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                178      0.14%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                126      0.10%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                114      0.09%     96.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                109      0.08%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                107      0.08%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                 89      0.07%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109              120      0.09%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119               89      0.07%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129              106      0.08%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139              121      0.09%     96.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149              310      0.24%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159              278      0.21%     97.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169              261      0.20%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179              256      0.20%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189              311      0.24%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199              277      0.21%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209              311      0.24%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219              279      0.21%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229              282      0.22%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239              235      0.18%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249              190      0.15%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259              134      0.10%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269              135      0.10%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279              106      0.08%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289               77      0.06%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299              110      0.08%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows            916      0.70%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total             130946                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses                147339                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                 34084                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                     941                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     129                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                 62452                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                     655                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                 3589                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 127725                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles                152523                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles         2632                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                  135856                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles               57915                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts               954877                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents                2799                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents                12434                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                 4584                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents                38956                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands           1567302                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                   2852979                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups                 991158                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                  316144                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps             1271305                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                 295908                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                    81                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                68                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                   43343                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                        1324665                       # The number of ROB reads (Count)
system.cpu13.rob.writes                       1879840                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                 469880                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                   783489                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  43                       # Number of system calls (Count)
system.cpu14.numCycles                         473081                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             4.326301                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             0.231144                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                        306411                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                       271748                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                  495                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined             105775                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined          207473                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples            335802                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.809251                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.798019                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                  260823     77.67%     77.67% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                   14676      4.37%     82.04% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                   12212      3.64%     85.68% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                   12661      3.77%     89.45% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                    9912      2.95%     92.40% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                    9675      2.88%     95.28% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                    7576      2.26%     97.54% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                    4950      1.47%     99.01% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                    3317      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total              335802                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  3139     67.93%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                   17      0.37%     68.30% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     68.30% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                   36      0.78%     69.08% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     69.08% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     69.08% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     69.08% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%     69.08% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                 48      1.04%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%     70.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  767     16.60%     86.71% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                 533     11.53%     98.25% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead              34      0.74%     98.98% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite             47      1.02%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass         2730      1.00%      1.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu       201245     74.06%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           20      0.01%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv         1774      0.65%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd          732      0.27%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt           32      0.01%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd          724      0.27%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu         1944      0.72%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt         1810      0.67%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc         1324      0.49%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift          828      0.30%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead        38250     14.08%     92.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        16323      6.01%     98.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead         2798      1.03%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite         1214      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total       271748                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.574422                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                              4621                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.017005                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                 860596                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                389350                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses        252194                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                   23818                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                  23007                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses          10938                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                    261676                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                      11963                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                    4000                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.timesIdled                           931                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                        137279                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads        42486                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores        19270                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads         1056                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores          398                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch          450      1.24%      1.24% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return         1519      4.18%      5.41% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect         1684      4.63%     10.04% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect          304      0.84%     10.88% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond        30244     83.16%     94.04% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond         1640      4.51%     98.55% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%     98.55% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond          527      1.45%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total        36368                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch          398      2.52%      2.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return          666      4.22%      6.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect          915      5.80%     12.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect          215      1.36%     13.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond        12482     79.10%     93.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond          831      5.27%     98.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%     98.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond          274      1.74%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total        15781                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch          111      4.09%      4.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            2      0.07%      4.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect          262      9.65%     13.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect           97      3.57%     17.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond         1796     66.18%     83.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond          259      9.54%     93.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%     93.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond          187      6.89%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total         2714                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect          138      6.30%      8.68% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.69% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond         1600     73.06%     85.75% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond          138      6.30%     92.05% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.05% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond          174      7.95%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total         2190                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget        21482     59.07%     59.07% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB        13220     36.35%     95.42% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS         1519      4.18%     99.60% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect          147      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total        36368                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch         2021     82.62%     82.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return          401     16.39%     99.02% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            2      0.08%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total         2446                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted           30694                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken        11679                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect            2714                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss          673                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted         2283                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted          431                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups              36368                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates               1886                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                 18258                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.502035                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted          1152                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups           831                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits              147                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            684                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch          450      1.24%      1.24% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return         1519      4.18%      5.41% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect         1684      4.63%     10.04% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect          304      0.84%     10.88% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond        30244     83.16%     94.04% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond         1640      4.51%     98.55% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%     98.55% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond          527      1.45%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total        36368                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch          162      0.89%      0.89% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return         1519      8.39%      9.28% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect          395      2.18%     11.46% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect          304      1.68%     13.14% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond        14844     81.97%     95.11% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond          359      1.98%     97.09% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%     97.09% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond          527      2.91%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total        18110                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect          262     13.89%     13.89% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%     13.89% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond         1365     72.38%     86.27% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond          259     13.73%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total         1886                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect          262     13.89%     13.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond         1365     72.38%     86.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond          259     13.73%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total         1886                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups          831                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits          147                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses          684                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords         1115                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.ras.pushes               2654                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                 2649                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes             1796                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.commit.commitSquashedInsts        104325                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts            2340                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples       320840                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.625595                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.796642                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0        270411     84.28%     84.28% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1         11398      3.55%     87.83% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2          8373      2.61%     90.44% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3          9006      2.81%     93.25% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4          3431      1.07%     94.32% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5          3481      1.08%     95.41% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6          1205      0.38%     95.78% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7          1085      0.34%     96.12% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8         12450      3.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total       320840                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples        12450                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                4.326301                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                0.231144                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu14.decode.idleCycles                  76283                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles              208379                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                   40867                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles                7733                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                 2540                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved              12480                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                 556                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts               329815                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                2905                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts            267748                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches          24510                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts         40070                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts        17197                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          0.565967                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads       138291                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites        94521                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads        16438                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites         9003                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads       329031                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites       195552                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs           57267                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads       109787                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches            14886                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                      232026                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                  6168                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                500                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles         1230                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles        23131                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                   21508                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                1161                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples           335802                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            1.073415                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.555967                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                 278433     82.92%     82.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                   3521      1.05%     83.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                   3002      0.89%     84.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                   3174      0.95%     85.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                   4775      1.42%     87.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                   3286      0.98%     88.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                   4048      1.21%     89.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                   2914      0.87%     90.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                  32649      9.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total             335802                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts              193454                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           0.408924                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches            36368                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.076875                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles        75831                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                    2540                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                   114428                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                   3898                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts               306491                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                313                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                  42486                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                 19270                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                     684                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                   2843                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents           92                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          548                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect         2197                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts               2745                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                 264480                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                263132                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                  196681                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                  340597                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.556209                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.577460                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                      2625                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                 14335                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                 16                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                92                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                 6015                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  4                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                  553                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           59.699052                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         182.131064                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9                22831     81.10%     81.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                 70      0.25%     81.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 48      0.17%     81.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 47      0.17%     81.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                153      0.54%     82.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                135      0.48%     82.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                108      0.38%     83.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 57      0.20%     83.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 66      0.23%     83.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                 70      0.25%     83.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109               62      0.22%     84.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119               65      0.23%     84.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129               75      0.27%     84.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139               79      0.28%     84.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149              161      0.57%     85.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159              219      0.78%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169              218      0.77%     86.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179              245      0.87%     87.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189              254      0.90%     88.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199              231      0.82%     89.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209              212      0.75%     90.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219              256      0.91%     91.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229              246      0.87%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239              181      0.64%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249              135      0.48%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259              133      0.47%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269               91      0.32%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279               76      0.27%     94.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289               80      0.28%     94.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299               76      0.27%     94.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows           1471      5.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2833                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                 38436                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                 17203                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                     712                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     112                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                 21692                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                     476                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                 2540                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                  80197                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles                161248                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles         2715                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                   43965                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles               45137                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts               320676                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents                1738                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents                10679                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                 1693                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents                31210                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands            588125                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                   1125133                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                 419378                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                   25947                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                 215382                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                    82                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                   36192                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                         611819                       # The number of ROB reads (Count)
system.cpu14.rob.writes                        625141                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu15.numCycles                         467127                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             3.499786                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             0.285732                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                        323361                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                     86                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                       294669                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                  427                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              91134                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined          176229                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                26                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples            329801                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.893475                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.888667                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                  251050     76.12%     76.12% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                   13547      4.11%     80.23% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                   12003      3.64%     83.87% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                   15063      4.57%     88.44% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                   10145      3.08%     91.51% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                   10135      3.07%     94.59% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                    8422      2.55%     97.14% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                    5348      1.62%     98.76% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                    4088      1.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total              329801                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  3279     71.83%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     71.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                   17      0.37%     72.20% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     72.20% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                   19      0.42%     72.62% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%     72.62% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     72.62% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     72.62% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0      0.00%     72.62% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                 19      0.42%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%     73.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                  726     15.90%     88.94% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                 433      9.49%     98.42% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead              27      0.59%     99.01% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite             45      0.99%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass         2284      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu       209504     71.10%     71.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           20      0.01%     71.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv         1462      0.50%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd         5820      1.98%     74.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     74.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt           32      0.01%     74.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     74.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     74.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     74.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     74.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd          456      0.15%     74.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu         2676      0.91%     75.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     75.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt         1235      0.42%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc         1603      0.54%     76.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     76.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift          399      0.14%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd         1024      0.35%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt          579      0.20%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult         1024      0.35%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead        43927     14.91%     92.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        15744      5.34%     97.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead         4628      1.57%     99.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite         2252      0.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total       294669                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.630811                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                              4565                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.015492                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                 879981                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                385177                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses        265190                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                   44150                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                  29518                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses          21325                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                    274828                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                      22122                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                    3672                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.timesIdled                           923                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                        137326                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.MemDepUnit__0.insertedLoads        49443                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores        19618                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads         3735                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores          832                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch          251      0.75%      0.75% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return         1324      3.98%      4.74% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect         1482      4.46%      9.19% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect          287      0.86%     10.05% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond        27891     83.86%     93.91% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond         1599      4.81%     98.72% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0      0.00%     98.72% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond          426      1.28%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total        33260                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch          232      1.70%      1.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return          578      4.24%      5.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect          818      6.00%     11.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect          200      1.47%     13.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond        10827     79.43%     92.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond          751      5.51%     98.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0      0.00%     98.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond          225      1.65%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total        13631                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch           56      2.32%      2.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            3      0.12%      2.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect          261     10.79%     13.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect           94      3.89%     17.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond         1603     66.27%     83.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond          259     10.71%     94.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0      0.00%     94.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond          143      5.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total         2419                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch           19      0.10%      0.10% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return          746      3.80%      3.90% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect          664      3.38%      7.28% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect           87      0.44%      7.72% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond        17064     86.93%     94.66% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond          848      4.32%     98.98% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0      0.00%     98.98% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond          201      1.02%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total        19629                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch           19      0.97%      0.97% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0      0.00%      0.97% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect          140      7.14%      8.11% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect           85      4.34%     12.45% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond         1434     73.16%     85.61% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond          149      7.60%     93.21% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.21% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond          133      6.79%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total         1960                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget        18974     57.05%     57.05% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB        12847     38.63%     95.67% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS         1324      3.98%     99.65% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect          115      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total        33260                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch         1887     84.05%     84.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return          342     15.23%     99.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            3      0.13%     99.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect           13      0.58%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total         2245                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted           28142                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken        11496                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect            2419                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss          675                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted         2047                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted          372                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups              33260                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates               1751                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                 16901                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.508148                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted          1143                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups           713                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits              115                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            598                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch          251      0.75%      0.75% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return         1324      3.98%      4.74% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect         1482      4.46%      9.19% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect          287      0.86%     10.05% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond        27891     83.86%     93.91% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond         1599      4.81%     98.72% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0      0.00%     98.72% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond          426      1.28%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total        33260                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch          116      0.71%      0.71% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return         1324      8.09%      8.80% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect          380      2.32%     11.13% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect          287      1.75%     12.88% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond        13470     82.34%     95.22% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond          356      2.18%     97.40% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0      0.00%     97.40% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond          426      2.60%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total        16359                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect          261     14.91%     14.91% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0      0.00%     14.91% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond         1231     70.30%     85.21% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond          259     14.79%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total         1751                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect          261     14.91%     14.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond         1231     70.30%     85.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond          259     14.79%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total         1751                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups          713                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits          115                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses          598                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords          237                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords          950                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.ras.pushes               2347                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                 2342                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes             1596                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                  746                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct               746                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.commit.commitSquashedInsts         89637                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts            2146                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples       316797                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.733318                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.981714                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0        262654     82.91%     82.91% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1         12018      3.79%     86.70% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2          7549      2.38%     89.09% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3          8069      2.55%     91.63% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4          3427      1.08%     92.71% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5          4170      1.32%     94.03% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6          1520      0.48%     94.51% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7          1808      0.57%     95.08% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8         15582      4.92%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total       316797                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls                 751                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass         1009      0.43%      0.43% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu       165926     71.42%     71.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           15      0.01%     71.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv         1347      0.58%     72.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd         5528      2.38%     74.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt           32      0.01%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd          326      0.14%     74.98% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu         2034      0.88%     75.85% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt          768      0.33%     76.18% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc         1356      0.58%     76.77% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift          157      0.07%     76.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd         1024      0.44%     77.28% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.28% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.28% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt          576      0.25%     77.52% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult         1024      0.44%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead        33466     14.41%     92.37% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        12167      5.24%     97.61% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead         3540      1.52%     99.13% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite         2018      0.87%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total       232313                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples        15582                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commitStats0.numInsts             133473                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps               232313                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP       133473                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP         232313                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                3.499786                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                0.285732                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs            51191                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts            18574                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts          218665                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts          37006                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts         14185                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass         1009      0.43%      0.43% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu       165926     71.42%     71.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult           15      0.01%     71.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv         1347      0.58%     72.44% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd         5528      2.38%     74.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     74.82% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt           32      0.01%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd          326      0.14%     74.98% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu         2034      0.88%     75.85% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt          768      0.33%     76.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc         1356      0.58%     76.77% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift          157      0.07%     76.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd         1024      0.44%     77.28% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.28% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.28% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt          576      0.25%     77.52% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult         1024      0.44%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead        33466     14.41%     92.37% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite        12167      5.24%     97.61% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead         3540      1.52%     99.13% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite         2018      0.87%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total       232313                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl        19629                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl        18576                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl         1034                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl        17064                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl         2546                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall          751                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn          746                       # Class of control type instructions committed (Count)
system.cpu15.decode.idleCycles                  81993                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles              194561                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                   44040                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles                6839                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                 2368                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved              12355                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                 542                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts               343454                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                2862                       # Number of squashed instructions handled by decode (Count)
system.cpu15.executeStats0.numInsts            290997                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches          23103                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts         47627                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts        17684                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate          0.622951                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numCCRegReads       130742                       # Number of times the CC registers were read (Count)
system.cpu15.executeStats0.numCCRegWrites       102690                       # Number of times the CC registers were written (Count)
system.cpu15.executeStats0.numFpRegReads        23045                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites        18526                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntRegReads       349765                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites       210640                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs           65311                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads       118868                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.predictedBranches            14286                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                      222196                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                  5798                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles               1361                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles         1784                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles        25034                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                   22388                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                1118                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples           329801                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            1.119448                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.606338                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                 271675     82.38%     82.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                   3212      0.97%     83.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                   3032      0.92%     84.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                   3137      0.95%     85.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                   4359      1.32%     86.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                   3594      1.09%     87.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                   4140      1.26%     88.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                   2954      0.90%     89.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                  33698     10.22%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total             329801                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetchStats0.numInsts              206721                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           0.442537                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches            33260                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.071201                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.icacheStallCycles        76527                       # ICache total stall cycles (Cycle)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                    2368                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                    99793                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                   1873                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts               323447                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                259                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                  49443                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                 19618                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  42                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                     572                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                    970                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents          117                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          437                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect         2083                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts               2520                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                 287844                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                286515                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                  218885                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                  361317                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.613356                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.605798                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                      8086                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                 12437                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                 22                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation               117                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                 5433                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  4                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                  568                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples            37006                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           46.040966                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         167.147221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9                31887     86.17%     86.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19                 14      0.04%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 22      0.06%     86.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 43      0.12%     86.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                113      0.31%     86.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                130      0.35%     87.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                115      0.31%     87.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 73      0.20%     87.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 49      0.13%     87.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                 64      0.17%     87.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               75      0.20%     88.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119               70      0.19%     88.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129               67      0.18%     88.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139              113      0.31%     88.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149              118      0.32%     89.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159              217      0.59%     89.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169              267      0.72%     90.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179              246      0.66%     91.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189              221      0.60%     91.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199              194      0.52%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209              171      0.46%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219              255      0.69%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229              296      0.80%     94.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239              192      0.52%     94.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249               97      0.26%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259               98      0.26%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269              101      0.27%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279               85      0.23%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289               96      0.26%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299               79      0.21%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows           1438      3.89%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           2775                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total              37006                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                 45920                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                 17688                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                     642                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                     102                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                 22662                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                     549                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                 2368                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                  85521                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles                144671                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles         2689                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                   46763                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles               47789                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts               335565                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents                1933                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents                 8988                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                 4140                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents                32892                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands            613228                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                   1144788                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups                 426825                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                   29159                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps              427159                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                 186069                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                    81                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                   31916                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                         621540                       # The number of ROB reads (Count)
system.cpu15.rob.writes                        656981                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                 133473                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                   232313                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu2.numCycles                          441999                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              4.042058                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.247399                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                         305828                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                        271071                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   506                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined              105192                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined           207233                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples             315995                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.857833                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.846030                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   241906     76.55%     76.55% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                    14159      4.48%     81.03% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                    11821      3.74%     84.78% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                    12538      3.97%     88.74% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                     9893      3.13%     91.87% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                     9735      3.08%     94.95% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                     7556      2.39%     97.35% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                     5023      1.59%     98.94% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     3364      1.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total               315995                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   3144     67.92%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     67.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                    20      0.43%     68.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     68.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                    32      0.69%     69.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     69.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     69.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     69.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     69.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                  46      0.99%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     70.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   763     16.48%     86.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                  536     11.58%     98.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead               35      0.76%     98.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite              53      1.14%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass         2801      1.03%      1.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu       200683     74.03%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           20      0.01%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv         1774      0.65%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd          742      0.27%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           32      0.01%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd          713      0.26%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu         1947      0.72%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt         1784      0.66%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc         1311      0.48%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift          830      0.31%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead        38002     14.02%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        16348      6.03%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead         2849      1.05%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite         1235      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total        271071                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.613284                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                               4629                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.017077                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                  839356                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                 387899                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses         251416                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                    23916                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                   23289                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses           10911                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                     260890                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                       12009                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                     4089                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                            900                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         126004                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads         42406                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores        19356                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads         1059                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores          294                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch          462      1.28%      1.28% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return         1498      4.14%      5.41% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect         1656      4.57%      9.98% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect          299      0.83%     10.81% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond        30136     83.19%     94.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond         1633      4.51%     98.50% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     98.50% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond          542      1.50%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total         36226                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch          410      2.62%      2.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return          645      4.12%      6.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect          887      5.67%     12.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect          210      1.34%     13.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond        12374     79.12%     92.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond          824      5.27%     98.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     98.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond          289      1.85%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total        15639                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch          110      4.08%      4.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            2      0.07%      4.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect          259      9.61%     13.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect           95      3.53%     17.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond         1783     66.16%     83.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond          261      9.68%     93.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     93.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond          185      6.86%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total         2695                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch           52      2.38%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect          136      6.23%      8.61% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect           87      3.99%     12.60% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond         1596     73.11%     85.71% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond          138      6.32%     92.03% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.03% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond          174      7.97%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total         2183                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget        21390     59.05%     59.05% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB        13197     36.43%     95.48% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS         1498      4.14%     99.61% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect          141      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total        36226                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch         2009     82.61%     82.61% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return          399     16.41%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            2      0.08%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total         2432                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted            30598                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken        11673                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect             2695                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           672                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted         2266                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted          429                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups               36226                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                1874                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                  18197                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.502319                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted           1148                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups            841                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits               141                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             700                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch          462      1.28%      1.28% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return         1498      4.14%      5.41% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect         1656      4.57%      9.98% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect          299      0.83%     10.81% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond        30136     83.19%     94.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond         1633      4.51%     98.50% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     98.50% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond          542      1.50%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total        36226                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch          171      0.95%      0.95% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return         1498      8.31%      9.26% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          380      2.11%     11.37% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect          299      1.66%     13.02% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond        14785     82.01%     95.03% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          354      1.96%     96.99% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     96.99% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond          542      3.01%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total        18029                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect          259     13.82%     13.82% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%     13.82% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond         1354     72.25%     86.07% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond          261     13.93%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total         1874                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect          259     13.82%     13.82% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.82% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond         1354     72.25%     86.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond          261     13.93%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total         1874                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups          841                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits          141                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses          700                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords          280                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords         1121                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                2600                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                  2595                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes              1742                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.commitSquashedInsts         103754                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts             2396                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples       301102                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.666605                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.846330                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0         250630     83.24%     83.24% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1          11377      3.78%     87.02% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2           8405      2.79%     89.81% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3           9060      3.01%     92.82% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4           3460      1.15%     93.97% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5           3479      1.16%     95.12% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6           1173      0.39%     95.51% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7           1068      0.35%     95.87% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8          12450      4.13%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total       301102                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples        12450                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 4.042058                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.247399                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu2.decode.idleCycles                   74730                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles               190007                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                    41160                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                 7503                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                  2595                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved               12468                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  550                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts                329248                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 2906                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts             266982                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches           24422                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts          39830                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts         17239                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           0.604033                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads        137690                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites        94333                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads         16358                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites         8987                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads       327874                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites       194874                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs            57069                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads       109450                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches             14836                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                       216129                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                   6272                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                1035                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         1697                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles        21729                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                    21390                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 1142                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples            315995                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.135974                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.616501                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                  258915     81.94%     81.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                    3475      1.10%     83.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                    2947      0.93%     83.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                    3194      1.01%     84.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                    4801      1.52%     86.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                    3215      1.02%     87.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                    3999      1.27%     88.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                    2854      0.90%     89.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                   32595     10.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total              315995                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts               192786                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.436168                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches             36226                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.081959                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles        72269                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                     2595                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    103715                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                    2274                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                305908                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                 307                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                   42406                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                  19356                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      656                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                    1294                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents            89                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           540                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect         2251                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                2791                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                  263746                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                 262327                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                   196249                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                   339714                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.593501                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.577689                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                       2615                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                  14255                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  16                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                 89                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                  6101                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   5                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   527                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            55.940748                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          181.822762                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                 22867     81.23%     81.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                  64      0.23%     81.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                  53      0.19%     81.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                 157      0.56%     82.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                 135      0.48%     82.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                 115      0.41%     83.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  68      0.24%     83.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  57      0.20%     83.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  87      0.31%     83.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  61      0.22%     84.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                89      0.32%     84.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                76      0.27%     84.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               131      0.47%     85.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               267      0.95%     86.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149               330      1.17%     87.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159               278      0.99%     88.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169               277      0.98%     89.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               212      0.75%     89.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               200      0.71%     90.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               199      0.71%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               266      0.94%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               260      0.92%     93.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               170      0.60%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               116      0.41%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               118      0.42%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                86      0.31%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                74      0.26%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                61      0.22%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                48      0.17%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                70      0.25%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            1159      4.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                  38262                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  17243                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      651                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      118                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                  21649                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      541                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                  2595                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                   78580                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                 149964                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles          2327                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                    44129                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles                38400                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts                320365                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                 3751                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                  9604                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  3666                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                 23057                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands             586812                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                    1122859                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                  418385                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                    26133                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                  214069                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     81                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                    34678                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                          591510                       # The number of ROB reads (Count)
system.cpu2.rob.writes                         623928                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu3.numCycles                          451226                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              4.126438                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.242340                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                         306106                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                        271151                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   473                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined              105470                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined           208136                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples             324922                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.834511                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.823612                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                   250557     77.11%     77.11% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                    14276      4.39%     81.51% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                    12053      3.71%     85.22% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                    12501      3.85%     89.06% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                     9943      3.06%     92.12% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                     9734      3.00%     95.12% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                     7538      2.32%     97.44% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                     4964      1.53%     98.97% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     3356      1.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total               324922                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   3078     67.03%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                    19      0.41%     67.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                    37      0.81%     68.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                  50      1.09%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     69.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   774     16.86%     86.19% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                  548     11.93%     98.13% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead               34      0.74%     98.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite              52      1.13%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass         2748      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu       200757     74.04%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           20      0.01%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv         1774      0.65%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd          740      0.27%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           32      0.01%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd          716      0.26%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu         1946      0.72%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt         1778      0.66%     77.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc         1317      0.49%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift          830      0.31%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead        38060     14.04%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        16349      6.03%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead         2845      1.05%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite         1239      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total        271151                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.600921                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                               4592                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.016935                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                  848383                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                 388503                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses         251551                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                    23906                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                   23231                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses           10910                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                     260981                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                       12014                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                     4103                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                            900                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         126304                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads         42481                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores        19337                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads          993                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores          333                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch          459      1.27%      1.27% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return         1507      4.16%      5.42% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect         1656      4.57%      9.99% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect          296      0.82%     10.81% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond        30189     83.28%     94.08% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond         1616      4.46%     98.54% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond          529      1.46%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total         36252                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch          407      2.60%      2.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return          654      4.17%      6.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect          887      5.66%     12.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect          207      1.32%     13.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond        12427     79.33%     93.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond          807      5.15%     98.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     98.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond          276      1.76%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total        15665                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch          110      4.07%      4.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            2      0.07%      4.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect          264      9.76%     13.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect           97      3.59%     17.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond         1785     66.01%     83.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond          259      9.58%     93.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     93.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond          187      6.92%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total         2704                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect          140      6.38%      8.76% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.77% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond         1599     72.91%     85.68% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond          140      6.38%     92.07% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.07% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond          174      7.93%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total         2193                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget        21401     59.03%     59.03% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB        13200     36.41%     95.45% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS         1507      4.16%     99.60% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect          144      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total        36252                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch         2016     82.59%     82.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return          401     16.43%     99.02% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            2      0.08%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total         2441                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted            30648                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken        11695                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect             2704                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           677                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted         2272                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted          432                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups               36252                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                1876                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                  18195                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.501903                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted           1148                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups            825                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits               144                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             681                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch          459      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return         1507      4.16%      5.42% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect         1656      4.57%      9.99% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect          296      0.82%     10.81% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond        30189     83.28%     94.08% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond         1616      4.46%     98.54% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond          529      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total        36252                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch          169      0.94%      0.94% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return         1507      8.35%      9.28% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          383      2.12%     11.40% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect          296      1.64%     13.04% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond        14809     82.01%     95.05% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          364      2.02%     97.07% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     97.07% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond          529      2.93%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total        18057                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect          264     14.07%     14.07% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%     14.07% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond         1353     72.12%     86.19% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond          259     13.81%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total         1876                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect          264     14.07%     14.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond         1353     72.12%     86.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond          259     13.81%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total         1876                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups          825                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits          144                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses          681                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords         1109                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                2606                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                  2601                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes              1748                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.commitSquashedInsts         104101                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts             2362                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples       310011                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.647448                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.823447                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0         259536     83.72%     83.72% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1          11445      3.69%     87.41% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2           8359      2.70%     90.11% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3           9012      2.91%     93.01% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4           3488      1.13%     94.14% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5           3437      1.11%     95.25% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6           1203      0.39%     95.64% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7           1086      0.35%     95.99% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8          12445      4.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total       310011                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples        12445                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 4.126438                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.242340                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu3.decode.idleCycles                   74489                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles               199235                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                    41007                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                 7640                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                  2551                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved               12466                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  558                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts                329950                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 2916                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts             267048                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches           24428                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts          39898                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts         17242                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           0.591828                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads        137844                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites        94381                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads         16353                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites         8972                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads       328271                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites       194986                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs            57140                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads       109436                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches             14851                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                       224079                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                   6190                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 778                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         1458                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles        22281                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                    21444                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 1143                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples            324922                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.107894                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.589157                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                  267560     82.35%     82.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                    3561      1.10%     83.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                    3043      0.94%     84.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                    3262      1.00%     85.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                    4650      1.43%     86.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                    3258      1.00%     87.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                    4075      1.25%     89.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                    2898      0.89%     89.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                   32615     10.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total              324922                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts               193408                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.428628                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches             36252                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.080341                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles        73231                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                     2551                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    108444                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                    2346                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                306186                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                 314                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                   42481                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                  19337                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      740                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                    1251                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents            80                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           548                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         2217                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                2765                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                  263820                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                 262461                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                   196292                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                   340120                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.581662                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.577126                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                       2623                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                  14330                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                  22                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                 80                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                  6082                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   4                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                   518                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            56.072964                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          172.104526                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                 22835     81.12%     81.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  48      0.17%     81.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                  54      0.19%     81.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                 108      0.38%     81.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                 140      0.50%     82.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                 118      0.42%     82.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  75      0.27%     83.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  56      0.20%     83.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  68      0.24%     83.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  76      0.27%     83.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                97      0.34%     84.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                53      0.19%     84.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129               119      0.42%     84.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               193      0.69%     85.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149               266      0.94%     86.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159               331      1.18%     87.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169               364      1.29%     88.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               248      0.88%     89.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               248      0.88%     90.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199               273      0.97%     91.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               243      0.86%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               152      0.54%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               132      0.47%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               157      0.56%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               133      0.47%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               113      0.40%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                73      0.26%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                43      0.15%     95.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                47      0.17%     95.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                36      0.13%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            1252      4.45%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2069                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                  38350                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                  17247                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                      697                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      120                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  21661                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      511                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                  2551                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                   78431                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                 153568                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles          2493                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                    43937                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles                43942                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts                320901                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                 2488                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 10112                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  3623                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                 28387                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands             588396                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                    1125517                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                  419498                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                    26199                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                  215653                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                    35745                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                          600771                       # The number of ROB reads (Count)
system.cpu3.rob.writes                         624634                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu4.numCycles                          443115                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              4.052263                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.246776                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                         305450                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                        270475                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   474                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined              104814                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined           207822                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples             315399                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.857565                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.841621                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                   240971     76.40%     76.40% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                    14403      4.57%     80.97% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                    12163      3.86%     84.82% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                    12595      3.99%     88.82% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                     9832      3.12%     91.94% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                     9631      3.05%     94.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                     7500      2.38%     97.37% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                     4954      1.57%     98.94% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     3350      1.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total               315399                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   3142     68.19%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                    18      0.39%     68.58% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     68.58% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                    31      0.67%     69.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                  43      0.93%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     70.18% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   759     16.47%     86.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                  529     11.48%     98.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead               36      0.78%     98.91% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite              50      1.09%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass         2733      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu       200369     74.08%     75.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           20      0.01%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv         1774      0.66%     75.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd          724      0.27%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt           32      0.01%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd          703      0.26%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu         1948      0.72%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt         1768      0.65%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc         1296      0.48%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift          810      0.30%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead        37913     14.02%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite        16291      6.02%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead         2858      1.06%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite         1236      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total        270475                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.610395                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                               4608                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.017037                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                  837688                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                 387273                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses         251119                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                    23743                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                   23159                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses           10806                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                     260425                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                       11925                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                     4010                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                            942                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                         127716                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads         42395                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores        19313                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads         1068                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores          404                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch          451      1.25%      1.25% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return         1487      4.12%      5.37% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect         1642      4.55%      9.92% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect          297      0.82%     10.74% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond        30058     83.30%     94.04% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond         1615      4.48%     98.51% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     98.51% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond          536      1.49%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total         36086                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch          399      2.57%      2.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return          634      4.09%      6.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect          873      5.63%     12.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect          208      1.34%     13.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond        12296     79.33%     92.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond          806      5.20%     98.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     98.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond          283      1.83%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total        15499                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch          107      3.99%      3.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            3      0.11%      4.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect          258      9.62%     13.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect           95      3.54%     17.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond         1774     66.14%     83.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond          258      9.62%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond          187      6.97%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total         2682                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch           52      2.38%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect          139      6.36%      8.73% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.76% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond         1593     72.84%     85.60% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond          141      6.45%     92.04% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.04% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond          174      7.96%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total         2187                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget        21289     59.00%     59.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB        13170     36.50%     95.49% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS         1487      4.12%     99.61% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect          140      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total        36086                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch         1995     82.44%     82.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return          400     16.53%     98.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            3      0.12%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total         2420                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted            30509                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken        11672                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect             2682                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           669                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted         2252                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted          430                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups               36086                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                1860                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                  18113                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.501940                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted           1143                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups            833                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits               140                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             693                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch          451      1.25%      1.25% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return         1487      4.12%      5.37% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect         1642      4.55%      9.92% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect          297      0.82%     10.74% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond        30058     83.30%     94.04% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond         1615      4.48%     98.51% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     98.51% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond          536      1.49%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total        36086                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch          163      0.91%      0.91% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return         1487      8.27%      9.18% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          379      2.11%     11.29% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect          297      1.65%     12.94% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond        14756     82.10%     95.04% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond          355      1.98%     97.02% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     97.02% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond          536      2.98%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total        17973                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect          258     13.87%     13.87% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%     13.87% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond         1344     72.26%     86.13% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond          258     13.87%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total         1860                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect          258     13.87%     13.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.87% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond         1344     72.26%     86.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond          258     13.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total         1860                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups          833                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits          140                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses          693                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords          282                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords         1115                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.ras.pushes                2573                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                  2568                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes              1715                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.commit.commitSquashedInsts         103361                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts             2320                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples       300652                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.667602                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.848167                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0         250162     83.21%     83.21% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1          11463      3.81%     87.02% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2           8394      2.79%     89.81% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3           8998      2.99%     92.80% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4           3435      1.14%     93.95% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5           3473      1.16%     95.10% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6           1177      0.39%     95.49% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7           1096      0.36%     95.86% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8          12454      4.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total       300652                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples        12454                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 4.052263                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.246776                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu4.decode.idleCycles                   76601                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles               187811                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                    40823                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles                 7644                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                  2520                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved               12449                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  550                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts                328757                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 2865                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts             266465                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches           24386                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts          39777                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts         17192                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           0.601345                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads        137480                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites        94242                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads         16190                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites         8891                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads       327424                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites       194689                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs            56969                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads       109245                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches             14797                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                       214265                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                   6118                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 625                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         1296                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles        22543                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                    21330                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                 1136                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples            315399                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             1.136411                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.616445                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                  258367     81.92%     81.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                    3491      1.11%     83.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                    2957      0.94%     83.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                    3196      1.01%     84.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                    4758      1.51%     86.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                    3259      1.03%     87.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                    4004      1.27%     88.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                    2857      0.91%     89.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                   32510     10.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total              315399                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts               192490                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.434402                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches             36086                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.081437                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles        73611                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                     2520                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                     96293                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                    2137                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts                305530                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                 295                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                   42395                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                  19313                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      649                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                    1146                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents            90                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           542                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect         2158                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                2700                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                  263281                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount                 261925                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                   195918                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                   339130                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.591099                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.577708                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                       2608                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                  14244                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                  18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                 90                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                  6058                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   7                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                   501                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            57.067031                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          180.998628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                 22808     81.02%     81.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  78      0.28%     81.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                 155      0.55%     81.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                 216      0.77%     82.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                 115      0.41%     83.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                  70      0.25%     83.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                  68      0.24%     83.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                  51      0.18%     83.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                  57      0.20%     83.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                  62      0.22%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                49      0.17%     84.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                82      0.29%     84.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129               142      0.50%     85.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139               205      0.73%     85.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149               279      0.99%     86.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159               293      1.04%     87.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169               277      0.98%     88.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179               276      0.98%     89.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               173      0.61%     90.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199               233      0.83%     91.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209               264      0.94%     92.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219               203      0.72%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               149      0.53%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               121      0.43%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249                83      0.29%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                86      0.31%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                67      0.24%     94.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279                67      0.24%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                62      0.22%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299                47      0.17%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows            1313      4.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2817                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                  38292                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                  17197                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                      641                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      115                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                  21523                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      471                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                  2520                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                   80517                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                 141663                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles          2320                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                    43866                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles                44513                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts                319846                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                 2450                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                 10481                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  2842                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents                 29608                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands             586523                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                    1122039                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                  418129                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                    26166                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                  213780                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                    35768                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                          590650                       # The number of ROB reads (Count)
system.cpu4.rob.writes                         622991                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu5.numCycles                          457531                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              4.184097                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.239000                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                         305169                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                        270534                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   517                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined              104533                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined           206483                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples             326116                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.829564                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.817887                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                   251604     77.15%     77.15% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                    14534      4.46%     81.61% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                    12180      3.73%     85.34% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                    12538      3.84%     89.19% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                     9801      3.01%     92.19% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                     9578      2.94%     95.13% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                     7568      2.32%     97.45% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                     4980      1.53%     98.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     3333      1.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total               326116                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   3184     68.28%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                    18      0.39%     68.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     68.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                    32      0.69%     69.35% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     69.35% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                  47      1.01%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     70.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   752     16.13%     86.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                  538     11.54%     98.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead               35      0.75%     98.78% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite              57      1.22%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass         2756      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu       200331     74.05%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           20      0.01%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv         1774      0.66%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd          737      0.27%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt           32      0.01%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd          720      0.27%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu         1945      0.72%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     77.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt         1798      0.66%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc         1339      0.49%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift          815      0.30%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead        37952     14.03%     92.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite        16276      6.02%     98.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead         2782      1.03%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite         1257      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total        270534                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.591291                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                               4663                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.017236                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                  848497                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                 386797                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses         250933                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                    23867                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                   23065                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses           10957                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                     260447                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                       11994                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                     4080                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                            930                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                         131415                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads         42284                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores        19283                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads          987                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores          330                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch          454      1.26%      1.26% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return         1508      4.18%      5.44% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect         1678      4.65%     10.09% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect          305      0.85%     10.94% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond        29972     83.08%     94.02% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond         1621      4.49%     98.51% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     98.51% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond          536      1.49%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total         36074                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch          402      2.60%      2.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return          655      4.23%      6.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect          909      5.87%     12.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect          216      1.39%     14.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond        12210     78.84%     92.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond          812      5.24%     98.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     98.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond          283      1.83%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total        15487                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch          110      4.09%      4.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            3      0.11%      4.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect          263      9.77%     13.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect           97      3.60%     17.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond         1773     65.89%     83.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond          259      9.62%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond          186      6.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total         2691                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect          136      6.21%      8.58% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.60% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond         1599     72.98%     85.58% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond          141      6.44%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond          175      7.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total         2191                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget        21269     58.96%     58.96% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB        13153     36.46%     95.42% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS         1508      4.18%     99.60% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect          144      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total        36074                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch         2008     82.70%     82.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return          395     16.27%     98.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            3      0.12%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total         2428                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted            30426                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken        11640                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect             2691                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           677                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted         2266                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted          425                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups               36074                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                1870                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                  18078                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.501137                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted           1146                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups            841                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits               144                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             697                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch          454      1.26%      1.26% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return         1508      4.18%      5.44% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect         1678      4.65%     10.09% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect          305      0.85%     10.94% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond        29972     83.08%     94.02% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond         1621      4.49%     98.51% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     98.51% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond          536      1.49%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total        36074                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch          167      0.93%      0.93% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return         1508      8.38%      9.31% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect          393      2.18%     11.49% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect          305      1.69%     13.19% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond        14731     81.86%     95.04% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond          356      1.98%     97.02% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     97.02% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond          536      2.98%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total        17996                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect          263     14.06%     14.06% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%     14.06% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond         1348     72.09%     86.15% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond          259     13.85%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total         1870                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect          263     14.06%     14.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond         1348     72.09%     86.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond          259     13.85%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total         1870                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups          841                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits          144                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses          697                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords          283                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords         1124                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.ras.pushes                2638                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                  2633                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes              1780                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.commit.commitSquashedInsts         103077                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts             2349                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples       311398                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.644564                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.821043                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0         261016     83.82%     83.82% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1          11392      3.66%     87.48% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2           8336      2.68%     90.16% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3           8976      2.88%     93.04% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4           3448      1.11%     94.15% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5           3471      1.11%     95.26% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6           1207      0.39%     95.65% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7           1081      0.35%     96.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8          12471      4.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total       311398                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples        12471                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 4.184097                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.239000                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu5.decode.idleCycles                   75198                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles               199925                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                    40740                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles                 7713                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                  2540                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved               12444                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                  557                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts                328491                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 2881                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts             266454                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches           24385                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts          39720                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts         17191                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           0.582374                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads        137547                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites        94226                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads         16447                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites         8993                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads       327414                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites       194565                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs            56911                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads       109124                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches             14805                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                       222510                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                   6166                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 610                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         1445                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles        23774                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                    21342                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 1131                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples            326116                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             1.098198                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.580293                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                  269129     82.53%     82.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                    3499      1.07%     83.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                    2962      0.91%     84.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                    3156      0.97%     85.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                    4772      1.46%     86.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                    3252      1.00%     87.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                    4006      1.23%     89.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                    2855      0.88%     90.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                   32485      9.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total              326116                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts               192347                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.420402                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches             36074                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.078845                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles        74694                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                     2540                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    105569                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                    2989                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts                305249                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                 315                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                   42284                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                  19283                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      687                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                    1922                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents            82                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           537                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect         2202                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                2739                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                  263289                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount                 261890                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                   195693                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                   338997                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.572398                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.577271                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                       2593                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                  14133                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                  17                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                 82                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                  6028                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   6                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                   533                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            59.405669                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          193.267279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                 22833     81.11%     81.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                  34      0.12%     81.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                  56      0.20%     81.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                 172      0.61%     82.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                 145      0.52%     82.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                 107      0.38%     82.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                  65      0.23%     83.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  61      0.22%     83.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                  75      0.27%     83.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                  62      0.22%     83.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                56      0.20%     84.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                36      0.13%     84.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                79      0.28%     84.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139               182      0.65%     85.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149               261      0.93%     86.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159               235      0.83%     86.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169               280      0.99%     87.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179               298      1.06%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189               275      0.98%     89.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199               252      0.90%     90.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209               299      1.06%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219               210      0.75%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               179      0.64%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               150      0.53%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               122      0.43%     94.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259               103      0.37%     94.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269                86      0.31%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279                58      0.21%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289                48      0.17%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299                64      0.23%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows            1268      4.50%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2891                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                  38159                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                  17196                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                      676                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      124                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                  21559                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      506                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                  2540                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                   79126                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                 156955                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles          2371                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                    43835                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles                41289                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts                319578                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                 1440                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                 10708                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  3975                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                 25026                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands             585782                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                    1120655                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                  417758                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                    25977                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                  213039                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                    35867                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                          601108                       # The number of ROB reads (Count)
system.cpu5.rob.writes                         622397                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu6.numCycles                          459599                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              4.203009                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.237925                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                         305501                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                        270531                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   507                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined              104865                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined           207174                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples             329022                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.822228                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.811218                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                   254611     77.38%     77.38% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                    14365      4.37%     81.75% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                    12211      3.71%     85.46% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                    12503      3.80%     89.26% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                     9814      2.98%     92.24% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                     9712      2.95%     95.20% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                     7543      2.29%     97.49% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                     4943      1.50%     98.99% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                     3320      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total               329022                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   3122     68.08%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                    19      0.41%     68.49% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     68.49% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                    28      0.61%     69.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     69.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     69.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     69.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     69.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                  47      1.02%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     70.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   752     16.40%     86.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                  537     11.71%     98.23% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead               34      0.74%     98.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite              47      1.02%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass         2738      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu       200469     74.10%     75.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           20      0.01%     75.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv         1774      0.66%     75.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd          734      0.27%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt           32      0.01%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     76.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd          718      0.27%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu         1954      0.72%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt         1794      0.66%     77.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc         1317      0.49%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift          807      0.30%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     78.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead        37825     13.98%     92.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        16336      6.04%     98.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead         2784      1.03%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite         1229      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total        270531                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.588624                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                               4586                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.016952                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                  851440                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                 387646                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses         251252                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                    23737                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                   22885                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses           10886                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                     260456                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                       11923                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                     4026                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                            929                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                         130577                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads         42326                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores        19307                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads         1055                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores          398                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch          458      1.27%      1.27% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return         1503      4.15%      5.42% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect         1673      4.62%     10.04% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect          303      0.84%     10.88% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond        30103     83.18%     94.05% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond         1623      4.48%     98.54% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond          529      1.46%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total         36192                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch          406      2.60%      2.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return          650      4.17%      6.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect          904      5.79%     12.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect          214      1.37%     13.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond        12341     79.08%     93.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond          814      5.22%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond          276      1.77%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total        15605                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch          110      4.09%      4.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            2      0.07%      4.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect          264      9.83%     13.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect           97      3.61%     17.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond         1770     65.87%     83.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond          261      9.71%     93.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     93.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond          183      6.81%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total         2687                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect          137      6.26%      8.63% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.65% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond         1599     73.01%     85.66% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond          140      6.39%     92.05% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.05% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond          174      7.95%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total         2190                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget        21375     59.06%     59.06% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB        13172     36.39%     95.45% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS         1503      4.15%     99.61% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect          142      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total        36192                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch         2001     82.62%     82.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return          397     16.39%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            2      0.08%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total         2422                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted            30561                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken        11670                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect             2687                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           680                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted         2260                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted          427                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups               36192                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                1868                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                  18089                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.499807                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted           1149                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups            832                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits               142                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             690                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch          458      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return         1503      4.15%      5.42% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect         1673      4.62%     10.04% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect          303      0.84%     10.88% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond        30103     83.18%     94.05% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond         1623      4.48%     98.54% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond          529      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total        36192                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch          166      0.92%      0.92% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return         1503      8.30%      9.22% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect          397      2.19%     11.41% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect          303      1.67%     13.09% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond        14843     81.99%     95.08% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond          362      2.00%     97.08% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     97.08% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond          529      2.92%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total        18103                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect          264     14.13%     14.13% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%     14.13% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond         1343     71.90%     86.03% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond          261     13.97%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total         1868                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect          264     14.13%     14.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond         1343     71.90%     86.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond          261     13.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total         1868                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups          832                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits          142                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses          690                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords          280                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords         1112                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.ras.pushes                2626                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                  2621                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes              1768                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.commit.commitSquashedInsts         103370                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts             2330                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples       314271                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.638672                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.811411                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0         263720     83.91%     83.91% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1          11491      3.66%     87.57% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2           8368      2.66%     90.23% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3           9042      2.88%     93.11% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4           3478      1.11%     94.22% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5           3476      1.11%     95.32% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6           1200      0.38%     95.71% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7           1097      0.35%     96.05% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8          12399      3.95%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total       314271                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples        12399                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 4.203009                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.237925                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu6.decode.idleCycles                   77210                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles               200812                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                    40860                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles                 7615                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                  2525                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved               12448                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                  558                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts                328941                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 2916                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts             266505                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches           24388                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts          39628                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts         17230                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           0.579864                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads        137471                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites        94274                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads         16375                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites         8949                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads       327575                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites       194823                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs            56858                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads       109108                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches             14817                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                       225434                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                   6146                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                 810                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         1376                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles        23557                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                    21363                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 1130                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples            329022                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             1.091863                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.573670                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                  271788     82.60%     82.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                    3556      1.08%     83.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                    2976      0.90%     84.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                    3270      0.99%     85.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                    4688      1.42%     87.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                    3283      1.00%     88.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                    4012      1.22%     89.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                    2902      0.88%     90.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                   32547      9.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total              329022                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts               193012                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.419957                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches             36192                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.078747                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles        74772                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                     2525                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    101417                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                    3386                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts                305581                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                 305                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                   42326                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                  19307                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      684                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                    2341                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents            87                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           543                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect         2179                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                2722                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                  263522                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                 262138                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                   196033                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                   339575                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.570362                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.577289                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                       2624                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                  14175                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                  16                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                 87                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                  6052                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   6                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                   475                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            59.467479                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          191.332442                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                 22807     81.02%     81.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  57      0.20%     81.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  76      0.27%     81.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                 152      0.54%     82.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                 220      0.78%     82.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                 114      0.40%     83.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  63      0.22%     83.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  57      0.20%     83.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  56      0.20%     83.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  49      0.17%     84.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                78      0.28%     84.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                52      0.18%     84.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129               100      0.36%     84.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139               167      0.59%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149               297      1.06%     86.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159               281      1.00%     87.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169               331      1.18%     88.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               241      0.86%     89.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               236      0.84%     90.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199               234      0.83%     91.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209               240      0.85%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               197      0.70%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229               161      0.57%     93.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               109      0.39%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249               113      0.40%     94.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                92      0.33%     94.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                96      0.34%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279                51      0.18%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289                65      0.23%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                61      0.22%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows            1298      4.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2370                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                  38276                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                  17236                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                      695                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      117                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                  21569                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      485                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                  2525                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                   81151                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                 152503                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles          2370                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                    43803                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles                46670                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts                319964                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                 1342                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                 11039                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  3080                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                 31584                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands             586890                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                    1122384                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                  418441                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                    25937                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                  214147                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                    35956                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                          604346                       # The number of ROB reads (Count)
system.cpu6.rob.writes                         623015                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu7.numCycles                          466553                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              4.266603                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.234379                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                         304405                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                        269862                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   511                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined              103769                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined           206501                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples             326851                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.825642                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.812320                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                   252489     77.25%     77.25% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                    14489      4.43%     81.68% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                    12015      3.68%     85.36% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                    12597      3.85%     89.21% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                     9892      3.03%     92.24% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                     9671      2.96%     95.20% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                     7517      2.30%     97.50% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                     4921      1.51%     99.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     3260      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total               326851                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   3105     67.79%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     67.79% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                    18      0.39%     68.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     68.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                    31      0.68%     68.86% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     68.86% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                  46      1.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     69.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   766     16.72%     86.59% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                  530     11.57%     98.17% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead               32      0.70%     98.86% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite              52      1.14%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass         2711      1.00%      1.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu       199821     74.05%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           20      0.01%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv         1774      0.66%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd          727      0.27%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt           32      0.01%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd          683      0.25%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu         1929      0.71%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt         1721      0.64%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc         1278      0.47%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift          817      0.30%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     78.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead        38029     14.09%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        16328      6.05%     98.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead         2777      1.03%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite         1215      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total        269862                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.578417                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                               4580                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.016972                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                  848303                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                 385937                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses         250542                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                    23363                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                   22401                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses           10659                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                     260000                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                       11731                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                     4020                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                            972                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                         139702                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads         42232                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores        19304                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads         1025                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores          366                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch          453      1.26%      1.26% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return         1483      4.12%      5.38% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect         1654      4.60%      9.98% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect          288      0.80%     10.78% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond        29978     83.33%     94.11% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond         1594      4.43%     98.54% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond          524      1.46%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total         35974                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch          401      2.61%      2.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return          630      4.09%      6.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect          885      5.75%     12.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect          199      1.29%     13.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond        12216     79.39%     93.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond          785      5.10%     98.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     98.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond          271      1.76%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total        15387                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch          107      3.99%      3.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            2      0.07%      4.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect          263      9.80%     13.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect           97      3.62%     17.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond         1767     65.86%     83.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond          259      9.65%     92.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     92.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond          188      7.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total         2683                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect          139      6.34%      8.71% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.73% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond         1601     73.04%     85.77% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond          138      6.30%     92.06% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.06% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond          174      7.94%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total         2192                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget        21208     58.95%     58.95% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB        13140     36.53%     95.48% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS         1483      4.12%     99.60% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect          143      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total        35974                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch         2001     82.58%     82.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return          398     16.43%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            2      0.08%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total         2423                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted            30431                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken        11647                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect             2683                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           681                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted         2256                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted          427                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups               35974                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                1862                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                  18050                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.501751                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted           1147                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups            812                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits               143                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             669                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch          453      1.26%      1.26% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return         1483      4.12%      5.38% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect         1654      4.60%      9.98% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect          288      0.80%     10.78% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond        29978     83.33%     94.11% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond         1594      4.43%     98.54% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond          524      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total        35974                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch          163      0.91%      0.91% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return         1483      8.27%      9.18% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect          386      2.15%     11.34% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect          288      1.61%     12.94% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond        14724     82.15%     95.09% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond          356      1.99%     97.08% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     97.08% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond          524      2.92%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total        17924                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect          263     14.12%     14.12% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%     14.12% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond         1340     71.97%     86.09% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond          259     13.91%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total         1862                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect          263     14.12%     14.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond         1340     71.97%     86.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond          259     13.91%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total         1862                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups          812                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits          143                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses          669                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords          285                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords         1097                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.ras.pushes                2572                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                  2567                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes              1714                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.commit.commitSquashedInsts         102259                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts             2329                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples       312266                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.642773                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.819217                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0         261903     83.87%     83.87% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1          11366      3.64%     87.51% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2           8340      2.67%     90.18% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3           9019      2.89%     93.07% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4           3417      1.09%     94.16% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5           3455      1.11%     95.27% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6           1187      0.38%     95.65% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7           1084      0.35%     96.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8          12495      4.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total       312266                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples        12495                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 4.266603                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.234379                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu7.decode.idleCycles                   73659                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles               202423                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                    40473                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles                 7771                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                  2525                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved               12419                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                  556                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts                327755                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 2895                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts             265842                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches           24323                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts          39811                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts         17218                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           0.569800                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads        137279                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites        94070                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads         15948                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites         8754                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads       327077                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites       194183                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs            57029                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads       109116                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches             14766                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                       225580                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                   6138                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 469                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         1378                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles        21847                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                    21278                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 1149                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples            326851                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             1.092535                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.574316                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                  270025     82.61%     82.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                    3450      1.06%     83.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                    2935      0.90%     84.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                    3205      0.98%     85.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                    4804      1.47%     87.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                    3225      0.99%     88.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                    3988      1.22%     89.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                    2860      0.88%     90.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                   32359      9.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total              326851                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts               192045                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.411625                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches             35974                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.077106                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles        74508                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                     2525                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    108463                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                    1968                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts                304485                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                 334                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                   42232                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                  19304                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      702                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                     892                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents            86                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           540                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect         2172                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                2712                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                  262535                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                 261201                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                   195185                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                   337993                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.559853                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.577482                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                       2607                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                  14081                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                  17                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                 86                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                  6049                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   6                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                   550                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            60.044261                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          192.824721                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                 22760     80.85%     80.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  43      0.15%     81.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  49      0.17%     81.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                  75      0.27%     81.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                 194      0.69%     82.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                 153      0.54%     82.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  97      0.34%     83.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  83      0.29%     83.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  87      0.31%     83.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  59      0.21%     83.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                72      0.26%     84.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                96      0.34%     84.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                72      0.26%     84.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139               103      0.37%     85.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149               234      0.83%     85.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159               261      0.93%     86.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169               247      0.88%     87.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179               270      0.96%     88.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               253      0.90%     89.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199               242      0.86%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209               280      0.99%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               185      0.66%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               182      0.65%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               137      0.49%     93.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               146      0.52%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259               144      0.51%     94.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                94      0.33%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279                93      0.33%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289                57      0.20%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299                43      0.15%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows            1340      4.76%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2628                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                  38192                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                  17222                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                      694                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      112                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                  21485                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      499                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                  2525                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                   77601                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                 153740                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles          2705                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                    43582                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles                46698                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts                318837                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                 2879                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                 10101                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  5627                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                 28818                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands             585152                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                    1119016                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                  417270                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                    25434                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                  212409                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                    36345                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                          601134                       # The number of ROB reads (Count)
system.cpu7.rob.writes                         620627                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu8.numCycles                          457519                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              4.183987                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.239006                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                         305728                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                        270830                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                   498                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined              105092                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined           207997                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples             325964                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.830859                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.815924                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                   251150     77.05%     77.05% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                    14636      4.49%     81.54% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                    12251      3.76%     85.30% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                    12669      3.89%     89.18% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                     9873      3.03%     92.21% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                     9662      2.96%     95.18% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                     7487      2.30%     97.47% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                     4927      1.51%     98.98% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                     3309      1.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total               325964                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   3137     67.93%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     67.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                    21      0.45%     68.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     68.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                    41      0.89%     69.27% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%     69.27% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     69.27% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     69.27% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%     69.27% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                  45      0.97%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%     70.25% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   758     16.41%     86.66% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                  523     11.33%     97.99% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead               37      0.80%     98.79% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite              56      1.21%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass         2774      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu       200565     74.06%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           20      0.01%     75.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv         1774      0.66%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd          732      0.27%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt           32      0.01%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd          705      0.26%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu         1961      0.72%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt         1773      0.65%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc         1303      0.48%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift          820      0.30%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead        37980     14.02%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite        16297      6.02%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead         2842      1.05%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite         1252      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total        270830                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.591954                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                               4618                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.017051                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                  848875                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                 387820                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses         251278                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                    23865                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                   23167                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses           10872                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                     260676                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                       11998                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                     4057                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                            933                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                         131555                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads         42411                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores        19322                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads         1036                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores          379                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch          459      1.27%      1.27% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return         1510      4.17%      5.44% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect         1657      4.58%     10.02% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect          298      0.82%     10.84% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond        30106     83.20%     94.04% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond         1621      4.48%     98.52% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%     98.52% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond          536      1.48%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total         36187                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch          407      2.61%      2.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return          657      4.21%      6.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect          888      5.69%     12.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect          209      1.34%     13.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond        12344     79.13%     92.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond          812      5.21%     98.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%     98.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond          283      1.81%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total        15600                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch          113      4.19%      4.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            2      0.07%      4.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect          263      9.75%     14.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect           96      3.56%     17.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond         1777     65.89%     83.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond          258      9.57%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond          188      6.97%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total         2697                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch           52      2.38%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect          138      6.31%      8.69% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.71% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond         1597     73.02%     85.73% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond          138      6.31%     92.04% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.04% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond          174      7.96%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total         2187                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget        21348     58.99%     58.99% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB        13186     36.44%     95.43% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS         1510      4.17%     99.60% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect          143      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total        36187                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch         2006     82.59%     82.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return          399     16.43%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            2      0.08%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total         2429                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted            30565                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken        11672                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect             2697                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss           676                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted         2267                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted          430                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups               36187                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                1868                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                  18146                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.501451                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted           1151                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups            834                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits               143                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             691                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch          459      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return         1510      4.17%      5.44% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect         1657      4.58%     10.02% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect          298      0.82%     10.84% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond        30106     83.20%     94.04% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond         1621      4.48%     98.52% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%     98.52% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond          536      1.48%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total        36187                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch          167      0.93%      0.93% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return         1510      8.37%      9.30% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect          386      2.14%     11.44% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect          298      1.65%     13.09% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond        14783     81.94%     95.03% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond          361      2.00%     97.03% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%     97.03% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond          536      2.97%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total        18041                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect          263     14.08%     14.08% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%     14.08% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond         1347     72.11%     86.19% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond          258     13.81%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total         1868                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect          263     14.08%     14.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond         1347     72.11%     86.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond          258     13.81%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total         1868                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups          834                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits          143                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses          691                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords         1118                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.ras.pushes                2612                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                  2607                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes              1754                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.commit.commitSquashedInsts         103705                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts             2374                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples       311128                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.645124                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.822055                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0         260700     83.79%     83.79% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1          11469      3.69%     87.48% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2           8350      2.68%     90.16% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3           8965      2.88%     93.04% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4           3403      1.09%     94.14% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5           3489      1.12%     95.26% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6           1176      0.38%     95.64% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7           1069      0.34%     95.98% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8          12507      4.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total       311128                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples        12507                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 4.183987                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.239006                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu8.decode.idleCycles                   76556                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles               198352                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                    40664                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles                 7822                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                  2570                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved               12479                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                  558                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts                329161                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 2909                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts             266773                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches           24391                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts          39808                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts         17217                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           0.583086                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads        137505                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites        94270                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads         16297                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites         8917                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads       327734                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites       194851                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs            57025                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads       109316                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches             14839                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                       219860                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                   6228                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                 742                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         1559                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles        25093                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                    21409                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 1164                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples            325964                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             1.101668                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.583373                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                  268799     82.46%     82.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                    3528      1.08%     83.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                    2952      0.91%     84.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                    3192      0.98%     85.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                    4801      1.47%     86.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                    3256      1.00%     87.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                    3993      1.22%     89.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                    2890      0.89%     90.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                   32553      9.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total              325964                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts               192721                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.421231                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches             36187                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.079094                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles        75596                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                     2570                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                    103804                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                    3314                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts                305808                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                 331                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                   42411                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                  19322                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                      721                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                    2232                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents            88                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           545                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect         2218                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                2763                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                  263541                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount                 262150                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                   195930                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                   339136                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.572982                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.577733                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                       2658                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                  14260                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                  20                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                 88                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                  6067                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   4                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                   521                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            59.566552                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          192.592288                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                 22780     80.92%     80.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                  36      0.13%     81.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                  59      0.21%     81.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                 174      0.62%     81.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                 217      0.77%     82.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                  86      0.31%     82.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                  66      0.23%     83.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  63      0.22%     83.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                  63      0.22%     83.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                  83      0.29%     83.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                65      0.23%     84.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                71      0.25%     84.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                94      0.33%     84.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139               159      0.56%     85.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149               273      0.97%     86.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159               318      1.13%     87.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169               285      1.01%     88.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179               249      0.88%     89.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189               213      0.76%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199               248      0.88%     90.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209               192      0.68%     91.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219               190      0.67%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229               146      0.52%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               130      0.46%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249               122      0.43%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259               108      0.38%     94.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269                71      0.25%     94.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279                56      0.20%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289                51      0.18%     94.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299                76      0.27%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows            1407      5.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2688                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                  38262                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                  17222                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                      675                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      125                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                  21646                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                      523                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                  2570                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                   80560                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                 150953                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles          2567                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                    43785                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles                45529                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts                320235                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                 1759                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                 10377                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                  1999                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                 30994                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands             586815                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                    1122914                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                  418468                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                    26053                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                  214072                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                    36816                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                          601430                       # The number of ROB reads (Count)
system.cpu8.rob.writes                         623769                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu9.numCycles                          458885                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              4.196479                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              0.238295                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                         305688                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                        270747                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                   477                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined              105052                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined           207933                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples             324630                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.834017                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.822999                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                   250318     77.11%     77.11% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                    14364      4.42%     81.53% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                    11958      3.68%     85.22% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                    12587      3.88%     89.09% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                     9802      3.02%     92.11% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                     9746      3.00%     95.12% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                     7527      2.32%     97.43% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                     5018      1.55%     98.98% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                     3310      1.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total               324630                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   3146     68.59%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     68.59% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                    17      0.37%     68.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     68.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                    32      0.70%     69.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%     69.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                  46      1.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                   749     16.33%     86.98% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                  518     11.29%     98.28% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead               36      0.78%     99.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite              43      0.94%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass         2728      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu       200476     74.05%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           20      0.01%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv         1774      0.66%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd          731      0.27%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt           32      0.01%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd          732      0.27%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu         1961      0.72%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt         1823      0.67%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc         1331      0.49%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift          812      0.30%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead        37967     14.02%     92.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite        16310      6.02%     98.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead         2853      1.05%     99.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite         1197      0.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total        270747                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.590011                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                               4587                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.016942                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                  847248                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                 387625                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses         251251                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                    23940                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                   23279                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses           10957                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                     260584                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                       12022                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                     4043                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.timesIdled                            923                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                         134255                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads         42412                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores        19270                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads         1059                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores          276                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch          465      1.28%      1.28% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return         1502      4.15%      5.43% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect         1660      4.58%     10.02% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect          300      0.83%     10.85% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond        30107     83.15%     94.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond         1642      4.54%     98.54% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond          530      1.46%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total         36206                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch          413      2.64%      2.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return          649      4.16%      6.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect          891      5.70%     12.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect          211      1.35%     13.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond        12345     79.04%     92.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond          833      5.33%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond          277      1.77%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total        15619                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch          111      4.13%      4.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            2      0.07%      4.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect          261      9.70%     13.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect           97      3.61%     17.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond         1775     65.99%     83.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond          258      9.59%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond          186      6.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total         2690                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect          140      6.37%      8.74% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.74% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond         1600     72.83%     85.57% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond          142      6.46%     92.03% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.03% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond          175      7.97%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total         2197                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget        21383     59.06%     59.06% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB        13183     36.41%     95.47% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS         1502      4.15%     99.62% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect          138      0.38%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total        36206                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch         2005     82.65%     82.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return          397     16.36%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            2      0.08%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total         2426                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted            30572                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken        11652                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect             2690                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss           680                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted         2260                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted          430                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups               36206                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                1864                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                  18256                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.504226                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted           1148                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups            830                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits               138                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             692                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch          465      1.28%      1.28% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return         1502      4.15%      5.43% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect         1660      4.58%     10.02% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect          300      0.83%     10.85% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond        30107     83.15%     94.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond         1642      4.54%     98.54% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond          530      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total        36206                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch          174      0.97%      0.97% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return         1502      8.37%      9.34% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect          395      2.20%     11.54% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect          300      1.67%     13.21% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond        14684     81.81%     95.01% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond          365      2.03%     97.05% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%     97.05% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond          530      2.95%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total        17950                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect          261     14.00%     14.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%     14.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond         1345     72.16%     86.16% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond          258     13.84%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total         1864                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect          261     14.00%     14.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond         1345     72.16%     86.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond          258     13.84%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total         1864                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups          830                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits          138                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses          692                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords          283                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords         1113                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.ras.pushes                2609                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                  2604                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes              1751                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.commit.commitSquashedInsts         103786                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts             2337                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples       309806                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.647876                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.823454                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0         259259     83.68%     83.68% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1          11483      3.71%     87.39% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2           8433      2.72%     90.11% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3           9020      2.91%     93.02% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4           3440      1.11%     94.13% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5           3451      1.11%     95.25% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6           1183      0.38%     95.63% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7           1102      0.36%     95.99% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8          12435      4.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total       309806                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples        12435                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 4.196479                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 0.238295                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu9.decode.idleCycles                   77693                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles               195826                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                    40961                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles                 7617                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                  2533                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved               12474                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                  553                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts                329137                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 2886                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts             266704                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches           24388                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts          39808                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts         17179                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           0.581200                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads        137625                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites        94206                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads         16503                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites         9034                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads       327761                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites       194901                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs            56987                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads       109236                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches             14823                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                       221007                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                   6144                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                 717                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles         1362                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles        24270                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                    21403                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 1148                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples            324630                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             1.107054                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.589031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                  267448     82.39%     82.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                    3516      1.08%     83.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                    2956      0.91%     84.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                    3215      0.99%     85.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                    4780      1.47%     86.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                    3215      0.99%     87.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                    4008      1.23%     89.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                    2869      0.88%     89.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                   32623     10.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total              324630                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts               192901                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            0.420369                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches             36206                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.078900                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles        74202                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                     2533                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                    105564                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                    2524                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts                305768                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                 317                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                   42412                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                  19270                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                      646                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                    1533                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents            86                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect           544                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect         2184                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                2728                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                  263580                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                 262208                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                   196286                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                   339713                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.571402                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.577799                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                       2688                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                  14261                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                  20                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                 86                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                  6015                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                   494                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            59.427942                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          189.208661                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9                 22796     80.98%     80.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                  40      0.14%     81.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                  51      0.18%     81.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                 137      0.49%     81.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                 168      0.60%     82.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                 162      0.58%     82.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                  56      0.20%     83.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                  70      0.25%     83.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                  68      0.24%     83.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                  65      0.23%     83.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                54      0.19%     84.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                52      0.18%     84.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129                96      0.34%     84.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139               170      0.60%     85.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149               236      0.84%     86.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159               310      1.10%     87.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169               234      0.83%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179               227      0.81%     88.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189               260      0.92%     89.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199               190      0.67%     90.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209               240      0.85%     91.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219               221      0.79%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229               164      0.58%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               149      0.53%     93.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249               117      0.42%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259               120      0.43%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269                82      0.29%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279                76      0.27%     94.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289                70      0.25%     94.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299                71      0.25%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows            1399      4.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            2805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                  38316                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                  17185                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                      693                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      122                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                  21606                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                      488                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                  2533                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                   81594                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                 153125                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles          2402                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                    43985                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles                40991                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts                320075                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                 1332                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                  9702                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                  1922                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                 27254                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands             586852                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                    1122706                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                  418400                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                    26238                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                  214109                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                    35198                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                          600261                       # The number of ROB reads (Count)
system.cpu9.rob.writes                         623922                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples      3041.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000579000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState               6066                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                       3037                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         7                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                     3037                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       7                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.35                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      2.31                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                 3037                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   7                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                   1956                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                    811                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    205                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                    192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                 194368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                 448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             611351816.35037744                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             1409108.56583887                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                    317089000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                    104168.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0       194176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 610747912.679303646088                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0         3037                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::ruby.dir_cntrl0            7                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0    105678250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     34796.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::ruby.dir_cntrl0         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0       194368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total        194368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::ruby.dir_cntrl0          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0         3037                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total           3037                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::ruby.dir_cntrl0            7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total             7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    611351816                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        611351816                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::ruby.dir_cntrl0      1409109                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total         1409109                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    612760925                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       612760925                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                3034                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0          265                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1          253                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2          280                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3          257                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4          170                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5          127                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6          127                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7          136                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8          129                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9          145                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10          160                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11          231                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12          176                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13          203                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14          173                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15          202                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat               48790750                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             15170000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat         105678250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               16081.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          34831.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               1726                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           56.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         1306                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   148.434916                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   104.957291                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   182.331081                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127          755     57.81%     57.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255          377     28.87%     86.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383           66      5.05%     91.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511           43      3.29%     95.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           13      1.00%     96.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            8      0.61%     96.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895           10      0.77%     97.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            4      0.31%     97.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           30      2.30%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         1306                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.dramBytesRead           194176                       # Total bytes read (Byte)
system.mem_ctrls0.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             610.747913                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   4.77                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               4.77                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              56.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy        4862340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy        2580600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy      11531100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy    113130750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy     26818080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy    183508470                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   577.194993                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     68790000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    238741500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy        4476780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy        2375670                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy      10131660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy    115768140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy     24597120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy    181934970                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   572.245814                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE     62949000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT    244582500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples      3094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000664500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState               6140                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                       3089                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         8                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                     3089                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       8                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.36                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      2.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                 3089                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   8                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                   1976                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                    798                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     59                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                    192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                 197696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                 512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             621819479.98232329                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             1610409.78953013                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                    317324500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    102461.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1       197504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 621215576.311249494553                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1         3089                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::ruby.dir_cntrl1            8                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1    108216500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     35032.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::ruby.dir_cntrl1         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1       197696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total        197696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::ruby.dir_cntrl1          512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total          512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1         3089                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total           3089                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::ruby.dir_cntrl1            8                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total             8                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    621819480                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        621819480                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::ruby.dir_cntrl1      1610410                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total         1610410                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    623429890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       623429890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                3086                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0          273                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1          244                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2          267                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3          250                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4          176                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5          136                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6          145                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7          149                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8          110                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9          136                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10          165                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11          236                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12          201                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13          228                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14          168                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15          202                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat               50354000                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             15430000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat         108216500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               16316.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          35066.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               1718                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           55.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         1364                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   144.469208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   103.555646                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   174.499481                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127          801     58.72%     58.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255          391     28.67%     87.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383           72      5.28%     92.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511           38      2.79%     95.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           17      1.25%     96.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767            7      0.51%     97.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            5      0.37%     97.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            4      0.29%     97.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           29      2.13%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         1364                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.dramBytesRead           197504                       # Total bytes read (Byte)
system.mem_ctrls1.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             621.215576                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   4.85                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               4.85                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              55.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy        5197920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy        2755170                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy      11709600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy    115991010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy     24409440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy    184648740                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   580.781521                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE     62524750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    245006750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy        4569600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy        2421210                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy      10324440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy    116219580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy     24216960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy    182337390                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   573.511558                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE     62037750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT    245493750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples      3139.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000000641500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState              6240                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                      3134                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                        5                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                    3134                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                      5                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.37                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                     1.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6                3134                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  5                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                  1932                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                   842                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                    77                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                200576                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys                320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            630878035.04843032                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys            1006506.11845633                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                   317641000                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                   101191.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10       200576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 630878035.048430323601                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10         3134                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorWriteAccesses::ruby.dir_cntrl10            5                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10    110960500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     35405.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorWriteAvgLat::ruby.dir_cntrl10         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10       200576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total       200576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::ruby.dir_cntrl10          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::total          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10         3134                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total          3134                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::ruby.dir_cntrl10            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::total            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    630878035                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       630878035                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::ruby.dir_cntrl10      1006506                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::total        1006506                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    631884541                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      631884541                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts               3134                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0          269                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1          245                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2          264                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3          261                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4          187                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5          133                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6          123                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7          150                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8          124                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9          151                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10          174                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11          244                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12          197                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13          229                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14          187                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15          196                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat              52198000                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat            15670000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat        110960500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              16655.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         35405.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits              1772                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          56.54                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples         1360                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   147.247059                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean   104.758132                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   179.967320                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127          785     57.72%     57.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255          402     29.56%     87.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383           70      5.15%     92.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511           34      2.50%     94.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639           18      1.32%     96.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767            8      0.59%     96.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895            8      0.59%     97.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023            4      0.29%     97.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151           31      2.28%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total         1360                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.dramBytesRead          200576                       # Total bytes read (Byte)
system.mem_ctrls10.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            630.878035                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  4.93                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              4.93                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             56.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy       4919460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy       2610960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy     11652480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy    112044330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy     27732960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy    183545790                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   577.312377                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE     71196750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT    236334750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.actEnergy       4805220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preEnergy       2550240                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.readEnergy     10724280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actBackEnergy    116215590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preBackEnergy     24220320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.totalEnergy    183101250                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.averagePower   575.914151                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::IDLE     62034000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT    245497500                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples      3078.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000000597500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState              6119                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                      3077                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                        2                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                    3077                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                      2                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.40                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                     0.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6                3077                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  2                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                  1948                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                   783                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   246                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                    53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.bytesReadWrQ                    64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                196928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys                128                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            619403865.29802811                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys            402602.44738253                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                   317912500                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                   103251.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11       196864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 619202564.074336767197                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11         3077                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorWriteAccesses::ruby.dir_cntrl11            2                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11    112695000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     36624.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorWriteAvgLat::ruby.dir_cntrl11         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11       196864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total       196864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::ruby.dir_cntrl11          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::total          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11         3076                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total          3076                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::ruby.dir_cntrl11            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::total            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    619202564                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       619202564                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::ruby.dir_cntrl11       402602                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::total         402602                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    619605167                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      619605167                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts               3076                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0          275                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1          257                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2          276                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3          264                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4          191                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5          153                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6          130                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7          161                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8          112                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9          131                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10          158                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11          224                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12          186                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13          212                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14          172                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15          174                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat              55020000                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat            15380000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat        112695000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              17886.87                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         36636.87                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits              1779                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          57.83                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples         1294                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   151.839258                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean   107.723894                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   182.139894                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127          720     55.64%     55.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255          383     29.60%     85.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383           87      6.72%     91.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511           42      3.25%     95.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639           10      0.77%     95.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767           10      0.77%     96.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895            9      0.70%     97.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023            4      0.31%     97.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151           29      2.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total         1294                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.dramBytesRead          196864                       # Total bytes read (Byte)
system.mem_ctrls11.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            619.202564                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  4.84                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              4.84                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             57.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy       4976580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy       2641320                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy     12187980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy    113676240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy     26358720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy    184426440                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   580.082313                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE     67618000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT    239913500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.actEnergy       4284000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preEnergy       2269410                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.readEnergy      9774660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actBackEnergy    118147320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preBackEnergy     22593600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.totalEnergy    181654590                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.averagePower   571.363926                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::IDLE     57799500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT    249732000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples      2922.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000000575500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState              5830                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                      2920                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                        6                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                    2920                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                      6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.29                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                     2.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6                2920                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  6                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                  1948                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                   732                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                    45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                     8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.bytesReadWrQ                   256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                186880                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys                384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            587799573.17849922                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys            1207807.34214760                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                   316713000                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                   108240.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12       186624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 586994368.283734083176                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12         2920                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorWriteAccesses::ruby.dir_cntrl12            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12     97304750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     33323.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorWriteAvgLat::ruby.dir_cntrl12         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12       186880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total       186880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::ruby.dir_cntrl12          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12         2920                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total          2920                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::ruby.dir_cntrl12            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::total            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    587799573                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       587799573                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::ruby.dir_cntrl12      1207807                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::total        1207807                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    589007381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      589007381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts               2916                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0          262                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1          245                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2          256                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3          244                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4          164                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5          130                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6          118                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7          154                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8          118                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9          136                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10          148                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11          217                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12          161                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13          209                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14          166                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15          188                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat              42629750                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat            14580000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat         97304750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              14619.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         33369.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits              1706                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          58.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples         1208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   154.225166                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   108.317113                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   185.410614                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127          681     56.37%     56.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255          343     28.39%     84.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383           87      7.20%     91.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511           26      2.15%     94.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639           19      1.57%     95.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767           11      0.91%     96.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895            8      0.66%     97.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023            7      0.58%     97.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151           26      2.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total         1208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.dramBytesRead          186624                       # Total bytes read (Byte)
system.mem_ctrls12.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            586.994368                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  4.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              4.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             58.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy       4569600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy       2425005                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy     11231220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy    114908580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy     25320960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy    183040965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   575.724535                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE     64899500                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT    242632000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.actEnergy       4069800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preEnergy       2159355                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.readEnergy      9589020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actBackEnergy    115887270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preBackEnergy     24496800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.totalEnergy    180787845                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.averagePower   568.637725                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::IDLE     62725250                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT    244806250                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples      2891.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000000588500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState              5769                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                      2889                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                        3                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                    2889                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                      3                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.33                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                     1.11                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6                2889                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  3                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                  1883                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                   768                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   184                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                    33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.bytesReadWrQ                    64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                184896                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys                192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            581559235.24406993                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys            603903.67107380                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                   317255000                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                   109700.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13       184832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 581357934.020378589630                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13         2889                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorWriteAccesses::ruby.dir_cntrl13            3                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13     96350250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     33350.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorWriteAvgLat::ruby.dir_cntrl13         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13       184896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total       184896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::ruby.dir_cntrl13          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::total          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13         2889                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total          2889                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::ruby.dir_cntrl13            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::total            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    581559235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       581559235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::ruby.dir_cntrl13       603904                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::total         603904                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    582163139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      582163139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts               2888                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0          264                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1          241                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2          259                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3          246                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4          176                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5          135                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6          113                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7          138                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8          117                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9          122                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10          155                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11          213                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12          172                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13          195                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14          156                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15          186                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat              42200250                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat            14440000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat         96350250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              14612.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         33362.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits              1677                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          58.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples         1208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   152.582781                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   106.254599                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   188.564906                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127          698     57.78%     57.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255          334     27.65%     85.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383           78      6.46%     91.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511           25      2.07%     93.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639           16      1.32%     95.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767           15      1.24%     96.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895            7      0.58%     97.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023            8      0.66%     97.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151           27      2.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total         1208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.dramBytesRead          184832                       # Total bytes read (Byte)
system.mem_ctrls13.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            581.357934                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  4.54                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              4.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             58.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy       4648140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy       2462955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy     11224080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy    115703160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy     24651840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy    183275775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   576.463090                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE     63104500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT    244427000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.actEnergy       3998400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preEnergy       2121405                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.readEnergy      9396240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actBackEnergy    113154690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preBackEnergy     26797920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.totalEnergy    180054255                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.averagePower   566.330342                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::IDLE     68759000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT    238772500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples      2965.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000000590500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState              5914                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                      2962                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                        7                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                    2962                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                      7                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.33                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                     2.58                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6                2962                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  7                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                  1915                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                   762                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   224                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                    46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                     8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.bytesReadWrQ                   256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                189568                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys                448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            596254224.57353234                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys            1409108.56583887                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                   317751500                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                   107023.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14       189312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 595449019.678767323494                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14         2962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorWriteAccesses::ruby.dir_cntrl14            7                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14     98046750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     33101.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorWriteAvgLat::ruby.dir_cntrl14         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14       189568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total       189568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::ruby.dir_cntrl14          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::total          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14         2962                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total          2962                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::ruby.dir_cntrl14            7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::total            7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    596254225                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       596254225                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::ruby.dir_cntrl14      1409109                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::total        1409109                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    597663333                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      597663333                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts               2958                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0          274                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1          245                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2          262                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3          260                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4          174                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5          133                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6          113                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7          120                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8          109                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9          127                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10          156                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11          209                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12          186                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13          216                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14          179                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15          195                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat              42584250                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat            14790000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat         98046750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              14396.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         33146.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits              1741                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          58.86                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples         1215                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   155.601646                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean   108.307158                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   193.051587                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127          680     55.97%     55.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255          360     29.63%     85.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383           82      6.75%     92.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511           19      1.56%     93.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639           14      1.15%     95.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767           10      0.82%     95.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895            9      0.74%     96.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023           12      0.99%     97.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151           29      2.39%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total         1215                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.dramBytesRead          189312                       # Total bytes read (Byte)
system.mem_ctrls14.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            595.449020                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  4.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              4.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             58.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy       4441080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy       2356695                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy     11288340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy    111006360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy     28607040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy    182285115                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   573.347136                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE     73457250                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT    234074250                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.actEnergy       4248300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preEnergy       2254230                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.readEnergy      9831780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actBackEnergy    116648220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preBackEnergy     23856000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.totalEnergy    181424130                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.averagePower   570.639053                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::IDLE     61061000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT    246470500                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples      3006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000000622500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState              6007                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                      3004                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                        3                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                    3004                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                      3                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.32                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                     1.15                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6                3004                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  3                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                  1957                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                   781                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                    56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                    12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.bytesReadWrQ                    64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                192256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys                192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            604708875.96856558                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys            603903.67107380                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                   317211500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                   105491.02                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15       192192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 604507574.744874358177                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15         3004                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorWriteAccesses::ruby.dir_cntrl15            3                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15     99669500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     33178.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorWriteAvgLat::ruby.dir_cntrl15         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15       192256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total       192256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::ruby.dir_cntrl15          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::total          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15         3004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total          3004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::ruby.dir_cntrl15            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::total            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    604708876                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       604708876                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::ruby.dir_cntrl15       603904                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::total         603904                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    605312780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      605312780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts               3003                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0          256                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1          242                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2          260                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3          270                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4          184                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5          136                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6          124                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7          144                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8          102                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9          126                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10          146                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11          200                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12          180                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13          230                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14          200                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15          203                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat              43363250                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat            15015000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat         99669500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              14439.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         33189.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits              1750                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          58.28                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples         1251                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   153.374900                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean   108.066933                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   184.775832                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127          694     55.48%     55.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255          380     30.38%     85.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383           77      6.16%     92.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511           26      2.08%     94.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639           12      0.96%     95.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767           20      1.60%     96.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895           12      0.96%     97.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023            5      0.40%     98.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151           25      2.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total         1251                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.dramBytesRead          192192                       # Total bytes read (Byte)
system.mem_ctrls15.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            604.507575                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  4.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              4.72                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             58.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy       4748100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy       2519880                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy     11538240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy    113475600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy     26527680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy    183395100                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   576.838407                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE     68026500                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT    239505000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.actEnergy       4198320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preEnergy       2227665                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.readEnergy      9903180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actBackEnergy    116232120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preBackEnergy     24206400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.totalEnergy    181353285                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.averagePower   570.416222                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::IDLE     62002250                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT    245529250                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples      3054.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000000642250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState               6068                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                       3046                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                        11                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                     3046                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                      11                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.33                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                      3.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                 3046                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                  11                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                   1991                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                    781                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                    199                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                     52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.bytesReadWrQ                    192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                 194944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                 704                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             613163527.36359882                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             2214313.46060394                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                    317382500                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                    103821.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2       194752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 612559623.692525029182                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2         3046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::ruby.dir_cntrl2           11                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2    105826750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     34742.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::ruby.dir_cntrl2         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2       194944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total        194944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::ruby.dir_cntrl2          704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total          704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2         3046                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total           3046                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::ruby.dir_cntrl2           11                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total            11                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    613163527                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        613163527                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::ruby.dir_cntrl2      2214313                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total         2214313                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    615377841                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       615377841                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts                3043                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0          271                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1          258                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2          275                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3          249                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4          172                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5          141                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6          128                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7          145                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8          123                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9          135                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10          163                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11          230                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12          188                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13          209                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14          161                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15          195                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat               48770500                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat             15215000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat         105826750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               16027.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          34777.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits               1716                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           56.39                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         1325                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   146.692830                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   104.709932                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   177.393805                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127          769     58.04%     58.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255          378     28.53%     86.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383           83      6.26%     92.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511           32      2.42%     95.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           12      0.91%     96.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767           11      0.83%     96.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895            8      0.60%     97.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023            5      0.38%     97.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151           27      2.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         1325                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.dramBytesRead           194752                       # Total bytes read (Byte)
system.mem_ctrls2.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             612.559624                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   4.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               4.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              56.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy        4826640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy        2561625                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy      11702460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy    115191870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy     25082400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy    183950595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   578.585623                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE     64267500                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT    243264000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy        4648140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy        2466750                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy      10024560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy    114148200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy     25961280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy    181834530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower   571.929897                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE     66553500                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT    240978000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples      3123.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000000655500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState               6207                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                       3117                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                         7                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                     3117                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                       7                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.36                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      2.26                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                 3117                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   7                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                   1969                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                    832                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    246                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                     50                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                 199488                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                 448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             627455914.24567878                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             1409108.56583887                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                    317008500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                    101475.19                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3       199424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 627254613.021987438202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3         3117                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::ruby.dir_cntrl3            7                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3    108701500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     34873.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::ruby.dir_cntrl3         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3       199488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total        199488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::ruby.dir_cntrl3          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3         3117                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total           3117                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::ruby.dir_cntrl3            7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total             7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    627455914                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        627455914                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::ruby.dir_cntrl3      1409109                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total         1409109                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    628865023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       628865023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts                3116                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0          272                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1          241                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2          281                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3          259                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4          186                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5          138                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6          139                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7          161                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8          116                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9          141                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10          154                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11          231                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12          199                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13          213                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14          176                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15          209                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat               50276500                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat             15580000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat         108701500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               16134.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          34884.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits               1775                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           56.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         1338                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   148.807175                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   104.602366                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   181.944209                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127          796     59.49%     59.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255          356     26.61%     86.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383           82      6.13%     92.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511           33      2.47%     94.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           14      1.05%     95.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767           14      1.05%     96.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895           10      0.75%     97.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023            7      0.52%     98.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151           26      1.94%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         1338                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.dramBytesRead           199424                       # Total bytes read (Byte)
system.mem_ctrls3.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             627.254613                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   4.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               4.90                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              56.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy        5162220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy        2732400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy      11973780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy    112807560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy     27090240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy    184351800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   579.847546                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE     69535500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT    237996000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy        4412520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy        2345310                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy      10274460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy    114317490                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy     25818720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy    181754100                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower   571.676918                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE     66196750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT    241334750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples      3054.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000000611500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState               6060                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                       3048                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                         7                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                     3048                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                       7                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.35                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                      1.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                 3048                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   7                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                   1961                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                    789                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    234                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                     43                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                 195072                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                 448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             613566129.81098127                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             1409108.56583887                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                    316593000                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                    103631.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4       195008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 613364828.587290048599                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4         3048                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::ruby.dir_cntrl4            7                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4    105490750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     34609.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::ruby.dir_cntrl4         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4       195072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total        195072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::ruby.dir_cntrl4          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4         3048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total           3048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::ruby.dir_cntrl4            7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total             7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    613566130                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        613566130                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::ruby.dir_cntrl4      1409109                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total         1409109                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    614975238                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       614975238                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts                3047                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0          261                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1          247                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2          277                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3          268                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4          184                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5          126                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6          139                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7          137                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8           93                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9          127                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10          148                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11          238                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12          203                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13          219                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14          183                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15          197                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat               48359500                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat             15235000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat         105490750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               15871.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          34621.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits               1717                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           56.35                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples         1327                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   146.712886                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean   104.334158                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   177.873940                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127          769     57.95%     57.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255          387     29.16%     87.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383           68      5.12%     92.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511           29      2.19%     94.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639           24      1.81%     96.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767           10      0.75%     96.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895           11      0.83%     97.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023            5      0.38%     98.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151           24      1.81%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total         1327                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.dramBytesRead           195008                       # Total bytes read (Byte)
system.mem_ctrls4.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             613.364829                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   4.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               4.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              56.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy        4940880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy        2618550                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy      11702460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy    115455780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy     24860160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy    184163430                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   579.255060                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE     63663000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT    243868500                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.actEnergy        4555320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preEnergy        2417415                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.readEnergy      10053120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actBackEnergy    113740650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preBackEnergy     26304480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.totalEnergy    181656585                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.averagePower   571.370201                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::IDLE     67466500                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT    240065000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples      3060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000000581000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState               6083                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                       3057                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                         6                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                     3057                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                       6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.34                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                      1.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                 3057                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   6                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                   1955                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                    795                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    225                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                     60                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.bytesReadWrQ                    192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                 195648                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                 384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             615377840.82420278                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             1207807.34214760                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                    317343500                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                    103605.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5       195456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 614773937.153128981590                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5         3057                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::ruby.dir_cntrl5            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5    107061000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     35021.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::ruby.dir_cntrl5         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5       195648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total        195648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::ruby.dir_cntrl5          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5         3057                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total           3057                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::ruby.dir_cntrl5            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total             6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    615377841                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        615377841                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::ruby.dir_cntrl5      1207807                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total         1207807                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    616585648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       616585648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts                3054                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0          257                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1          255                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2          277                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3          261                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4          171                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5          125                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6          120                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7          154                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8          116                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9          144                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10          151                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11          234                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12          189                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13          209                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14          193                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15          198                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat               49798500                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat             15270000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat         107061000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               16305.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          35055.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits               1723                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           56.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples         1328                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   146.987952                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean   104.651895                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   178.019888                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127          772     58.13%     58.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255          379     28.54%     86.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383           78      5.87%     92.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511           32      2.41%     94.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639           12      0.90%     95.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767           16      1.20%     97.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895            8      0.60%     97.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023            6      0.45%     98.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151           25      1.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total         1328                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.dramBytesRead           195456                       # Total bytes read (Byte)
system.mem_ctrls5.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             614.773937                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   4.80                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               4.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              56.42                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy        4998000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy        2648910                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy      11566800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy    112822380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy     27077760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy    183699450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   577.795689                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE     69410250                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT    238121250                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.actEnergy        4505340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preEnergy        2390850                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.readEnergy      10238760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actBackEnergy    113931600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preBackEnergy     26143680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.totalEnergy    181795830                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.averagePower   571.808173                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::IDLE     67015750                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT    240515750                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples      2970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000000624500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState               5922                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                       2964                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                         7                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                     2964                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                       7                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.34                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                      2.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                 2964                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   7                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                   1920                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                    765                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    196                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                     61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                     19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                 189696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                 448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             596656827.02091491                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             1409108.56583887                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                    315722000                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                    106267.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6       189632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 596455525.797223687172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6         2964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::ruby.dir_cntrl6            7                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6    105610500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     35631.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::ruby.dir_cntrl6         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6       189696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total        189696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::ruby.dir_cntrl6          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total          448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6         2964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total           2964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::ruby.dir_cntrl6            7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total             7                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    596656827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        596656827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::ruby.dir_cntrl6      1409109                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total         1409109                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    598065936                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       598065936                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts                2963                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0          253                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1          247                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2          263                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3          255                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4          176                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5          132                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6          127                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7          140                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8          119                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9          129                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10          159                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11          219                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12          182                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13          202                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14          176                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15          184                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat               50054250                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat             14815000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat         105610500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               16893.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          35643.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits               1655                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           55.86                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples         1305                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   145.017625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   103.433103                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   177.751310                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127          770     59.00%     59.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255          368     28.20%     87.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383           74      5.67%     92.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511           33      2.53%     95.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639           11      0.84%     96.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767           10      0.77%     97.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895            7      0.54%     97.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023            2      0.15%     97.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151           30      2.30%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total         1305                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.dramBytesRead           189632                       # Total bytes read (Byte)
system.mem_ctrls6.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             596.455526                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   4.66                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               4.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              55.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy        4969440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy        2633730                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy      11374020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy    112962030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy     26960160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy    183484980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   577.121109                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE     69102500                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT    238429000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.actEnergy        4369680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preEnergy        2318745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.readEnergy       9781800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actBackEnergy    114209190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preBackEnergy     25909920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.totalEnergy    181174935                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.averagePower   569.855252                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::IDLE     66448750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT    241082750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples      2950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000000596750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState               5892                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                       2947                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                         5                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                     2947                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                       5                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.32                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                      1.49                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                 2947                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   5                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                   1908                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                    762                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                     55                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.bytesReadWrQ                    128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                 188608                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                 320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             593234706.21816337                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             1006506.11845633                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                    316336500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                    107160.06                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7       188480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 592832103.770780801773                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7         2947                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::ruby.dir_cntrl7            5                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7    102643250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     34829.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::ruby.dir_cntrl7         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7       188608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total        188608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::ruby.dir_cntrl7          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7         2947                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total           2947                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::ruby.dir_cntrl7            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total             5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    593234706                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        593234706                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::ruby.dir_cntrl7      1006506                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total         1006506                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    594241212                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       594241212                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts                2945                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0          256                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1          256                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2          262                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3          264                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4          181                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5          131                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6          133                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7          138                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8          111                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9          130                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10          137                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11          199                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12          173                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13          215                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14          172                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15          187                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat               47424500                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat             14725000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat         102643250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               16103.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          34853.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits               1653                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           56.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples         1289                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   145.973623                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean   104.001669                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   179.770668                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127          746     57.87%     57.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255          385     29.87%     87.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383           63      4.89%     92.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511           30      2.33%     94.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639           12      0.93%     95.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767           14      1.09%     96.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895            6      0.47%     97.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023            3      0.23%     97.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151           30      2.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total         1289                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.dramBytesRead           188480                       # Total bytes read (Byte)
system.mem_ctrls7.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             592.832104                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   4.63                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               4.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              56.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy        4826640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy        2557830                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy      11573940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy    112775070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy     27117600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy    183436680                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   576.969190                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE     69580750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT    237950750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.actEnergy        4398240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preEnergy        2333925                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.readEnergy       9453360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actBackEnergy    112515720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preBackEnergy     27336000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.totalEnergy    180622845                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.averagePower   568.118746                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::IDLE     70135750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT    237395750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples      3165.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000000602250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState               6303                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                       3161                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                         4                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                     3161                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                       4                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                      1.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                 3161                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   4                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                   1987                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                    819                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    250                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                     61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                 202304                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                 256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             636313168.08809447                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys             805204.89476507                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                    315355500                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                     99638.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8       202304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 636313168.088094472885                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8         3161                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorWriteAccesses::ruby.dir_cntrl8            4                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8    116664750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     36907.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorWriteAvgLat::ruby.dir_cntrl8         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8       202304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total        202304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::ruby.dir_cntrl8          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::total          256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8         3161                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total           3161                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::ruby.dir_cntrl8            4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::total             4                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    636313168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        636313168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::ruby.dir_cntrl8       805205                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::total          805205                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    637118373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       637118373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts                3161                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0          257                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1          267                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2          272                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3          277                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4          196                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5          139                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6          132                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7          148                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8          122                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9          131                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10          165                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11          228                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12          201                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13          222                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14          186                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15          218                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat               57396000                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat             15805000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat         116664750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               18157.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          36907.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits               1802                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           57.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples         1357                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   148.940310                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean   105.627550                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   181.292183                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127          777     57.26%     57.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255          397     29.26%     86.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383           78      5.75%     92.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511           37      2.73%     94.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639           13      0.96%     95.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767           13      0.96%     96.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895            9      0.66%     97.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023            1      0.07%     97.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151           32      2.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total         1357                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.dramBytesRead           202304                       # Total bytes read (Byte)
system.mem_ctrls8.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             636.313168                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   4.97                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               4.97                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              57.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy        5112240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy        2713425                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy      12052320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy    113980620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy     26102400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy    184546605                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   580.460272                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE     66962250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT    240569250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.actEnergy        4591020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preEnergy        2436390                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.readEnergy      10517220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actBackEnergy    118123380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preBackEnergy     22613760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.totalEnergy    182867370                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.averagePower   575.178521                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::IDLE     57850250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT    249681250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples      3117.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000000665750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState               6218                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                       3111                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                         6                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                     3111                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                       6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.37                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                      1.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                 3111                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   6                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                   1953                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                    816                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    240                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                     63                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                 199104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                 384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             626248106.90353119                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys             1207807.34214760                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                    316704500                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                    101605.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9       199104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 626248106.903531193733                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9         3111                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorWriteAccesses::ruby.dir_cntrl9            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9    111663750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     35893.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorWriteAvgLat::ruby.dir_cntrl9         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9       199104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total        199104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::ruby.dir_cntrl9          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9         3111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total           3111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::ruby.dir_cntrl9            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::total             6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    626248107                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        626248107                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::ruby.dir_cntrl9      1207807                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::total         1207807                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    627455914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       627455914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts                3111                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0          265                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1          258                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2          272                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3          254                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4          184                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5          138                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6          121                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7          142                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8          126                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9          139                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10          164                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11          243                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12          208                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13          216                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14          174                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15          207                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat               53332500                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat             15555000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat         111663750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               17143.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          35893.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits               1789                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           57.51                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples         1320                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   150.642424                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   106.953475                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   181.377359                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127          740     56.06%     56.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255          397     30.08%     86.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383           83      6.29%     92.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511           27      2.05%     94.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639           17      1.29%     95.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767           13      0.98%     96.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895           12      0.91%     97.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023            5      0.38%     98.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151           26      1.97%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total         1320                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.dramBytesRead           199104                       # Total bytes read (Byte)
system.mem_ctrls9.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             626.248107                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   4.89                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               4.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              57.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy        4848060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy        2573010                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy      11666760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy    114025650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy     26064480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy    183763560                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   577.997336                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE     66882500                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT    240649000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.actEnergy        4591020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preEnergy        2436390                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.readEnergy      10545780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.refreshEnergy 24585600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actBackEnergy    115206120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preBackEnergy     25070400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.totalEnergy    182435310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.averagePower   573.819549                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::IDLE     64232750                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::REF     10400000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT    243298750                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           512                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           5119                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples            257171                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            35.524546                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           19.525465                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev          103.120898                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |      255354     99.29%     99.29% |        1137      0.44%     99.74% |         388      0.15%     99.89% |         206      0.08%     99.97% |          62      0.02%     99.99% |          18      0.01%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total              257171                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples      1113662                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      2.914710                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     2.062334                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     3.051182                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |      452559     40.64%     40.64% |      418148     37.55%     78.18% |      109626      9.84%     88.03% |       34603      3.11%     91.14% |       26427      2.37%     93.51% |       31161      2.80%     96.31% |       17643      1.58%     97.89% |       10397      0.93%     98.82% |       13098      1.18%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total      1113662                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples        1118490                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean         10.967981                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.270119                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        64.394305                       (Unspecified)
system.ruby.m_latencyHistSeqr            |     1115815     99.76%     99.76% |        1992      0.18%     99.94% |         386      0.03%     99.97% |         207      0.02%     99.99% |          64      0.01%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total          1118490                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples      1066754                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.020196                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.003979                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      2.306690                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |     1066696     99.99%     99.99% |          39      0.00%    100.00% |          11      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total       1066754                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples        51736                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    216.083172                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   161.983110                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   213.131594                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       49065     94.84%     94.84% |        1989      3.84%     98.68% |         385      0.74%     99.43% |         207      0.40%     99.83% |          64      0.12%     99.95% |          18      0.03%     99.98% |           6      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total        51736                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples        121418                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean        20.387455                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean       14.820574                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       26.195776                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |      120100     98.91%     98.91% |        1153      0.95%     99.86% |         115      0.09%     99.96% |          36      0.03%     99.99% |           8      0.01%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total          121418                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size          512                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket         5119                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        135170                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        49.228978                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       25.083990                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev      138.633111                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |      133367     98.67%     98.67% |        1123      0.83%     99.50% |         388      0.29%     99.78% |         206      0.15%     99.94% |          62      0.05%     99.98% |          18      0.01%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          135170                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples           583                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean        10.631218                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::gmean       10.068034                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        3.261172                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |         113     19.38%     19.38% |         205     35.16%     54.55% |         227     38.94%     93.48% |          37      6.35%     99.83% |           1      0.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total             583                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |        3037      6.25%      6.25% |        3089      6.36%     12.61% |        3046      6.27%     18.89% |        3117      6.42%     25.31% |        3048      6.28%     31.58% |        3057      6.29%     37.88% |        2964      6.10%     43.98% |        2947      6.07%     50.05% |        3161      6.51%     56.56% |        3111      6.41%     62.96% |        3134      6.45%     69.42% |        3077      6.34%     75.75% |        2920      6.01%     81.77% |        2889      5.95%     87.71% |        2962      6.10%     93.81% |        3004      6.19%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total        48563                       (Unspecified)
system.ruby.Directory_Controller.Data    |           7      7.45%      7.45% |           8      8.51%     15.96% |          11     11.70%     27.66% |           7      7.45%     35.11% |           7      7.45%     42.55% |           6      6.38%     48.94% |           7      7.45%     56.38% |           5      5.32%     61.70% |           4      4.26%     65.96% |           6      6.38%     72.34% |           5      5.32%     77.66% |           2      2.13%     79.79% |           6      6.38%     86.17% |           3      3.19%     89.36% |           7      7.45%     96.81% |           3      3.19%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total           94                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |        3037      6.25%      6.25% |        3089      6.36%     12.61% |        3046      6.27%     18.89% |        3117      6.42%     25.31% |        3048      6.28%     31.58% |        3057      6.30%     37.88% |        2964      6.10%     43.98% |        2947      6.07%     50.05% |        3161      6.51%     56.56% |        3111      6.41%     62.96% |        3134      6.45%     69.42% |        3076      6.33%     75.75% |        2920      6.01%     81.77% |        2889      5.95%     87.71% |        2962      6.10%     93.81% |        3004      6.19%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total        48562                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |           7      7.45%      7.45% |           8      8.51%     15.96% |          11     11.70%     27.66% |           7      7.45%     35.11% |           7      7.45%     42.55% |           6      6.38%     48.94% |           7      7.45%     56.38% |           5      5.32%     61.70% |           4      4.26%     65.96% |           6      6.38%     72.34% |           5      5.32%     77.66% |           2      2.13%     79.79% |           6      6.38%     86.17% |           3      3.19%     89.36% |           7      7.45%     96.81% |           3      3.19%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total           94                       (Unspecified)
system.ruby.Directory_Controller.CleanReplacement |          49      6.14%      6.14% |          57      7.14%     13.28% |          49      6.14%     19.42% |          51      6.39%     25.81% |          61      7.64%     33.46% |          61      7.64%     41.10% |          53      6.64%     47.74% |          49      6.14%     53.88% |          54      6.77%     60.65% |          52      6.52%     67.17% |          50      6.27%     73.43% |          50      6.27%     79.70% |          41      5.14%     84.84% |          39      4.89%     89.72% |          35      4.39%     94.11% |          47      5.89%    100.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement::total          798                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |        3037      6.25%      6.25% |        3089      6.36%     12.61% |        3046      6.27%     18.89% |        3117      6.42%     25.31% |        3048      6.28%     31.58% |        3057      6.29%     37.88% |        2964      6.10%     43.98% |        2947      6.07%     50.05% |        3161      6.51%     56.56% |        3111      6.41%     62.96% |        3134      6.45%     69.42% |        3077      6.34%     75.75% |        2920      6.01%     81.77% |        2889      5.95%     87.71% |        2962      6.10%     93.81% |        3004      6.19%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total        48563                       (Unspecified)
system.ruby.Directory_Controller.M.Data  |           7      7.45%      7.45% |           8      8.51%     15.96% |          11     11.70%     27.66% |           7      7.45%     35.11% |           7      7.45%     42.55% |           6      6.38%     48.94% |           7      7.45%     56.38% |           5      5.32%     61.70% |           4      4.26%     65.96% |           6      6.38%     72.34% |           5      5.32%     77.66% |           2      2.13%     79.79% |           6      6.38%     86.17% |           3      3.19%     89.36% |           7      7.45%     96.81% |           3      3.19%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.Data::total           94                       (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement |          49      6.14%      6.14% |          57      7.14%     13.28% |          49      6.14%     19.42% |          51      6.39%     25.81% |          61      7.64%     33.46% |          61      7.64%     41.10% |          53      6.64%     47.74% |          49      6.14%     53.88% |          54      6.77%     60.65% |          52      6.52%     67.17% |          50      6.27%     73.43% |          50      6.27%     79.70% |          41      5.14%     84.84% |          39      4.89%     89.72% |          35      4.39%     94.11% |          47      5.89%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement::total          798                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |        3037      6.25%      6.25% |        3089      6.36%     12.61% |        3046      6.27%     18.89% |        3117      6.42%     25.31% |        3048      6.28%     31.58% |        3057      6.30%     37.88% |        2964      6.10%     43.98% |        2947      6.07%     50.05% |        3161      6.51%     56.56% |        3111      6.41%     62.96% |        3134      6.45%     69.42% |        3076      6.33%     75.75% |        2920      6.01%     81.77% |        2889      5.95%     87.71% |        2962      6.10%     93.81% |        3004      6.19%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total        48562                       (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack |           7      7.45%      7.45% |           8      8.51%     15.96% |          11     11.70%     27.66% |           7      7.45%     35.11% |           7      7.45%     42.55% |           6      6.38%     48.94% |           7      7.45%     56.38% |           5      5.32%     61.70% |           4      4.26%     65.96% |           6      6.38%     72.34% |           5      5.32%     77.66% |           2      2.13%     79.79% |           6      6.38%     86.17% |           3      3.19%     89.36% |           7      7.45%     96.81% |           3      3.19%    100.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack::total           94                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |       26381      5.24%      5.24% |       26501      5.26%     10.50% |       26355      5.23%     15.73% |       26427      5.25%     20.97% |       26311      5.22%     26.20% |       26338      5.23%     31.42% |       26333      5.23%     36.65% |       26254      5.21%     41.86% |       26265      5.21%     47.08% |       26275      5.22%     52.29% |       26380      5.24%     57.53% |       26534      5.27%     62.80% |       26312      5.22%     68.02% |      107131     21.27%     89.28% |       26534      5.27%     94.55% |       27455      5.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total       503786                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |       20925      5.55%      5.55% |       20884      5.54%     11.09% |       20953      5.56%     16.65% |       21024      5.58%     22.22% |       20887      5.54%     27.77% |       20909      5.55%     33.31% |       20924      5.55%     38.86% |       20847      5.53%     44.39% |       20974      5.56%     49.96% |       20968      5.56%     55.52% |       20931      5.55%     61.07% |       21037      5.58%     66.65% |       21092      5.59%     72.24% |       61640     16.35%     88.60% |       21058      5.59%     94.18% |       21937      5.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total       376990                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |       13618      5.73%      5.73% |       13606      5.72%     11.45% |       13616      5.73%     17.17% |       13620      5.73%     22.90% |       13609      5.72%     28.62% |       13608      5.72%     34.34% |       13618      5.73%     40.07% |       13611      5.72%     45.79% |       13605      5.72%     51.51% |       13611      5.72%     57.24% |       13613      5.72%     62.96% |       13620      5.73%     68.69% |       13618      5.73%     74.41% |       32654     13.73%     88.14% |       13608      5.72%     93.86% |       14593      6.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total       237828                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |          32      5.49%      5.49% |          90     15.44%     20.93% |          14      2.40%     23.33% |          37      6.35%     29.67% |          18      3.09%     32.76% |          32      5.49%     38.25% |          33      5.66%     43.91% |          21      3.60%     47.51% |          28      4.80%     52.32% |          45      7.72%     60.03% |          82     14.07%     74.10% |          21      3.60%     77.70% |          33      5.66%     83.36% |          27      4.63%     87.99% |          49      8.40%     96.40% |          21      3.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total          583                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |        1781      6.12%      6.12% |        1774      6.09%     12.21% |        1715      5.89%     18.10% |        1807      6.21%     24.30% |        1881      6.46%     30.76% |        1807      6.21%     36.97% |        1898      6.52%     43.49% |        1864      6.40%     49.89% |        1925      6.61%     56.50% |        1794      6.16%     62.66% |        1719      5.90%     68.56% |        1753      6.02%     74.58% |        1873      6.43%     81.01% |        2098      7.20%     88.22% |        1802      6.19%     94.41% |        1629      5.59%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total        29120                       (Unspecified)
system.ruby.L1Cache_Controller.PF_L1_Replacement |         711      6.07%      6.07% |         727      6.20%     12.27% |         750      6.40%     18.66% |         709      6.05%     24.71% |         714      6.09%     30.80% |         715      6.10%     36.90% |         677      5.77%     42.68% |         731      6.24%     48.91% |         724      6.18%     55.09% |         730      6.23%     61.32% |         758      6.47%     67.78% |         741      6.32%     74.10% |         714      6.09%     80.19% |         847      7.23%     87.42% |         741      6.32%     93.74% |         734      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_L1_Replacement::total        11723                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |        1644      6.10%      6.10% |        1655      6.14%     12.24% |        1620      6.01%     18.25% |        1674      6.21%     24.46% |        1729      6.41%     30.87% |        1682      6.24%     37.11% |        1704      6.32%     43.43% |        1718      6.37%     49.81% |        1769      6.56%     56.37% |        1680      6.23%     62.60% |        1639      6.08%     68.68% |        1640      6.08%     74.77% |        1723      6.39%     81.16% |        1861      6.90%     88.06% |        1695      6.29%     94.35% |        1523      5.65%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total        26956                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        1852      6.16%      6.16% |        1861      6.19%     12.36% |        1844      6.14%     18.50% |        1842      6.13%     24.63% |        1871      6.23%     30.86% |        1854      6.17%     37.03% |        1881      6.26%     43.29% |        1889      6.29%     49.58% |        1889      6.29%     55.87% |        1858      6.18%     62.05% |        1852      6.16%     68.22% |        1860      6.19%     74.41% |        1865      6.21%     80.62% |        2105      7.01%     87.62% |        1861      6.19%     93.82% |        1857      6.18%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        30041                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |           1      5.00%      5.00% |           2     10.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           0      0.00%     35.00% |           1      5.00%     40.00% |           2     10.00%     50.00% |           1      5.00%     55.00% |           0      0.00%     55.00% |           1      5.00%     60.00% |           2     10.00%     70.00% |           2     10.00%     80.00% |           2     10.00%     90.00% |           2     10.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total           20                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |        1703      6.06%      6.06% |        1717      6.11%     12.16% |        1684      5.99%     18.15% |        1734      6.17%     24.32% |        1798      6.39%     30.72% |        1747      6.21%     36.93% |        1776      6.32%     43.25% |        1791      6.37%     49.62% |        1849      6.58%     56.19% |        1750      6.22%     62.42% |        1694      6.03%     68.44% |        1702      6.05%     74.49% |        1799      6.40%     80.89% |        2023      7.20%     88.09% |        1754      6.24%     94.33% |        1595      5.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total        28116                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Load   |         544      6.05%      6.05% |         569      6.33%     12.38% |         566      6.30%     18.68% |         540      6.01%     24.69% |         560      6.23%     30.92% |         568      6.32%     37.24% |         536      5.96%     43.20% |         561      6.24%     49.44% |         564      6.28%     55.72% |         572      6.36%     62.08% |         569      6.33%     68.41% |         569      6.33%     74.74% |         536      5.96%     80.71% |         604      6.72%     87.43% |         566      6.30%     93.72% |         564      6.28%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Load::total         8988                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Ifetch |         288      6.25%      6.25% |         291      6.32%     12.57% |         292      6.34%     18.91% |         294      6.38%     25.30% |         278      6.04%     31.34% |         285      6.19%     37.52% |         274      5.95%     43.47% |         274      5.95%     49.42% |         275      5.97%     55.40% |         292      6.34%     61.74% |         291      6.32%     68.06% |         297      6.45%     74.51% |         288      6.25%     80.76% |         307      6.67%     87.43% |         292      6.34%     93.77% |         287      6.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Ifetch::total         4605                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Store  |         251      6.19%      6.19% |         248      6.11%     12.30% |         252      6.21%     18.52% |         251      6.19%     24.70% |         251      6.19%     30.89% |         251      6.19%     37.08% |         248      6.11%     43.20% |         250      6.16%     49.36% |         250      6.16%     55.52% |         250      6.16%     61.69% |         251      6.19%     67.87% |         250      6.16%     74.04% |         247      6.09%     80.13% |         299      7.37%     87.50% |         250      6.16%     93.66% |         257      6.34%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Store::total         4056                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |        1105      6.12%      6.12% |        1093      6.05%     12.17% |        1059      5.86%     18.04% |        1139      6.31%     24.35% |        1176      6.51%     30.86% |        1120      6.20%     37.06% |        1172      6.49%     43.55% |        1161      6.43%     49.98% |        1210      6.70%     56.68% |        1112      6.16%     62.84% |        1073      5.94%     68.78% |        1077      5.96%     74.75% |        1193      6.61%     81.35% |        1264      7.00%     88.35% |        1136      6.29%     94.64% |         967      5.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total        18057                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        1018      6.19%      6.19% |        1017      6.18%     12.36% |        1004      6.10%     18.47% |        1000      6.08%     24.54% |        1033      6.28%     30.82% |        1015      6.17%     36.99% |        1047      6.36%     43.35% |        1054      6.40%     49.75% |        1045      6.35%     56.10% |        1007      6.12%     62.22% |        1016      6.17%     68.39% |        1012      6.15%     74.54% |        1019      6.19%     80.73% |        1143      6.94%     87.68% |        1021      6.20%     93.88% |        1007      6.12%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total        16458                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |         319      6.05%      6.05% |         325      6.16%     12.20% |         319      6.05%     18.25% |         321      6.08%     24.33% |         329      6.23%     30.57% |         325      6.16%     36.73% |         338      6.41%     43.13% |         334      6.33%     49.46% |         340      6.44%     55.90% |         332      6.29%     62.19% |         318      6.03%     68.22% |         323      6.12%     74.34% |         333      6.31%     80.65% |         377      7.14%     87.80% |         319      6.05%     93.84% |         325      6.16%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total         5277                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |          27      5.60%      5.60% |          84     17.43%     23.03% |          10      2.07%     25.10% |          25      5.19%     30.29% |          15      3.11%     33.40% |          27      5.60%     39.00% |          24      4.98%     43.98% |          18      3.73%     47.72% |          26      5.39%     53.11% |          41      8.51%     61.62% |          77     15.98%     77.59% |          19      3.94%     81.54% |          29      6.02%     87.55% |          14      2.90%     90.46% |          32      6.64%     97.10% |          14      2.90%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total          482                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Load |         541      6.05%      6.05% |         566      6.33%     12.38% |         563      6.30%     18.68% |         537      6.01%     24.69% |         556      6.22%     30.91% |         565      6.32%     37.23% |         533      5.96%     43.19% |         559      6.25%     49.44% |         562      6.29%     55.73% |         569      6.36%     62.09% |         567      6.34%     68.43% |         566      6.33%     74.77% |         533      5.96%     80.73% |         601      6.72%     87.45% |         562      6.29%     93.74% |         560      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Load::total         8940                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Ifetch |         263      6.22%      6.22% |         268      6.34%     12.57% |         268      6.34%     18.91% |         270      6.39%     25.30% |         256      6.06%     31.35% |         261      6.18%     37.53% |         249      5.89%     43.42% |         250      5.92%     49.34% |         252      5.96%     55.30% |         268      6.34%     61.64% |         268      6.34%     67.98% |         273      6.46%     74.44% |         264      6.25%     80.69% |         282      6.67%     87.36% |         268      6.34%     93.71% |         266      6.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Ifetch::total         4226                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Store |         250      6.20%      6.20% |         246      6.10%     12.30% |         251      6.23%     18.53% |         249      6.18%     24.70% |         250      6.20%     30.90% |         250      6.20%     37.10% |         246      6.10%     43.20% |         249      6.18%     49.38% |         249      6.18%     55.56% |         249      6.18%     61.73% |         249      6.18%     67.91% |         249      6.18%     74.08% |         246      6.10%     80.18% |         296      7.34%     87.52% |         249      6.18%     93.70% |         254      6.30%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Store::total         4032                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |           1      2.78%      2.78% |           1      2.78%      5.56% |           0      0.00%      5.56% |           2      5.56%     11.11% |           0      0.00%     11.11% |           4     11.11%     22.22% |           2      5.56%     27.78% |           2      5.56%     33.33% |           0      0.00%     33.33% |           1      2.78%     36.11% |           4     11.11%     47.22% |           1      2.78%     50.00% |           4     11.11%     61.11% |           6     16.67%     77.78% |           4     11.11%     88.89% |           4     11.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total           36                       (Unspecified)
system.ruby.L1Cache_Controller.I.PF_L1_Replacement |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.PF_L1_Replacement::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |          11      5.76%      5.76% |          11      5.76%     11.52% |          11      5.76%     17.28% |          11      5.76%     23.04% |           8      4.19%     27.23% |           8      4.19%     31.41% |           7      3.66%     35.08% |          11      5.76%     40.84% |          15      7.85%     48.69% |          12      6.28%     54.97% |           7      3.66%     58.64% |           8      4.19%     62.83% |          14      7.33%     70.16% |          21     10.99%     81.15% |          14      7.33%     88.48% |          22     11.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total          191                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |       19764      5.52%      5.52% |       19711      5.50%     11.02% |       19801      5.53%     16.55% |       19879      5.55%     22.10% |       19715      5.50%     27.60% |       19755      5.51%     33.12% |       19750      5.51%     38.63% |       19656      5.49%     44.12% |       19789      5.52%     49.64% |       19818      5.53%     55.17% |       19766      5.52%     60.69% |       19882      5.55%     66.24% |       19934      5.56%     71.81% |       60337     16.84%     88.65% |       19880      5.55%     94.20% |       20772      5.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total       358209                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |           1      5.00%      5.00% |           2     10.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           0      0.00%     35.00% |           1      5.00%     40.00% |           2     10.00%     50.00% |           1      5.00%     55.00% |           0      0.00%     55.00% |           1      5.00%     60.00% |           2     10.00%     70.00% |           2     10.00%     80.00% |           2     10.00%     90.00% |           2     10.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           20                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |           5      5.62%      5.62% |           6      6.74%     12.36% |           2      2.25%     14.61% |          12     13.48%     28.09% |           2      2.25%     30.34% |           5      5.62%     35.96% |           6      6.74%     42.70% |           3      3.37%     46.07% |           2      2.25%     48.31% |           3      3.37%     51.69% |           4      4.49%     56.18% |           2      2.25%     58.43% |           4      4.49%     62.92% |           9     10.11%     73.03% |          17     19.10%     92.13% |           7      7.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total           89                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |         676      6.20%      6.20% |         667      6.12%     12.32% |         668      6.13%     18.45% |         666      6.11%     24.56% |         693      6.36%     30.91% |         659      6.05%     36.96% |         694      6.37%     43.33% |         699      6.41%     49.74% |         700      6.42%     56.16% |         660      6.05%     62.21% |         665      6.10%     68.31% |         674      6.18%     74.50% |         667      6.12%     80.62% |         789      7.24%     87.85% |         671      6.16%     94.01% |         653      5.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total        10901                       (Unspecified)
system.ruby.L1Cache_Controller.S.PF_L1_Replacement |         112      6.32%      6.32% |         112      6.32%     12.63% |         113      6.37%     19.01% |         114      6.43%     25.44% |         101      5.70%     31.13% |         112      6.32%     37.45% |         102      5.75%     43.20% |         102      5.75%     48.96% |          98      5.53%     54.48% |         113      6.37%     60.86% |         114      6.43%     67.29% |         117      6.60%     73.89% |         114      6.43%     80.32% |         125      7.05%     87.37% |         113      6.37%     93.74% |         111      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.PF_L1_Replacement::total         1773                       (Unspecified)
system.ruby.L1Cache_Controller.S.PF_Ifetch |          25      6.60%      6.60% |          23      6.07%     12.66% |          24      6.33%     19.00% |          24      6.33%     25.33% |          22      5.80%     31.13% |          24      6.33%     37.47% |          25      6.60%     44.06% |          24      6.33%     50.40% |          23      6.07%     56.46% |          24      6.33%     62.80% |          23      6.07%     68.87% |          24      6.33%     75.20% |          24      6.33%     81.53% |          25      6.60%     88.13% |          24      6.33%     94.46% |          21      5.54%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.PF_Ifetch::total          379                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |       12550      6.24%      6.24% |       10504      5.22%     11.47% |        9973      4.96%     16.43% |       11255      5.60%     22.02% |       12071      6.00%     28.03% |       11440      5.69%     33.72% |       12302      6.12%     39.83% |       11649      5.79%     45.63% |       11958      5.95%     51.57% |        9884      4.92%     56.49% |       11066      5.50%     61.99% |       11672      5.80%     67.80% |       10462      5.20%     73.00% |       31930     15.88%     88.88% |       11163      5.55%     94.43% |       11193      5.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total       201072                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |          82      6.10%      6.10% |          78      5.80%     11.90% |          76      5.65%     17.56% |          84      6.25%     23.81% |          91      6.77%     30.58% |          80      5.95%     36.53% |          88      6.55%     43.08% |          93      6.92%     50.00% |          92      6.85%     56.85% |          82      6.10%     62.95% |          81      6.03%     68.97% |          84      6.25%     75.22% |          78      5.80%     81.03% |          93      6.92%     87.95% |          85      6.32%     94.27% |          77      5.73%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total         1344                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |         849      6.21%      6.21% |         818      5.99%     12.20% |         798      5.84%     18.04% |         873      6.39%     24.43% |         936      6.85%     31.28% |         882      6.45%     37.73% |         925      6.77%     44.50% |         873      6.39%     50.89% |         942      6.89%     57.79% |         805      5.89%     63.68% |         770      5.64%     69.31% |         816      5.97%     75.29% |         861      6.30%     81.59% |         970      7.10%     88.69% |         825      6.04%     94.72% |         721      5.28%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total        13664                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_L1_Replacement |         313      5.55%      5.55% |         372      6.59%     12.14% |         355      6.29%     18.43% |         322      5.71%     24.14% |         307      5.44%     29.58% |         321      5.69%     35.26% |         277      4.91%     40.17% |         364      6.45%     46.62% |         322      5.71%     52.33% |         398      7.05%     59.38% |         395      7.00%     66.38% |         339      6.01%     72.39% |         390      6.91%     79.30% |         443      7.85%     87.15% |         394      6.98%     94.13% |         331      5.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_L1_Replacement::total         5643                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Load |           2      6.25%      6.25% |           2      6.25%     12.50% |           2      6.25%     18.75% |           2      6.25%     25.00% |           3      9.38%     34.38% |           2      6.25%     40.62% |           2      6.25%     46.88% |           1      3.12%     50.00% |           1      3.12%     53.12% |           2      6.25%     59.38% |           1      3.12%     62.50% |           2      6.25%     68.75% |           2      6.25%     75.00% |           2      6.25%     81.25% |           3      9.38%     90.62% |           3      9.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Load::total           32                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Store::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |       12271      4.43%      4.43% |       14434      5.21%      9.64% |       14855      5.36%     14.99% |       13574      4.90%     19.89% |       12617      4.55%     24.44% |       13314      4.80%     29.25% |       12405      4.48%     33.72% |       12976      4.68%     38.41% |       12635      4.56%     42.96% |       14818      5.35%     48.31% |       13768      4.97%     53.28% |       13324      4.81%     58.08% |       14198      5.12%     63.21% |       73404     26.48%     89.69% |       13763      4.97%     94.66% |       14810      5.34%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total       277166                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |       13075      5.72%      5.72% |       13061      5.71%     11.42% |       13067      5.71%     17.14% |       13069      5.71%     22.85% |       13032      5.70%     28.55% |       13056      5.71%     34.25% |       13037      5.70%     39.95% |       13032      5.70%     45.65% |       13026      5.69%     51.34% |       13050      5.70%     57.05% |       13066      5.71%     62.76% |       13066      5.71%     68.47% |       13049      5.70%     74.17% |       32012     13.99%     88.17% |       13043      5.70%     93.87% |       14031      6.13%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total       228772                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           2     25.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           4     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total            8                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |         255      5.66%      5.66% |         285      6.32%     11.98% |         249      5.53%     17.51% |         266      5.90%     23.41% |         250      5.55%     28.96% |         262      5.81%     34.78% |         276      6.13%     40.90% |         289      6.41%     47.31% |         282      6.26%     53.57% |         328      7.28%     60.85% |         280      6.21%     67.07% |         262      5.81%     72.88% |         339      7.52%     80.40% |         331      7.35%     87.75% |         301      6.68%     94.43% |         251      5.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total         4506                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_L1_Replacement |         286      6.65%      6.65% |         242      5.62%     12.27% |         282      6.55%     18.82% |         273      6.34%     25.17% |         305      7.09%     32.26% |         282      6.55%     38.81% |         298      6.93%     45.74% |         265      6.16%     51.89% |         303      7.04%     58.94% |         219      5.09%     64.03% |         249      5.79%     69.81% |         285      6.62%     76.44% |         209      4.86%     81.29% |         279      6.48%     87.78% |         234      5.44%     93.21% |         292      6.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_L1_Replacement::total         4303                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Load |           1      6.25%      6.25% |           1      6.25%     12.50% |           1      6.25%     18.75% |           1      6.25%     25.00% |           1      6.25%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           1      6.25%     68.75% |           1      6.25%     75.00% |           1      6.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Load::total           16                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Store |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           3     15.79%     84.21% |           1      5.26%     89.47% |           2     10.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Store::total           19                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           0      0.00%      0.00% |           3     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     16.67%     41.67% |           0      0.00%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1      8.33%     75.00% |           2     16.67%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           12                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1546      6.12%      6.12% |        1544      6.11%     12.23% |        1514      5.99%     18.22% |        1585      6.27%     24.49% |        1607      6.36%     30.85% |        1571      6.22%     37.07% |        1613      6.38%     43.46% |        1610      6.37%     49.83% |        1647      6.52%     56.35% |        1556      6.16%     62.50% |        1536      6.08%     68.58% |        1526      6.04%     74.62% |        1631      6.46%     81.08% |        1766      6.99%     88.07% |        1589      6.29%     94.36% |        1426      5.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total        25267                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1160      6.18%      6.18% |        1173      6.25%     12.43% |        1151      6.13%     18.56% |        1144      6.09%     24.65% |        1172      6.24%     30.90% |        1154      6.15%     37.04% |        1173      6.25%     43.29% |        1190      6.34%     49.63% |        1184      6.31%     55.94% |        1149      6.12%     62.06% |        1164      6.20%     68.26% |        1155      6.15%     74.41% |        1157      6.16%     80.58% |        1305      6.95%     87.53% |        1177      6.27%     93.80% |        1164      6.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        18772                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.PF_L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.PF_L1_Replacement::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         460      5.99%      5.99% |         465      6.06%     12.05% |         472      6.15%     18.20% |         466      6.07%     24.27% |         484      6.30%     30.57% |         471      6.14%     36.71% |         492      6.41%     43.12% |         483      6.29%     49.41% |         483      6.29%     55.70% |         476      6.20%     61.90% |         466      6.07%     67.97% |         468      6.10%     74.07% |         484      6.30%     80.37% |         547      7.13%     87.50% |         477      6.21%     93.71% |         483      6.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         7677                       (Unspecified)
system.ruby.L1Cache_Controller.IM.PF_Store |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.PF_Store::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |           1      5.00%      5.00% |           2     10.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           0      0.00%     35.00% |           1      5.00%     40.00% |           2     10.00%     50.00% |           1      5.00%     55.00% |           0      0.00%     55.00% |           1      5.00%     60.00% |           2     10.00%     70.00% |           2     10.00%     80.00% |           2     10.00%     90.00% |           2     10.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           1      2.22%      2.22% |           4      8.89%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           5     11.11%     22.22% |           2      4.44%     26.67% |           5     11.11%     37.78% |           6     13.33%     51.11% |           7     15.56%     66.67% |           3      6.67%     73.33% |           2      4.44%     77.78% |           1      2.22%     80.00% |           4      8.89%     88.89% |           3      6.67%     95.56% |           2      4.44%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           45                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           3      5.66%      5.66% |           4      7.55%     13.21% |           3      5.66%     18.87% |           3      5.66%     24.53% |           3      5.66%     30.19% |           3      5.66%     35.85% |           2      3.77%     39.62% |           3      5.66%     45.28% |           4      7.55%     52.83% |           3      5.66%     58.49% |           2      3.77%     62.26% |           3      5.66%     67.92% |           4      7.55%     75.47% |           4      7.55%     83.02% |           4      7.55%     90.57% |           5      9.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           53                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.67%      6.67% |           0      0.00%      6.67% |           1      6.67%     13.33% |           2     13.33%     26.67% |           2     13.33%     40.00% |           2     13.33%     53.33% |           0      0.00%     53.33% |           1      6.67%     60.00% |           5     33.33%     93.33% |           0      0.00%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           15                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |        1703      6.06%      6.06% |        1717      6.11%     12.16% |        1684      5.99%     18.15% |        1734      6.17%     24.32% |        1798      6.39%     30.72% |        1747      6.21%     36.93% |        1776      6.32%     43.25% |        1791      6.37%     49.62% |        1849      6.58%     56.19% |        1750      6.22%     62.42% |        1694      6.03%     68.44% |        1702      6.05%     74.49% |        1799      6.40%     80.89% |        2023      7.20%     88.09% |        1754      6.24%     94.33% |        1595      5.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total        28116                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Load |         443      6.11%      6.11% |         455      6.27%     12.38% |         457      6.30%     18.69% |         448      6.18%     24.87% |         434      5.99%     30.85% |         454      6.26%     37.11% |         442      6.10%     43.21% |         451      6.22%     49.43% |         440      6.07%     55.50% |         445      6.14%     61.63% |         464      6.40%     68.03% |         452      6.23%     74.27% |         441      6.08%     80.35% |         506      6.98%     87.33% |         456      6.29%     93.61% |         463      6.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Load::total         7251                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Ifetch |         140      6.18%      6.18% |         151      6.66%     12.84% |         145      6.40%     19.24% |         142      6.27%     25.51% |         136      6.00%     31.51% |         136      6.00%     37.51% |         125      5.52%     43.03% |         134      5.91%     48.94% |         136      6.00%     54.94% |         140      6.18%     61.12% |         147      6.49%     67.61% |         140      6.18%     73.79% |         135      5.96%     79.74% |         155      6.84%     86.58% |         152      6.71%     93.29% |         152      6.71%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Ifetch::total         2266                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_Exclusive |          98      5.80%      5.80% |         111      6.57%     12.37% |         106      6.28%     18.65% |          89      5.27%     23.92% |         122      7.22%     31.14% |         111      6.57%     37.71% |          91      5.39%     43.10% |         108      6.39%     49.50% |         122      7.22%     56.72% |         124      7.34%     64.06% |         103      6.10%     70.16% |         114      6.75%     76.91% |          92      5.45%     82.36% |          95      5.62%     87.98% |         106      6.28%     94.26% |          97      5.74%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_Exclusive::total         1689                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_all_Acks |         123      6.28%      6.28% |         117      5.97%     12.24% |         123      6.28%     18.52% |         128      6.53%     25.05% |         120      6.12%     31.17% |         125      6.38%     37.55% |         124      6.33%     43.88% |         116      5.92%     49.80% |         116      5.92%     55.71% |         128      6.53%     62.24% |         121      6.17%     68.42% |         133      6.79%     75.20% |         129      6.58%     81.79% |         127      6.48%     88.27% |         116      5.92%     94.18% |         114      5.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_all_Acks::total         1960                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Store |         141      5.88%      5.88% |         140      5.83%     11.71% |         153      6.38%     18.08% |         145      6.04%     24.13% |         155      6.46%     30.58% |         146      6.08%     36.67% |         154      6.42%     43.08% |         149      6.21%     49.29% |         143      5.96%     55.25% |         144      6.00%     61.25% |         148      6.17%     67.42% |         145      6.04%     73.46% |         151      6.29%     79.75% |         170      7.08%     86.83% |         158      6.58%     93.42% |         158      6.58%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Store::total         2400                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Data_all_Acks |         109      6.68%      6.68% |         106      6.50%     13.17% |          98      6.00%     19.18% |         104      6.37%     25.55% |          95      5.82%     31.37% |         104      6.37%     37.75% |          92      5.64%     43.38% |         100      6.13%     49.51% |         106      6.50%     56.00% |         105      6.43%     62.44% |         101      6.19%     68.63% |         104      6.37%     75.00% |          95      5.82%     80.82% |         126      7.72%     88.54% |          91      5.58%     94.12% |          96      5.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Data_all_Acks::total         1632                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR        20688      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS          27001      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX           9309      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE           20      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX          28116      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement           87      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean          805      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data         48562      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack            892      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data              8      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all            575      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock        36284      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        18879      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS        21144      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX         8540      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1737      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS           45      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX           30      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           20      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean          571      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           72      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS         5812      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX          739      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement           85      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean          224      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX        28116      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack          892      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data            7      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all          571      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data        21144      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data        18878      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data         8540      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           50      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        36234      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples       503741                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean    11.717938                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.287676                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    71.310742                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |      502177     99.69%     99.69% |        1129      0.22%     99.91% |         235      0.05%     99.96% |         140      0.03%     99.99% |          42      0.01%    100.00% |          12      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total       503741                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples       478429                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.001081                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000749                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.032855                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      477912     99.89%     99.89% |         517      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total       478429                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples        25312                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   214.280183                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   151.057180                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   240.836379                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |       23748     93.82%     93.82% |        1129      4.46%     98.28% |         235      0.93%     99.21% |         140      0.55%     99.76% |          42      0.17%     99.93% |          12      0.05%     99.98% |           5      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total        25312                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples       228711                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     9.582084                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.201103                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    69.346951                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |      228042     99.71%     99.71% |         454      0.20%     99.91% |         126      0.06%     99.96% |          61      0.03%     99.99% |          21      0.01%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total       228711                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples       221277                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.048229                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.014278                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     2.569512                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |      221247     99.99%     99.99% |           4      0.00%     99.99% |           9      0.00%     99.99% |          11      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total       221277                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples         7434                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   263.596852                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   184.106786                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   284.734897                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        6765     91.00%     91.00% |         454      6.11%     97.11% |         126      1.69%     98.80% |          61      0.82%     99.62% |          21      0.28%     99.91% |           5      0.07%     99.97% |           1      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total         7434                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples       376936                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean    10.914588                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.290675                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    50.532523                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |      376503     99.89%     99.89% |         401      0.11%     99.99% |          24      0.01%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total       376936                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples       358209                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000014                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000010                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.003736                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      358204    100.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total       358209                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        18727                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   200.559994                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   169.994047                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   116.414687                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |       18294     97.69%     97.69% |         401      2.14%     99.83% |          24      0.13%     99.96% |           6      0.03%     99.99% |           1      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        18727                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples         8646                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     6.356003                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.236290                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    38.063875                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |        8477     98.05%     98.05% |         129      1.49%     99.54% |          23      0.27%     99.80% |           8      0.09%     99.90% |           7      0.08%     99.98% |           1      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total         8646                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples         8417                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.229654                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.091585                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    22.343986                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |        8385     99.62%     99.62% |          19      0.23%     99.85% |           7      0.08%     99.93% |           2      0.02%     99.95% |           2      0.02%     99.98% |           1      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total         8417                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples          229                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   158.021834                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   120.012128                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   113.027921                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |          70     30.57%     30.57% |          22      9.61%     40.17% |          56     24.45%     64.63% |          54     23.58%     88.21% |          16      6.99%     95.20% |           0      0.00%     95.20% |           3      1.31%     96.51% |           3      1.31%     97.82% |           3      1.31%     99.13% |           2      0.87%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total          229                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          228                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    17.368421                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.961223                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    45.894778                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |         195     85.53%     85.53% |          11      4.82%     90.35% |           5      2.19%     92.54% |           0      0.00%     92.54% |           7      3.07%     95.61% |           6      2.63%     98.25% |           4      1.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total          228                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          194                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         194    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          194                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           34                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   110.764706                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    91.548676                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    62.663632                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           1      2.94%      2.94% |          11     32.35%     35.29% |           5     14.71%     50.00% |           0      0.00%     50.00% |           7     20.59%     70.59% |           6     17.65%     88.24% |           4     11.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           34                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          228                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         228    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total          228                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          228                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         228    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          228                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count         3037                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.004776                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count         3044                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.004787                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count         3093                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.004864                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count         3044                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.006793                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count           56                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count         3089                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.004858                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count         3097                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.004871                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count         3154                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.004960                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count         3097                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.006893                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseToDir.m_msg_count           65                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseToDir.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count         3134                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.004929                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count         3139                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.004937                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count         3189                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.017298                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time      3905000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time  1224.521794                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count         3139                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.006997                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseToDir.m_msg_count           55                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseToDir.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count         3077                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.004839                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count         3079                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.004842                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count         3128                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.014703                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time      3110500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time   994.405371                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count         3078                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.006854                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseToDir.m_msg_count           52                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseToDir.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count         2920                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.004592                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count         2926                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.004602                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count         2967                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.015694                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time      3506000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time  1181.664981                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count         2926                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.006526                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseToDir.m_msg_count           47                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseToDir.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count         2889                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.004543                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count         2892                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.004548                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count         2931                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.154867                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time     47771500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time 16298.703514                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count         2892                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.006450                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseToDir.m_msg_count           42                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseToDir.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count         2962                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.004658                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count         2969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.004669                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count         3004                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.438072                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time    137775000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time 45863.848202                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count         2969                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.006611                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseToDir.m_msg_count           42                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseToDir.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count         3004                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.004724                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count         3007                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.004729                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count         3054                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.004803                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count         3007                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.006709                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseToDir.m_msg_count           50                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseToDir.m_buf_msgs     0.000079                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count         3046                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.004790                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count         3057                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.004808                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count         3106                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.004885                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count         3057                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.006815                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseToDir.m_msg_count           60                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseToDir.m_buf_msgs     0.000094                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count         3117                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.004902                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count         3124                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.004913                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count         3175                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.004993                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count         3124                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.006957                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseToDir.m_msg_count           58                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseToDir.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count         3048                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.004793                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count         3055                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.004804                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count         3116                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.004993                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time        29500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time     9.467266                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count         3055                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.006823                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseToDir.m_msg_count           68                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseToDir.m_buf_msgs     0.000107                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count         3057                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.004808                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count         3063                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.004817                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count         3124                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.004913                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count         3063                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.006836                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseToDir.m_msg_count           67                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseToDir.m_buf_msgs     0.000105                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count         2964                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.004661                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count         2971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.004672                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count         3024                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.004756                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count         2971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.006613                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseToDir.m_msg_count           60                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseToDir.m_buf_msgs     0.000094                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count         2947                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.004635                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count         2952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.004643                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count         3001                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.005070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       111500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time    37.154282                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count         2952                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.006587                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseToDir.m_msg_count           54                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseToDir.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count         3161                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.004971                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count         3165                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.004977                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count         3219                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.023381                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time      5824000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time  1809.257533                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count         3165                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.007060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseToDir.m_msg_count           58                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseToDir.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count         3111                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.004893                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count         3117                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.004902                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count         3169                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.062262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time     18210500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time  5746.449984                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count         3117                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.006938                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseToDir.m_msg_count           58                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseToDir.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles             595                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples         5232                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    14.296827                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    11.082266                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    12.593281                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-31         4957     94.74%     94.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-63          215      4.11%     98.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-95           41      0.78%     99.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-127           13      0.25%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-159            3      0.06%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::160-191            2      0.04%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total         5232                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits        37989                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses         2149                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses        40138                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits        19764                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         1018                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses        20782                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count        60920                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.096158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time       111500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     1.830269                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.optionalQueue.m_msg_count         1083                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.optionalQueue.m_buf_msgs     0.001703                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved         2442                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams          100                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested         1083                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits          289                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits          724                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count         5200                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.023507                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time      2273500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time   437.211538                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count           32                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count           32                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000101                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count         5200                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.008178                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count         2214                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.003482                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles             603                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples         5325                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    17.368075                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    13.915112                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    15.189973                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-31         4888     91.79%     91.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-63          318      5.97%     97.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-95           83      1.56%     99.32% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-127           24      0.45%     99.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-159            6      0.11%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::160-191            6      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total         5325                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits        38088                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses         2166                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses        40254                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits        19711                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         1018                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses        20729                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count        60983                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.096878                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time       309000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     5.066986                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.optionalQueue.m_msg_count         1108                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.optionalQueue.m_buf_msgs     0.001743                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved         2436                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams           98                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested         1108                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits          293                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits          746                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count         5235                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.021807                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time      1698000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time   324.355301                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count           90                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count           90                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000283                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count         5235                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.008233                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count         2228                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.003504                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles            574                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::samples         5267                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    23.002278                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean    20.535268                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    14.530806                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-31         4699     89.22%     89.22% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::32-63          422      8.01%     97.23% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-95          107      2.03%     99.26% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::96-127           26      0.49%     99.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-159            7      0.13%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::160-191            5      0.09%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total         5267                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits        37988                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses         2150                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses        40138                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits        19766                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         1016                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses        20782                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count        60920                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.096110                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time        96500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     1.584045                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.optionalQueue.m_msg_count         1111                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.optionalQueue.m_buf_msgs     0.001747                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved         2407                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams          100                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested         1111                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits          283                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits          759                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count         5185                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.029234                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time      4109500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time   792.574735                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL1Cache.m_msg_count           82                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL1Cache.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count           82                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count         5185                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.008156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL1Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.responseToL1Cache.m_avg_stall_time     0.096432                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count         2206                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.003469                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles            592                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::samples         5224                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    26.091692                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean    23.191812                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    18.854914                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-31         4463     85.43%     85.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::32-63          600     11.49%     96.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-95           88      1.68%     98.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::96-127           29      0.56%     99.16% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-159           13      0.25%     99.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::160-191           17      0.33%     99.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-223           14      0.27%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total         5224                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits        38154                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses         2138                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses        40292                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits        19882                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         1012                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses        20894                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count        61186                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.096673                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time       142500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     2.328964                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.optionalQueue.m_msg_count         1116                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.optionalQueue.m_buf_msgs     0.001755                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved         2412                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams          100                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested         1116                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits          307                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits          737                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count         5203                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.023246                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time      2187500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time   420.430521                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL1Cache.m_msg_count           21                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL1Cache.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count           21                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count         5203                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.008183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count         2213                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.003480                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles            586                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples         5422                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    21.650867                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean    18.834953                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    15.082226                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-31         4820     88.90%     88.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::32-63          481      8.87%     97.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-95           92      1.70%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::96-127            9      0.17%     99.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-159           11      0.20%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::160-191            7      0.13%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-223            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total         5422                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits        37801                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses         2255                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses        40056                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits        19934                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         1019                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses        20953                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count        61009                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.096952                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time       319500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count           15                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     5.236932                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.optionalQueue.m_msg_count         1071                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.optionalQueue.m_buf_msgs     0.353859                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.optionalQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved         2545                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams          101                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested         1072                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits          274                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits          727                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count         5389                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.023812                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time      2181500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time   404.806086                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL1Cache.m_msg_count           33                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL1Cache.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count           33                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000104                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count         5389                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.008475                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count         2304                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.003623                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles           1480                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples         6018                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    21.908940                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean    19.958599                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    11.693712                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-31         5378     89.37%     89.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::32-63          551      9.16%     98.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-95           77      1.28%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::96-127            6      0.10%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-159            3      0.05%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::160-191            3      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total         6018                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits       137460                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses         2477                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses       139937                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits        60337                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         1144                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses        61481                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count       201418                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.317707                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time       300000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     1.489440                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.optionalQueue.m_msg_count         1210                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.optionalQueue.m_buf_msgs     0.001903                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved         2788                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams          110                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested         1210                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits          305                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits          831                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count         5992                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.023357                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time      1434000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time   239.319092                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL1Cache.m_msg_count           27                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL1Cache.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count           27                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count         5991                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.009422                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count         2536                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.003988                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles            586                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::samples         5361                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    24.587763                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean    22.569515                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    13.029594                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-31         4634     86.44%     86.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::32-63          610     11.38%     97.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-95           83      1.55%     99.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::96-127           27      0.50%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-159            2      0.04%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::160-191            5      0.09%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total         5361                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits        38068                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses         2223                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses        40291                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits        19880                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         1022                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses        20902                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count        61193                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.096971                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time       233500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     3.815796                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.optionalQueue.m_msg_count         1108                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.optionalQueue.m_buf_msgs     0.001743                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved         2477                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams           98                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested         1108                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits          274                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits          766                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count         5312                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.021896                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time      1649500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time   310.523343                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL1Cache.m_msg_count           49                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL1Cache.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count           49                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count         5312                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.008354                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count         2265                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.003562                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles            468                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::samples         4998                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    26.937175                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean    25.034725                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    12.836141                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-31         4003     80.09%     80.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::32-63          875     17.51%     97.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-95           99      1.98%     99.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::96-127           13      0.26%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-159            4      0.08%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::160-191            4      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total         4998                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits        40133                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses         2067                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses        42200                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits        20772                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         1008                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses        21780                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count        63980                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.101201                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time       185000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     2.891529                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.optionalQueue.m_msg_count         1108                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.optionalQueue.m_buf_msgs     0.001743                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved         2300                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams           99                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested         1108                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits          265                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits          773                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count         4977                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.018811                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time      1003500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time   201.627486                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL1Cache.m_msg_count           21                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL1Cache.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count           21                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count         4977                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.007827                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count         2104                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.003309                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles             578                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples         5163                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    19.025179                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    16.167138                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    14.687687                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-31         4750     92.00%     92.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-63          311      6.02%     98.02% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-95           73      1.41%     99.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-127           12      0.23%     99.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-159            9      0.17%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::160-191            5      0.10%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-223            3      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total         5163                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits        37982                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses         2134                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses        40116                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits        19801                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         1004                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses        20805                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count        60921                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.096330                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time       166000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     2.724840                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.optionalQueue.m_msg_count         1110                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.optionalQueue.m_buf_msgs     0.001746                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved         2382                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams           99                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested         1110                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits          286                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits          755                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count         5149                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.020198                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time      1272500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time   247.135366                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count           14                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count           14                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count         5149                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.008098                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count         2191                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.003446                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles             590                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples         5288                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    20.917171                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    18.358658                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    13.975889                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-31         4787     90.53%     90.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-63          383      7.24%     97.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-95           86      1.63%     99.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-127           21      0.40%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-159            9      0.17%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::160-191            1      0.02%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total         5288                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits        37993                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses         2196                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses        40189                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits        19879                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         1000                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses        20879                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count        61068                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.096430                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time       124000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     2.030523                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.optionalQueue.m_msg_count         1085                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.optionalQueue.m_buf_msgs     0.001706                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved         2460                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams          100                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested         1085                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits          281                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits          735                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count         5251                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.020578                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time      1291500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time   245.953152                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count           37                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count           37                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000116                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count         5251                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.008258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count         2245                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.003531                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles             603                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::samples         5417                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    17.741001                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean    14.204326                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    15.911566                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-31         4965     91.66%     91.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-63          322      5.94%     97.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-95           92      1.70%     99.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-127           20      0.37%     99.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-159            9      0.17%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::160-191            6      0.11%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::192-223            3      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total         5417                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits        37819                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses         2231                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses        40050                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits        19715                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         1033                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses        20748                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count        60798                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.096088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time       150500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     2.475410                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.optionalQueue.m_msg_count         1089                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.optionalQueue.m_buf_msgs     0.001713                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved         2538                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams           97                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested         1089                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits          296                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits          725                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count         5399                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.026738                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time      3102000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time   574.550843                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL1Cache.m_msg_count           18                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL1Cache.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count           18                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count         5399                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.008491                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count         2309                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.003631                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles             608                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::samples         5316                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    19.132430                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean    16.335500                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    13.648309                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-31         4852     91.27%     91.27% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-63          366      6.88%     98.16% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-95           76      1.43%     99.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-127           14      0.26%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-159            4      0.08%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::160-191            4      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total         5316                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits        37898                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses         2182                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses        40080                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits        19755                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         1015                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses        20770                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count        60850                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.096214                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time       164500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     2.703369                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.optionalQueue.m_msg_count         1104                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.optionalQueue.m_buf_msgs     0.001736                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved         2460                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams          102                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested         1104                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits          298                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits          736                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count         5284                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.024114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time      2382500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time   450.889478                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL1Cache.m_msg_count           32                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL1Cache.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count           32                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.000101                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count         5284                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.008310                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count         2258                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.003551                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles             599                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::samples         5394                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    21.724323                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean    18.831473                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    15.745632                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-31         4826     89.47%     89.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-63          441      8.18%     97.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-95           86      1.59%     99.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-127           11      0.20%     99.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-159           17      0.32%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::160-191           13      0.24%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total         5394                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits        37839                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses         2231                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses        40070                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits        19750                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         1047                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses        20797                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count        60867                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.096151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time       136000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     2.234380                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.optionalQueue.m_msg_count         1058                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.optionalQueue.m_buf_msgs     0.001664                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved         2557                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams          104                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested         1058                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits          264                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits          721                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count         5361                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.021805                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time      1571500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time   293.135609                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL1Cache.m_msg_count           33                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL1Cache.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count           33                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000104                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count         5361                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.008431                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count         2288                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.003598                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles             597                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::samples         5420                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    23.197232                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean    20.760893                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    14.037846                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31         4777     88.14%     88.14% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63          506      9.34%     97.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95          106      1.96%     99.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127           20      0.37%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159            6      0.11%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::160-191            5      0.09%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total         5420                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits        37761                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses         2230                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses        39991                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits        19656                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         1054                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses        20710                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count        60701                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.096151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time       219000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     3.607848                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.optionalQueue.m_msg_count         1085                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.optionalQueue.m_buf_msgs     0.001706                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved         2549                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams          100                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested         1085                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits          283                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits          734                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count         5399                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.022090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time      1624000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time   300.796444                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL1Cache.m_msg_count           21                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL1Cache.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count           21                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count         5399                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.008491                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count         2302                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.003620                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles             618                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::samples         5537                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    19.629041                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean    16.617130                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    14.660932                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-31         5005     90.39%     90.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-63          410      7.40%     97.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-95           84      1.52%     99.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-127           26      0.47%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-159           10      0.18%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::160-191            1      0.02%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total         5537                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits        37726                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses         2271                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses        39997                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits        19789                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         1045                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses        20834                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count        60831                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.096392                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time       230500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count           14                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     3.789186                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.optionalQueue.m_msg_count         1089                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.optionalQueue.m_buf_msgs     0.001713                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved         2595                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams           99                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested         1089                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits          300                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits          719                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count         5509                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.028876                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time      3671500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time   666.454892                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL1Cache.m_msg_count           28                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL1Cache.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count           28                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count         5509                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.008664                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count         2360                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.003711                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles             578                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::samples         5334                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    21.815523                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean    18.899423                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    15.830011                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-31         4743     88.92%     88.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::32-63          461      8.64%     97.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-95           86      1.61%     99.18% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::96-127           19      0.36%     99.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-159           13      0.24%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::160-191           12      0.22%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total         5334                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits        37846                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses         2175                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses        40021                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits        19818                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         1007                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses        20825                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count        60846                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.096255                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time       179500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     2.950071                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.optionalQueue.m_msg_count         1114                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.optionalQueue.m_buf_msgs     0.001752                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved         2452                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams           99                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested         1114                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits          315                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits          729                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count         5289                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.025649                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time      2865500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time   541.784836                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL1Cache.m_msg_count           45                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL1Cache.m_buf_msgs     0.000071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count           45                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count         5289                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.008318                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count         2262                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.003557                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples       171455                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    42.698358                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean    20.285632                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev   125.237209                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-511       169638     98.94%     98.94% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-1023         1137      0.66%     99.60% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1024-1535          388      0.23%     99.83% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1536-2047          206      0.12%     99.95% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2048-2559           62      0.04%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2560-3071           18      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::3072-3583            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::3584-4095            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total       171455                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        48563                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.153113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time       116500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     2.398946                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count          633                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000995                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        85134                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.133897                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.035239                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         8455                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        48563                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        57018                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        86025                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.653507                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time    160094500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time  1861.022958                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        50037                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.078691                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        36284                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.057063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED    317931500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 21000.739763                       (Unspecified)
system.ruby.network.average_flit_network_latency 18158.945635                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  2841.794129                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |10608.217142                       |21249.692146                       | 5765.766132                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 1274.141570                       | 3468.224791                       |         500                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.average_hops             2.994767                       (Unspecified)
system.ruby.network.average_packet_latency 16002.312263                       (Unspecified)
system.ruby.network.average_packet_network_latency 13915.440961                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  2086.871302                       (Unspecified)
system.ruby.network.average_packet_vnet_latency | 8719.301854                       |21229.476268                       | 5765.766132                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 1257.556265                       | 3331.745822                       |         500                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.avg_link_utilization     5.999398                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.713473     11.89%     11.89% |    0.303993      5.07%     16.96% |    0.175006      2.92%     19.88% |    0.129050      2.15%     22.03% |    2.437976     40.64%     62.66% |    0.982056     16.37%     79.03% |    0.559836      9.33%     88.37% |    0.408527      6.81%     95.17% |    0.212536      3.54%     98.72% |    0.044088      0.73%     99.45% |    0.018068      0.30%     99.75% |    0.014788      0.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       5.999398                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0        10450                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1         3127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10         3193                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11         3155                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12         3110                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13         2947                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14         2938                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15         2983                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2         3103                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         3083                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         3135                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         3080                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         3090                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7         2985                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8         2975                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         3206                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0         7463                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         7391                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         7416                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0         7693                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0         8528                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         7577                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         7081                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         7340                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         7496                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         7708                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0         7542                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         7649                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0         7701                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         7869                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0         7551                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0         8336                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1         5291                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10         5243                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         5258                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12         5441                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13         6038                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14         5354                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         5019                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2         5214                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         5311                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         5457                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5         5352                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6         5428                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7         5459                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         5563                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9         5347                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0         3183                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0         3251                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0         3210                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0         3161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0         2994                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0         2980                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0         3025                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0         3168                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         3143                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0         3193                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         3148                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0         3157                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0         3045                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0         3029                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0         3264                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.ext_in_link_utilization       763759                       (Unspecified)
system.ruby.network.ext_out_link_utilization       763758                       (Unspecified)
system.ruby.network.flit_network_latency |  1784143000                       | 11872330500                       |   212566500                       |           0                       |           0                       (Unspecified)
system.ruby.network.flit_queueing_latency |   214291500                       |  1937718000                       |    18433500                       |           0                       |           0                       (Unspecified)
system.ruby.network.flits_injected       |      168185     22.02%     22.02% |      558706     73.15%     95.17% |       36868      4.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.flits_injected::total       763759                       (Unspecified)
system.ruby.network.flits_received       |      168185     22.02%     22.02% |      558706     73.15%     95.17% |       36867      4.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.flits_received::total       763758                       (Unspecified)
system.ruby.network.int_link_utilization      2287278                       (Unspecified)
system.ruby.network.packet_network_latency |  1165744500                       |  2888525000                       |   212566500                       |           0                       |           0                       (Unspecified)
system.ruby.network.packet_queueing_latency |   168131500                       |   453324000                       |    18433500                       |           0                       |           0                       (Unspecified)
system.ruby.network.packets_injected     |      133697     43.60%     43.60% |      136062     44.37%     87.98% |       36868     12.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.packets_injected::total       306627                       (Unspecified)
system.ruby.network.packets_received     |      133697     43.60%     43.60% |      136062     44.37%     87.98% |       36867     12.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.packets_received::total       306626                       (Unspecified)
system.ruby.network.routers00.buffer_reads       763758                       (Unspecified)
system.ruby.network.routers00.buffer_writes       763758                       (Unspecified)
system.ruby.network.routers00.crossbar_activity       763758                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity       923200                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity       763758                       (Unspecified)
system.ruby.network.routers01.buffer_reads       346873                       (Unspecified)
system.ruby.network.routers01.buffer_writes       346873                       (Unspecified)
system.ruby.network.routers01.crossbar_activity       346873                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity       352546                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity       346873                       (Unspecified)
system.ruby.network.routers02.buffer_reads       229311                       (Unspecified)
system.ruby.network.routers02.buffer_writes       229311                       (Unspecified)
system.ruby.network.routers02.crossbar_activity       229311                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity       232528                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity       229311                       (Unspecified)
system.ruby.network.routers03.buffer_reads       114328                       (Unspecified)
system.ruby.network.routers03.buffer_writes       114328                       (Unspecified)
system.ruby.network.routers03.crossbar_activity       114328                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity       114801                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity       114328                       (Unspecified)
system.ruby.network.routers04.buffer_reads       369967                       (Unspecified)
system.ruby.network.routers04.buffer_writes       369967                       (Unspecified)
system.ruby.network.routers04.crossbar_activity       369967                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity       475121                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity       369967                       (Unspecified)
system.ruby.network.routers05.buffer_reads       145260                       (Unspecified)
system.ruby.network.routers05.buffer_writes       145260                       (Unspecified)
system.ruby.network.routers05.crossbar_activity       145260                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity       150749                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity       145260                       (Unspecified)
system.ruby.network.routers06.buffer_reads       117890                       (Unspecified)
system.ruby.network.routers06.buffer_writes       117890                       (Unspecified)
system.ruby.network.routers06.crossbar_activity       117890                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity       121015                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity       117890                       (Unspecified)
system.ruby.network.routers07.buffer_reads        91653                       (Unspecified)
system.ruby.network.routers07.buffer_writes        91653                       (Unspecified)
system.ruby.network.routers07.crossbar_activity        91653                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity        92090                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity        91653                       (Unspecified)
system.ruby.network.routers08.buffer_reads       246332                       (Unspecified)
system.ruby.network.routers08.buffer_writes       246332                       (Unspecified)
system.ruby.network.routers08.crossbar_activity       246332                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity       308337                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity       246332                       (Unspecified)
system.ruby.network.routers09.buffer_reads       123657                       (Unspecified)
system.ruby.network.routers09.buffer_writes       123657                       (Unspecified)
system.ruby.network.routers09.crossbar_activity       123657                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity       129865                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity       123657                       (Unspecified)
system.ruby.network.routers10.buffer_reads        95412                       (Unspecified)
system.ruby.network.routers10.buffer_writes        95412                       (Unspecified)
system.ruby.network.routers10.crossbar_activity        95412                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity        98904                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity        95412                       (Unspecified)
system.ruby.network.routers11.buffer_reads        69285                       (Unspecified)
system.ruby.network.routers11.buffer_writes        69285                       (Unspecified)
system.ruby.network.routers11.crossbar_activity        69285                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity        69666                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity        69285                       (Unspecified)
system.ruby.network.routers12.buffer_reads       122109                       (Unspecified)
system.ruby.network.routers12.buffer_writes       122109                       (Unspecified)
system.ruby.network.routers12.crossbar_activity       122109                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity       130090                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity       122109                       (Unspecified)
system.ruby.network.routers13.buffer_reads        98766                       (Unspecified)
system.ruby.network.routers13.buffer_writes        98766                       (Unspecified)
system.ruby.network.routers13.crossbar_activity        98766                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity       104895                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity        98766                       (Unspecified)
system.ruby.network.routers14.buffer_reads        70811                       (Unspecified)
system.ruby.network.routers14.buffer_writes        70811                       (Unspecified)
system.ruby.network.routers14.crossbar_activity        70811                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity        74492                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity        70811                       (Unspecified)
system.ruby.network.routers15.buffer_reads        45624                       (Unspecified)
system.ruby.network.routers15.buffer_writes        45624                       (Unspecified)
system.ruby.network.routers15.crossbar_activity        45624                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity        45978                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity        45624                       (Unspecified)

---------- End Simulation Statistics   ----------
