<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003613A1-20030102-D00000.TIF SYSTEM "US20030003613A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003613A1-20030102-D00001.TIF SYSTEM "US20030003613A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003613A1-20030102-D00002.TIF SYSTEM "US20030003613A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003613A1-20030102-D00003.TIF SYSTEM "US20030003613A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003613A1-20030102-D00004.TIF SYSTEM "US20030003613A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003613A1-20030102-D00005.TIF SYSTEM "US20030003613A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003613A1-20030102-D00006.TIF SYSTEM "US20030003613A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030003613A1-20030102-D00007.TIF SYSTEM "US20030003613A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030003613A1-20030102-D00008.TIF SYSTEM "US20030003613A1-20030102-D00008.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003613</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09683959</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20020306</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>090115871</doc-number>
</priority-application-number>
<filing-date>20010627</filing-date>
<country-code>TW</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>022000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Light emitting diode having a transparent substrate and a method for manufacturing the same</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Min-Hsun</given-name>
<family-name>Hsieh</family-name>
</name>
<residence>
<residence-non-us>
<city>Hsin-Chu City</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Keun-Ru</given-name>
<family-name>Chuang</family-name>
</name>
<residence>
<residence-non-us>
<city>Hsin-Chu City</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Shane-Shyan</given-name>
<family-name>Wey</family-name>
</name>
<residence>
<residence-non-us>
<city>Hsin-Chu City</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Chih-Chiang</given-name>
<family-name>Lu</family-name>
</name>
<residence>
<residence-non-us>
<city>Hsin-Chu City</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Ming-Jiunn</given-name>
<family-name>Jou</family-name>
</name>
<residence>
<residence-non-us>
<city>Hsin-Chu City</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Shu-Wen</given-name>
<family-name>Sung</family-name>
</name>
<residence>
<residence-non-us>
<city>Hsin-Chu City</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Chia-Cheng</given-name>
<family-name>Liu</family-name>
</name>
<residence>
<residence-non-us>
<city>Hsin-Chu City</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Chao-Nien</given-name>
<family-name>Huang</family-name>
</name>
<residence>
<residence-non-us>
<city>Hsin-Chu City</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>NAIPO (NORTH AMERICA INTERNATIONAL PATENT OFFICE)</name-1>
<name-2></name-2>
<address>
<address-1>P.O. BOX 506</address-1>
<city>MERRIFIELD</city>
<state>VA</state>
<postalcode>22116</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A light emitting diode having a transparent substrate and a method for manufacturing the same. The light emitting diode is formed by creating two semiconductor multilayers and bonding them. The first semiconductor multilayer is formed on a non-transparent substrate. The second semiconductor multilayer is created by forming an amorphous interface layer on a transparent substrate. The two semiconductor multilayers are bonded and the non-transparent substrate is removed, leaving a semiconductor multilayer with a transparent substrate. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Feld of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a light emitting diode, more specifically to a light emitting diode having a transparent substrate, and a method for manufacturing the same. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Light emitting diodes (LEDs) are employed in a wide variety of applications including optical display devices, traffic lights, data storage equipment, communication devices, illumination apparatuses, and medical treatment equipment. Some of the main goals of engineers who design LEDs are to increase the brightness of the light emitted from LEDs and to reduce the cost of manufacturing LEDs. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> U.S. Pat. No. 5,783,477 discloses a method of bonding two compound semiconductor surfaces to produce an ohmic contact interface. The method of manufacturing a prior art LED is to create an ohmic contact interface by aligning the crystallographic orientation and rotational alignment of two semiconductor surfaces and applying uniaxial pressure to the semiconductor wafers at a temperature of 1000&deg; C. In actual procedure, however, it is difficult and expensive to align the crystallographic orientation and rotational alignment of the two semiconductor surfaces. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF INVENTION </heading>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> It is an objective of the claimed invention to provide a light emitting diode (LED) having a transparent substrate and the method for manufacturing the same. The method involves wafer bonding a transparent substrate with a compound semiconductor multilayer. The compound semiconductor multilayer comprising the LED is grown on a non-transparent substrate. The transparent substrate and the compound semiconductor multilayer are bonded using an amorphous interface layer. After the bonding, the non-transparent substrate is removed, leaving an LED with a transparent substrate. The method according to the claimed invention will simplify the procedure of manufacturing LEDs, thereby reducing costs. The method also solves the problem of aligning the crystallographic orientation and rotational alignment of the two semiconductor surfaces and creates a light emitting diode with an increased luminance. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> In the claimed invention, a light emitting diode comprises a sapphire transparent substrate. Formed above the substrate is an indium tin oxide (ITO), a top surface of which comprises a first surface region and a second surface region. On the first surface region, the layers of the semiconductor multilayer stacked from bottom to top are: A p<highlight><superscript>&plus;</superscript></highlight>-type contact layer of GaAs, a p-type cladding layer of AlGaInP, a multiple quantum well (MQW) light-emitting layer, an n-type cladding layer of AlGaInP, an n-type stop layer of AlGaAs, and an ITO transparent conductive layer. A first electrode is located on the ITO transparent conductive layer, and a second electrode is located on the second surface region. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The claimed invention also details a method for manufacturing the light emitting diode. The first step is to form a first multilayer on an n-type GaAs semiconductor substrate. An n-type stop layer of AlGaAs is formed on the semiconductor substrate. An n-type cladding layer of AlGaInP is formed on the n-type stop layer. An MQW light-emitting layer of AlGaInP is formed on the n-type cladding layer. A p-type cladding layer of AlGaInP is formed on the MQW light-emitting layer. A p<highlight><superscript>&plus;</superscript></highlight>-type contact layer of GaAs is formed on the p-type cladding layer. A second multilayer is formed on a sapphire substrate. An amorphous interface layer of ITO IS formed on the sapphire substrate. A third multilayer is produced by placing the first multilayer on the second multilayer and bonding the first multilayer to the second multilayer by elevating temperature. Next, the n-type GaAs semiconductor substrate of the newly created third multilayer is removed, and an ITO transparent conductive layer is formed on the stop layer to produce a fourth multilayer. Next, an exposed interface region is formed by etching away a portion of the fourth multilayer from the ITO transparent conductive layer to the ITO amorphous interface layer. Finally, a first contact electrode and a second contact electrode are formed on the ITO transparent conductive layer and the exposed interface region, respectively. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> These and other objectives of the claimed invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF DRAWINGS </heading>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross sectional view of a high brightness light emitting diode having a transparent substrate according to the first embodiment of the present invention. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a cross sectional view showing a first semiconductor multilayer before wafer bonding during the manufacturing method according to the present invention. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a cross sectional view showing an amorphous interface layer and a second semiconductor multilayer before wafer bonding during the manufacturing method according the present invention. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a cross sectional view showing a third semiconductor multilayer after wafer bonding, but before removal of the non-transparent substrate during the manufacturing method according the present invention. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a cross sectional view showing a third semiconductor multilayer after removal of the non-transparent substrate and formation of an ITO transparent conductive layer during the manufacturing method according the present invention. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a cross sectional view of a high brightness light emitting diode having a transparent substrate according to the second embodiment of the invention. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a cross sectional view of a high brightness light emitting diode having a transparent substrate according to the third embodiment of the invention. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a cross sectional view of a high brightness light emitting diode having a transparent substrate according to the fourth embodiment of the invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION </heading>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross sectional view of a high brightness light emitting diode (LED) <highlight><bold>1</bold></highlight> having a transparent substrate according to the first embodiment of the present invention. In the LED <highlight><bold>1</bold></highlight>, an indium tin oxide (ITO) amorphous interface layer <highlight><bold>11</bold></highlight> is formed on a sapphire transparent substrate <highlight><bold>10</bold></highlight>. A top surface of the ITO amorphous interface layer <highlight><bold>11</bold></highlight> comprises a first surface region and a second surface region. The LED further comprises layers stacked upon each other on the first surface region in the following order, bottom to top: a contact layer of p<highlight><superscript>&plus;</superscript></highlight>-type GaAs <highlight><bold>12</bold></highlight>, a cladding layer of a p-type AlGaInP <highlight><bold>13</bold></highlight>, a multiple quantum well (MQW) light-emitting layer <highlight><bold>14</bold></highlight>, a cladding layer of n-type AlGaInP <highlight><bold>15</bold></highlight>, a stop layer of n-type AlGaAs <highlight><bold>16</bold></highlight>, and an ITO transparent conductive layer <highlight><bold>18</bold></highlight>. A first electrode <highlight><bold>19</bold></highlight> is located on the ITO transparent conductive layer <highlight><bold>18</bold></highlight>, and a second electrode <highlight><bold>20</bold></highlight> is located on the second surface region. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> and <cross-reference target="DRAWINGS">FIG. 3</cross-reference> illustrate a method for manufacturing the light emitting diode <highlight><bold>1</bold></highlight> according to the first embodiment of the present invention. A first semiconductor multilayer <highlight><bold>2</bold></highlight> is created by first forming an n-type stop layer <highlight><bold>16</bold></highlight> of AlGaAs on an n-type GaAs semiconductor substrate <highlight><bold>17</bold></highlight>. Then an n-type cladding layer <highlight><bold>15</bold></highlight> of AlGaInP is formed on the n-type stop layer <highlight><bold>16</bold></highlight>. An MQW light-emitting layer <highlight><bold>14</bold></highlight> of AlGaInP is formed on the n-type cladding layer <highlight><bold>15</bold></highlight>. A p-type cladding layer <highlight><bold>13</bold></highlight> of AlGaInP is formed on the MQW light-emitting layer <highlight><bold>14</bold></highlight>, and a p<highlight><superscript>&plus;</superscript></highlight>-type contact layer <highlight><bold>12</bold></highlight> of GaAs is formed on the p-type cladding layer <highlight><bold>13</bold></highlight>. Next, a second semiconductor multilayer <highlight><bold>3</bold></highlight> is created. The second semiconductor multilayer <highlight><bold>3</bold></highlight> comprises an amorphous interface layer <highlight><bold>11</bold></highlight> of ITO formed on a sapphire substrate <highlight><bold>10</bold></highlight>. As is shown in <cross-reference target="DRAWINGS">FIG. 4, a</cross-reference> third semiconductor multilayer <highlight><bold>4</bold></highlight> is produced by inverting the first semiconductor multilayer <highlight><bold>2</bold></highlight>, placing it on the semiconductor multilayer <highlight><bold>3</bold></highlight>, and bonding the first semiconductor multilayer <highlight><bold>2</bold></highlight> to the second semiconductor multilayer <highlight><bold>3</bold></highlight> by elevating temperature and applying uniaxial pressure to the semiconductor multilayers. <cross-reference target="DRAWINGS">FIG. 4</cross-reference> and <cross-reference target="DRAWINGS">FIG. 5</cross-reference> show the next step, which comprises the removal of the n-type GaAs semiconductor substrate <highlight><bold>17</bold></highlight> from the multilayer <highlight><bold>4</bold></highlight> and the formation of a first ITO transparent conductive layer <highlight><bold>18</bold></highlight> on the n-type stop layer <highlight><bold>16</bold></highlight>, producing a fourth semiconductor multilayer S. Next, an interface exposed region is formed by etching away a portion of the fourth semiconductor multilayer <highlight><bold>5</bold></highlight> from the first ITO transparent conductive layer <highlight><bold>18</bold></highlight> to the ITO amorphous interface layer <highlight><bold>11</bold></highlight>. Finally, a first contact electrode <highlight><bold>19</bold></highlight> and a second contact electrode <highlight><bold>20</bold></highlight> are formed on the first ITO transparent conductive layer <highlight><bold>18</bold></highlight> and the interface exposed region, respectively. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> illustrates a light emitting diode <highlight><bold>6</bold></highlight> having a transparent substrate according to a second preferred embodiment of the present invention. A transparent substrate <highlight><bold>611</bold></highlight> of p-type GaP is formed on an ohmic contact electrode <highlight><bold>610</bold></highlight>. A first p<highlight><superscript>&plus;</superscript></highlight>-type contact layer <highlight><bold>612</bold></highlight> of GaAs is formed on the transparent substrate <highlight><bold>611</bold></highlight>. An indium tin oxide (ITO) amorphous interface layer <highlight><bold>613</bold></highlight> is formed on the first p<highlight><superscript>&plus;</superscript></highlight>-type contact layer <highlight><bold>612</bold></highlight>. A second p<highlight><superscript>&plus;</superscript></highlight>-type contact layer <highlight><bold>614</bold></highlight> of GaAs is formed on the ITO amorphous interface layer <highlight><bold>613</bold></highlight>. A p-type cladding layer <highlight><bold>615</bold></highlight> of AlGaInP is formed on the second p<highlight><superscript>&plus;</superscript></highlight>-type contact layer <highlight><bold>614</bold></highlight>. A multiple quantum well (MQW) light-emitting layer <highlight><bold>616</bold></highlight> of AlGaInP is formed on the p-type cladding layer <highlight><bold>615</bold></highlight>. An n-type cladding layer <highlight><bold>617</bold></highlight> of AlGaInP is formed on the MQW light-emitting layer <highlight><bold>616</bold></highlight>. An n-type stop layer <highlight><bold>618</bold></highlight> of AlGaAs is formed on the n-type cladding layer <highlight><bold>617</bold></highlight>. An ITO transparent conductive layer <highlight><bold>619</bold></highlight> is formed on the n-type stop layer <highlight><bold>618</bold></highlight>. An electrode <highlight><bold>620</bold></highlight> is formed on the ITO transparent conductive layer <highlight><bold>619</bold></highlight>. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> illustrates a light emitting diode <highlight><bold>7</bold></highlight> having a transparent substrate according to a third preferred embodiment of the present invention. A transparent substrate <highlight><bold>711</bold></highlight> of n-type GaP is formed on a first electrode <highlight><bold>710</bold></highlight>. An indium tin oxide (ITO) amorphous interface layer <highlight><bold>713</bold></highlight> is formed on the transparent substrate <highlight><bold>711</bold></highlight>. An n-type contact layer <highlight><bold>714</bold></highlight> of GaP is formed on the ITO amorphous interface layer <highlight><bold>713</bold></highlight>. An n-type cladding layer <highlight><bold>715</bold></highlight> of AlGaInP is formed on the n-type contact layer <highlight><bold>714</bold></highlight>. A multiple quantum well (MQW) light-emitting layer <highlight><bold>716</bold></highlight> of AlGaInP is formed on the n-type cladding layer <highlight><bold>715</bold></highlight>. A p-type cladding layer <highlight><bold>717</bold></highlight> of AlGaInP is formed on the MQW light-emitting layer <highlight><bold>716</bold></highlight>. A p-type buffer layer <highlight><bold>718</bold></highlight> of AlGaAs is formed on the p-type cladding layer <highlight><bold>717</bold></highlight>. A p<highlight><superscript>&plus;</superscript></highlight>-type contact layer <highlight><bold>719</bold></highlight> of GaAs is formed on the p-type buffer layer. An ITO transparent conductive layer <highlight><bold>720</bold></highlight> is formed on the p<highlight><superscript>&plus;</superscript></highlight>-type contact layer <highlight><bold>719</bold></highlight>. A second electrode <highlight><bold>721</bold></highlight> is formed on the ITO transparent conductive layer <highlight><bold>720</bold></highlight>. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> illustrates a light emitting diode <highlight><bold>8</bold></highlight> having a transparent substrate according to a fourth preferred embodiment of the present invention. An indium tin oxide (ITO) amorphous interface layer <highlight><bold>811</bold></highlight> is formed on a transparent substrate <highlight><bold>810</bold></highlight> of glass. A top surface of the ITO amorphous interface layer <highlight><bold>811</bold></highlight> comprises a first surface region and a second surface region. An n<highlight><superscript>&plus;</superscript></highlight>-type reverse tunneling contact layer <highlight><bold>814</bold></highlight> of InGaN is formed on the first surface region. A p-type cladding layer <highlight><bold>815</bold></highlight> of GaN is formed on the n<highlight><superscript>&plus;</superscript></highlight>-type reverse tunneling contact layer <highlight><bold>814</bold></highlight>. A multiple quantum well (MQW) light-emitting layer <highlight><bold>816</bold></highlight> of InGaN is formed on the p-type cladding layer <highlight><bold>815</bold></highlight>. An n-type cladding layer <highlight><bold>817</bold></highlight> of GaN is formed on the MQW light-emitting layer <highlight><bold>816</bold></highlight>. A first Ti&mdash;Al contact electrode is formed on the n-type cladding layer <highlight><bold>817</bold></highlight>. A second electrode <highlight><bold>820</bold></highlight> is formed on the second surface region. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> According to the description of these embodiments, LEDs having a transparent substrate can be manufactured by a method of bonding two chips using an amorphous interface layer. LEDs made according to the present invention are easier to manufacture, less expensive to manufacture, and brighter than those made according to the prior art. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> While the invention has been disclosed and described with reference to these preferred embodiments, the scope of the invention is not limited to these preferred embodiments. Any variation and modifications of the invention still falls within the spirit and scope of the invention. For example, using a transparent conductive layer of adhesive agent instead of a single-crystal interface layer or using a single quantum well light-emitting layer instead of a multiple quantum well light-emitting layer cannot escape the scope and spirit of the invention. Moreover, the manufacturing method of the present invention is also suitable for manufacturing a light emitting diode having a non-transparent substrate. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is the claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method for manufacturing a light emitting diode having a transparent substrate, the method comprising: 
<claim-text>forming a semiconductor multilayer on a first substrate producing a first multilayer structure; </claim-text>
<claim-text>forming an amorphous interface layer on a second substrate, the second substrate being transparent in nature, producing a second multilayer structure; </claim-text>
<claim-text>bonding the first multilayer structure to the second multilayer structure, producing a third multilayer structure; and </claim-text>
<claim-text>removing the first substrate from the third multilayer structure. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> further comprising a step of forming a transparent conductive layer on the third multilayer structure after removing the first substrate. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the amorphous interface layer is made of at least one selected from a group comprising indium tin oxide, indium cadmium oxide, indium tin oxide, and transparent conductive adhesive agent. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. A method for manufacturing a light emitting diode, comprising: 
<claim-text>forming a semiconductor multilayer on a first substrate producing a first multilayer structure; </claim-text>
<claim-text>forming an amorphous interface layer on a second substrate, the second substrate being transparent in nature, producing a second multilayer structure; </claim-text>
<claim-text>bonding the first multilayer structure to the second multilayer structure, producing a third multilayer structure; and </claim-text>
<claim-text>removing the first substrate from the third multilayer structure. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference> further comprising a step of forming a transparent conductive layer on the third multilayer structure after removing the first substrate. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the amorphous interface layer is made of at least one selected from a group comprising indium tin oxide, cadmium tin oxide, antimony tin oxide, and transparent conductive adhesive agent. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A light emitting diode having a transparent substrate, the light emitting diode comprising: 
<claim-text>a transparent substrate; </claim-text>
<claim-text>an amorphous interface layer formed on the transparent substrate; </claim-text>
<claim-text>a top surface of the amorphous interface layer comprising a first surface region and a second surface region; </claim-text>
<claim-text>a p<highlight><superscript>&plus;</superscript></highlight>-type contact layer formed on the first surface region; </claim-text>
<claim-text>a p-type cladding layer formed on the p<highlight><superscript>&plus;</superscript></highlight>-type contact layer; </claim-text>
<claim-text>a multiple quantum well (MQW) light-emitting layer formed on the p-type cladding layer; </claim-text>
<claim-text>an n-type cladding layer formed on the MQW light-emitting layer; </claim-text>
<claim-text>an n-type stop layer formed on the n-type cladding layer; </claim-text>
<claim-text>a transparent conductive layer formed on the n-type stop layer; </claim-text>
<claim-text>a first electrode formed on the transparent conductive layer; and </claim-text>
<claim-text>a second electrode formed on the second surface region. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. A light emitting diode having a transparent substrate, the light emitting diode comprising: 
<claim-text>a transparent substrate comprising sapphire; </claim-text>
<claim-text>an amorphous interface layer formed on the transparent substrate, a top surface of the amorphous interface layer comprising a first surface region and a second surface region; </claim-text>
<claim-text>a contact layer of p<highlight><superscript>&plus;</superscript></highlight>-type GaAs formed on the first surface region; </claim-text>
<claim-text>a p-type cladding layer of p-type AlGaInP formed on the contact layer. </claim-text>
<claim-text>a light-emitting layer of AlGaInP formed on the p-type cladding layer; </claim-text>
<claim-text>an n-type cladding layer of n-type AlGaInP formed on the light-emitting layer; </claim-text>
<claim-text>a stop layer of n-type AlGaAs formed on the n-type cladding layer; </claim-text>
<claim-text>an ITO transparent conductive layer formed on the stop layer. </claim-text>
<claim-text>a first electrode formed on the ITO transparent conductive layer. </claim-text>
<claim-text>a second electrode formed on the second surface region. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. A light emitting diode having a transparent substrate, the light emitting diode comprising: 
<claim-text>an ohmic contact electrode; </claim-text>
<claim-text>a p-type transparent substrate formed on the ohmic contact electrode; </claim-text>
<claim-text>a first p<highlight><superscript>&plus;</superscript></highlight>-type contact layer formed on the transparent substrate; </claim-text>
<claim-text>an amorphous interface layer formed on the first p<highlight><superscript>&plus;</superscript></highlight>-type contact layer; </claim-text>
<claim-text>a second p<highlight><superscript>&plus;</superscript></highlight>-type contact layer formed on the amorphous interface layer; </claim-text>
<claim-text>a p-type cladding layer formed on the second p<highlight><superscript>&plus;</superscript></highlight>-type contact layer; </claim-text>
<claim-text>a light-emitting layer formed on the p-type cladding layer; </claim-text>
<claim-text>an n-type cladding layer formed on the light-emitting layer; </claim-text>
<claim-text>an n-type stop layer formed on the n-type cladding layer; </claim-text>
<claim-text>a transparent conductive layer formed on the n-type stop layer; and </claim-text>
<claim-text>a first electrode formed on the transparent conductive layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. A light emitting diode having a transparent substrate, the light emitting diode comprising: 
<claim-text>an ohmic contact electrode; </claim-text>
<claim-text>a p-type GaP transparent substrate formed on the ohmic contact electrode; </claim-text>
<claim-text>a first p<highlight><superscript>&plus;</superscript></highlight>-type contact layer of p<highlight><superscript>&plus;</superscript></highlight>-type GaAs formed on the p-type GaP transparent substrate; </claim-text>
<claim-text>an indium tin oxide amorphous interface layer formed on the first p<highlight><superscript>&plus;</superscript></highlight>-type contact layer; </claim-text>
<claim-text>a second p<highlight><superscript>&plus;</superscript></highlight>-type contact layer of p<highlight><superscript>&plus;</superscript></highlight>-type GaAs formed on the indium tin oxide amorphous interface layer; </claim-text>
<claim-text>a p-type cladding layer of a p-type AlGaInP formed on the second p<highlight><superscript>&plus;</superscript></highlight>-type contact layer; </claim-text>
<claim-text>a multiple quantum well light-emitting layer of AlGaInP formed on the p-type cladding layer; </claim-text>
<claim-text>an n-type cladding layer of n-type AlGaInP formed on the light-emitting layer; </claim-text>
<claim-text>a stop layer of n-type AlGaAs formed on the n-type cladding layer; </claim-text>
<claim-text>an ITO transparent conductive layer formed on the stop layer; </claim-text>
<claim-text>a first electrode formed on the ITO transparent conductive layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. A light emitting diode having a transparent substrate, the light emitting diode comprising: 
<claim-text>a first electrode; </claim-text>
<claim-text>an n-type transparent substrate formed on the first electrode; </claim-text>
<claim-text>an amorphous interface layer formed on the n-type transparent substrate; </claim-text>
<claim-text>an n-type contact layer formed on the amorphous interface layer; </claim-text>
<claim-text>an n-type cladding layer formed on the n-type contact layer; </claim-text>
<claim-text>a light-emitting layer formed on the n-type cladding layer; </claim-text>
<claim-text>a p-type cladding layer formed on the light-emitting layer; </claim-text>
<claim-text>a p-type buffer layer formed on the p-type cladding layer; </claim-text>
<claim-text>a p<highlight><superscript>&plus;</superscript></highlight>-type contact layer formed on the p-type buffer layer; </claim-text>
<claim-text>a transparent conductive layer formed on the p<highlight><superscript>&plus;</superscript></highlight>-type contact layer; and </claim-text>
<claim-text>a second electrode formed on the transparent conductive layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. A light emitting diode having a transparent substrate, the light emitting diode comprising: 
<claim-text>a first electrode; </claim-text>
<claim-text>a transparent substrate of n-type GaP formed on the first electrode; </claim-text>
<claim-text>an indium tin oxide (ITO) amorphous interface layer formed on the transparent substrate of n-type GaP; </claim-text>
<claim-text>a contact layer of n-type GaP formed on the ITO amorphous interface layer; </claim-text>
<claim-text>a cladding layer of n-type AlGaInP formed on the contact layer of n-type GaP; </claim-text>
<claim-text>a multiple quantum well (MQW) light-emitting layer of AlGaInP formed on the cladding layer of n-type AlGaInP; </claim-text>
<claim-text>a cladding layer of p-type AlGaInP formed on the MQW light-emitting layer of AlGaInP; </claim-text>
<claim-text>a buffer layer of p-type AlGaAs formed on the cladding layer of p-type AlGaInP; </claim-text>
<claim-text>a contact layer of p<highlight><superscript>&plus;</superscript></highlight>-type GaAs formed on the buffer layer of p-type AlGaAs; </claim-text>
<claim-text>an ITO transparent conductive layer formed on the contact layer of p<highlight><superscript>&plus;</superscript></highlight>-type GaAs; and </claim-text>
<claim-text>a second electrode formed on the ITO transparent conductive layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. A light emitting diode having a transparent substrate, the light emitting diode comprising: 
<claim-text>a transparent substrate; </claim-text>
<claim-text>an amorphous interface layer formed on the transparent substrate, a top surface of the amorphous interface layer comprising a first surface region and a second surface region; </claim-text>
<claim-text>an n<highlight><superscript>&plus;</superscript></highlight>-type reverse-tunneling contact layer formed on the first surface region; </claim-text>
<claim-text>a p-type cladding layer of formed on the n<highlight><superscript>&plus;</superscript></highlight>-type reverse-tunneling contact layer; </claim-text>
<claim-text>a light-emitting layer formed on the p-type cladding layer; </claim-text>
<claim-text>an n-type cladding layer formed on the light-emitting layer; </claim-text>
<claim-text>a first contact electrode formed on the n-type cladding layer; and </claim-text>
<claim-text>a second electrode formed on the second surface region. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. A light emitting diode having a transparent substrate, the light emitting diode comprising: 
<claim-text>a transparent substrate comprising glass; </claim-text>
<claim-text>an indium tin oxide (ITO) amorphous interface layer formed on the transparent substrate, a top surface of the ITO amorphous interface layer comprising a first surface region and a second surface region; </claim-text>
<claim-text>a reverse-tunneling contact layer of n<highlight><superscript>&plus;</superscript></highlight>-type InGaN formed on the first surface region; </claim-text>
<claim-text>a cladding layer of a p-type GaN formed on the reverse-tunneling contact layer of n<highlight><superscript>&plus;</superscript></highlight>-type InGaN; </claim-text>
<claim-text>a multiple quantum well (MQW) light-emitting layer of InGaN formed on the cladding layer of a p-type GaN; </claim-text>
<claim-text>a cladding layer of n-type GaN formed on the MQW light-emitting layer of InGaN; </claim-text>
<claim-text>a first contact electrode formed on the cladding layer of n-type GaN; </claim-text>
<claim-text>a second electrode formed on the second surface region.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003613A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003613A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003613A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003613A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003613A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003613A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003613A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030003613A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030003613A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
