<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/include/nuttx/usb/ehci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_8459dfa8afd28acb23f4f79680995707.html">include</a></li><li class="navelem"><a class="el" href="dir_2904a487090c42bd6432886ccd18e5d1.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_2b0bead8b39b5cbf235bbc3fb0ad78f5.html">usb</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ehci.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * include/nuttx/usb/ehci.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2013 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *   References:</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *     &quot;Enhanced Host Controller Interface Specification for Universal Serial</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *      Bus&quot;  Rev 1.0, March 12, 2002, Intel Corporation.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __INCLUDE_NUTTX_USB_EHCI_H</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __INCLUDE_NUTTX_USB_EHCI_H</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* General definitions **********************************************************************/</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* Endpoint speed values as used in endpoint characteristics field.  NOTE:  These values</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * are *NOT* the same as the SPEED definitions in usb.h.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define EHCI_FULL_SPEED               (0) </span><span class="comment">/* Full-Speed (12Mbs) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_LOW_SPEED                (1) </span><span class="comment">/* Low-Speed (1.5Mbs) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HIGH_SPEED               (2) </span><span class="comment">/* High-Speed (480 Mb/s) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define EHCI_DIR_IN                   (1) </span><span class="comment">/* Direction IN: Peripheral to host */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DIR_OUT                  (0) </span><span class="comment">/* Direction OUT: Host to peripheral */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* PCI Configuration Space Register Offsets *************************************************/</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* Paragraph 2.1 */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* 0x0009-0x000b: Class Code */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define EHCI_PCI_CLASSC_OFFSET         0x0009</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* 0x0010-0x0013: Base Address to Memory-mapped Host Controller Register</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * Space</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define EHCI_PCIUSBBASE_OFFSET         0x0010</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* 0x0060: Serial Bus Release Number */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define EHCI_PCI_SBRN_OFFSET           0x0060</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* 0x0061: Frame Length Adjustment Register */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define EHCI_PCI_FLADJ_OFFSET          0x0061</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* 0x0062-0x0063: Port wake capabilities register (OPTIONAL) */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define EHCI_PCI_PORTWAKECAP_OFFSET    0x0062</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* EECP+0x0000: USB Legacy Support EHCI Extended Capability Register */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define EHCI_PCI_USBLEGSUP_OFFSET      0x0000</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* EECP+0x0000: USB Legacy Support Control and Status Register */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_OFFSET   0x0004</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Host Controller Capability Register Offsets **********************************************/</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* Paragraph 2.2 */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define EHCI_CAPLENGTH_OFFSET          0x0000     </span><span class="comment">/* Core Capability Register Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* 0x0001 Reserved  */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define EHCI_HCIVERSION_OFFSET         0x0002     </span><span class="comment">/* Core Interface Version Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCSPARAMS_OFFSET          0x0004     </span><span class="comment">/* Core Structural Parameters */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCCPARAMS_OFFSET          0x0008     </span><span class="comment">/* Core Capability Parameters */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCSP_PORTROUTE_OFFSET     0x000c     </span><span class="comment">/* Core Companion Port Route Description */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* Host Controller Operational Register Offsets *********************************************/</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* Paragraph 2.3 */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define EHCI_USBCMD_OFFSET             0x0000     </span><span class="comment">/* USB Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBSTS_OFFSET             0x0004     </span><span class="comment">/* USB Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBINTR_OFFSET            0x0008     </span><span class="comment">/* USB Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_FRINDEX_OFFSET            0x000c     </span><span class="comment">/* USB Frame Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_CTRLDSSEGMENT_OFFSET      0x0010     </span><span class="comment">/* 4G Segment Selector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PERIODICLISTBASE_OFFSET   0x0014     </span><span class="comment">/* Frame List Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_ASYNCLISTADDR_OFFSET      0x0018     </span><span class="comment">/* Next Asynchronous List Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* 0x001c-0x003f: Reserved */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define EHCI_CONFIGFLAG_OFFSET         0x0040     </span><span class="comment">/* Configured Flag Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Port Status/Control, Port 1-n */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define EHCI_PORTSC_OFFSET(n)          (0x0044 + ((n-1) &lt;&lt; 2))</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC1_OFFSET            0x0044     </span><span class="comment">/* Port Status/Control, Port 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC2_OFFSET            0x0048     </span><span class="comment">/* Port Status/Control, Port 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC3_OFFSET            0x004c     </span><span class="comment">/* Port Status/Control, Port 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC4_OFFSET            0x0050     </span><span class="comment">/* Port Status/Control, Port 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC5_OFFSET            0x0054     </span><span class="comment">/* Port Status/Control, Port 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC6_OFFSET            0x0058     </span><span class="comment">/* Port Status/Control, Port 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC7_OFFSET            0x005c     </span><span class="comment">/* Port Status/Control, Port 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC8_OFFSET            0x0060     </span><span class="comment">/* Port Status/Control, Port 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC9_OFFSET            0x0064     </span><span class="comment">/* Port Status/Control, Port 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC10_OFFSET           0x0068     </span><span class="comment">/* Port Status/Control, Port 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC11_OFFSET           0x006c     </span><span class="comment">/* Port Status/Control, Port 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC12_OFFSET           0x0070     </span><span class="comment">/* Port Status/Control, Port 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC13_OFFSET           0x0074     </span><span class="comment">/* Port Status/Control, Port 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC14_OFFSET           0x0078     </span><span class="comment">/* Port Status/Control, Port 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC15_OFFSET           0x007c     </span><span class="comment">/* Port Status/Control, Port 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* Debug Register Offsets *******************************************************************/</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* Paragraph C.3 */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define EHCI_DEBUG_PCS_OFFSET          0x0000     </span><span class="comment">/* Debug Port Control/Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_USBPIDS_OFFSET      0x0004     </span><span class="comment">/* Debug USB PIDs Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_DATA0_OFFSET        0x0008     </span><span class="comment">/* Debug Data Buffer 0 Register [31:0]  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_DATA1_OFFSET        0x000c     </span><span class="comment">/* Debug Data Buffer 1 Register [63:32]  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_DEVADDR_OFFSET      0x0010     </span><span class="comment">/* Debug Device Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* PCI Configuration Space Register Bit Definitions *****************************************/</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* 0x0009-0x000b: Class Code.  Paragraph 2.1.2 */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define EHCI_PCI_PI_SHIFT              (0)        </span><span class="comment">/* Bits 0-7: Programming Interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_PI_MASK               (0xff &lt;&lt; EHCI_PCI_PI_SHIFT)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PCI_PI                  (0x20 &lt;&lt; EHCI_PCI_PI_SHIFT)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_SCC_SHIFT             (8)        </span><span class="comment">/* Bits 8-15: Sub-Class Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_SCC_MASK              (0xff &lt;&lt; EHCI_PCI_SCC_SHIFT)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define EHCI_PCI_SCC               (0x03 &lt;&lt; EHCI_PCI_SCC_SHIFT)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_BASEC_SHIFT           (16)       </span><span class="comment">/* Base Class Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_BASEC_MASK            (0xff &lt;&lt; EHCI_PCI_BASEC_SHIFT)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define EHCI_PCI_BASEC             (0x0c &lt;&lt; EHCI_PCI_BASEC_SHIFT)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_CLASSC                0x000c0320 </span><span class="comment">/* Default value (little endian) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* 0x0010-0x0013: Base Address to Memory-mapped Host Controller Register</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> * Space.  Paragraph 2.1.3</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                                  <span class="comment">/* Bit 0: Reserved */</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define EHCI_PCIUSBBASE_TYPE_SHIFT     (0)        </span><span class="comment">/* Bits 1-2: Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCIUSBBASE_TYPE_MASK      (3 &lt;&lt; EHCI_PCIUSBBASE_TYPE_SHIFT)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PCIUSBBASE_TYPE_32BIT   (3 &lt;&lt; EHCI_PCIUSBBASE_TYPE_SHIFT) </span><span class="comment">/* 32-bit addressing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PCIUSBBASE_TYPE_64BIT   (3 &lt;&lt; EHCI_PCIUSBBASE_TYPE_SHIFT) </span><span class="comment">/* 64-bit addressing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 3-7: Reserved */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define EHCI_PCIUSBBASE_BASE_SHIFT     (8)        </span><span class="comment">/* Bits 8-31: Base address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCIUSBBASE_BASE_MASK      (0xffffff00)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/* 0x0060: Serial Bus Release Number.  Paragraph 2.1.4 */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define EHCI_PCI_SBRN_MASK             0xff       </span><span class="comment">/* Bits 0-7: Serial Bus Release Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* 0x0061: Frame Length Adjustment Register.  Paragraph 2.1.5 */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define EHCI_PCI_FLADJ_SHIFT           (0)        </span><span class="comment">/* Bit 0-5: Frame Length Timing Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_FLADJ_MASK            (0x3f &gt;&gt; EHCI_PCI_FLADJ_SHIFT)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 6-7: Reserved */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* 0x0062-0x0063: Port wake capabilities register (OPTIONAL).  Paragraph 2.1.6 */</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define EHCI_PCI_PORTWAKECAP_MASK      (0xffff)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* EECP+0x0000: USB Legacy Support EHCI Extended Capability Register.  Paragraph 2.1.7 */</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define EHCI_PCI_USBLEGSUP_CAPID_SHIFT (0)        </span><span class="comment">/* Bits 0-7 Capability ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGSUP_CAPID_MASK  (0xff &lt;&lt; EHCI_PCI_USBLEGSUP_CAPID_SHIFT)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGSUP_NEECP_SHIFT (8)        </span><span class="comment">/* Bits 8-15: Next EHCI Extended Capability Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGSUP_NEECP_MASK  (0xff &lt;&lt; EHCI_PCI_USBLEGSUP_NEECP_SHIFT)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGSUP_BOWN        (1 &lt;&lt; 16)  </span><span class="comment">/* Bit 16: HC BIOS Owned Semaphore */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 17-23: Reserved */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define EHCI_PCI_USBLEGSUP_OSOWN       (1 &lt;&lt; 24)  </span><span class="comment">/* Bit 24: HC OS Owned Semaphore */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 25-31: Reserved */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* EECP+0x0000: USB Legacy Support Control and Status Register.  Paragraph 2.1.8 */</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_USBCMPEN (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0:  USB SMI Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_USBERREN (1 &lt;&lt; 1)   </span><span class="comment">/* Bit 1:  SMI on USB Error Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_PCHEN    (1 &lt;&lt; 2)   </span><span class="comment">/* Bit 2:  SMI on Port Change Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_FLREN    (1 &lt;&lt; 3)   </span><span class="comment">/* Bit 3:  SMI on Frame List Rollover Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_HSEEN    (1 &lt;&lt; 4)   </span><span class="comment">/* Bit 4:  SMI on Host System Error Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_AAEN     (1 &lt;&lt; 5)   </span><span class="comment">/* Bit 5:  SMI on Async Advance Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 6-12: Reserved */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_OOEN     (1 &lt;&lt; 13)  </span><span class="comment">/* Bit 13: SMI on OS Ownership Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_PCEN     (1 &lt;&lt; 14)  </span><span class="comment">/* Bit 14: SMI on PCI Command Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_BAREN    (1 &lt;&lt; 15)  </span><span class="comment">/* Bit 15: SMI on BAR Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_USBCMP   (1 &lt;&lt; 16)  </span><span class="comment">/* Bit 16: SMI on USB Complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_USBERR   (1 &lt;&lt; 17)  </span><span class="comment">/* Bit 17: SMI on USB Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_PCH      (1 &lt;&lt; 18)  </span><span class="comment">/* Bit 18: SMI on Port Change Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_FLR      (1 &lt;&lt; 19)  </span><span class="comment">/* Bit 19: SMI on Frame List Rollover */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_HSE      (1 &lt;&lt; 20)  </span><span class="comment">/* Bit 20: SMI on Host System Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_AA       (1 &lt;&lt; 21)  </span><span class="comment">/* Bit 21: SMI on Async Advance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 22-28: Reserved */</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_OO       (1 &lt;&lt; 29)  </span><span class="comment">/* Bit 29: SMI on OS Ownership Change */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_PC       (1 &lt;&lt; 30)  </span><span class="comment">/* Bit 30: SMI on PCI Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PCI_USBLEGCTLSTS_BAR      (1 &lt;&lt; 31)  </span><span class="comment">/* Bit 31: SMI on BAR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* Host Controller Capability Register Bit Defintions ***************************************/</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* Paragraph 2.2 */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* Core Capability Register Length. Paragraph 2.2.1. 8-bit length. */</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* Core Interface Version Number. Paragraph 2.2.2.  Two byte BCD encoding */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* Core Structural Parameters. Paragraph 2.2.3 */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define EHCI_HCSPARAMS_NPORTS_SHIFT    (0)        </span><span class="comment">/* Bit 0-3: Number of physical downstream ports */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCSPARAMS_NPORTS_MASK     (15 &lt;&lt; EHCI_HCSPARAMS_NPORTS_SHIFT)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCSPARAMS_PPC             (1 &lt;&lt; 4)   </span><span class="comment">/* Bit 4: Port Power Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 5-6: Reserved */</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define EHCI_HCSPARAMS_PRR             (1 &lt;&lt; 7)   </span><span class="comment">/* Bit 7: Port Routing Rules */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCSPARAMS_NPCC_SHIFT      (8)        </span><span class="comment">/* Bit 8-11: Number of Ports per Companion Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCSPARAMS_NPCC_MASK       (15 &lt;&lt; EHCI_HCSPARAMS_NPCC_SHIFT)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCSPARAMS_NCC_SHIFT       (12)       </span><span class="comment">/* Bit 12-15: Number of Companion Controllers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCSPARAMS_NCC_MASK        (15 &lt;&lt; EHCI_HCSPARAMS_NCC_SHIFT)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCSPARAMS_PIND            (1 &lt;&lt; 16)  </span><span class="comment">/* Bit 16: Port Indicators */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 17-19: Reserved */</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define EHCI_HCSPARAMS_DBGPORT_SHIFT   (20)       </span><span class="comment">/* Bit 20-23: Debug Port Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCSPARAMS_DBGPORT_MASK    (15 &lt;&lt; EHCI_HCSPARAMS_DBGPORT_SHIFT)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 24-31: Reserved */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* Core Capability Parameters. Paragraph 2.2.4 */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define EHCI_HCCPARAMS_64BIT           (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: 64-bit Addressing Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCCPARAMS_PFLF            (1 &lt;&lt; 1)   </span><span class="comment">/* Bit 1: Programmable Frame List Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCCPARAMS_ASPC            (1 &lt;&lt; 2)   </span><span class="comment">/* Bit 2: Asynchronous Schedule Park Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 3: Reserved */</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define EHCI_HCCPARAMS_IST_SHIFT       (4)        </span><span class="comment">/* Bits 4-7: Isochronous Scheduling Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCCPARAMS_IST_MASK        (15 &lt;&lt; EHCI_HCCPARAMS_IST_SHIFT)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCCPARAMS_EECP_SHIFT      (8)        </span><span class="comment">/* Bits 8-15: EHCI Extended Capabilities Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_HCCPARAMS_EECP_MASK       (0xff &lt;&lt; EHCI_HCCPARAMS_EECP_SHIFT)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 16-31: Reserved */</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* Core Companion Port Route Description. Paragraph 2.2.5. 15 x 4-bit array (60 bits) */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* Host Controller Operational Register Bit Definitions *************************************/</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* Paragraph 2.3 */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/* USB Command. Paragraph 2.3.1 */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define EHCI_USBCMD_RUN                (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Run/Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBCMD_HCRESET            (1 &lt;&lt; 1)   </span><span class="comment">/* Bit 1: Host Controller Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBCMD_FLSIZE_SHIFT       (2)        </span><span class="comment">/* Bits 2-3: Frame List Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBCMD_FLSIZE_MASK        (3 &lt;&lt; EHCI_USBCMD_FLSIZE_SHIFT)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_USBCMD_FLSIZE_1024      (0 &lt;&lt; EHCI_USBCMD_FLSIZE_SHIFT) </span><span class="comment">/* 1024 elements (4096 bytes) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_USBCMD_FLSIZE_512       (1 &lt;&lt; EHCI_USBCMD_FLSIZE_SHIFT) </span><span class="comment">/* 512 elements (2048 bytes) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_USBCMD_FLSIZE_256       (2 &lt;&lt; EHCI_USBCMD_FLSIZE_SHIFT) </span><span class="comment">/* 256 elements (1024 bytes) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBCMD_PSEN               (1 &lt;&lt; 4)   </span><span class="comment">/* Bit 4: Periodic Schedule Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBCMD_ASEN               (1 &lt;&lt; 5)   </span><span class="comment">/* Bit 5: Asynchronous Schedule Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBCMD_IAADB              (1 &lt;&lt; 6)   </span><span class="comment">/* Bit 6: Interrupt on Async Advance Doorbell */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBCMD_LRESET             (1 &lt;&lt; 7)   </span><span class="comment">/* Bit 7: Light Host Controller Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBCMD_PARKCNT_SHIFT      (8)        </span><span class="comment">/* Bits 8-9: Asynchronous Schedule Park Mode Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBCMD_PARKCNT_MASK       (3 &lt;&lt; EHCI_USBCMD_PARKCNT_SHIFT)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 10: Reserved */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define EHCI_USBCMD_PARK               (1 &lt;&lt; 11)  </span><span class="comment">/* Bit 11: Asynchronous Schedule Park Mode Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 12-15: Reserved */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define EHCI_USBCMD_ITHRE_SHIFT        (16)       </span><span class="comment">/* Bits 16-23: Interrupt Threshold Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBCMD_ITHRE_MASK         (0xff &lt;&lt; EHCI_USBCMD_ITHRE_SHIFT)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_USBCMD_ITHRE_1MF        (0x01 &lt;&lt; EHCI_USBCMD_ITHRE_SHIFT) </span><span class="comment">/* 1 micro-frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_USBCMD_ITHRE_2MF        (0x02 &lt;&lt; EHCI_USBCMD_ITHRE_SHIFT) </span><span class="comment">/* 2 micro-frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_USBCMD_ITHRE_4MF        (0x04 &lt;&lt; EHCI_USBCMD_ITHRE_SHIFT) </span><span class="comment">/* 4 micro-frames */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_USBCMD_ITHRE_8MF        (0x08 &lt;&lt; EHCI_USBCMD_ITHRE_SHIFT) </span><span class="comment">/* 8 micro-frames (default, 1 ms) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_USBCMD_ITHRE_16MF       (0x10 &lt;&lt; EHCI_USBCMD_ITHRE_SHIFT) </span><span class="comment">/* 16 micro-frames (2 ms) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_USBCMD_ITHRE_32MF       (0x20 &lt;&lt; EHCI_USBCMD_ITHRE_SHIFT) </span><span class="comment">/* 32 micro-frames (4 ms) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_USBCMD_ITHRE_64MF       (0x40 &lt;&lt; EHCI_USBCMD_ITHRE_SHIFT) </span><span class="comment">/* 64 micro-frames (8 ms) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 24-31: Reserved */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* USB Status. Paragraph 2.3.2 */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* USB Interrupt Enable. Paragraph 2.3.3 */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define EHCI_INT_USBINT                (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0:  USB Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_INT_USBERRINT             (1 &lt;&lt; 1)   </span><span class="comment">/* Bit 1:  USB Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_INT_PORTSC                (1 &lt;&lt; 2)   </span><span class="comment">/* Bit 2:  Port Change Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_INT_FLROLL                (1 &lt;&lt; 3)   </span><span class="comment">/* Bit 3:  Frame List Rollover */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_INT_SYSERROR              (1 &lt;&lt; 4)   </span><span class="comment">/* Bit 4:  Host System Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_INT_AAINT                 (1 &lt;&lt; 5)   </span><span class="comment">/* Bit 5:  Interrupt on Async Advance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_INT_ALLINTS               (0x3f)     </span><span class="comment">/* Bits 0-5:  All interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 6-11: Reserved */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define EHCI_USBSTS_HALTED             (1 &lt;&lt; 12)  </span><span class="comment">/* Bit 12: HC Halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBSTS_RECLAM             (1 &lt;&lt; 13)  </span><span class="comment">/* Bit 13: Reclamation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBSTS_PSS                (1 &lt;&lt; 14)  </span><span class="comment">/* Bit 14: Periodic Schedule Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_USBSTS_ASS                (1 &lt;&lt; 15)  </span><span class="comment">/* Bit 15: Asynchronous Schedule Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 16-31: Reserved */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* USB Frame Index. Paragraph 2.3.4 */</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define EHCI_FRINDEX_MASK              (0x1fff)   </span><span class="comment">/* Bits 0-13: Frame index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 14-31: Reserved */</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* 4G Segment Selector. Paragraph 2.3.5,  Bits[64:32] of data structure addresses */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/* Frame List Base Address. Paragraph 2.3.6 */</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                                    <span class="comment">/* Bits 0-11: Reserved */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define EHCI_PERIODICLISTBASE_MASK     (0xfffff000) </span><span class="comment">/* Bits 12-31: Base Address (Low) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* Next Asynchronous List Address. Paragraph 2.3.7 */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                                    <span class="comment">/* Bits 0-4: Reserved */</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define EHCI_ASYNCLISTADDR_MASK        (0xffffffe0) </span><span class="comment">/* Bits 5-31: Link Pointer Low (LPL) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* Configured Flag Register. Paragraph 2.3.8 */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define EHCI_CONFIGFLAG                (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Configure Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 1-31: Reserved */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* Port Status/Control, Port 1-n. Paragraph 2.3.9 */</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define EHCI_PORTSC_CCS                (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Current Connect Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_CSC                (1 &lt;&lt; 1)   </span><span class="comment">/* Bit 1: Connect Status Change */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_PE                 (1 &lt;&lt; 2)   </span><span class="comment">/* Bit 2: Port Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_PEC                (1 &lt;&lt; 3)   </span><span class="comment">/* Bit 3: Port Enable/Disable Change */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_OCA                (1 &lt;&lt; 4)   </span><span class="comment">/* Bit 4: Over-current Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_OCC                (1 &lt;&lt; 5)   </span><span class="comment">/* Bit 5: Over-current Change */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_RESUME             (1 &lt;&lt; 6)   </span><span class="comment">/* Bit 6: Force Port Resume */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_SUSPEND            (1 &lt;&lt; 7)   </span><span class="comment">/* Bit 7: Suspend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_RESET              (1 &lt;&lt; 8)   </span><span class="comment">/* Bit 8: Port Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 9: Reserved */</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define EHCI_PORTSC_LSTATUS_SHIFT      (10)       </span><span class="comment">/* Bits 10-11: Line Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_LSTATUS_MASK       (3 &lt;&lt; EHCI_PORTSC_LSTATUS_SHIFT)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_LSTATUS_SE0      (0 &lt;&lt; EHCI_PORTSC_LSTATUS_SHIFT) </span><span class="comment">/* SE0 Not Low-speed device, perform EHCI reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_LSTATUS_KSTATE   (1 &lt;&lt; EHCI_PORTSC_LSTATUS_SHIFT) </span><span class="comment">/* K-state Low-speed device, release ownership of port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_LSTATUS_JSTATE   (2 &lt;&lt; EHCI_PORTSC_LSTATUS_SHIFT) </span><span class="comment">/* J-state Not Low-speed device, perform EHCI reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_PP                 (1 &lt;&lt; 12)  </span><span class="comment">/* Bit 12: Port Power */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_OWNER              (1 &lt;&lt; 13)  </span><span class="comment">/* Bit 13: Port Owner */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_PIC_SHIFT          (14)       </span><span class="comment">/* Bits 14-15: Port Indicator Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_PIC_MASK           (3 &lt;&lt; EHCI_PORTSC_PIC_SHIFT)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_PIC_OFF          (0 &lt;&lt; EHCI_PORTSC_PIC_SHIFT) </span><span class="comment">/* Port indicators are off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_PIC_AMBER        (1 &lt;&lt; EHCI_PORTSC_PIC_SHIFT) </span><span class="comment">/* Amber */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_PIC_GREEN        (2 &lt;&lt; EHCI_PORTSC_PIC_SHIFT) </span><span class="comment">/* Green */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_PTC_SHIFT          (16)       </span><span class="comment">/* Bits 16-19: Port Test Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_PTC_MASK           (15 &lt;&lt; EHCI_PORTSC_PTC_SHIFT)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_PTC_DISABLED     (0 &lt;&lt; EHCI_PORTSC_PTC_SHIFT) </span><span class="comment">/* Test mode not enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_PTC_JSTATE       (1 &lt;&lt; EHCI_PORTSC_PTC_SHIFT) </span><span class="comment">/* Test J_STATE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_PTC_KSTATE       (2 &lt;&lt; EHCI_PORTSC_PTC_SHIFT) </span><span class="comment">/* Test K_STATE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_PTC_SE0NAK       (3 &lt;&lt; EHCI_PORTSC_PTC_SHIFT) </span><span class="comment">/* Test SE0_NAK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_PTC_PACKET       (4 &lt;&lt; EHCI_PORTSC_PTC_SHIFT) </span><span class="comment">/* Test Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EHCI_PORTSC_PTC_ENABLE       (5 &lt;&lt; EHCI_PORTSC_PTC_SHIFT) </span><span class="comment">/* Test FORCE_ENABLE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_WKCCNTE            (1 &lt;&lt; 20)  </span><span class="comment">/* Bit 20: Wake on Connect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_WKDSCNNTE          (1 &lt;&lt; 21)  </span><span class="comment">/* Bit 21: Wake on Disconnect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_PORTSC_WKOCE              (1 &lt;&lt; 22)  </span><span class="comment">/* Bit 22: Wake on Over-current Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 23-31: Reserved */</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define EHCI_PORTSC_ALLINTS            (EHCI_PORTSC_CSC | EHCI_PORTSC_PEC | \</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">                                        EHCI_PORTSC_OCC | EHCI_PORTSC_RESUME)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* Debug Register Bit Definitions ***********************************************************/</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/* Debug Port Control/Status Register.  Paragraph C.3.1 */</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define EHCI_DEBUG_PCS_LENGTH_SHIFT    (0)        </span><span class="comment">/* Bits 0-3: Data Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_PCS_LENGTH_MASK     (15 &lt;&lt; EHCI_DEBUG_PCS_LENGTH_SHIFT)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_PCS_WRITE           (1 &lt;&lt; 4)   </span><span class="comment">/* Bit 6:  Write/Read# */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_PCS_GO              (1 &lt;&lt; 5)   </span><span class="comment">/* Bit 5:  Go */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_PCS_ERROR           (1 &lt;&lt; 6)   </span><span class="comment">/* Bit 6:  Error/Good# */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_PCS_EXCEPTION_SHIFT (17)       </span><span class="comment">/* Bits 7-9: Exception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_PCS_EXCEPTION_MASK  (7 &lt;&lt; EHCI_DEBUG_PCS_EXCEPTION_SHIFT)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_PCS_INUSE           (1 &lt;&lt; 10)  </span><span class="comment">/* Bit 10: In Use */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 11-15: Reserved */</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define EHCI_DEBUG_PCS_DONE            (1 &lt;&lt; 16)  </span><span class="comment">/* Bit 16: Done */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 17-27: Reserved */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define EHCI_DEBUG_PCS_ENABLED         (1 &lt;&lt; 28)  </span><span class="comment">/* Bit 28: Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 29: Reserved */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define EHCI_DEBUG_PCS_OWNER           (1 &lt;&lt; 30)  </span><span class="comment">/* Bit 30: Owner */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 31: Reserved */</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* Debug USB PIDs Register.  Paragraph C.3.2 */</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define EHCI_DEBUG_USBPIDS_TKPID_SHIFT (0)        </span><span class="comment">/* Bits 0-7: Token PID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_USBPIDS_TKPID_MASK  (0xff &lt;&lt; EHCI_DEBUG_USBPIDS_TKPID_SHIFT)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_USBPIDS_SPID_SHIFT  (8)        </span><span class="comment">/* Bits 8-15: Sent PID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_USBPIDS_SPID_MASK   (0xff &lt;&lt; EHCI_DEBUG_USBPIDS_SPID_SHIFT)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_USBPIDS_RPID_SHIFT  (16)       </span><span class="comment">/* Bits 16-23: Received PID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_USBPIDS_RPID_MASK   (0xff &lt;&lt; EHCI_DEBUG_USBPIDS_RPID_SHIFT)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 24-31: Reserved */</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/* Debug Data Buffer 0/1 Register [64:0]. Paragreph C.3.3.  64 bits of data. */</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* Debug Device Address Register.  Paragraph C.3.4 */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define EHCI_DEBUG_DEVADDR_ENDPT_SHIFT (0)        </span><span class="comment">/* Bit 0-3: USB Endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_DEVADDR_ENDPT_MASK  (15 &lt;&lt; EHCI_DEBUG_DEVADDR_ENDPT_SHIFT)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 4-7: Reserved */</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define EHCI_DEBUG_DEVADDR_ADDR_SHIFT  (8)        </span><span class="comment">/* Bits 8-14: USB Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EHCI_DEBUG_DEVADDR_ADDR_MASK   (0x7f &lt;&lt; EHCI_DEBUG_DEVADDR_ADDR_SHIFT)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 15-31: Reserved */</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* Data Structures **************************************************************************/</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/* Paragraph 3 */</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/* Periodic Frame List. Paragraph 3.1 */</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define PFL_T                          (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Terminate, Link pointer invalid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PFL_TYP_SHIFT                  (1)        </span><span class="comment">/* Bits 1-2: Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PFL_TYP_MASK                   (3 &lt;&lt; PFL_TYP_SHIFT)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PFL_TYP_ITD                  (0 &lt;&lt; PFL_TYP_SHIFT) </span><span class="comment">/* Isochronous Transfer Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PFL_TYP_QH                   (1 &lt;&lt; PFL_TYP_SHIFT) </span><span class="comment">/* Queue Head */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PFL_TYP_SITD                 (2 &lt;&lt; PFL_TYP_SHIFT) </span><span class="comment">/* Split Transaction Isochronous Transfer Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PFL_TYP_FSTN                 (3 &lt;&lt; PFL_TYP_SHIFT) </span><span class="comment">/* Frame Span Traversal Node */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 3-4: zero */</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define PFL_MASK                       (0xffffffe0) </span><span class="comment">/* Bits 5-31:  Frame List Link Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/* Aysnchronous List Queue Head Pointer. Paragraph 3.2. Circular list of queue heads */</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* Isochronous (High-Speed) Transfer Descriptor (iTD). Paragraph 3.3 */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/* iTD Next Link Pointer. Paragraph 3.3.1 */</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define ITD_NLP_T                      (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Terminate, Link pointer invalid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_NLP_TYP_SHIFT              (1)        </span><span class="comment">/* Bits 1-2: Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_NLP_TYP_MASK               (3 &lt;&lt; ITD_NLP_TYP_SHIFT)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITD_NLP_TYP_ITD              (0 &lt;&lt; ITD_NLP_TYP_SHIFT) </span><span class="comment">/* Isochronous Transfer Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITD_NLP_TYP_QH               (1 &lt;&lt; ITD_NLP_TYP_SHIFT) </span><span class="comment">/* Queue Head */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITD_NLP_TYP_SITD             (2 &lt;&lt; ITD_NLP_TYP_SHIFT) </span><span class="comment">/* Split Transaction Isochronous Transfer Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITD_NLP_TYP_FSTN             (3 &lt;&lt; ITD_NLP_TYP_SHIFT) </span><span class="comment">/* Frame Span Traversal Node */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 3-4: zero */</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define ITD_NLP_MASK                   (0xffffffe0) </span><span class="comment">/* Bits 5-31:  Frame List Link Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* iTD Transaction Status and Control List. Paragraph 3.3.2 */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define ITD_TRAN_XOFFS_SHIFT           (0)        </span><span class="comment">/* Bits 0-11: Transaction X offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_TRAN_XOFFS_MASK            (0xfff &lt;&lt; ITD_TRAN_XOFFS_SHIFT)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_TRAN_PG_SHIFT              (12)       </span><span class="comment">/* Bits 12-14: Page select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_TRAN_PG_MASK               (7 &lt;&lt; ITD_TRAN_PG_SHIFT)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_TRAN_IOC                   (1 &lt;&lt; 15)  </span><span class="comment">/* Bit 15:  Interrupt On Comp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_TRAN_LENGTH_SHIFT          (16)       </span><span class="comment">/* Bits 16-27:  Transaction length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_TRAN_LENGTH_MASK           (0xfff &lt;&lt; ITD_TRAN_LENGTH_SHIFT)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_TRAN_STATUS_SHIFT          (28)       </span><span class="comment">/* Bits 28-31:  Transaction status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_TRAN_STATUS_MASK           (15 &lt;&lt; ITD_TRAN_STATUS_SHIFT)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITD_TRAN_STATUS_XACTERR      (1 &lt;&lt; 28)  </span><span class="comment">/* Bit 28: Transaction error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITD_TRAN_STATUS_BABBLE       (1 &lt;&lt; 29)  </span><span class="comment">/* Bit 29: Babble Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITD_TRAN_STATUS_DBERROR      (1 &lt;&lt; 30)  </span><span class="comment">/* Bit 30: Data Buffer Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITD_TRAN_STATUS_ACTIVE       (1 &lt;&lt; 31)  </span><span class="comment">/* Bit 28: Transaction error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* iTD Buffer Page Pointer List. Paragraph 3.3.4 */</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* iTD Buffer Pointer Page 0. Table 3-4 */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define ITD_BUFPTR0_DEVADDR_SHIFT      (0)        </span><span class="comment">/* Bits 0-6: Device Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_BUFPTR0_DEVADDR_MASK       (0x7f &lt;&lt; ITD_BUFPTR0_DEVADDR_SHIFT)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 7: Reserved */</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define ITD_BUFPTR0_ENDPT_SHIFT        (8)        </span><span class="comment">/* Bits 8-11: Endpoint Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_BUFPTR0_ENDPT_MASK         (15 &lt;&lt; ITD_BUFPTR0_ENDPT_SHIFT)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/* iTD Buffer Pointer Page 1. Table 3-5 */</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define ITD_BUFPTR1_MAXPKT_SHIFT       (0)        </span><span class="comment">/* Bits 0-10: Maximum Packet Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_BUFPTR1_MAXPKT_MASK        (0x7ff &lt;&lt; ITD_BUFPTR1_MAXPKT_SHIFT)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_BUFPTR1_DIRIN              (1 &lt;&lt; 11)  </span><span class="comment">/* Bit 11: Direction 1=IN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_BUFPTR1_DIROUT             (0)        </span><span class="comment">/* Bit 11: Direction 0=OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* iTD Buffer Pointer Page 2. Table 3-6 */</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define ITD_BUFPTR2_MULTI_SHIFT        (0)        </span><span class="comment">/* Bits 0-1: Multi */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITD_BUFPTR2_MULTI_MASK         (3 &lt;&lt; ITD_BUFPTR2_MULTI_SHIFT)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITD_BUFPTR2_MULTI_1          (1 &lt;&lt; ITD_BUFPTR2_MULTI_SHIFT) </span><span class="comment">/* One transaction per micro-frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITD_BUFPTR2_MULTI_2          (2 &lt;&lt; ITD_BUFPTR2_MULTI_SHIFT) </span><span class="comment">/* Two transactions per micro-frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITD_BUFPTR2_MULTI_3          (3 &lt;&lt; ITD_BUFPTR2_MULTI_SHIFT) </span><span class="comment">/* Three transactions per micro-frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 2-11: Reserved */</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* iTD Buffer Pointer Page 3-6. Table 3-7 */</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                                                  <span class="comment">/* Bits 0-11: Reserved */</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/* iTD Buffer Pointer All Pages */</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define ITD_BUFPTR_MASK                (0xfffff000) </span><span class="comment">/* Bits 12-31: Buffer Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/* Split Transaction Isochronous Transfer Descriptor (siTD). Paragraph 3.4 */</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/* siTD Next Link Pointer. Paragraph 3.4.1 */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define SITD_NLP_T                     (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Terminate, Link pointer invalid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_NLP_TYP_SHIFT             (1)        </span><span class="comment">/* Bits 1-2: Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_NLP_TYP_MASK              (3 &lt;&lt; SITD_NLP_TYP_SHIFT)</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SITD_NLP_TYP_ITD             (0 &lt;&lt; SITD_NLP_TYP_SHIFT) </span><span class="comment">/* Isochronous Transfer Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SITD_NLP_TYP_QH              (1 &lt;&lt; SITD_NLP_TYP_SHIFT) </span><span class="comment">/* Queue Head */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SITD_NLP_TYP_SITD            (2 &lt;&lt; SITD_NLP_TYP_SHIFT) </span><span class="comment">/* Split Transaction Isochronous Transfer Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SITD_NLP_TYP_FSTN            (3 &lt;&lt; SITD_NLP_TYP_SHIFT) </span><span class="comment">/* Frame Span Traversal Node */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 3-4: zero */</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define SITD_NLP_MASK                  (0xffffffe0) </span><span class="comment">/* Bits 5-31: Frame List Link Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/* siTD Endpoint Capabilities/Characteristics. Paragraph 3.4.2 */</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/* Endpoint and Transaction Translator Characteristics. Table 3-9 */</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define SITD_EPCHAR_DEVADDR_SHIFT      (0)        </span><span class="comment">/* Bitx 0-6: Device Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_EPCHAR_DEVADDR_MASK       (0x7f &lt;&lt; SITD_EPCHAR_DEVADDR_SHIFT)</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 7: Reserved */</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define SITD_EPCHAR_ENDPT_SHIFT        (8)        </span><span class="comment">/* Bitx 8-11: Endpoint Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_EPCHAR_ENDPT_MASK         (15 &lt;&lt; SITD_EPCHAR_ENDPT_SHIFT)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 12-15: Reserved */</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define SITD_EPCHAR_HUBADDR_SHIFT      (16)       </span><span class="comment">/* Bitx 16-22: Hub Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_EPCHAR_HUBADDR_MASK       (0x7f &lt;&lt; SITD_EPCHAR_HUBADDR_SHIFT)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 23: Reserved */</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define SITD_EPCHAR_DIRIN              (1 &lt;&lt; 31)  </span><span class="comment">/* Bit 31: Direction 1=IN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_EPCHAR_DIROUT             (0)        </span><span class="comment">/* Bit 31: Direction 0=OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/* Micro-frame Schedule Control. Table 3-10 */</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define SITD_FMSCHED_SSMASK_SHIFT      (0)        </span><span class="comment">/* Bitx 0-7: Split Start Mask (Frame S-mask) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_FMSCHED_SSMASK_MASK       (0xff &lt;&lt; SITD_FMSCHED_SSMASK_SHIFT)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SITD_FMSCHED_SSMASK(n)       ((n) &lt;&lt; SITD_FMSCHED_SSMASK_SHIFT)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_FMSCHED_SCMASK_SHIFT      (8)        </span><span class="comment">/* Bitx 8-15: Split Completion Mask (Frame C-Mask) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_FMSCHED_SCMASK_MASK       (0xff &lt;&lt; SITD_FMSCHED_SCMASK_SHIFT)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SITD_FMSCHED_SCMASK(n)       ((n) &lt;&lt; SITD_FMSCHED_SCMASK_SHIFT)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 16-31: Reserved */</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/* siTD Transfer State. Paragraph 3.4.3 */</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define SITD_XFRSTATE_STATUS_SHIFT     (0)        </span><span class="comment">/* Bits 0-7: Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_XFRSTATE_STATUS_MASK      (0xff &lt;&lt; SITD_XFRSTATE_STATUS_SHIFT)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_XFRSTATE_CPROGMASK_SHIFT  (8)        </span><span class="comment">/* Bits 8-15: Frame Complete-split Progress Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_XFRSTATE_CPROGMASK_MASK   (0xff &lt;&lt; SITD_XFRSTATE_CPROGMASK_SHIFT)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_XFRSTATE_NBYTES_SHIFT     (16)       </span><span class="comment">/* Bits 16-25: Total Bytes To Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_XFRSTATE_NBYTES_MASK      (0x3ff &lt;&lt; SITD_XFRSTATE_NBYTES_SHIFT)</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 26-29: Reserved */</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define SITD_XFRSTATE_P                (1 &lt;&lt; 30)  </span><span class="comment">/* Bit 30: Page Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_XFRSTATE_IOC              (1 &lt;&lt; 31)  </span><span class="comment">/* Bit 31: Interrupt On Complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/* siTD Buffer Pointer List. Paragraph 3.4.4 */</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/* Page 0 */</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define SITD_BUFPTR0_OFFSET_SHIFT      (0)        </span><span class="comment">/* Bits 0-11: Current Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_BUFPTR0_OFFSET_MASK       (0xff &lt;&lt; SITD_BUFPTR0_OFFSET_SHIFT)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/* Page 1 */</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define SITD_BUFPTR1_TCOUNT_SHIFT      (0)        </span><span class="comment">/* Bits 0-2: Transaction count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_BUFPTR1_TCOUNT_MASK       (7 &lt;&lt; SITD_BUFPTR1_TCOUNT_SHIFT)</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_BUFPTR1_TP_SHIFT          (33)       </span><span class="comment">/* Bits 3-4: Transaction position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SITD_BUFPTR1_TP_MASK           (3 &lt;&lt; SITD_BUFPTR1_TP_SHIFT)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SITD_BUFPTR1_TP_ENTIRE       (0 &lt;&lt; SITD_BUFPTR1_TP_SHIFT) </span><span class="comment">/* Entire full-speed transaction data payload. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SITD_BUFPTR1_TP_BEGIN        (1 &lt;&lt; SITD_BUFPTR1_TP_SHIFT) </span><span class="comment">/* This is the first data payload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SITD_BUFPTR1_TP_MID          (2 &lt;&lt; SITD_BUFPTR1_TP_SHIFT) </span><span class="comment">/* This the middle payload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SITD_BUFPTR1_TP_END          (3 &lt;&lt; SITD_BUFPTR1_TP_SHIFT) </span><span class="comment">/* This is the last payload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 5-11: Reserved */</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">/* All pages */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define SITD_BUFPTR_MASK               (0xfffff000) </span><span class="comment">/* Bits 12-31: Buffer Pointer List */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/* Queue Element Transfer Descriptor (qTD). Paragraph 3.5 */</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* Next qTD Pointer. Paragraph 3.5.1 */</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define QTD_NQP_T                      (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Terminate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 1-4: Reserved */</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define QTD_NQP_NTEP_SHIFT             (5)        </span><span class="comment">/* Bits 5-31: Next Transfer Element Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_NQP_NTEP_MASK              (0xffffffe0)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/* Alternate Next qTD Pointer. Paragraph 3.5.2 */</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define QTD_AQP_T                      (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Terminate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 1-4: Reserved */</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define QTD_AQP_NTEP_SHIFT             (5)        </span><span class="comment">/* Bits 5-31: Next Transfer Element Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_AQP_NTEP_MASK              (0xffffffe0)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/* qTD Token. Paragraph 3.5.3 */</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define QTD_TOKEN_STATUS_SHIFT         (0)        </span><span class="comment">/* Bits 0-7: Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_STATUS_MASK          (0xff &lt;&lt; QTD_TOKEN_STATUS_SHIFT)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_P                  (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0 Ping State  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_ERR                (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0 Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_SPLITXSTATE        (1 &lt;&lt; 1)   </span><span class="comment">/* Bit 1 Split Transaction State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_MMF                (1 &lt;&lt; 2)   </span><span class="comment">/* Bit 2 Missed Micro-Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_XACTERR            (1 &lt;&lt; 3)   </span><span class="comment">/* Bit 3 Transaction Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_BABBLE             (1 &lt;&lt; 4)   </span><span class="comment">/* Bit 4 Babble Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_DBERR              (1 &lt;&lt; 5)   </span><span class="comment">/* Bit 5 Data Buffer Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_HALTED             (1 &lt;&lt; 6)   </span><span class="comment">/* Bit 6 Halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_ACTIVE             (1 &lt;&lt; 7)   </span><span class="comment">/* Bit 7 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_ERRORS             (0x78 &lt;&lt; QTD_TOKEN_STATUS_SHIFT)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_PID_SHIFT            (8)        </span><span class="comment">/* Bits 8-9: PID Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_PID_MASK             (3 &lt;&lt; QTD_TOKEN_PID_SHIFT)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_PID_OUT            (0 &lt;&lt; QTD_TOKEN_PID_SHIFT) </span><span class="comment">/* OUT Token generates token (E1H) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_PID_IN             (1 &lt;&lt; QTD_TOKEN_PID_SHIFT) </span><span class="comment">/* IN Token generates token (69H) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QTD_TOKEN_PID_SETUP          (2 &lt;&lt; QTD_TOKEN_PID_SHIFT) </span><span class="comment">/* SETUP Token generates token (2DH) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_CERR_SHIFT           (10)       </span><span class="comment">/* Bits 10-11: Error Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_CERR_MASK            (3 &lt;&lt; QTD_TOKEN_CERR_SHIFT)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_CPAGE_SHIFT          (12)       </span><span class="comment">/* Bits 12-14: Current Page */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_CPAGE_MASK           (7 &lt;&lt; QTD_TOKEN_CPAGE_SHIFT)</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_IOC                  (1 &lt;&lt; 15)  </span><span class="comment">/* Bit 15: Interrupt On Complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_NBYTES_SHIFT         (16)       </span><span class="comment">/* Bits 16-30: Total Bytes to Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_NBYTES_MASK          (0x7fff &lt;&lt; QTD_TOKEN_NBYTES_SHIFT)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_TOGGLE_SHIFT         (31)       </span><span class="comment">/* Bit 31: Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_TOKEN_TOGGLE               (1 &lt;&lt; 31)  </span><span class="comment">/* Bit 31: Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/* qTD Buffer Page Pointer List. Paragraph 3.5.4 */</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/* Page 0 */</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define QTD_BUFPTR0_OFFFSET_SHIFT      (0)        </span><span class="comment">/* Bits 0-11: Current Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_BUFPTR0_OFFFSET_MASK       (0xfff &lt;&lt; QTD_BUFPTR0_OFFFSET_SHIFT)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/* Other pages */</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                                                  <span class="comment">/* Bits 0-11: Reserved */</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/* All pages */</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define QTD_BUFPTR_SHIFT               (12)       </span><span class="comment">/* Bits 12-31: Buffer Pointer List */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QTD_BUFPTR_MASK                (0xfffff000)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* Queue Head. Paragraph 3.6 */</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/* Queue Head Horizontal Link Pointer.  Paragraph 3.6.1 */</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define QH_HLP_T                       (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Terminate, QH HL pointer invalid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_HLP_TYP_SHIFT               (1)        </span><span class="comment">/* Bits 1-2: Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_HLP_TYP_MASK                (3 &lt;&lt; QH_HLP_TYP_SHIFT)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_HLP_TYP_ITD               (0 &lt;&lt; QH_HLP_TYP_SHIFT) </span><span class="comment">/* Isochronous Transfer Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_HLP_TYP_QH                (1 &lt;&lt; QH_HLP_TYP_SHIFT) </span><span class="comment">/* Queue Head */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_HLP_TYP_SITD              (2 &lt;&lt; QH_HLP_TYP_SHIFT) </span><span class="comment">/* Split Transaction Isochronous Transfer Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_HLP_TYP_FSTN              (3 &lt;&lt; QH_HLP_TYP_SHIFT) </span><span class="comment">/* Frame Span Traversal Node */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span>                                                   <span class="comment">/* Bits 3-4: Reserved */</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define QH_HLP_MASK                    (0xffffffe0) </span><span class="comment">/* Bits 5-31: Queue Head Horizontal Link Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">/* Endpoint Capabilities/Characteristics. Paragraph 3.6.2 */</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/* Endpoint Characteristics: Queue Head DWord. Table 3-19 */</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define QH_EPCHAR_DEVADDR_SHIFT        (0)        </span><span class="comment">/* Bitx 0-6: Device Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_DEVADDR_MASK         (0x7f &lt;&lt; QH_EPCHAR_DEVADDR_SHIFT)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_I                    (1 &lt;&lt; 7)   </span><span class="comment">/* Bit 7: Inactivate on Next Transaction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_ENDPT_SHIFT          (8)        </span><span class="comment">/* Bitx 8-11: Endpoint Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_ENDPT_MASK           (15 &lt;&lt; QH_EPCHAR_ENDPT_SHIFT)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_EPS_SHIFT            (12)       </span><span class="comment">/* Bitx 12-13: Endpoint Speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_EPS_MASK             (3 &lt;&lt; QH_EPCHAR_EPS_SHIFT)</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_EPCHAR_EPS_FULL           (0 &lt;&lt; QH_EPCHAR_EPS_SHIFT) </span><span class="comment">/* Full-Speed (12Mbs) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_EPCHAR_EPS_LOW            (1 &lt;&lt; QH_EPCHAR_EPS_SHIFT) </span><span class="comment">/* Low-Speed (1.5Mbs) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_EPCHAR_EPS_HIGH           (2 &lt;&lt; QH_EPCHAR_EPS_SHIFT) </span><span class="comment">/* High-Speed (480 Mb/s) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_DTC                  (1 &lt;&lt; 14)  </span><span class="comment">/* Bit 14: Data Toggle Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_H                    (1 &lt;&lt; 15)  </span><span class="comment">/* Bit 15: Head of Reclamation List Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_MAXPKT_SHIFT         (16)       </span><span class="comment">/* Bitx 16-26: Maximum Packet Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_MAXPKT_MASK          (0x7ff &lt;&lt; QH_EPCHAR_MAXPKT_SHIFT)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_C                    (1 &lt;&lt; 27)  </span><span class="comment">/* Bit 27: Control Endpoint Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_RL_SHIFT             (28)       </span><span class="comment">/* Bitx 28-31: Nak Count Reload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCHAR_RL_MASK              (15 &lt;&lt; QH_EPCHAR_RL_SHIFT)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/* Endpoint Capabilities: Queue Head DWord 2. Table 3-20 */</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define QH_EPCAPS_SSMASK_SHIFT         (0)        </span><span class="comment">/* Bitx 0-7: Interrupt Schedule Mask (Frame S-mask) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCAPS_SSMASK_MASK          (0xff &lt;&lt; QH_EPCAPS_SSMASK_SHIFT)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_EPCAPS_SSMASK(n)          ((n) &lt;&lt;  QH_EPCAPS_SSMASK_SHIFT)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCAPS_SCMASK_SHIFT         (8)        </span><span class="comment">/* Bitx 8-15: Split Completion Mask (Frame C-Mask) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCAPS_SCMASK_MASK          (0xff &lt;&lt; QH_EPCAPS_SCMASK_SHIFT)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_EPCAPS_SCMASK(n)          ((n) &lt;&lt; QH_EPCAPS_SCMASK_SHIFT)</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCAPS_HUBADDR_SHIFT        (16)       </span><span class="comment">/* Bitx 16-22: Hub Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCAPS_HUBADDR_MASK         (0x7f &lt;&lt; QH_EPCAPS_HUBADDR_SHIFT)</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_EPCAPS_HUBADDR(n)         ((n) &lt;&lt; QH_EPCAPS_HUBADDR_SHIFT)</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCAPS_PORT_SHIFT           (23)       </span><span class="comment">/* Bit 23-29: Port Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCAPS_PORT_MASK            (0x7f &lt;&lt; QH_EPCAPS_PORT_SHIFT)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_EPCAPS_PORT(n)            ((n) &lt;&lt; QH_EPCAPS_PORT_SHIFT)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCAPS_MULT_SHIFT           (30)       </span><span class="comment">/* Bit 30-31: High-Bandwidth Pipe Multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_EPCAPS_MULT_MASK            (3 &lt;&lt; QH_EPCAPS_MULT_SHIFT)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_EPCAPS_MULT(n)            ((n) &lt;&lt; QH_EPCAPS_MULT_SHIFT)</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/* Current qTD Link Pointer.  Table 3-21 */</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define QH_CQP_NTEP_SHIFT              (5)        </span><span class="comment">/* Bits 5-31: Next Transfer Element Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_CQP_NTEP_MASK               (0xffffffe0)</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/* Transfer Overlay.  Paragraph 3.6.3</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> * NOTES:</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"> * 1. Same as the field of the same name in struct ehci_qtd_s</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"> * 2. Similar to the field of the same name in struct ehci_qtd_s, but with some</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment"> *    additional bitfields.</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/* Next qTD Pointer (NOTE 1) */</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define QH_NQP_T                       (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Terminate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 1-4: Reserved */</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define QH_NQP_NTEP_SHIFT              (5)        </span><span class="comment">/* Bits 5-31: Next Transfer Element Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_NQP_NTEP_MASK               (0xffffffe0)</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">/* Alternate Next qTD Pointer.  Table 3.7 (NOTE 2) */</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define QH_AQP_T                       (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Terminate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_AQP_NAKCNT                  (1)        </span><span class="comment">/* Bits 1-4: Nak Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_AQP_NTEP_SHIFT              (5)        </span><span class="comment">/* Bits 5-31: Next Transfer Element Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_AQP_NTEP_MASK               (0xffffffe0)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/* qTD Token (NOTE 1) */</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define QH_TOKEN_STATUS_SHIFT          (0)        </span><span class="comment">/* Bits 0-7: Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_STATUS_MASK           (0xff &lt;&lt; QH_TOKEN_STATUS_SHIFT)</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_P                   (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0 Ping State  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_ERR                 (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0 Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_SPLITXSTATE         (1 &lt;&lt; 1)   </span><span class="comment">/* Bit 1 Split Transaction State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_MMF                 (1 &lt;&lt; 2)   </span><span class="comment">/* Bit 2 Missed Micro-Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_XACTERR             (1 &lt;&lt; 3)   </span><span class="comment">/* Bit 3 Transaction Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_BABBLE              (1 &lt;&lt; 4)   </span><span class="comment">/* Bit 4 Babble Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_DBERR               (1 &lt;&lt; 5)   </span><span class="comment">/* Bit 5 Data Buffer Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_HALTED              (1 &lt;&lt; 6)   </span><span class="comment">/* Bit 6 Halted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_ACTIVE              (1 &lt;&lt; 7)   </span><span class="comment">/* Bit 7 Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_ERRORS              (0x78 &lt;&lt; QH_TOKEN_STATUS_SHIFT)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_PID_SHIFT             (8)        </span><span class="comment">/* Bits 8-9: PID Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_PID_MASK              (3 &lt;&lt; QH_TOKEN_PID_SHIFT)</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_PID_OUT             (0 &lt;&lt; QH_TOKEN_PID_SHIFT) </span><span class="comment">/* OUT Token generates token (E1H) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_PID_IN              (1 &lt;&lt; QH_TOKEN_PID_SHIFT) </span><span class="comment">/* IN Token generates token (69H) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define QH_TOKEN_PID_SETUP           (2 &lt;&lt; QH_TOKEN_PID_SHIFT) </span><span class="comment">/* SETUP Token generates token (2DH) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_CERR_SHIFT            (10)       </span><span class="comment">/* Bits 10-11: Error Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_CERR_MASK             (3 &lt;&lt; QH_TOKEN_CERR_SHIFT)</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_CPAGE_SHIFT           (12)       </span><span class="comment">/* Bits 12-14: Current Page */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_CPAGE_MASK            (7 &lt;&lt; QH_TOKEN_CPAGE_SHIFT)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_IOC                   (1 &lt;&lt; 15)  </span><span class="comment">/* Bit 15: Interrupt On Complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_NBYTES_SHIFT          (16)       </span><span class="comment">/* Bits 16-30: Total Bytes to Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_NBYTES_MASK           (0x7fff &lt;&lt; QH_TOKEN_NBYTES_SHIFT)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_TOGGLE_SHIFT          (31)       </span><span class="comment">/* Bit 31: Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_TOKEN_TOGGLE                (1 &lt;&lt; 31)  </span><span class="comment">/* Bit 31: Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">/* Buffer Page Pointer List (NOTE 2)</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/* Page 0 */</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define QH_BUFPTR0_OFFFSET_SHIFT      (0)        </span><span class="comment">/* Bits 0-11: Current Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_BUFPTR0_OFFFSET_MASK       (0xfff &lt;&lt; QH_BUFPTR0_OFFFSET_SHIFT)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">/* Page 1. Table 3.22 */</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define QH_BUFPTR1_CPROGMASK_SHIFT    (0)        </span><span class="comment">/* Bits 0-7: Split-transaction Complete-split Progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_BUFPTR1_CPROGMASK_MASK     (0xff &lt;&lt; QH_BUFPTR1_CPROGMASK_SHIFT)</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 8-11: Reserved */</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">/* Page 2. Table 3.22 */</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define QH_BUFPTR2_FRAMETAG_SHIFT     (0)        </span><span class="comment">/* Bits 0-4: Split-transaction Frame Tag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_BUFPTR2_FRAMETAG_MASK      (31 &lt;&lt; QH_BUFPTR2_FRAMETAG_SHIFT)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_BUFPTR2_SBYTES_SHIFT       (5)        </span><span class="comment">/* Bits 5-11: S-bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_BUFPTR2_SBYTES_MASK        (0x7f &lt;&lt; QH_BUFPTR2_SBYTES_SHIFT)</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/* Other pages */</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                                                  <span class="comment">/* Bits 0-11: Reserved */</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">/* All pages */</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define QH_BUFPTR_SHIFT               (12)       </span><span class="comment">/* Bits 12-31: Buffer Pointer List */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define QH_BUFPTR_MASK                (0xfffff000)</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">/* Periodic Frame Span Traversal Node (STN). Paragrap 3.7 */</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/* FSTN Normal Path Pointer. Paragraph 3.7.1 */</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define FSTN_NPP_T                     (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Terminate. 1=Link Pointer not valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSTN_NPP_TYP_SHIFT             (1)        </span><span class="comment">/* Bits 1-2: Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSTN_NPP_TYP_MASK              (3 &lt;&lt; FSTN_NPP_TYP_SHIFT)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define FSTN_NPP_TYP_ITD             (0 &lt;&lt; FSTN_NPP_TYP_SHIFT) </span><span class="comment">/* Isochronous Transfer Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define FSTN_NPP_TYP_QH              (1 &lt;&lt; FSTN_NPP_TYP_SHIFT) </span><span class="comment">/* Queue Head */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define FSTN_NPP_TYP_SITD            (2 &lt;&lt; FSTN_NPP_TYP_SHIFT) </span><span class="comment">/* Split Transaction Isochronous Transfer Descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define FSTN_NPP_TYP_FSTN            (3 &lt;&lt; FSTN_NPP_TYP_SHIFT) </span><span class="comment">/* Frame Span Traversal Node */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 3-4: Reserved */</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define FSTN_NPP_NPLP_SHIFT            (5)        </span><span class="comment">/* Bits 5-31: Normal Path Link Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSTN_NPP_NPLP_MASK             (0xffffffe0)</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">/* FSTN Back Path Link Pointer. Paragraph 3.7.2 */</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define FSTN_BPP_T                     (1 &lt;&lt; 0)   </span><span class="comment">/* Bit 0: Terminate. 1=Link Pointer not valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSTN_BPP_TYP_SHIFT             (1)        </span><span class="comment">/* Bits 1-2: Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSTN_BPP_TYP_MASK              (3 &lt;&lt; FSTN_BPP_TYP_SHIFT)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define FSTN_BPP_TYP_QH              (1 &lt;&lt; FSTN_BPP_TYP_SHIFT) </span><span class="comment">/* Queue Head */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 3-4: Reserved */</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define FSTN_BPP_BPLP_SHIFT            (5)        </span><span class="comment">/* Bits 5-31: Back Path Link Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSTN_BPP_BPLP_MASK             (0xffffffe0)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">/* Registers ********************************************************************************/</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">/* Since the operational registers are not known a compile time, representing register blocks</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"> * with structures is more convenient than using individual register offsets.</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">/* Host Controller Capability Registers.  This register block must be positioned at a well</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment"> * known address.</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="keyword">struct </span>ehci_hccr_s</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;{</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  uint8_t  caplength;        <span class="comment">/* 0x00: Capability Register Length */</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  uint8_t  reserved;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  uint16_t hciversion;       <span class="comment">/* 0x02: Interface Version Number */</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  uint32_t hcsparams;        <span class="comment">/* 0x04: Structural Parameters */</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  uint32_t hccparams;        <span class="comment">/* 0x08: Capability Parameters */</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  uint8_t  hcspportrt[8];    <span class="comment">/* 0x0c: Companion Port Route Description */</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;};</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/* Host Controller Operational Registers.  This register block is positioned at an offset</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"> * of &#39;caplength&#39; from the beginning of the Host Controller Capability Registers.</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="keyword">struct </span>ehci_hcor_s</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;{</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  uint32_t usbcmd;           <span class="comment">/* 0x00: USB Command */</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  uint32_t usbsts;           <span class="comment">/* 0x04: USB Status */</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  uint32_t usbintr;          <span class="comment">/* 0x08: USB Interrupt Enable */</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  uint32_t frindex;          <span class="comment">/* 0x0c: USB Frame Index */</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  uint32_t ctrldssegment;    <span class="comment">/* 0x10: 4G Segment Selector */</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  uint32_t periodiclistbase; <span class="comment">/* 0x14: Frame List Base Address */</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  uint32_t asynclistaddr;    <span class="comment">/* 0x18: Next Asynchronous List Address */</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  uint32_t reserved[9];</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  uint32_t configflag;       <span class="comment">/* 0x40: Configured Flag Register */</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  uint32_t portsc[15];       <span class="comment">/* 0x44: Port Status/Control */</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;};</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/* USB2 Debug Port Register Interface.  This register block is normally found via the PCI</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"> * capabalities.  In non-PCI implementions, you need apriori information about the location</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"> * of these registers.</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="keyword">struct </span>ehci_debug_s</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;{</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  uint32_t psc;              <span class="comment">/* 0x00: Debug Port Control/Status Register */</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  uint32_t pids;             <span class="comment">/* 0x04: Debug USB PIDs Register */</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  uint32_t data[2];          <span class="comment">/* 0x08: Debug Data buffer Registers */</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  uint32_t addr;             <span class="comment">/* 0x10: Device Address Register */</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;};</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">/* Data Structures **************************************************************************/</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/* Paragraph 3 */</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">/* Periodic Frame List. Paragraph 3.1.  An array of pointers. */</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">/* Aysnchronous List Queue Head Pointer. Paragraph 3.2. Circular list of queue heads */</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">/* Isochronous (High-Speed) Transfer Descriptor (iTD). Paragraph 3.3.  Must be aligned to</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment"> * 32-byte boundaries.</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="keyword">struct </span>ehci_itd_s</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;{</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  uint32_t nlp;                              <span class="comment">/* 0x00-0x03: Next link pointer */</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  uint32_t trans[8];                         <span class="comment">/* 0x04-0x23: Transaction Status and Control List */</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  uint32_t bpl[7];                           <span class="comment">/* 0x24-0x3c: Buffer Page Pointer List */</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;};</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define SIZEOF_EHCI_ITD_S (64)               </span><span class="comment">/* 16*sizeof(uint32_t) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">/* Split Transaction Isochronous Transfer Descriptor (siTD). Paragraph 3.4 */</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="keyword">struct </span>ehci_sitd_s</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;{</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  uint32_t nlp;                              <span class="comment">/* 0x00-0x03: Next link pointer */</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  uint32_t epchar;                           <span class="comment">/* 0x04-0x07: Endpoint and Transaction Translator Characteristics */</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  uint32_t fmsched;                          <span class="comment">/* 0x08-0x0b: Micro-frame Schedule Control */</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  uint32_t xfrstate;                         <span class="comment">/* 0x0c-0x0f: Transfer Status and Control */</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  uint32_t bpl[2];                           <span class="comment">/* 0x10-0x17: Buffer Pointer List */</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  uint32_t blp;                              <span class="comment">/* 0x18-0x1b: Back link pointer */</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;};</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define SIZEOF_EHCI_SITD_S (28)              </span><span class="comment">/* 7*sizeof(uint32_t) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/* Queue Element Transfer Descriptor (qTD). Paragraph 3.5 */</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/* 32-bit version.  See EHCI Appendix B for the 64-bit version. */</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="keyword">struct </span>ehci_qtd_s</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;{</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  uint32_t nqp;                              <span class="comment">/* 0x00-0x03: Next qTD Pointer */</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  uint32_t alt;                              <span class="comment">/* 0x04-0x07: Alternate Next qTD Pointer */</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  uint32_t token;                            <span class="comment">/* 0x08-0x0b: qTD Token */</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  uint32_t bpl[5];                           <span class="comment">/* 0x0c-0x1c: Buffer Page Pointer List */</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;};</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define SIZEOF_EHCI_QTD_S (32)               </span><span class="comment">/* 8*sizeof(uint32_t) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/* Queue Head. Paragraph 3.6</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"> * NOTE:</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment"> * 1. Same as the field of the same name in struct ehci_qtd_s</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment"> * 2. Similar to the field of the same name in struct ehci_qtd_s, but with some</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"> *    additional bitfields.</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="keyword">struct </span>ehci_overlay_s</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;{</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  uint32_t nqp;                              <span class="comment">/* 0x00-0x03: Next qTD Pointer (NOTE 1) */</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  uint32_t alt;                              <span class="comment">/* 0x04-0x07: Alternate Next qTD Pointer (NOTE 2) */</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  uint32_t token;                            <span class="comment">/* 0x08-0x0b: qTD Token (NOTE 1) */</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  uint32_t bpl[5];                           <span class="comment">/* 0x0c-0x1c: Buffer Page Pointer List (NOTE 2)*/</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;};</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define SIZEOF_EHCI_OVERLAY (32)             </span><span class="comment">/* 8*sizeof(uint32_t) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="keyword">struct </span>ehci_qh_s</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;{</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  uint32_t hlp;                              <span class="comment">/* 0x00-0x03: Queue Head Horizontal Link Pointer */</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  uint32_t epchar;                           <span class="comment">/* 0x04-0x07: Endpoint Characteristics */</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  uint32_t epcaps;                           <span class="comment">/* 0x08-0x0b: Endpoint Capabilities */</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  uint32_t cqp;                              <span class="comment">/* 0x0c-0x0f: Current qTD Pointer */</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keyword">struct </span>ehci_overlay_s overlay;             <span class="comment">/* 0x10-0x2c: Transfer overlay */</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;};</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define SIZEOF_EHCI_OVERLAY (48)             </span><span class="comment">/* 4*sizeof(uint32_t) + SIZEOF_EHCI_OVERLAY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">/* Periodic Frame Span Traversal Node (STN). Paragrap 3.7 */</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="keyword">struct </span>ehci_fstn_s</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;{</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  uint32_t npp;                              <span class="comment">/* 0x00-0x03: Normal Path Pointer */</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  uint32_t bpp;                              <span class="comment">/* 0x04-0x07: Back Path Link Pointer */</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;};</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define SIZEOF_EHCI_FSTN_S (8)               </span><span class="comment">/* 2*sizeof(uint32_t) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTERN extern &quot;C&quot;</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;{</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTERN extern</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> * Public Function Prototypes</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#undef EXTERN</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __INCLUDE_NUTTX_USB_EHCI_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
