Reading OpenROAD database at '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-17-30/43-openroad-resizertimingpostgrt/dynamic_noise_reduction.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dynamic_noise_reduction
Die area:                 ( 0 0 ) ( 256935 267655 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4408
Number of terminals:      52
Number of snets:          2
Number of nets:           3421

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 358.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 101238.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 9897.
[INFO DRT-0033] via shape region query size = 910.
[INFO DRT-0033] met2 shape region query size = 580.
[INFO DRT-0033] via2 shape region query size = 728.
[INFO DRT-0033] met3 shape region query size = 562.
[INFO DRT-0033] via3 shape region query size = 728.
[INFO DRT-0033] met4 shape region query size = 198.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1376 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 352 unique inst patterns.
[INFO DRT-0084]   Complete 1761 groups.
#scanned instances     = 4408
#unique  instances     = 358
#stdCellGenAp          = 10515
#stdCellValidPlanarAp  = 74
#stdCellValidViaAp     = 7948
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11822
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:12, elapsed time = 00:00:25, memory = 159.67 (MB), peak = 159.67 (MB)

[INFO DRT-0157] Number of guides:     22708

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 37 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 38 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8426.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6295.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3043.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 154.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 45.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11514 vertical wires in 1 frboxes and 6449 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 995 vertical wires in 1 frboxes and 1882 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 211.84 (MB), peak = 211.84 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 211.84 (MB), peak = 211.84 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 408.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 346.20 (MB).
    Completing 30% with 317 violations.
    elapsed time = 00:00:06, memory = 463.89 (MB).
    Completing 40% with 317 violations.
    elapsed time = 00:00:11, memory = 452.55 (MB).
    Completing 50% with 317 violations.
    elapsed time = 00:00:13, memory = 419.11 (MB).
    Completing 60% with 629 violations.
    elapsed time = 00:00:16, memory = 513.57 (MB).
    Completing 70% with 629 violations.
    elapsed time = 00:00:19, memory = 518.72 (MB).
    Completing 80% with 1042 violations.
    elapsed time = 00:00:19, memory = 518.72 (MB).
    Completing 90% with 1042 violations.
    elapsed time = 00:00:21, memory = 561.26 (MB).
    Completing 100% with 1309 violations.
    elapsed time = 00:00:24, memory = 536.05 (MB).
[INFO DRT-0199]   Number of violations = 1430.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      7      0      1      0      0      0
Metal Spacing       51      0    324      0     23      8      0
Min Hole             0      0      1      0      0      0      0
Recheck              1      0     73      0     44      2      1
Short                0      2    852      0     40      0      0
[INFO DRT-0267] cpu time = 00:01:51, elapsed time = 00:00:24, memory = 851.93 (MB), peak = 851.93 (MB)
Total wire length = 81367 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36593 um.
Total wire length on LAYER met2 = 38650 um.
Total wire length on LAYER met3 = 3501 um.
Total wire length on LAYER met4 = 2622 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23514.
Up-via summary (total 23514):

------------------------
 FR_MASTERSLICE        0
            li1    11778
           met1    11384
           met2      274
           met3       78
           met4        0
------------------------
                   23514


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1430 violations.
    elapsed time = 00:00:01, memory = 924.64 (MB).
    Completing 20% with 1430 violations.
    elapsed time = 00:00:06, memory = 900.18 (MB).
    Completing 30% with 1336 violations.
    elapsed time = 00:00:08, memory = 938.66 (MB).
    Completing 40% with 1336 violations.
    elapsed time = 00:00:10, memory = 942.53 (MB).
    Completing 50% with 1336 violations.
    elapsed time = 00:00:11, memory = 875.71 (MB).
    Completing 60% with 1205 violations.
    elapsed time = 00:00:14, memory = 908.71 (MB).
    Completing 70% with 1205 violations.
    elapsed time = 00:00:16, memory = 909.23 (MB).
    Completing 80% with 948 violations.
    elapsed time = 00:00:17, memory = 877.52 (MB).
    Completing 90% with 948 violations.
    elapsed time = 00:00:20, memory = 879.32 (MB).
    Completing 100% with 817 violations.
    elapsed time = 00:00:23, memory = 883.44 (MB).
[INFO DRT-0199]   Number of violations = 817.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          5      0      0      0
Metal Spacing        0    203     16      4
Short                0    556     33      0
[INFO DRT-0267] cpu time = 00:01:45, elapsed time = 00:00:23, memory = 886.54 (MB), peak = 942.53 (MB)
Total wire length = 80852 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36271 um.
Total wire length on LAYER met2 = 38471 um.
Total wire length on LAYER met3 = 3509 um.
Total wire length on LAYER met4 = 2599 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23418.
Up-via summary (total 23418):

------------------------
 FR_MASTERSLICE        0
            li1    11766
           met1    11295
           met2      281
           met3       76
           met4        0
------------------------
                   23418


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 817 violations.
    elapsed time = 00:00:00, memory = 886.54 (MB).
    Completing 20% with 817 violations.
    elapsed time = 00:00:01, memory = 939.12 (MB).
    Completing 30% with 906 violations.
    elapsed time = 00:00:05, memory = 906.39 (MB).
    Completing 40% with 906 violations.
    elapsed time = 00:00:08, memory = 942.73 (MB).
    Completing 50% with 906 violations.
    elapsed time = 00:00:11, memory = 908.45 (MB).
    Completing 60% with 862 violations.
    elapsed time = 00:00:11, memory = 908.45 (MB).
    Completing 70% with 862 violations.
    elapsed time = 00:00:15, memory = 949.95 (MB).
    Completing 80% with 861 violations.
    elapsed time = 00:00:18, memory = 921.71 (MB).
    Completing 90% with 861 violations.
    elapsed time = 00:00:22, memory = 954.13 (MB).
    Completing 100% with 779 violations.
    elapsed time = 00:00:25, memory = 921.91 (MB).
[INFO DRT-0199]   Number of violations = 779.
Viol/Layer        mcon   met1   met2
Cut Spacing          3      0      0
Metal Spacing        0    163     12
Short                0    587     14
[INFO DRT-0267] cpu time = 00:01:43, elapsed time = 00:00:25, memory = 921.91 (MB), peak = 954.13 (MB)
Total wire length = 80620 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36035 um.
Total wire length on LAYER met2 = 38409 um.
Total wire length on LAYER met3 = 3552 um.
Total wire length on LAYER met4 = 2623 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23471.
Up-via summary (total 23471):

------------------------
 FR_MASTERSLICE        0
            li1    11766
           met1    11339
           met2      289
           met3       77
           met4        0
------------------------
                   23471


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 779 violations.
    elapsed time = 00:00:01, memory = 957.74 (MB).
    Completing 20% with 779 violations.
    elapsed time = 00:00:05, memory = 931.84 (MB).
    Completing 30% with 574 violations.
    elapsed time = 00:00:06, memory = 924.09 (MB).
    Completing 40% with 574 violations.
    elapsed time = 00:00:08, memory = 958.05 (MB).
    Completing 50% with 574 violations.
    elapsed time = 00:00:13, memory = 924.38 (MB).
    Completing 60% with 455 violations.
    elapsed time = 00:00:13, memory = 957.12 (MB).
    Completing 70% with 455 violations.
    elapsed time = 00:00:17, memory = 957.12 (MB).
    Completing 80% with 235 violations.
    elapsed time = 00:00:18, memory = 924.38 (MB).
    Completing 90% with 235 violations.
    elapsed time = 00:00:19, memory = 956.35 (MB).
    Completing 100% with 142 violations.
    elapsed time = 00:00:22, memory = 924.38 (MB).
[INFO DRT-0199]   Number of violations = 142.
Viol/Layer        met1   met2
Metal Spacing       52      3
Short               85      2
[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:22, memory = 924.38 (MB), peak = 958.05 (MB)
Total wire length = 80648 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34586 um.
Total wire length on LAYER met2 = 38519 um.
Total wire length on LAYER met3 = 4914 um.
Total wire length on LAYER met4 = 2628 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23844.
Up-via summary (total 23844):

------------------------
 FR_MASTERSLICE        0
            li1    11766
           met1    11470
           met2      530
           met3       78
           met4        0
------------------------
                   23844


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 142 violations.
    elapsed time = 00:00:00, memory = 924.38 (MB).
    Completing 20% with 142 violations.
    elapsed time = 00:00:00, memory = 924.38 (MB).
    Completing 30% with 106 violations.
    elapsed time = 00:00:01, memory = 924.38 (MB).
    Completing 40% with 106 violations.
    elapsed time = 00:00:01, memory = 924.38 (MB).
    Completing 50% with 106 violations.
    elapsed time = 00:00:04, memory = 924.38 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:04, memory = 924.38 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:04, memory = 924.38 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:05, memory = 924.38 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:05, memory = 924.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 924.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:06, memory = 924.38 (MB), peak = 958.41 (MB)
Total wire length = 80631 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34499 um.
Total wire length on LAYER met2 = 38499 um.
Total wire length on LAYER met3 = 5014 um.
Total wire length on LAYER met4 = 2618 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23836.
Up-via summary (total 23836):

------------------------
 FR_MASTERSLICE        0
            li1    11766
           met1    11447
           met2      546
           met3       77
           met4        0
------------------------
                   23836


[INFO DRT-0198] Complete detail routing.
Total wire length = 80631 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 34499 um.
Total wire length on LAYER met2 = 38499 um.
Total wire length on LAYER met3 = 5014 um.
Total wire length on LAYER met4 = 2618 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23836.
Up-via summary (total 23836):

------------------------
 FR_MASTERSLICE        0
            li1    11766
           met1    11447
           met2      546
           met3       77
           met4        0
------------------------
                   23836


[INFO DRT-0267] cpu time = 00:06:36, elapsed time = 00:01:42, memory = 924.38 (MB), peak = 958.41 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               180     675.65
  Tap cell                                828    1035.99
  Antenna cell                             12      30.03
  Clock buffer                              4      88.84
  Timing Repair Buffer                    390    2755.14
  Inverter                                 68     272.76
  Sequential cell                          16     415.40
  Multi-Input combinational cell         2910   22881.95
  Total                                  4408   28155.75
Writing OpenROAD database to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-17-30/45-openroad-detailedrouting/dynamic_noise_reduction.odb'…
Writing netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-17-30/45-openroad-detailedrouting/dynamic_noise_reduction.nl.v'…
Writing powered netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-17-30/45-openroad-detailedrouting/dynamic_noise_reduction.pnl.v'…
Writing layout to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-17-30/45-openroad-detailedrouting/dynamic_noise_reduction.def'…
Writing timing constraints to '/home/asic/workspace/asic_project/runs/RUN_2025-05-13_11-17-30/45-openroad-detailedrouting/dynamic_noise_reduction.sdc'…
