// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "electraudio_modem")
  (DATE "03/21/2014 13:21:04")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (820:820:820) (820:820:820))
        (PORT d[1] (861:861:861) (861:861:861))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (591:591:591) (591:591:591))
        (PORT d[1] (480:480:480) (480:480:480))
        (PORT d[2] (463:463:463) (463:463:463))
        (PORT d[3] (474:474:474) (474:474:474))
        (PORT d[4] (466:466:466) (466:466:466))
        (PORT d[5] (469:469:469) (469:469:469))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (418:418:418) (418:418:418))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (294:294:294) (294:294:294))
        (PORT d[1] (477:477:477) (477:477:477))
        (PORT d[2] (518:518:518) (518:518:518))
        (PORT d[3] (467:467:467) (467:467:467))
        (PORT d[4] (489:489:489) (489:489:489))
        (PORT d[5] (506:506:506) (506:506:506))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (163:163:163) (163:163:163))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1194:1194:1194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4077:4077:4077) (4077:4077:4077))
        (PORT sclr (628:628:628) (628:628:628))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (615:615:615))
        (PORT datab (328:328:328) (328:328:328))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (197:197:197))
        (PORT datab (202:202:202) (202:202:202))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (325:325:325) (325:325:325))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (PORT datab (399:399:399) (399:399:399))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (191:191:191))
        (PORT datab (209:209:209) (209:209:209))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (205:205:205))
        (PORT datab (216:216:216) (216:216:216))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (241:241:241))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (241:241:241))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (311:311:311))
        (PORT datab (208:208:208) (208:208:208))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (108:108:108) (108:108:108))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[1\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (592:592:592))
        (PORT datab (358:358:358) (358:358:358))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[2\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (621:621:621) (621:621:621))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[3\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (376:376:376) (376:376:376))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[5\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (363:363:363))
        (PORT datab (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[6\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (617:617:617))
        (PORT datab (357:357:357) (357:357:357))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[7\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (500:500:500))
        (PORT datab (473:473:473) (473:473:473))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[8\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (258:258:258))
        (PORT datab (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[9\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (254:254:254) (254:254:254))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[10\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datab (254:254:254) (254:254:254))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[11\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datab (261:261:261) (261:261:261))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[12\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (260:260:260))
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[1\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (599:599:599))
        (PORT datab (347:347:347) (347:347:347))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[2\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (596:596:596) (596:596:596))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[3\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (346:346:346) (346:346:346))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[5\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (461:461:461) (461:461:461))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[7\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (354:354:354) (354:354:354))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[8\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (510:510:510))
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[9\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (PORT datab (345:345:345) (345:345:345))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[10\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (592:592:592))
        (PORT datab (336:336:336) (336:336:336))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[11\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (628:628:628) (628:628:628))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[0\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datab (492:492:492) (492:492:492))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[2\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (552:552:552))
        (PORT datab (474:474:474) (474:474:474))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[4\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (340:340:340) (340:340:340))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[6\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (351:351:351) (351:351:351))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[10\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (344:344:344) (344:344:344))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[11\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (391:391:391))
        (PORT datab (248:248:248) (248:248:248))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[12\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (247:247:247))
        (PORT datad (242:242:242) (242:242:242))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[0\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datab (493:493:493) (493:493:493))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[4\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (245:245:245))
        (PORT datab (229:229:229) (229:229:229))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[6\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[0\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (248:248:248))
        (PORT datab (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[1\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (594:594:594) (594:594:594))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[2\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (597:597:597) (597:597:597))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[4\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (459:459:459) (459:459:459))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[6\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (488:488:488))
        (PORT datab (553:553:553) (553:553:553))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[7\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (553:553:553) (553:553:553))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[8\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (251:251:251))
        (PORT datab (631:631:631) (631:631:631))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[9\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (483:483:483))
        (PORT datab (355:355:355) (355:355:355))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[10\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (599:599:599))
        (PORT datab (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[11\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (631:631:631) (631:631:631))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[12\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datad (629:629:629) (629:629:629))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[0\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (363:363:363))
        (PORT datab (479:479:479) (479:479:479))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[1\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datab (352:352:352) (352:352:352))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[2\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (494:494:494) (494:494:494))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[4\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (371:371:371) (371:371:371))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[5\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (265:265:265))
        (PORT datab (359:359:359) (359:359:359))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[7\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (383:383:383))
        (PORT datab (500:500:500) (500:500:500))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[8\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (266:266:266))
        (PORT datab (257:257:257) (257:257:257))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[9\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (601:601:601))
        (PORT datab (365:365:365) (365:365:365))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[10\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (364:364:364) (364:364:364))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[11\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (366:366:366))
        (PORT datab (365:365:365) (365:365:365))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[12\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (365:365:365))
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[2\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datab (370:370:370) (370:370:370))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[3\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (234:234:234))
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[5\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datab (236:236:236) (236:236:236))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[6\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (352:352:352) (352:352:352))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[11\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (510:510:510))
        (PORT datab (588:588:588) (588:588:588))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[0\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (241:241:241) (241:241:241))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[3\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (248:248:248))
        (PORT datab (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[4\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (246:246:246))
        (PORT datab (242:242:242) (242:242:242))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[5\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (384:384:384))
        (PORT datab (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[6\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (235:235:235))
        (PORT datab (346:346:346) (346:346:346))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[9\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (238:238:238) (238:238:238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[11\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (490:490:490))
        (PORT datab (373:373:373) (373:373:373))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (715:715:715) (715:715:715))
        (PORT aclr (3527:3527:3527) (3527:3527:3527))
        (PORT sload (444:444:444) (444:444:444))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (709:709:709) (709:709:709))
        (PORT aclr (3527:3527:3527) (3527:3527:3527))
        (PORT sload (444:444:444) (444:444:444))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (195:195:195))
        (PORT datab (190:190:190) (190:190:190))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (583:583:583) (583:583:583))
        (PORT d[1] (572:572:572) (572:572:572))
        (PORT d[2] (586:586:586) (586:586:586))
        (PORT d[3] (568:568:568) (568:568:568))
        (PORT d[4] (575:575:575) (575:575:575))
        (PORT d[5] (574:574:574) (574:574:574))
        (PORT d[6] (568:568:568) (568:568:568))
        (PORT d[7] (571:571:571) (571:571:571))
        (PORT d[8] (592:592:592) (592:592:592))
        (PORT d[9] (563:563:563) (563:563:563))
        (PORT d[10] (444:444:444) (444:444:444))
        (PORT d[11] (578:578:578) (578:578:578))
        (PORT d[12] (324:324:324) (324:324:324))
        (PORT d[13] (324:324:324) (324:324:324))
        (PORT d[14] (313:313:313) (313:313:313))
        (PORT d[15] (325:325:325) (325:325:325))
        (PORT d[16] (437:437:437) (437:437:437))
        (PORT d[17] (445:445:445) (445:445:445))
        (PORT d[18] (436:436:436) (436:436:436))
        (PORT d[19] (459:459:459) (459:459:459))
        (PORT d[20] (440:440:440) (440:440:440))
        (PORT d[21] (454:454:454) (454:454:454))
        (PORT d[22] (481:481:481) (481:481:481))
        (PORT d[23] (443:443:443) (443:443:443))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (614:614:614) (614:614:614))
        (PORT d[1] (614:614:614) (614:614:614))
        (PORT d[2] (604:604:604) (604:604:604))
        (PORT d[3] (627:627:627) (627:627:627))
        (PORT d[4] (610:610:610) (610:610:610))
        (PORT d[5] (604:604:604) (604:604:604))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (676:676:676) (676:676:676))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (619:619:619) (619:619:619))
        (PORT d[1] (472:472:472) (472:472:472))
        (PORT d[2] (595:595:595) (595:595:595))
        (PORT d[3] (1006:1006:1006) (1006:1006:1006))
        (PORT d[4] (618:618:618) (618:618:618))
        (PORT d[5] (600:600:600) (600:600:600))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (163:163:163) (163:163:163))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1174:1174:1174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2274:2274:2274))
        (PORT d[1] (2274:2274:2274) (2274:2274:2274))
        (PORT d[2] (2274:2274:2274) (2274:2274:2274))
        (PORT d[3] (2274:2274:2274) (2274:2274:2274))
        (PORT d[4] (2241:2241:2241) (2241:2241:2241))
        (PORT d[5] (2241:2241:2241) (2241:2241:2241))
        (PORT d[6] (2241:2241:2241) (2241:2241:2241))
        (PORT d[7] (2241:2241:2241) (2241:2241:2241))
        (PORT d[8] (2274:2274:2274) (2274:2274:2274))
        (PORT d[9] (2274:2274:2274) (2274:2274:2274))
        (PORT d[10] (2274:2274:2274) (2274:2274:2274))
        (PORT d[11] (2274:2274:2274) (2274:2274:2274))
        (PORT d[12] (3549:3549:3549) (3549:3549:3549))
        (PORT d[13] (3434:3434:3434) (3434:3434:3434))
        (PORT d[14] (3685:3685:3685) (3685:3685:3685))
        (PORT d[15] (3701:3701:3701) (3701:3701:3701))
        (PORT d[16] (4045:4045:4045) (4045:4045:4045))
        (PORT d[17] (3857:3857:3857) (3857:3857:3857))
        (PORT d[18] (3731:3731:3731) (3731:3731:3731))
        (PORT d[19] (3665:3665:3665) (3665:3665:3665))
        (PORT d[20] (3659:3659:3659) (3659:3659:3659))
        (PORT d[21] (3628:3628:3628) (3628:3628:3628))
        (PORT d[22] (3556:3556:3556) (3556:3556:3556))
        (PORT d[23] (3427:3427:3427) (3427:3427:3427))
        (PORT clk (1144:1144:1144) (1144:1144:1144))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (768:768:768) (768:768:768))
        (PORT d[1] (753:753:753) (753:753:753))
        (PORT d[2] (764:764:764) (764:764:764))
        (PORT d[3] (757:757:757) (757:757:757))
        (PORT d[4] (752:752:752) (752:752:752))
        (PORT d[5] (761:761:761) (761:761:761))
        (PORT d[6] (765:765:765) (765:765:765))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (848:848:848) (848:848:848))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (660:660:660) (660:660:660))
        (PORT d[1] (628:628:628) (628:628:628))
        (PORT d[2] (628:628:628) (628:628:628))
        (PORT d[3] (745:745:745) (745:745:745))
        (PORT d[4] (632:632:632) (632:632:632))
        (PORT d[5] (633:633:633) (633:633:633))
        (PORT d[6] (843:843:843) (843:843:843))
        (PORT clk (1149:1149:1149) (1149:1149:1149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (163:163:163) (163:163:163))
        (PORT clk (1149:1149:1149) (1149:1149:1149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1149:1149:1149) (1149:1149:1149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (390:390:390))
        (PORT datab (581:581:581) (581:581:581))
        (PORT datac (107:107:107) (107:107:107))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (167:167:167))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3375:3375:3375) (3375:3375:3375))
        (PORT sload (567:567:567) (567:567:567))
        (PORT ena (546:546:546) (546:546:546))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (398:398:398) (398:398:398))
        (PORT aclr (3375:3375:3375) (3375:3375:3375))
        (PORT sload (567:567:567) (567:567:567))
        (PORT ena (546:546:546) (546:546:546))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (398:398:398) (398:398:398))
        (PORT aclr (3375:3375:3375) (3375:3375:3375))
        (PORT sload (567:567:567) (567:567:567))
        (PORT ena (546:546:546) (546:546:546))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (403:403:403) (403:403:403))
        (PORT aclr (3375:3375:3375) (3375:3375:3375))
        (PORT sload (567:567:567) (567:567:567))
        (PORT ena (546:546:546) (546:546:546))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (399:399:399) (399:399:399))
        (PORT aclr (3375:3375:3375) (3375:3375:3375))
        (PORT sload (567:567:567) (567:567:567))
        (PORT ena (546:546:546) (546:546:546))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (403:403:403) (403:403:403))
        (PORT aclr (3375:3375:3375) (3375:3375:3375))
        (PORT sload (567:567:567) (567:567:567))
        (PORT ena (546:546:546) (546:546:546))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (PORT sclr (467:467:467) (467:467:467))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (236:236:236))
        (PORT datab (337:337:337) (337:337:337))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (230:230:230))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (529:529:529))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (154:154:154))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (157:157:157))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (176:176:176))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1126:1126:1126))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (113:113:113))
        (PORT datab (233:233:233) (233:233:233))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datab (242:242:242) (242:242:242))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (PORT datab (454:454:454) (454:454:454))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (249:249:249))
        (PORT datab (198:198:198) (198:198:198))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (252:252:252))
        (PORT datab (131:131:131) (131:131:131))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[17\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (242:242:242))
        (PORT datab (132:132:132) (132:132:132))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1126:1126:1126))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1126:1126:1126))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1126:1126:1126))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1126:1126:1126))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (242:242:242))
        (PORT datab (433:433:433) (433:433:433))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (191:191:191))
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (202:202:202))
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[16\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (201:201:201))
        (PORT datab (231:231:231) (231:231:231))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (368:368:368) (368:368:368))
        (PORT sload (717:717:717) (717:717:717))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (373:373:373) (373:373:373))
        (PORT sload (717:717:717) (717:717:717))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (379:379:379) (379:379:379))
        (PORT sload (717:717:717) (717:717:717))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (470:470:470) (470:470:470))
        (PORT sload (717:717:717) (717:717:717))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (475:475:475) (475:475:475))
        (PORT sload (717:717:717) (717:717:717))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (723:723:723) (723:723:723))
        (PORT sload (717:717:717) (717:717:717))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (778:778:778) (778:778:778))
        (PORT sload (717:717:717) (717:717:717))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (376:376:376) (376:376:376))
        (PORT sload (717:717:717) (717:717:717))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (490:490:490) (490:490:490))
        (PORT sload (848:848:848) (848:848:848))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (381:381:381) (381:381:381))
        (PORT sload (848:848:848) (848:848:848))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (469:469:469) (469:469:469))
        (PORT sload (848:848:848) (848:848:848))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (726:726:726) (726:726:726))
        (PORT sload (848:848:848) (848:848:848))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (471:471:471) (471:471:471))
        (PORT sload (848:848:848) (848:848:848))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (729:729:729) (729:729:729))
        (PORT sload (848:848:848) (848:848:848))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (521:521:521) (521:521:521))
        (PORT sload (848:848:848) (848:848:848))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[0\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (194:194:194))
        (PORT datab (221:221:221) (221:221:221))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (PORT datab (188:188:188) (188:188:188))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (111:111:111))
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[6\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (PORT datab (421:421:421) (421:421:421))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[8\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (200:200:200))
        (PORT datab (230:230:230) (230:230:230))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[12\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (248:248:248))
        (PORT datab (322:322:322) (322:322:322))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[14\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (126:126:126) (126:126:126))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (486:486:486))
        (PORT datab (108:108:108) (108:108:108))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (474:474:474) (474:474:474))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (473:473:473) (473:473:473))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[6\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (515:515:515))
        (PORT datab (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[10\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (120:120:120) (120:120:120))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[11\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (420:420:420) (420:420:420))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[16\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (530:530:530))
        (PORT datab (130:130:130) (130:130:130))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (297:297:297))
        (PORT datab (469:469:469) (469:469:469))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (337:337:337))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (335:335:335))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (341:341:341))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (365:365:365))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (361:361:361))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (335:335:335))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (346:346:346))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[17\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (371:371:371))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[18\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (235:235:235))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (238:238:238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (236:236:236))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (230:230:230))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (248:248:248))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (236:236:236))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (228:228:228))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (240:240:240))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (241:241:241))
        (PORT datab (424:424:424) (424:424:424))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[6\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (PORT datab (431:431:431) (431:431:431))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[8\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (200:200:200))
        (PORT datab (231:231:231) (231:231:231))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[10\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datab (110:110:110) (110:110:110))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[11\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datab (110:110:110) (110:110:110))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[13\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (111:111:111))
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[14\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (125:125:125) (125:125:125))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[15\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (194:194:194))
        (PORT datab (232:232:232) (232:232:232))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (335:335:335))
        (PORT datab (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[6\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[10\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (124:124:124) (124:124:124))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[11\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (323:323:323))
        (PORT datab (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[15\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (130:130:130) (130:130:130))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[10\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (286:286:286))
        (PORT datab (369:369:369) (369:369:369))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[12\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (238:238:238))
        (PORT datab (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[13\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (238:238:238))
        (PORT datab (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[18\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (275:275:275))
        (PORT datab (226:226:226) (226:226:226))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (496:496:496) (496:496:496))
        (PORT sload (857:857:857) (857:857:857))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (484:484:484) (484:484:484))
        (PORT sload (857:857:857) (857:857:857))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (487:487:487) (487:487:487))
        (PORT sload (857:857:857) (857:857:857))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (377:377:377) (377:377:377))
        (PORT sload (942:942:942) (942:942:942))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (484:484:484) (484:484:484))
        (PORT sload (857:857:857) (857:857:857))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (473:473:473) (473:473:473))
        (PORT sload (942:942:942) (942:942:942))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (486:486:486) (486:486:486))
        (PORT sload (865:865:865) (865:865:865))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (481:481:481) (481:481:481))
        (PORT sload (865:865:865) (865:865:865))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (478:478:478) (478:478:478))
        (PORT sload (949:949:949) (949:949:949))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (492:492:492) (492:492:492))
        (PORT sload (865:865:865) (865:865:865))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (890:890:890) (890:890:890))
        (PORT sload (949:949:949) (949:949:949))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (475:475:475) (475:475:475))
        (PORT sload (949:949:949) (949:949:949))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (196:196:196))
        (PORT datab (409:409:409) (409:409:409))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (380:380:380) (380:380:380))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (386:386:386) (386:386:386))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (604:604:604))
        (PORT datab (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[8\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datab (108:108:108) (108:108:108))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[9\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (527:527:527))
        (PORT datab (313:313:313) (313:313:313))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[10\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (195:195:195))
        (PORT datab (382:382:382) (382:382:382))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[12\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (517:517:517))
        (PORT datab (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[13\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (185:185:185))
        (PORT datab (724:724:724) (724:724:724))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[14\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (193:193:193) (193:193:193))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datab (120:120:120) (120:120:120))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (379:379:379) (379:379:379))
        (PORT sload (949:949:949) (949:949:949))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (655:655:655) (655:655:655))
        (PORT sload (949:949:949) (949:949:949))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (704:704:704) (704:704:704))
        (PORT sload (949:949:949) (949:949:949))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (407:407:407))
        (PORT datab (108:108:108) (108:108:108))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[12\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (314:314:314) (314:314:314))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[16\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (126:126:126))
        (PORT datab (369:369:369) (369:369:369))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (467:467:467) (467:467:467))
        (PORT sload (596:596:596) (596:596:596))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (479:479:479) (479:479:479))
        (PORT sload (596:596:596) (596:596:596))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (478:478:478) (478:478:478))
        (PORT sload (596:596:596) (596:596:596))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (720:720:720) (720:720:720))
        (PORT sload (596:596:596) (596:596:596))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (376:376:376) (376:376:376))
        (PORT sload (596:596:596) (596:596:596))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (471:471:471) (471:471:471))
        (PORT sload (596:596:596) (596:596:596))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (597:597:597))
        (PORT datab (554:554:554) (554:554:554))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (274:274:274))
        (PORT datab (555:555:555) (555:555:555))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[9\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (273:273:273))
        (PORT datab (555:555:555) (555:555:555))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[12\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (517:517:517))
        (PORT datab (560:560:560) (560:560:560))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[13\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (519:519:519))
        (PORT datab (559:559:559) (559:559:559))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (669:669:669) (669:669:669))
        (PORT sload (985:985:985) (985:985:985))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (800:800:800) (800:800:800))
        (PORT sload (972:972:972) (972:972:972))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (525:525:525))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[1\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (471:471:471))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[3\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (487:487:487))
        (PORT datab (508:508:508) (508:508:508))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (686:686:686))
        (PORT datab (607:607:607) (607:607:607))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[6\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (613:613:613))
        (PORT datab (476:476:476) (476:476:476))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[8\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (522:522:522))
        (PORT datab (469:469:469) (469:469:469))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[14\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (524:524:524))
        (PORT datab (897:897:897) (897:897:897))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[17\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (511:511:511))
        (PORT datab (566:566:566) (566:566:566))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (511:511:511))
        (PORT datab (468:468:468) (468:468:468))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datab (503:503:503) (503:503:503))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (505:505:505) (505:505:505))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (626:626:626))
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (518:518:518) (518:518:518))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (560:560:560) (560:560:560))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (694:694:694) (694:694:694))
        (PORT sload (972:972:972) (972:972:972))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[3\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (PORT datab (370:370:370) (370:370:370))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[6\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (652:652:652))
        (PORT datab (470:470:470) (470:470:470))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[8\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (498:498:498))
        (PORT datab (553:553:553) (553:553:553))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[12\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datab (366:366:366) (366:366:366))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[15\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (364:364:364) (364:364:364))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[16\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (597:597:597))
        (PORT datab (383:383:383) (383:383:383))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[18\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (747:747:747))
        (PORT datab (377:377:377) (377:377:377))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (691:691:691))
        (PORT datab (463:463:463) (463:463:463))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (578:578:578))
        (PORT datab (646:646:646) (646:646:646))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (659:659:659) (659:659:659))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (PORT datab (465:465:465) (465:465:465))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (616:616:616))
        (PORT datab (500:500:500) (500:500:500))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (461:461:461) (461:461:461))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (733:733:733) (733:733:733))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[14\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (232:232:232))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[15\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (580:580:580) (580:580:580))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[16\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (512:512:512))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[17\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (264:264:264))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[18\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (263:263:263))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (272:272:272))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (486:486:486))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (498:498:498))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (163:163:163))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (163:163:163))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (481:481:481) (481:481:481))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (477:477:477) (477:477:477))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (616:616:616) (616:616:616))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (485:485:485))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[14\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (346:346:346))
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (371:371:371) (371:371:371))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[10\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (953:953:953))
        (PORT datab (369:369:369) (369:369:369))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[12\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (250:250:250))
        (PORT datab (342:342:342) (342:342:342))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (377:377:377))
        (PORT datab (578:578:578) (578:578:578))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (503:503:503))
        (PORT datab (369:369:369) (369:369:369))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (601:601:601) (601:601:601))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (985:985:985) (985:985:985))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (962:962:962) (962:962:962))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (697:697:697) (697:697:697))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (608:608:608) (608:608:608))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (625:625:625) (625:625:625))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (609:609:609) (609:609:609))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (604:604:604) (604:604:604))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (607:607:607) (607:607:607))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (610:610:610) (610:610:610))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[11\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (337:337:337))
        (PORT datab (342:342:342) (342:342:342))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[15\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (242:242:242) (242:242:242))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[17\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (350:350:350))
        (PORT datab (238:238:238) (238:238:238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (683:683:683) (683:683:683))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (746:746:746))
        (PORT datab (683:683:683) (683:683:683))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (688:688:688))
        (PORT datab (802:802:802) (802:802:802))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[9\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (680:680:680))
        (PORT datab (1008:1008:1008) (1008:1008:1008))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[10\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (917:917:917) (917:917:917))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[12\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1222:1222:1222))
        (PORT datab (675:675:675) (675:675:675))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (864:864:864))
        (PORT datab (773:773:773) (773:773:773))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (882:882:882))
        (PORT datab (799:799:799) (799:799:799))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[5\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (883:883:883))
        (PORT datab (821:821:821) (821:821:821))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[8\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (718:718:718))
        (PORT datab (771:771:771) (771:771:771))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3968:3968:3968) (3968:3968:3968))
        (PORT sclr (475:475:475) (475:475:475))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3968:3968:3968) (3968:3968:3968))
        (PORT sclr (475:475:475) (475:475:475))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3968:3968:3968) (3968:3968:3968))
        (PORT sclr (475:475:475) (475:475:475))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (PORT datab (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datab (164:164:164) (164:164:164))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4056:4056:4056) (4056:4056:4056))
        (PORT sclr (1245:1245:1245) (1245:1245:1245))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4056:4056:4056) (4056:4056:4056))
        (PORT sclr (1245:1245:1245) (1245:1245:1245))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (PORT datab (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (178:178:178))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (169:169:169))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (166:166:166))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (552:552:552) (552:552:552))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (537:537:537) (537:537:537))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datab (150:150:150) (150:150:150))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (427:427:427) (427:427:427))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Imag_ram\|mem_rtl_0_bypass\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT sdata (944:944:944) (944:944:944))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (292:292:292))
        (PORT datab (772:772:772) (772:772:772))
        (PORT datad (289:289:289) (289:289:289))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (171:171:171))
        (PORT datab (163:163:163) (163:163:163))
        (PORT datac (160:160:160) (160:160:160))
        (PORT datad (162:162:162) (162:162:162))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|addr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4219:4219:4219) (4219:4219:4219))
        (PORT ena (477:477:477) (477:477:477))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (183:183:183))
        (PORT datac (164:164:164) (164:164:164))
        (PORT datad (236:236:236) (236:236:236))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (207:207:207) (207:207:207))
        (PORT datac (292:292:292) (292:292:292))
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datab (150:150:150) (150:150:150))
        (PORT datac (654:654:654) (654:654:654))
        (PORT datad (496:496:496) (496:496:496))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (304:304:304))
        (PORT datab (578:578:578) (578:578:578))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (213:213:213) (213:213:213))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (188:188:188) (188:188:188))
        (PORT datac (403:403:403) (403:403:403))
        (PORT datad (202:202:202) (202:202:202))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (478:478:478) (478:478:478))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (488:488:488) (488:488:488))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (301:301:301))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (378:378:378) (378:378:378))
        (PORT datad (208:208:208) (208:208:208))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (251:251:251))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (711:711:711) (711:711:711))
        (PORT datad (699:699:699) (699:699:699))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (640:640:640) (640:640:640))
        (PORT datad (349:349:349) (349:349:349))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (380:380:380) (380:380:380))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (370:370:370))
        (PORT datac (152:152:152) (152:152:152))
        (PORT datad (237:237:237) (237:237:237))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (251:251:251))
        (PORT datad (235:235:235) (235:235:235))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (166:166:166))
        (PORT datab (350:350:350) (350:350:350))
        (PORT datac (231:231:231) (231:231:231))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (110:110:110) (110:110:110))
        (PORT datad (272:272:272) (272:272:272))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (396:396:396) (396:396:396))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (526:526:526) (526:526:526))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (337:337:337) (337:337:337))
        (PORT datac (726:726:726) (726:726:726))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (557:557:557))
        (PORT datab (476:476:476) (476:476:476))
        (PORT datac (151:151:151) (151:151:151))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (303:303:303))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (211:211:211) (211:211:211))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (531:531:531) (531:531:531))
        (PORT datad (509:509:509) (509:509:509))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (377:377:377))
        (PORT datac (438:438:438) (438:438:438))
        (PORT datad (338:338:338) (338:338:338))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (736:736:736))
        (PORT datac (151:151:151) (151:151:151))
        (PORT datad (235:235:235) (235:235:235))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (186:186:186) (186:186:186))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (198:198:198) (198:198:198))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (338:338:338))
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (661:661:661))
        (PORT datab (192:192:192) (192:192:192))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (210:210:210) (210:210:210))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (363:363:363))
        (PORT datab (464:464:464) (464:464:464))
        (PORT datac (297:297:297) (297:297:297))
        (PORT datad (212:212:212) (212:212:212))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (557:557:557))
        (PORT datab (476:476:476) (476:476:476))
        (PORT datac (583:583:583) (583:583:583))
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT sdata (644:644:644) (644:644:644))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT sdata (812:812:812) (812:812:812))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (731:731:731) (731:731:731))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT sdata (653:653:653) (653:653:653))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT sdata (428:428:428) (428:428:428))
        (PORT ena (816:816:816) (816:816:816))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (816:816:816) (816:816:816))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (816:816:816) (816:816:816))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (673:673:673) (673:673:673))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (673:673:673) (673:673:673))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (673:673:673) (673:673:673))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|st\.s3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (177:177:177) (177:177:177))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT sdata (418:418:418) (418:418:418))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[11\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT datab (154:154:154) (154:154:154))
        (PORT datad (322:322:322) (322:322:322))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (579:579:579) (579:579:579))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT sdata (973:973:973) (973:973:973))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT sdata (716:716:716) (716:716:716))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT sdata (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (151:151:151))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[8\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (324:324:324) (324:324:324))
        (PORT datad (301:301:301) (301:301:301))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT sdata (642:642:642) (642:642:642))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (321:321:321) (321:321:321))
        (PORT datad (308:308:308) (308:308:308))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[7\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (199:199:199))
        (PORT datac (153:153:153) (153:153:153))
        (PORT datad (308:308:308) (308:308:308))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (319:319:319) (319:319:319))
        (PORT datad (296:296:296) (296:296:296))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (210:210:210))
        (PORT datab (315:315:315) (315:315:315))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[8\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (506:506:506))
        (PORT datac (335:335:335) (335:335:335))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[6\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (152:152:152) (152:152:152))
        (PORT datad (301:301:301) (301:301:301))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT sdata (340:340:340) (340:340:340))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[5\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (327:327:327))
        (PORT datab (340:340:340) (340:340:340))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (391:391:391))
        (PORT datac (317:317:317) (317:317:317))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (342:342:342) (342:342:342))
        (PORT datad (299:299:299) (299:299:299))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[3\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (148:148:148) (148:148:148))
        (PORT datac (195:195:195) (195:195:195))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|wen\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|mux_control_1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (255:255:255))
        (PORT datac (209:209:209) (209:209:209))
        (PORT datad (259:259:259) (259:259:259))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (241:241:241))
        (PORT datab (325:325:325) (325:325:325))
        (PORT datad (233:233:233) (233:233:233))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (156:156:156) (156:156:156))
        (PORT datad (292:292:292) (292:292:292))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (171:171:171) (171:171:171))
        (PORT datac (670:670:670) (670:670:670))
        (PORT datad (166:166:166) (166:166:166))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|wen_aux\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|addr\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (189:189:189))
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (522:522:522))
        (PORT datac (232:232:232) (232:232:232))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (567:567:567) (567:567:567))
        (PORT datac (409:409:409) (409:409:409))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (772:772:772) (772:772:772))
        (PORT datac (565:565:565) (565:565:565))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (488:488:488))
        (PORT datac (562:562:562) (562:562:562))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (165:165:165))
        (PORT datad (371:371:371) (371:371:371))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (267:267:267))
        (PORT datab (176:176:176) (176:176:176))
        (PORT datad (178:178:178) (178:178:178))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (520:520:520) (520:520:520))
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (519:519:519) (519:519:519))
        (PORT datad (397:397:397) (397:397:397))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (422:422:422) (422:422:422))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (662:662:662) (662:662:662))
        (PORT datad (363:363:363) (363:363:363))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (420:420:420) (420:420:420))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (250:250:250))
        (PORT datab (541:541:541) (541:541:541))
        (PORT datac (229:229:229) (229:229:229))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (542:542:542))
        (PORT datac (229:229:229) (229:229:229))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (531:531:531) (531:531:531))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (921:921:921) (921:921:921))
        (PORT datad (506:506:506) (506:506:506))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (292:292:292))
        (PORT datac (485:485:485) (485:485:485))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (919:919:919) (919:919:919))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (539:539:539))
        (PORT datac (471:471:471) (471:471:471))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (533:533:533) (533:533:533))
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (346:346:346))
        (PORT datad (918:918:918) (918:918:918))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (919:919:919) (919:919:919))
        (PORT datad (338:338:338) (338:338:338))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (594:594:594) (594:594:594))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (780:780:780) (780:780:780))
        (PORT datac (385:385:385) (385:385:385))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (780:780:780) (780:780:780))
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (594:594:594) (594:594:594))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (540:540:540) (540:540:540))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (921:921:921) (921:921:921))
        (PORT datad (230:230:230) (230:230:230))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (485:485:485))
        (PORT datac (781:781:781) (781:781:781))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT sdata (513:513:513) (513:513:513))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datac (516:516:516) (516:516:516))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (377:377:377))
        (PORT datad (501:501:501) (501:501:501))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (497:497:497) (497:497:497))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (539:539:539) (539:539:539))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (461:461:461))
        (PORT datac (540:540:540) (540:540:540))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datac (540:540:540) (540:540:540))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (539:539:539) (539:539:539))
        (PORT datad (339:339:339) (339:339:339))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (509:509:509) (509:509:509))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (342:342:342))
        (PORT datad (476:476:476) (476:476:476))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (508:508:508) (508:508:508))
        (PORT datad (622:622:622) (622:622:622))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (543:543:543))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (381:381:381) (381:381:381))
        (PORT datad (489:489:489) (489:489:489))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (244:244:244) (244:244:244))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT sdata (482:482:482) (482:482:482))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datac (432:432:432) (432:432:432))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (477:477:477) (477:477:477))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (485:485:485))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (576:576:576))
        (PORT datac (384:384:384) (384:384:384))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datac (478:478:478) (478:478:478))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (575:575:575))
        (PORT datac (368:368:368) (368:368:368))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (390:390:390))
        (PORT datac (568:568:568) (568:568:568))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (407:407:407) (407:407:407))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (570:570:570))
        (PORT datad (576:576:576) (576:576:576))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (582:582:582) (582:582:582))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (391:391:391) (391:391:391))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (181:181:181))
        (PORT datab (159:159:159) (159:159:159))
        (PORT datad (175:175:175) (175:175:175))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (247:247:247) (247:247:247))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (610:610:610) (610:610:610))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\KEY\[3\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3282:3282:3282) (3282:3282:3282))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|addr\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (250:250:250))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|txserial\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (338:338:338) (338:338:338))
        (PORT sload (446:446:446) (446:446:446))
        (PORT ena (477:477:477) (477:477:477))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sload (442:442:442) (442:442:442))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sload (442:442:442) (442:442:442))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sload (442:442:442) (442:442:442))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sload (442:442:442) (442:442:442))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sload (442:442:442) (442:442:442))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (125:125:125))
        (PORT datab (245:245:245) (245:245:245))
        (PORT datad (338:338:338) (338:338:338))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (338:338:338) (338:338:338))
        (PORT sload (446:446:446) (446:446:446))
        (PORT ena (477:477:477) (477:477:477))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (468:468:468) (468:468:468))
        (PORT ena (546:546:546) (546:546:546))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (468:468:468) (468:468:468))
        (PORT ena (546:546:546) (546:546:546))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (468:468:468) (468:468:468))
        (PORT ena (546:546:546) (546:546:546))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (468:468:468) (468:468:468))
        (PORT ena (546:546:546) (546:546:546))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (188:188:188))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (212:212:212))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (188:188:188))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (210:210:210))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (201:201:201))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (319:319:319))
        (PORT datab (238:238:238) (238:238:238))
        (PORT datad (117:117:117) (117:117:117))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (343:343:343) (343:343:343))
        (PORT sload (446:446:446) (446:446:446))
        (PORT ena (477:477:477) (477:477:477))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (468:468:468) (468:468:468))
        (PORT ena (546:546:546) (546:546:546))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (123:123:123))
        (PORT datab (238:238:238) (238:238:238))
        (PORT datad (324:324:324) (324:324:324))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (2049:2049:2049) (2049:2049:2049))
        (PORT sload (446:446:446) (446:446:446))
        (PORT ena (477:477:477) (477:477:477))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (129:129:129))
        (PORT datab (238:238:238) (238:238:238))
        (PORT datad (314:314:314) (314:314:314))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1080:1080:1080) (1080:1080:1080))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datac (519:519:519) (519:519:519))
        (PORT datad (493:493:493) (493:493:493))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (PORT datab (400:400:400) (400:400:400))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (253:253:253))
        (PORT datac (195:195:195) (195:195:195))
        (PORT datad (258:258:258) (258:258:258))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (226:226:226))
        (PORT datac (185:185:185) (185:185:185))
        (PORT datad (346:346:346) (346:346:346))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (239:239:239))
        (PORT datac (187:187:187) (187:187:187))
        (PORT datad (232:232:232) (232:232:232))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datab (240:240:240) (240:240:240))
        (PORT datac (192:192:192) (192:192:192))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (PORT datac (194:194:194) (194:194:194))
        (PORT datad (244:244:244) (244:244:244))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (357:357:357))
        (PORT datab (1852:1852:1852) (1852:1852:1852))
        (PORT datac (1628:1628:1628) (1628:1628:1628))
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (174:174:174))
        (PORT datab (103:103:103) (103:103:103))
        (PORT datac (1628:1628:1628) (1628:1628:1628))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (553:553:553) (553:553:553))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datac (1637:1637:1637) (1637:1637:1637))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (239:239:239))
        (PORT datab (364:364:364) (364:364:364))
        (PORT datac (120:120:120) (120:120:120))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (170:170:170))
        (PORT datac (1634:1634:1634) (1634:1634:1634))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (115:115:115))
        (PORT datab (107:107:107) (107:107:107))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datab (164:164:164) (164:164:164))
        (PORT datad (164:164:164) (164:164:164))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (165:165:165))
        (PORT datab (241:241:241) (241:241:241))
        (PORT datac (1636:1636:1636) (1636:1636:1636))
        (PORT datad (236:236:236) (236:236:236))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (218:218:218))
        (PORT datad (222:222:222) (222:222:222))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (212:212:212))
        (PORT datab (190:190:190) (190:190:190))
        (PORT datac (188:188:188) (188:188:188))
        (PORT datad (205:205:205) (205:205:205))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (368:368:368))
        (PORT datac (307:307:307) (307:307:307))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (383:383:383))
        (PORT datad (391:391:391) (391:391:391))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (381:381:381) (381:381:381))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (PORT datab (400:400:400) (400:400:400))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (272:272:272) (272:272:272))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (112:112:112) (112:112:112))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (393:393:393))
        (PORT datad (408:408:408) (408:408:408))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (128:128:128) (128:128:128))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (368:368:368))
        (PORT datab (410:410:410) (410:410:410))
        (PORT datac (112:112:112) (112:112:112))
        (PORT datad (386:386:386) (386:386:386))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (394:394:394))
        (PORT datac (113:113:113) (113:113:113))
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (PORT datac (156:156:156) (156:156:156))
        (PORT datad (256:256:256) (256:256:256))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (405:405:405))
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (157:157:157) (157:157:157))
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datab (238:238:238) (238:238:238))
        (PORT datac (542:542:542) (542:542:542))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (235:235:235))
        (PORT datac (532:532:532) (532:532:532))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (242:242:242))
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (242:242:242))
        (PORT datac (535:535:535) (535:535:535))
        (PORT datad (164:164:164) (164:164:164))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (251:251:251))
        (PORT datac (546:546:546) (546:546:546))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (252:252:252))
        (PORT datab (156:156:156) (156:156:156))
        (PORT datac (546:546:546) (546:546:546))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (PORT datab (249:249:249) (249:249:249))
        (PORT datac (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (552:552:552))
        (PORT datab (472:472:472) (472:472:472))
        (PORT datac (245:245:245) (245:245:245))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (307:307:307))
        (PORT datab (159:159:159) (159:159:159))
        (PORT datac (293:293:293) (293:293:293))
        (PORT datad (166:166:166) (166:166:166))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (409:409:409))
        (PORT datad (385:385:385) (385:385:385))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (526:526:526))
        (PORT datab (380:380:380) (380:380:380))
        (PORT datac (516:516:516) (516:516:516))
        (PORT datad (494:494:494) (494:494:494))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (PORT datab (191:191:191) (191:191:191))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (600:600:600) (600:600:600))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (228:228:228))
        (PORT datab (195:195:195) (195:195:195))
        (PORT datac (196:196:196) (196:196:196))
        (PORT datad (215:215:215) (215:215:215))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (390:390:390))
        (PORT datab (378:378:378) (378:378:378))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (391:391:391) (391:391:391))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (266:266:266))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (252:252:252) (252:252:252))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (250:250:250))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (250:250:250) (250:250:250))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (197:197:197))
        (PORT datab (268:268:268) (268:268:268))
        (PORT datac (126:126:126) (126:126:126))
        (PORT datad (265:265:265) (265:265:265))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (157:157:157))
        (PORT datab (399:399:399) (399:399:399))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (404:404:404) (404:404:404))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (250:250:250) (250:250:250))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (114:114:114))
        (PORT datac (108:108:108) (108:108:108))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1638:1638:1638) (1638:1638:1638))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (190:190:190) (190:190:190))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (602:602:602) (602:602:602))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (200:200:200))
        (PORT datab (271:271:271) (271:271:271))
        (PORT datac (449:449:449) (449:449:449))
        (PORT datad (270:270:270) (270:270:270))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (143:143:143))
        (PORT datab (154:154:154) (154:154:154))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (233:233:233))
        (PORT datad (238:238:238) (238:238:238))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (240:240:240))
        (PORT datab (185:185:185) (185:185:185))
        (PORT datac (302:302:302) (302:302:302))
        (PORT datad (111:111:111) (111:111:111))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (272:272:272) (272:272:272))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (142:142:142))
        (PORT datab (252:252:252) (252:252:252))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (111:111:111) (111:111:111))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (139:139:139))
        (PORT datab (186:186:186) (186:186:186))
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (1869:1869:1869) (1869:1869:1869))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1108:1108:1108))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (143:143:143))
        (PORT datab (415:415:415) (415:415:415))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (216:216:216))
        (PORT datab (500:500:500) (500:500:500))
        (PORT datac (374:374:374) (374:374:374))
        (PORT datad (103:103:103) (103:103:103))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (141:141:141))
        (PORT datab (414:414:414) (414:414:414))
        (PORT datac (449:449:449) (449:449:449))
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (226:226:226))
        (PORT datab (254:254:254) (254:254:254))
        (PORT datac (193:193:193) (193:193:193))
        (PORT datad (213:213:213) (213:213:213))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (226:226:226))
        (PORT datab (254:254:254) (254:254:254))
        (PORT datac (193:193:193) (193:193:193))
        (PORT datad (213:213:213) (213:213:213))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (191:191:191) (191:191:191))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (212:212:212))
        (PORT datab (190:190:190) (190:190:190))
        (PORT datac (188:188:188) (188:188:188))
        (PORT datad (205:205:205) (205:205:205))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (230:230:230))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (216:216:216) (216:216:216))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (230:230:230))
        (PORT datab (195:195:195) (195:195:195))
        (PORT datac (196:196:196) (196:196:196))
        (PORT datad (216:216:216) (216:216:216))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (223:223:223))
        (PORT datab (254:254:254) (254:254:254))
        (PORT datac (107:107:107) (107:107:107))
        (PORT datad (210:210:210) (210:210:210))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (554:554:554) (554:554:554))
        (PORT sload (448:448:448) (448:448:448))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (561:561:561) (561:561:561))
        (PORT sload (448:448:448) (448:448:448))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (560:560:560) (560:560:560))
        (PORT sload (448:448:448) (448:448:448))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (560:560:560) (560:560:560))
        (PORT sload (448:448:448) (448:448:448))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (555:555:555) (555:555:555))
        (PORT sload (448:448:448) (448:448:448))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (164:164:164))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (159:159:159))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (169:169:169))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (159:159:159))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (172:172:172))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (245:245:245))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (249:249:249))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (258:258:258))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (251:251:251))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (154:154:154))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (353:353:353))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (240:240:240))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (241:241:241))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (230:230:230))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (227:227:227))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (237:237:237))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (232:232:232))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (233:233:233))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (252:252:252))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (372:372:372))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (233:233:233))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (228:228:228))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (489:489:489))
        (PORT datab (640:640:640) (640:640:640))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (241:241:241))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (241:241:241))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (235:235:235))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (245:245:245))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (230:230:230))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (231:231:231))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (230:230:230))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (237:237:237))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (337:337:337))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[13\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (464:464:464) (464:464:464))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[14\]\~40\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (623:623:623) (623:623:623))
        (PORT sload (441:441:441) (441:441:441))
        (PORT ena (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT ena (1276:1276:1276) (1276:1276:1276))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1532:1532:1532))
        (PORT d[1] (1603:1603:1603) (1603:1603:1603))
        (PORT d[2] (1380:1380:1380) (1380:1380:1380))
        (PORT d[3] (1428:1428:1428) (1428:1428:1428))
        (PORT d[4] (1597:1597:1597) (1597:1597:1597))
        (PORT d[5] (1654:1654:1654) (1654:1654:1654))
        (PORT d[6] (2733:2733:2733) (2733:2733:2733))
        (PORT d[7] (1612:1612:1612) (1612:1612:1612))
        (PORT d[8] (2101:2101:2101) (2101:2101:2101))
        (PORT d[9] (1748:1748:1748) (1748:1748:1748))
        (PORT d[10] (1998:1998:1998) (1998:1998:1998))
        (PORT d[11] (1651:1651:1651) (1651:1651:1651))
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT ena (1277:1277:1277) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT ena (1277:1277:1277) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT d[0] (1277:1277:1277) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (748:748:748) (748:748:748))
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT ena (2215:2215:2215) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1432:1432:1432))
        (PORT d[1] (1377:1377:1377) (1377:1377:1377))
        (PORT d[2] (1349:1349:1349) (1349:1349:1349))
        (PORT d[3] (1490:1490:1490) (1490:1490:1490))
        (PORT d[4] (1325:1325:1325) (1325:1325:1325))
        (PORT d[5] (1372:1372:1372) (1372:1372:1372))
        (PORT d[6] (1267:1267:1267) (1267:1267:1267))
        (PORT d[7] (1255:1255:1255) (1255:1255:1255))
        (PORT d[8] (1372:1372:1372) (1372:1372:1372))
        (PORT d[9] (1424:1424:1424) (1424:1424:1424))
        (PORT d[10] (1419:1419:1419) (1419:1419:1419))
        (PORT d[11] (1426:1426:1426) (1426:1426:1426))
        (PORT clk (1162:1162:1162) (1162:1162:1162))
        (PORT ena (2217:2217:2217) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1996:1996:1996))
        (PORT clk (1162:1162:1162) (1162:1162:1162))
        (PORT ena (2217:2217:2217) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1162:1162:1162))
        (PORT d[0] (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT ena (1153:1153:1153) (1153:1153:1153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1014:1014:1014))
        (PORT d[1] (979:979:979) (979:979:979))
        (PORT d[2] (1021:1021:1021) (1021:1021:1021))
        (PORT d[3] (980:980:980) (980:980:980))
        (PORT d[4] (972:972:972) (972:972:972))
        (PORT d[5] (1022:1022:1022) (1022:1022:1022))
        (PORT d[6] (1043:1043:1043) (1043:1043:1043))
        (PORT d[7] (1000:1000:1000) (1000:1000:1000))
        (PORT d[8] (975:975:975) (975:975:975))
        (PORT d[9] (1014:1014:1014) (1014:1014:1014))
        (PORT d[10] (985:985:985) (985:985:985))
        (PORT d[11] (987:987:987) (987:987:987))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT ena (1154:1154:1154) (1154:1154:1154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT ena (1154:1154:1154) (1154:1154:1154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT d[0] (1154:1154:1154) (1154:1154:1154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1405:1405:1405))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (1442:1442:1442) (1442:1442:1442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1320:1320:1320))
        (PORT d[1] (1260:1260:1260) (1260:1260:1260))
        (PORT d[2] (1252:1252:1252) (1252:1252:1252))
        (PORT d[3] (1366:1366:1366) (1366:1366:1366))
        (PORT d[4] (1413:1413:1413) (1413:1413:1413))
        (PORT d[5] (1201:1201:1201) (1201:1201:1201))
        (PORT d[6] (1169:1169:1169) (1169:1169:1169))
        (PORT d[7] (1277:1277:1277) (1277:1277:1277))
        (PORT d[8] (1325:1325:1325) (1325:1325:1325))
        (PORT d[9] (1359:1359:1359) (1359:1359:1359))
        (PORT d[10] (1324:1324:1324) (1324:1324:1324))
        (PORT d[11] (1307:1307:1307) (1307:1307:1307))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1444:1444:1444) (1444:1444:1444))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1223:1223:1223))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1444:1444:1444) (1444:1444:1444))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT d[0] (1444:1444:1444) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT ena (1255:1255:1255) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1260:1260:1260))
        (PORT d[1] (1111:1111:1111) (1111:1111:1111))
        (PORT d[2] (1580:1580:1580) (1580:1580:1580))
        (PORT d[3] (1111:1111:1111) (1111:1111:1111))
        (PORT d[4] (1332:1332:1332) (1332:1332:1332))
        (PORT d[5] (1419:1419:1419) (1419:1419:1419))
        (PORT d[6] (1191:1191:1191) (1191:1191:1191))
        (PORT d[7] (1260:1260:1260) (1260:1260:1260))
        (PORT d[8] (1147:1147:1147) (1147:1147:1147))
        (PORT d[9] (1423:1423:1423) (1423:1423:1423))
        (PORT d[10] (1131:1131:1131) (1131:1131:1131))
        (PORT d[11] (1120:1120:1120) (1120:1120:1120))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (1256:1256:1256) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (1256:1256:1256) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT d[0] (1256:1256:1256) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1271:1271:1271))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1347:1347:1347))
        (PORT d[1] (1208:1208:1208) (1208:1208:1208))
        (PORT d[2] (1274:1274:1274) (1274:1274:1274))
        (PORT d[3] (1492:1492:1492) (1492:1492:1492))
        (PORT d[4] (1581:1581:1581) (1581:1581:1581))
        (PORT d[5] (1213:1213:1213) (1213:1213:1213))
        (PORT d[6] (1188:1188:1188) (1188:1188:1188))
        (PORT d[7] (1181:1181:1181) (1181:1181:1181))
        (PORT d[8] (1334:1334:1334) (1334:1334:1334))
        (PORT d[9] (1478:1478:1478) (1478:1478:1478))
        (PORT d[10] (1329:1329:1329) (1329:1329:1329))
        (PORT d[11] (1410:1410:1410) (1410:1410:1410))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1459:1459:1459) (1459:1459:1459))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1238:1238:1238))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1459:1459:1459) (1459:1459:1459))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT d[0] (1459:1459:1459) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1656:1656:1656))
        (PORT d[1] (2171:2171:2171) (2171:2171:2171))
        (PORT d[2] (1510:1510:1510) (1510:1510:1510))
        (PORT d[3] (2045:2045:2045) (2045:2045:2045))
        (PORT d[4] (1830:1830:1830) (1830:1830:1830))
        (PORT d[5] (1738:1738:1738) (1738:1738:1738))
        (PORT d[6] (2691:2691:2691) (2691:2691:2691))
        (PORT d[7] (1651:1651:1651) (1651:1651:1651))
        (PORT d[8] (2288:2288:2288) (2288:2288:2288))
        (PORT d[9] (2096:2096:2096) (2096:2096:2096))
        (PORT d[10] (2238:2238:2238) (2238:2238:2238))
        (PORT d[11] (2187:2187:2187) (2187:2187:2187))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (2012:2012:2012) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (2012:2012:2012) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT d[0] (2012:2012:2012) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (679:679:679) (679:679:679))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (2313:2313:2313) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2045:2045:2045))
        (PORT d[1] (1898:1898:1898) (1898:1898:1898))
        (PORT d[2] (2009:2009:2009) (2009:2009:2009))
        (PORT d[3] (2150:2150:2150) (2150:2150:2150))
        (PORT d[4] (1581:1581:1581) (1581:1581:1581))
        (PORT d[5] (2217:2217:2217) (2217:2217:2217))
        (PORT d[6] (1933:1933:1933) (1933:1933:1933))
        (PORT d[7] (2384:2384:2384) (2384:2384:2384))
        (PORT d[8] (2041:2041:2041) (2041:2041:2041))
        (PORT d[9] (1929:1929:1929) (1929:1929:1929))
        (PORT d[10] (2099:2099:2099) (2099:2099:2099))
        (PORT d[11] (1687:1687:1687) (1687:1687:1687))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (2315:2315:2315) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2094:2094:2094))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (2315:2315:2315) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT d[0] (2315:2315:2315) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (412:412:412) (412:412:412))
        (PORT sload (443:443:443) (443:443:443))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (410:410:410) (410:410:410))
        (PORT sload (443:443:443) (443:443:443))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (411:411:411) (411:411:411))
        (PORT sload (443:443:443) (443:443:443))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (411:411:411) (411:411:411))
        (PORT sload (443:443:443) (443:443:443))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (412:412:412) (412:412:412))
        (PORT sload (443:443:443) (443:443:443))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (887:887:887) (887:887:887))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (848:848:848) (848:848:848))
        (PORT d[1] (1885:1885:1885) (1885:1885:1885))
        (PORT d[2] (992:992:992) (992:992:992))
        (PORT d[3] (914:914:914) (914:914:914))
        (PORT d[4] (860:860:860) (860:860:860))
        (PORT d[5] (860:860:860) (860:860:860))
        (PORT d[6] (2068:2068:2068) (2068:2068:2068))
        (PORT d[7] (1651:1651:1651) (1651:1651:1651))
        (PORT d[8] (1580:1580:1580) (1580:1580:1580))
        (PORT d[9] (961:961:961) (961:961:961))
        (PORT d[10] (2007:2007:2007) (2007:2007:2007))
        (PORT d[11] (2082:2082:2082) (2082:2082:2082))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (888:888:888) (888:888:888))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (888:888:888) (888:888:888))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT d[0] (888:888:888) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (709:709:709) (709:709:709))
        (PORT clk (1184:1184:1184) (1184:1184:1184))
        (PORT ena (1020:1020:1020) (1020:1020:1020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (979:979:979))
        (PORT d[1] (798:798:798) (798:798:798))
        (PORT d[2] (773:773:773) (773:773:773))
        (PORT d[3] (931:931:931) (931:931:931))
        (PORT d[4] (940:940:940) (940:940:940))
        (PORT d[5] (962:962:962) (962:962:962))
        (PORT d[6] (727:727:727) (727:727:727))
        (PORT d[7] (758:758:758) (758:758:758))
        (PORT d[8] (746:746:746) (746:746:746))
        (PORT d[9] (1172:1172:1172) (1172:1172:1172))
        (PORT d[10] (1160:1160:1160) (1160:1160:1160))
        (PORT d[11] (752:752:752) (752:752:752))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (801:801:801) (801:801:801))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (1022:1022:1022) (1022:1022:1022))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT d[0] (1022:1022:1022) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1184:1184:1184) (1184:1184:1184))
        (PORT ena (861:861:861) (861:861:861))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (985:985:985) (985:985:985))
        (PORT d[1] (2171:2171:2171) (2171:2171:2171))
        (PORT d[2] (1142:1142:1142) (1142:1142:1142))
        (PORT d[3] (837:837:837) (837:837:837))
        (PORT d[4] (955:955:955) (955:955:955))
        (PORT d[5] (1396:1396:1396) (1396:1396:1396))
        (PORT d[6] (1368:1368:1368) (1368:1368:1368))
        (PORT d[7] (1346:1346:1346) (1346:1346:1346))
        (PORT d[8] (1585:1585:1585) (1585:1585:1585))
        (PORT d[9] (1437:1437:1437) (1437:1437:1437))
        (PORT d[10] (1969:1969:1969) (1969:1969:1969))
        (PORT d[11] (1831:1831:1831) (1831:1831:1831))
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT ena (862:862:862) (862:862:862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT ena (862:862:862) (862:862:862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT d[0] (862:862:862) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (439:439:439) (439:439:439))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (1160:1160:1160) (1160:1160:1160))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1130:1130:1130))
        (PORT d[1] (944:944:944) (944:944:944))
        (PORT d[2] (935:935:935) (935:935:935))
        (PORT d[3] (1044:1044:1044) (1044:1044:1044))
        (PORT d[4] (1405:1405:1405) (1405:1405:1405))
        (PORT d[5] (889:889:889) (889:889:889))
        (PORT d[6] (883:883:883) (883:883:883))
        (PORT d[7] (1322:1322:1322) (1322:1322:1322))
        (PORT d[8] (1019:1019:1019) (1019:1019:1019))
        (PORT d[9] (1357:1357:1357) (1357:1357:1357))
        (PORT d[10] (1046:1046:1046) (1046:1046:1046))
        (PORT d[11] (916:916:916) (916:916:916))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (1162:1162:1162) (1162:1162:1162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (941:941:941))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (1162:1162:1162) (1162:1162:1162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT d[0] (1162:1162:1162) (1162:1162:1162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (884:884:884) (884:884:884))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (970:970:970))
        (PORT d[1] (2155:2155:2155) (2155:2155:2155))
        (PORT d[2] (1116:1116:1116) (1116:1116:1116))
        (PORT d[3] (976:976:976) (976:976:976))
        (PORT d[4] (1196:1196:1196) (1196:1196:1196))
        (PORT d[5] (1085:1085:1085) (1085:1085:1085))
        (PORT d[6] (2076:2076:2076) (2076:2076:2076))
        (PORT d[7] (1363:1363:1363) (1363:1363:1363))
        (PORT d[8] (1627:1627:1627) (1627:1627:1627))
        (PORT d[9] (1081:1081:1081) (1081:1081:1081))
        (PORT d[10] (1319:1319:1319) (1319:1319:1319))
        (PORT d[11] (1818:1818:1818) (1818:1818:1818))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (885:885:885) (885:885:885))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (885:885:885) (885:885:885))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT d[0] (885:885:885) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (593:593:593) (593:593:593))
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT ena (996:996:996) (996:996:996))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1101:1101:1101))
        (PORT d[1] (933:933:933) (933:933:933))
        (PORT d[2] (1028:1028:1028) (1028:1028:1028))
        (PORT d[3] (914:914:914) (914:914:914))
        (PORT d[4] (1066:1066:1066) (1066:1066:1066))
        (PORT d[5] (866:866:866) (866:866:866))
        (PORT d[6] (859:859:859) (859:859:859))
        (PORT d[7] (996:996:996) (996:996:996))
        (PORT d[8] (846:846:846) (846:846:846))
        (PORT d[9] (908:908:908) (908:908:908))
        (PORT d[10] (1151:1151:1151) (1151:1151:1151))
        (PORT d[11] (980:980:980) (980:980:980))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (998:998:998) (998:998:998))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (777:777:777) (777:777:777))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (998:998:998) (998:998:998))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT d[0] (998:998:998) (998:998:998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1168:1168:1168) (1168:1168:1168))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (995:995:995))
        (PORT d[1] (1903:1903:1903) (1903:1903:1903))
        (PORT d[2] (1137:1137:1137) (1137:1137:1137))
        (PORT d[3] (1143:1143:1143) (1143:1143:1143))
        (PORT d[4] (1237:1237:1237) (1237:1237:1237))
        (PORT d[5] (1110:1110:1110) (1110:1110:1110))
        (PORT d[6] (1921:1921:1921) (1921:1921:1921))
        (PORT d[7] (1532:1532:1532) (1532:1532:1532))
        (PORT d[8] (1604:1604:1604) (1604:1604:1604))
        (PORT d[9] (1252:1252:1252) (1252:1252:1252))
        (PORT d[10] (2146:2146:2146) (2146:2146:2146))
        (PORT d[11] (1811:1811:1811) (1811:1811:1811))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (1169:1169:1169) (1169:1169:1169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (1169:1169:1169) (1169:1169:1169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT d[0] (1169:1169:1169) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (735:735:735) (735:735:735))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (1083:1083:1083) (1083:1083:1083))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (743:743:743) (743:743:743))
        (PORT d[1] (770:770:770) (770:770:770))
        (PORT d[2] (758:758:758) (758:758:758))
        (PORT d[3] (767:767:767) (767:767:767))
        (PORT d[4] (955:955:955) (955:955:955))
        (PORT d[5] (1105:1105:1105) (1105:1105:1105))
        (PORT d[6] (718:718:718) (718:718:718))
        (PORT d[7] (1041:1041:1041) (1041:1041:1041))
        (PORT d[8] (895:895:895) (895:895:895))
        (PORT d[9] (1198:1198:1198) (1198:1198:1198))
        (PORT d[10] (660:660:660) (660:660:660))
        (PORT d[11] (899:899:899) (899:899:899))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (1085:1085:1085) (1085:1085:1085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (759:759:759) (759:759:759))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (1085:1085:1085) (1085:1085:1085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT d[0] (1085:1085:1085) (1085:1085:1085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (479:479:479) (479:479:479))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (477:477:477) (477:477:477))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (466:466:466) (466:466:466))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (466:466:466) (466:466:466))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (470:470:470) (470:470:470))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (470:470:470) (470:470:470))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (474:474:474) (474:474:474))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (474:474:474) (474:474:474))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (482:482:482) (482:482:482))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (482:482:482) (482:482:482))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (482:482:482) (482:482:482))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (481:481:481) (481:481:481))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (481:481:481) (481:481:481))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (479:479:479) (479:479:479))
        (PORT sload (521:521:521) (521:521:521))
        (PORT ena (541:541:541) (541:541:541))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (162:162:162))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (162:162:162))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (161:161:161))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (154:154:154))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT ena (1361:1361:1361) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1901:1901:1901))
        (PORT d[1] (2129:2129:2129) (2129:2129:2129))
        (PORT d[2] (1497:1497:1497) (1497:1497:1497))
        (PORT d[3] (2185:2185:2185) (2185:2185:2185))
        (PORT d[4] (1979:1979:1979) (1979:1979:1979))
        (PORT d[5] (1881:1881:1881) (1881:1881:1881))
        (PORT d[6] (2729:2729:2729) (2729:2729:2729))
        (PORT d[7] (1621:1621:1621) (1621:1621:1621))
        (PORT d[8] (2323:2323:2323) (2323:2323:2323))
        (PORT d[9] (2123:2123:2123) (2123:2123:2123))
        (PORT d[10] (2211:2211:2211) (2211:2211:2211))
        (PORT d[11] (2060:2060:2060) (2060:2060:2060))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (1362:1362:1362) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (1362:1362:1362) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT d[0] (1362:1362:1362) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1199:1199:1199))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (2636:2636:2636) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2033:2033:2033))
        (PORT d[1] (1918:1918:1918) (1918:1918:1918))
        (PORT d[2] (2165:2165:2165) (2165:2165:2165))
        (PORT d[3] (2317:2317:2317) (2317:2317:2317))
        (PORT d[4] (1476:1476:1476) (1476:1476:1476))
        (PORT d[5] (2243:2243:2243) (2243:2243:2243))
        (PORT d[6] (2183:2183:2183) (2183:2183:2183))
        (PORT d[7] (2363:2363:2363) (2363:2363:2363))
        (PORT d[8] (2282:2282:2282) (2282:2282:2282))
        (PORT d[9] (2080:2080:2080) (2080:2080:2080))
        (PORT d[10] (2349:2349:2349) (2349:2349:2349))
        (PORT d[11] (1661:1661:1661) (1661:1661:1661))
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT ena (2638:2638:2638) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2417:2417:2417))
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT ena (2638:2638:2638) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT d[0] (2638:2638:2638) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT ena (1381:1381:1381) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2047:2047:2047))
        (PORT d[1] (2257:2257:2257) (2257:2257:2257))
        (PORT d[2] (1499:1499:1499) (1499:1499:1499))
        (PORT d[3] (2182:2182:2182) (2182:2182:2182))
        (PORT d[4] (1995:1995:1995) (1995:1995:1995))
        (PORT d[5] (2010:2010:2010) (2010:2010:2010))
        (PORT d[6] (2748:2748:2748) (2748:2748:2748))
        (PORT d[7] (1755:1755:1755) (1755:1755:1755))
        (PORT d[8] (2280:2280:2280) (2280:2280:2280))
        (PORT d[9] (2136:2136:2136) (2136:2136:2136))
        (PORT d[10] (2081:2081:2081) (2081:2081:2081))
        (PORT d[11] (2165:2165:2165) (2165:2165:2165))
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT ena (1382:1382:1382) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT ena (1382:1382:1382) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT d[0] (1382:1382:1382) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1093:1093:1093))
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT ena (1761:1761:1761) (1761:1761:1761))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2023:2023:2023))
        (PORT d[1] (1932:1932:1932) (1932:1932:1932))
        (PORT d[2] (2289:2289:2289) (2289:2289:2289))
        (PORT d[3] (2339:2339:2339) (2339:2339:2339))
        (PORT d[4] (1493:1493:1493) (1493:1493:1493))
        (PORT d[5] (2354:2354:2354) (2354:2354:2354))
        (PORT d[6] (2195:2195:2195) (2195:2195:2195))
        (PORT d[7] (1897:1897:1897) (1897:1897:1897))
        (PORT d[8] (2502:2502:2502) (2502:2502:2502))
        (PORT d[9] (2097:2097:2097) (2097:2097:2097))
        (PORT d[10] (2373:2373:2373) (2373:2373:2373))
        (PORT d[11] (1648:1648:1648) (1648:1648:1648))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1542:1542:1542))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT d[0] (1763:1763:1763) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT ena (1332:1332:1332) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1385:1385:1385))
        (PORT d[1] (852:852:852) (852:852:852))
        (PORT d[2] (773:773:773) (773:773:773))
        (PORT d[3] (953:953:953) (953:953:953))
        (PORT d[4] (861:861:861) (861:861:861))
        (PORT d[5] (939:939:939) (939:939:939))
        (PORT d[6] (1585:1585:1585) (1585:1585:1585))
        (PORT d[7] (947:947:947) (947:947:947))
        (PORT d[8] (850:850:850) (850:850:850))
        (PORT d[9] (857:857:857) (857:857:857))
        (PORT d[10] (835:835:835) (835:835:835))
        (PORT d[11] (714:714:714) (714:714:714))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT d[0] (1333:1333:1333) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1005:1005:1005))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (1459:1459:1459) (1459:1459:1459))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1515:1515:1515))
        (PORT d[1] (1446:1446:1446) (1446:1446:1446))
        (PORT d[2] (1245:1245:1245) (1245:1245:1245))
        (PORT d[3] (1463:1463:1463) (1463:1463:1463))
        (PORT d[4] (1850:1850:1850) (1850:1850:1850))
        (PORT d[5] (1262:1262:1262) (1262:1262:1262))
        (PORT d[6] (1266:1266:1266) (1266:1266:1266))
        (PORT d[7] (1152:1152:1152) (1152:1152:1152))
        (PORT d[8] (1496:1496:1496) (1496:1496:1496))
        (PORT d[9] (1170:1170:1170) (1170:1170:1170))
        (PORT d[10] (1248:1248:1248) (1248:1248:1248))
        (PORT d[11] (1559:1559:1559) (1559:1559:1559))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1461:1461:1461) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1240:1240:1240))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1461:1461:1461) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT d[0] (1461:1461:1461) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1136:1136:1136) (1136:1136:1136))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1427:1427:1427))
        (PORT d[1] (1493:1493:1493) (1493:1493:1493))
        (PORT d[2] (1296:1296:1296) (1296:1296:1296))
        (PORT d[3] (1464:1464:1464) (1464:1464:1464))
        (PORT d[4] (1544:1544:1544) (1544:1544:1544))
        (PORT d[5] (1531:1531:1531) (1531:1531:1531))
        (PORT d[6] (2580:2580:2580) (2580:2580:2580))
        (PORT d[7] (1622:1622:1622) (1622:1622:1622))
        (PORT d[8] (2351:2351:2351) (2351:2351:2351))
        (PORT d[9] (1709:1709:1709) (1709:1709:1709))
        (PORT d[10] (1610:1610:1610) (1610:1610:1610))
        (PORT d[11] (1490:1490:1490) (1490:1490:1490))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1137:1137:1137) (1137:1137:1137))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1137:1137:1137) (1137:1137:1137))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT d[0] (1137:1137:1137) (1137:1137:1137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (683:683:683) (683:683:683))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1907:1907:1907) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1713:1713:1713))
        (PORT d[1] (1670:1670:1670) (1670:1670:1670))
        (PORT d[2] (1620:1620:1620) (1620:1620:1620))
        (PORT d[3] (1645:1645:1645) (1645:1645:1645))
        (PORT d[4] (1307:1307:1307) (1307:1307:1307))
        (PORT d[5] (1557:1557:1557) (1557:1557:1557))
        (PORT d[6] (1524:1524:1524) (1524:1524:1524))
        (PORT d[7] (1518:1518:1518) (1518:1518:1518))
        (PORT d[8] (1539:1539:1539) (1539:1539:1539))
        (PORT d[9] (1505:1505:1505) (1505:1505:1505))
        (PORT d[10] (1701:1701:1701) (1701:1701:1701))
        (PORT d[11] (1482:1482:1482) (1482:1482:1482))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1909:1909:1909) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1688:1688:1688))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1909:1909:1909) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT d[0] (1909:1909:1909) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (154:154:154))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT ena (898:898:898) (898:898:898))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1249:1249:1249))
        (PORT d[1] (1228:1228:1228) (1228:1228:1228))
        (PORT d[2] (1252:1252:1252) (1252:1252:1252))
        (PORT d[3] (1103:1103:1103) (1103:1103:1103))
        (PORT d[4] (1322:1322:1322) (1322:1322:1322))
        (PORT d[5] (1275:1275:1275) (1275:1275:1275))
        (PORT d[6] (1186:1186:1186) (1186:1186:1186))
        (PORT d[7] (1141:1141:1141) (1141:1141:1141))
        (PORT d[8] (1681:1681:1681) (1681:1681:1681))
        (PORT d[9] (1248:1248:1248) (1248:1248:1248))
        (PORT d[10] (1121:1121:1121) (1121:1121:1121))
        (PORT d[11] (2123:2123:2123) (2123:2123:2123))
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT ena (899:899:899) (899:899:899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT ena (899:899:899) (899:899:899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT d[0] (899:899:899) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1196:1196:1196))
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT ena (1400:1400:1400) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1203:1203:1203))
        (PORT d[1] (1197:1197:1197) (1197:1197:1197))
        (PORT d[2] (1235:1235:1235) (1235:1235:1235))
        (PORT d[3] (1250:1250:1250) (1250:1250:1250))
        (PORT d[4] (1626:1626:1626) (1626:1626:1626))
        (PORT d[5] (1185:1185:1185) (1185:1185:1185))
        (PORT d[6] (1027:1027:1027) (1027:1027:1027))
        (PORT d[7] (1392:1392:1392) (1392:1392:1392))
        (PORT d[8] (1201:1201:1201) (1201:1201:1201))
        (PORT d[9] (1647:1647:1647) (1647:1647:1647))
        (PORT d[10] (1192:1192:1192) (1192:1192:1192))
        (PORT d[11] (1170:1170:1170) (1170:1170:1170))
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT ena (1402:1402:1402) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1181:1181:1181))
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT ena (1402:1402:1402) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT d[0] (1402:1402:1402) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT ena (1015:1015:1015) (1015:1015:1015))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1268:1268:1268))
        (PORT d[1] (1236:1236:1236) (1236:1236:1236))
        (PORT d[2] (1300:1300:1300) (1300:1300:1300))
        (PORT d[3] (1119:1119:1119) (1119:1119:1119))
        (PORT d[4] (1452:1452:1452) (1452:1452:1452))
        (PORT d[5] (1263:1263:1263) (1263:1263:1263))
        (PORT d[6] (1197:1197:1197) (1197:1197:1197))
        (PORT d[7] (1167:1167:1167) (1167:1167:1167))
        (PORT d[8] (1704:1704:1704) (1704:1704:1704))
        (PORT d[9] (1272:1272:1272) (1272:1272:1272))
        (PORT d[10] (1251:1251:1251) (1251:1251:1251))
        (PORT d[11] (2116:2116:2116) (2116:2116:2116))
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT ena (1016:1016:1016) (1016:1016:1016))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT ena (1016:1016:1016) (1016:1016:1016))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT d[0] (1016:1016:1016) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1074:1074:1074))
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1309:1309:1309) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1174:1174:1174))
        (PORT d[1] (1397:1397:1397) (1397:1397:1397))
        (PORT d[2] (1099:1099:1099) (1099:1099:1099))
        (PORT d[3] (1362:1362:1362) (1362:1362:1362))
        (PORT d[4] (1394:1394:1394) (1394:1394:1394))
        (PORT d[5] (1051:1051:1051) (1051:1051:1051))
        (PORT d[6] (1042:1042:1042) (1042:1042:1042))
        (PORT d[7] (1170:1170:1170) (1170:1170:1170))
        (PORT d[8] (1188:1188:1188) (1188:1188:1188))
        (PORT d[9] (1772:1772:1772) (1772:1772:1772))
        (PORT d[10] (1325:1325:1325) (1325:1325:1325))
        (PORT d[11] (1166:1166:1166) (1166:1166:1166))
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1090:1090:1090))
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (PORT d[0] (1311:1311:1311) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (729:729:729) (729:729:729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1296:1296:1296))
        (PORT d[1] (1385:1385:1385) (1385:1385:1385))
        (PORT d[2] (1262:1262:1262) (1262:1262:1262))
        (PORT d[3] (1261:1261:1261) (1261:1261:1261))
        (PORT d[4] (1478:1478:1478) (1478:1478:1478))
        (PORT d[5] (1114:1114:1114) (1114:1114:1114))
        (PORT d[6] (1355:1355:1355) (1355:1355:1355))
        (PORT d[7] (1323:1323:1323) (1323:1323:1323))
        (PORT d[8] (1955:1955:1955) (1955:1955:1955))
        (PORT d[9] (1432:1432:1432) (1432:1432:1432))
        (PORT d[10] (1283:1283:1283) (1283:1283:1283))
        (PORT d[11] (1971:1971:1971) (1971:1971:1971))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (730:730:730) (730:730:730))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (730:730:730) (730:730:730))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT d[0] (730:730:730) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (945:945:945))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1154:1154:1154) (1154:1154:1154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1141:1141:1141))
        (PORT d[1] (1203:1203:1203) (1203:1203:1203))
        (PORT d[2] (1061:1061:1061) (1061:1061:1061))
        (PORT d[3] (1388:1388:1388) (1388:1388:1388))
        (PORT d[4] (1096:1096:1096) (1096:1096:1096))
        (PORT d[5] (1020:1020:1020) (1020:1020:1020))
        (PORT d[6] (1010:1010:1010) (1010:1010:1010))
        (PORT d[7] (1190:1190:1190) (1190:1190:1190))
        (PORT d[8] (1146:1146:1146) (1146:1146:1146))
        (PORT d[9] (1065:1065:1065) (1065:1065:1065))
        (PORT d[10] (1250:1250:1250) (1250:1250:1250))
        (PORT d[11] (1009:1009:1009) (1009:1009:1009))
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT ena (1156:1156:1156) (1156:1156:1156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (935:935:935) (935:935:935))
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT ena (1156:1156:1156) (1156:1156:1156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT d[0] (1156:1156:1156) (1156:1156:1156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (1266:1266:1266) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1396:1396:1396))
        (PORT d[1] (1475:1475:1475) (1475:1475:1475))
        (PORT d[2] (1280:1280:1280) (1280:1280:1280))
        (PORT d[3] (1426:1426:1426) (1426:1426:1426))
        (PORT d[4] (1523:1523:1523) (1523:1523:1523))
        (PORT d[5] (1679:1679:1679) (1679:1679:1679))
        (PORT d[6] (2716:2716:2716) (2716:2716:2716))
        (PORT d[7] (1598:1598:1598) (1598:1598:1598))
        (PORT d[8] (2066:2066:2066) (2066:2066:2066))
        (PORT d[9] (1719:1719:1719) (1719:1719:1719))
        (PORT d[10] (1857:1857:1857) (1857:1857:1857))
        (PORT d[11] (1638:1638:1638) (1638:1638:1638))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (1267:1267:1267) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (1267:1267:1267) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT d[0] (1267:1267:1267) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (872:872:872) (872:872:872))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (2034:2034:2034) (2034:2034:2034))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1676:1676:1676))
        (PORT d[1] (1531:1531:1531) (1531:1531:1531))
        (PORT d[2] (1512:1512:1512) (1512:1512:1512))
        (PORT d[3] (1723:1723:1723) (1723:1723:1723))
        (PORT d[4] (1215:1215:1215) (1215:1215:1215))
        (PORT d[5] (1536:1536:1536) (1536:1536:1536))
        (PORT d[6] (1768:1768:1768) (1768:1768:1768))
        (PORT d[7] (1502:1502:1502) (1502:1502:1502))
        (PORT d[8] (1401:1401:1401) (1401:1401:1401))
        (PORT d[9] (1504:1504:1504) (1504:1504:1504))
        (PORT d[10] (1395:1395:1395) (1395:1395:1395))
        (PORT d[11] (1579:1579:1579) (1579:1579:1579))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (2036:2036:2036) (2036:2036:2036))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (1815:1815:1815))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (2036:2036:2036) (2036:2036:2036))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT d[0] (2036:2036:2036) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1181:1181:1181) (1181:1181:1181))
        (PORT ena (1988:1988:1988) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1495:1495:1495))
        (PORT d[1] (2318:2318:2318) (2318:2318:2318))
        (PORT d[2] (1513:1513:1513) (1513:1513:1513))
        (PORT d[3] (1576:1576:1576) (1576:1576:1576))
        (PORT d[4] (1519:1519:1519) (1519:1519:1519))
        (PORT d[5] (1960:1960:1960) (1960:1960:1960))
        (PORT d[6] (2416:2416:2416) (2416:2416:2416))
        (PORT d[7] (1839:1839:1839) (1839:1839:1839))
        (PORT d[8] (2708:2708:2708) (2708:2708:2708))
        (PORT d[9] (1124:1124:1124) (1124:1124:1124))
        (PORT d[10] (2487:2487:2487) (2487:2487:2487))
        (PORT d[11] (2346:2346:2346) (2346:2346:2346))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (1989:1989:1989) (1989:1989:1989))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (1989:1989:1989) (1989:1989:1989))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT d[0] (1989:1989:1989) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1440:1440:1440))
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT ena (1955:1955:1955) (1955:1955:1955))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1470:1470:1470))
        (PORT d[1] (1995:1995:1995) (1995:1995:1995))
        (PORT d[2] (1303:1303:1303) (1303:1303:1303))
        (PORT d[3] (1330:1330:1330) (1330:1330:1330))
        (PORT d[4] (2391:2391:2391) (2391:2391:2391))
        (PORT d[5] (1314:1314:1314) (1314:1314:1314))
        (PORT d[6] (1332:1332:1332) (1332:1332:1332))
        (PORT d[7] (2018:2018:2018) (2018:2018:2018))
        (PORT d[8] (1156:1156:1156) (1156:1156:1156))
        (PORT d[9] (1294:1294:1294) (1294:1294:1294))
        (PORT d[10] (1358:1358:1358) (1358:1358:1358))
        (PORT d[11] (2015:2015:2015) (2015:2015:2015))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (1957:1957:1957) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1736:1736:1736))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (1957:1957:1957) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT d[0] (1957:1957:1957) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (PORT ena (1483:1483:1483) (1483:1483:1483))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (987:987:987))
        (PORT d[1] (2070:2070:2070) (2070:2070:2070))
        (PORT d[2] (960:960:960) (960:960:960))
        (PORT d[3] (1304:1304:1304) (1304:1304:1304))
        (PORT d[4] (1156:1156:1156) (1156:1156:1156))
        (PORT d[5] (1559:1559:1559) (1559:1559:1559))
        (PORT d[6] (2123:2123:2123) (2123:2123:2123))
        (PORT d[7] (1323:1323:1323) (1323:1323:1323))
        (PORT d[8] (1848:1848:1848) (1848:1848:1848))
        (PORT d[9] (926:926:926) (926:926:926))
        (PORT d[10] (2606:2606:2606) (2606:2606:2606))
        (PORT d[11] (1972:1972:1972) (1972:1972:1972))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1484:1484:1484) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1484:1484:1484) (1484:1484:1484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT d[0] (1484:1484:1484) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1751:1751:1751))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (951:951:951) (951:951:951))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1178:1178:1178))
        (PORT d[1] (1746:1746:1746) (1746:1746:1746))
        (PORT d[2] (1056:1056:1056) (1056:1056:1056))
        (PORT d[3] (1282:1282:1282) (1282:1282:1282))
        (PORT d[4] (2073:2073:2073) (2073:2073:2073))
        (PORT d[5] (1689:1689:1689) (1689:1689:1689))
        (PORT d[6] (821:821:821) (821:821:821))
        (PORT d[7] (1521:1521:1521) (1521:1521:1521))
        (PORT d[8] (807:807:807) (807:807:807))
        (PORT d[9] (723:723:723) (723:723:723))
        (PORT d[10] (986:986:986) (986:986:986))
        (PORT d[11] (1745:1745:1745) (1745:1745:1745))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (953:953:953) (953:953:953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (732:732:732) (732:732:732))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (953:953:953) (953:953:953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT d[0] (953:953:953) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT ena (2268:2268:2268) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1507:1507:1507))
        (PORT d[1] (2446:2446:2446) (2446:2446:2446))
        (PORT d[2] (1519:1519:1519) (1519:1519:1519))
        (PORT d[3] (1706:1706:1706) (1706:1706:1706))
        (PORT d[4] (1658:1658:1658) (1658:1658:1658))
        (PORT d[5] (1978:1978:1978) (1978:1978:1978))
        (PORT d[6] (2661:2661:2661) (2661:2661:2661))
        (PORT d[7] (1845:1845:1845) (1845:1845:1845))
        (PORT d[8] (2456:2456:2456) (2456:2456:2456))
        (PORT d[9] (1135:1135:1135) (1135:1135:1135))
        (PORT d[10] (2732:2732:2732) (2732:2732:2732))
        (PORT d[11] (2595:2595:2595) (2595:2595:2595))
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT ena (2269:2269:2269) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT ena (2269:2269:2269) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT d[0] (2269:2269:2269) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1417:1417:1417))
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT ena (1410:1410:1410) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1579:1579:1579))
        (PORT d[1] (2127:2127:2127) (2127:2127:2127))
        (PORT d[2] (1433:1433:1433) (1433:1433:1433))
        (PORT d[3] (1584:1584:1584) (1584:1584:1584))
        (PORT d[4] (2523:2523:2523) (2523:2523:2523))
        (PORT d[5] (1445:1445:1445) (1445:1445:1445))
        (PORT d[6] (1302:1302:1302) (1302:1302:1302))
        (PORT d[7] (2035:2035:2035) (2035:2035:2035))
        (PORT d[8] (1166:1166:1166) (1166:1166:1166))
        (PORT d[9] (1529:1529:1529) (1529:1529:1529))
        (PORT d[10] (1376:1376:1376) (1376:1376:1376))
        (PORT d[11] (2143:2143:2143) (2143:2143:2143))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (1412:1412:1412) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1191:1191:1191))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (1412:1412:1412) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT d[0] (1412:1412:1412) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1223:1223:1223) (1223:1223:1223))
        (PORT ena (1432:1432:1432) (1432:1432:1432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1018:1018:1018))
        (PORT d[1] (2057:2057:2057) (2057:2057:2057))
        (PORT d[2] (1096:1096:1096) (1096:1096:1096))
        (PORT d[3] (1457:1457:1457) (1457:1457:1457))
        (PORT d[4] (1302:1302:1302) (1302:1302:1302))
        (PORT d[5] (1430:1430:1430) (1430:1430:1430))
        (PORT d[6] (2110:2110:2110) (2110:2110:2110))
        (PORT d[7] (1316:1316:1316) (1316:1316:1316))
        (PORT d[8] (1165:1165:1165) (1165:1165:1165))
        (PORT d[9] (921:921:921) (921:921:921))
        (PORT d[10] (2508:2508:2508) (2508:2508:2508))
        (PORT d[11] (1983:1983:1983) (1983:1983:1983))
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (PORT d[0] (1433:1433:1433) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1729:1729:1729))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1074:1074:1074) (1074:1074:1074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1191:1191:1191))
        (PORT d[1] (1885:1885:1885) (1885:1885:1885))
        (PORT d[2] (880:880:880) (880:880:880))
        (PORT d[3] (1291:1291:1291) (1291:1291:1291))
        (PORT d[4] (2046:2046:2046) (2046:2046:2046))
        (PORT d[5] (1744:1744:1744) (1744:1744:1744))
        (PORT d[6] (834:834:834) (834:834:834))
        (PORT d[7] (1504:1504:1504) (1504:1504:1504))
        (PORT d[8] (825:825:825) (825:825:825))
        (PORT d[9] (823:823:823) (823:823:823))
        (PORT d[10] (841:841:841) (841:841:841))
        (PORT d[11] (1962:1962:1962) (1962:1962:1962))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (1076:1076:1076) (1076:1076:1076))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (855:855:855) (855:855:855))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (1076:1076:1076) (1076:1076:1076))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT d[0] (1076:1076:1076) (1076:1076:1076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (PORT ena (1403:1403:1403) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2161:2161:2161))
        (PORT d[1] (1658:1658:1658) (1658:1658:1658))
        (PORT d[2] (1361:1361:1361) (1361:1361:1361))
        (PORT d[3] (1532:1532:1532) (1532:1532:1532))
        (PORT d[4] (1599:1599:1599) (1599:1599:1599))
        (PORT d[5] (1532:1532:1532) (1532:1532:1532))
        (PORT d[6] (1982:1982:1982) (1982:1982:1982))
        (PORT d[7] (1872:1872:1872) (1872:1872:1872))
        (PORT d[8] (2199:2199:2199) (2199:2199:2199))
        (PORT d[9] (1590:1590:1590) (1590:1590:1590))
        (PORT d[10] (1936:1936:1936) (1936:1936:1936))
        (PORT d[11] (2291:2291:2291) (2291:2291:2291))
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (PORT ena (1404:1404:1404) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (PORT ena (1404:1404:1404) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (PORT d[0] (1404:1404:1404) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1050:1050:1050))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (2072:2072:2072) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1105:1105:1105))
        (PORT d[1] (1024:1024:1024) (1024:1024:1024))
        (PORT d[2] (1113:1113:1113) (1113:1113:1113))
        (PORT d[3] (981:981:981) (981:981:981))
        (PORT d[4] (1098:1098:1098) (1098:1098:1098))
        (PORT d[5] (1413:1413:1413) (1413:1413:1413))
        (PORT d[6] (1274:1274:1274) (1274:1274:1274))
        (PORT d[7] (2048:2048:2048) (2048:2048:2048))
        (PORT d[8] (1083:1083:1083) (1083:1083:1083))
        (PORT d[9] (1177:1177:1177) (1177:1177:1177))
        (PORT d[10] (1309:1309:1309) (1309:1309:1309))
        (PORT d[11] (1828:1828:1828) (1828:1828:1828))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (2074:2074:2074) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1858:1858:1858))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (2074:2074:2074) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT d[0] (2074:2074:2074) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (1305:1305:1305) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1179:1179:1179))
        (PORT d[1] (2321:2321:2321) (2321:2321:2321))
        (PORT d[2] (1343:1343:1343) (1343:1343:1343))
        (PORT d[3] (1323:1323:1323) (1323:1323:1323))
        (PORT d[4] (1169:1169:1169) (1169:1169:1169))
        (PORT d[5] (1420:1420:1420) (1420:1420:1420))
        (PORT d[6] (1975:1975:1975) (1975:1975:1975))
        (PORT d[7] (1862:1862:1862) (1862:1862:1862))
        (PORT d[8] (1636:1636:1636) (1636:1636:1636))
        (PORT d[9] (1269:1269:1269) (1269:1269:1269))
        (PORT d[10] (2430:2430:2430) (2430:2430:2430))
        (PORT d[11] (1993:1993:1993) (1993:1993:1993))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1306:1306:1306) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1306:1306:1306) (1306:1306:1306))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT d[0] (1306:1306:1306) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1221:1221:1221))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (2025:2025:2025) (2025:2025:2025))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (772:772:772) (772:772:772))
        (PORT d[1] (769:769:769) (769:769:769))
        (PORT d[2] (885:885:885) (885:885:885))
        (PORT d[3] (741:741:741) (741:741:741))
        (PORT d[4] (819:819:819) (819:819:819))
        (PORT d[5] (1373:1373:1373) (1373:1373:1373))
        (PORT d[6] (1160:1160:1160) (1160:1160:1160))
        (PORT d[7] (1128:1128:1128) (1128:1128:1128))
        (PORT d[8] (1085:1085:1085) (1085:1085:1085))
        (PORT d[9] (919:919:919) (919:919:919))
        (PORT d[10] (970:970:970) (970:970:970))
        (PORT d[11] (1082:1082:1082) (1082:1082:1082))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT ena (2027:2027:2027) (2027:2027:2027))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (1806:1806:1806))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT ena (2027:2027:2027) (2027:2027:2027))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT d[0] (2027:2027:2027) (2027:2027:2027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (1511:1511:1511) (1511:1511:1511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1499:1499:1499))
        (PORT d[1] (2510:2510:2510) (2510:2510:2510))
        (PORT d[2] (1522:1522:1522) (1522:1522:1522))
        (PORT d[3] (1662:1662:1662) (1662:1662:1662))
        (PORT d[4] (1638:1638:1638) (1638:1638:1638))
        (PORT d[5] (1611:1611:1611) (1611:1611:1611))
        (PORT d[6] (2289:2289:2289) (2289:2289:2289))
        (PORT d[7] (2188:2188:2188) (2188:2188:2188))
        (PORT d[8] (1818:1818:1818) (1818:1818:1818))
        (PORT d[9] (1586:1586:1586) (1586:1586:1586))
        (PORT d[10] (2737:2737:2737) (2737:2737:2737))
        (PORT d[11] (2218:2218:2218) (2218:2218:2218))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1512:1512:1512) (1512:1512:1512))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1512:1512:1512) (1512:1512:1512))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT d[0] (1512:1512:1512) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1208:1208:1208))
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT ena (1307:1307:1307) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1078:1078:1078))
        (PORT d[1] (1077:1077:1077) (1077:1077:1077))
        (PORT d[2] (1081:1081:1081) (1081:1081:1081))
        (PORT d[3] (1047:1047:1047) (1047:1047:1047))
        (PORT d[4] (1137:1137:1137) (1137:1137:1137))
        (PORT d[5] (1026:1026:1026) (1026:1026:1026))
        (PORT d[6] (1043:1043:1043) (1043:1043:1043))
        (PORT d[7] (1465:1465:1465) (1465:1465:1465))
        (PORT d[8] (1398:1398:1398) (1398:1398:1398))
        (PORT d[9] (1320:1320:1320) (1320:1320:1320))
        (PORT d[10] (1166:1166:1166) (1166:1166:1166))
        (PORT d[11] (1396:1396:1396) (1396:1396:1396))
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT ena (1309:1309:1309) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1088:1088:1088))
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT ena (1309:1309:1309) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT d[0] (1309:1309:1309) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (PORT ena (1962:1962:1962) (1962:1962:1962))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2373:2373:2373))
        (PORT d[1] (2710:2710:2710) (2710:2710:2710))
        (PORT d[2] (1517:1517:1517) (1517:1517:1517))
        (PORT d[3] (1897:1897:1897) (1897:1897:1897))
        (PORT d[4] (2059:2059:2059) (2059:2059:2059))
        (PORT d[5] (2025:2025:2025) (2025:2025:2025))
        (PORT d[6] (2376:2376:2376) (2376:2376:2376))
        (PORT d[7] (1967:1967:1967) (1967:1967:1967))
        (PORT d[8] (2385:2385:2385) (2385:2385:2385))
        (PORT d[9] (2541:2541:2541) (2541:2541:2541))
        (PORT d[10] (2380:2380:2380) (2380:2380:2380))
        (PORT d[11] (2634:2634:2634) (2634:2634:2634))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1963:1963:1963) (1963:1963:1963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1963:1963:1963) (1963:1963:1963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT d[0] (1963:1963:1963) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (571:571:571) (571:571:571))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1642:1642:1642) (1642:1642:1642))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1376:1376:1376))
        (PORT d[1] (2075:2075:2075) (2075:2075:2075))
        (PORT d[2] (1793:1793:1793) (1793:1793:1793))
        (PORT d[3] (1714:1714:1714) (1714:1714:1714))
        (PORT d[4] (1901:1901:1901) (1901:1901:1901))
        (PORT d[5] (2103:2103:2103) (2103:2103:2103))
        (PORT d[6] (1906:1906:1906) (1906:1906:1906))
        (PORT d[7] (3234:3234:3234) (3234:3234:3234))
        (PORT d[8] (3180:3180:3180) (3180:3180:3180))
        (PORT d[9] (1971:1971:1971) (1971:1971:1971))
        (PORT d[10] (2018:2018:2018) (2018:2018:2018))
        (PORT d[11] (1977:1977:1977) (1977:1977:1977))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1644:1644:1644) (1644:1644:1644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1423:1423:1423))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1644:1644:1644) (1644:1644:1644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT d[0] (1644:1644:1644) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (PORT ena (1738:1738:1738) (1738:1738:1738))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2515:2515:2515))
        (PORT d[1] (2663:2663:2663) (2663:2663:2663))
        (PORT d[2] (1519:1519:1519) (1519:1519:1519))
        (PORT d[3] (1943:1943:1943) (1943:1943:1943))
        (PORT d[4] (2451:2451:2451) (2451:2451:2451))
        (PORT d[5] (2139:2139:2139) (2139:2139:2139))
        (PORT d[6] (2428:2428:2428) (2428:2428:2428))
        (PORT d[7] (1793:1793:1793) (1793:1793:1793))
        (PORT d[8] (2571:2571:2571) (2571:2571:2571))
        (PORT d[9] (2508:2508:2508) (2508:2508:2508))
        (PORT d[10] (2350:2350:2350) (2350:2350:2350))
        (PORT d[11] (2352:2352:2352) (2352:2352:2352))
        (PORT clk (1235:1235:1235) (1235:1235:1235))
        (PORT ena (1739:1739:1739) (1739:1739:1739))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1235:1235:1235) (1235:1235:1235))
        (PORT ena (1739:1739:1739) (1739:1739:1739))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1235:1235:1235))
        (PORT d[0] (1739:1739:1739) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (931:931:931) (931:931:931))
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT ena (2450:2450:2450) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1388:1388:1388))
        (PORT d[1] (2082:2082:2082) (2082:2082:2082))
        (PORT d[2] (1912:1912:1912) (1912:1912:1912))
        (PORT d[3] (2030:2030:2030) (2030:2030:2030))
        (PORT d[4] (1748:1748:1748) (1748:1748:1748))
        (PORT d[5] (2101:2101:2101) (2101:2101:2101))
        (PORT d[6] (1917:1917:1917) (1917:1917:1917))
        (PORT d[7] (3074:3074:3074) (3074:3074:3074))
        (PORT d[8] (3004:3004:3004) (3004:3004:3004))
        (PORT d[9] (2369:2369:2369) (2369:2369:2369))
        (PORT d[10] (2405:2405:2405) (2405:2405:2405))
        (PORT d[11] (1976:1976:1976) (1976:1976:1976))
        (PORT clk (1219:1219:1219) (1219:1219:1219))
        (PORT ena (2452:2452:2452) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2231:2231:2231))
        (PORT clk (1219:1219:1219) (1219:1219:1219))
        (PORT ena (2452:2452:2452) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1219:1219:1219))
        (PORT d[0] (2452:2452:2452) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (969:969:969) (969:969:969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1231:1231:1231))
        (PORT d[1] (1690:1690:1690) (1690:1690:1690))
        (PORT d[2] (1594:1594:1594) (1594:1594:1594))
        (PORT d[3] (1804:1804:1804) (1804:1804:1804))
        (PORT d[4] (1707:1707:1707) (1707:1707:1707))
        (PORT d[5] (1440:1440:1440) (1440:1440:1440))
        (PORT d[6] (3050:3050:3050) (3050:3050:3050))
        (PORT d[7] (1908:1908:1908) (1908:1908:1908))
        (PORT d[8] (1814:1814:1814) (1814:1814:1814))
        (PORT d[9] (2059:2059:2059) (2059:2059:2059))
        (PORT d[10] (1935:1935:1935) (1935:1935:1935))
        (PORT d[11] (1786:1786:1786) (1786:1786:1786))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (970:970:970) (970:970:970))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (970:970:970) (970:970:970))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT d[0] (970:970:970) (970:970:970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1089:1089:1089))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (1895:1895:1895) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1570:1570:1570))
        (PORT d[1] (1176:1176:1176) (1176:1176:1176))
        (PORT d[2] (1152:1152:1152) (1152:1152:1152))
        (PORT d[3] (1167:1167:1167) (1167:1167:1167))
        (PORT d[4] (1152:1152:1152) (1152:1152:1152))
        (PORT d[5] (1157:1157:1157) (1157:1157:1157))
        (PORT d[6] (1208:1208:1208) (1208:1208:1208))
        (PORT d[7] (1689:1689:1689) (1689:1689:1689))
        (PORT d[8] (1339:1339:1339) (1339:1339:1339))
        (PORT d[9] (1836:1836:1836) (1836:1836:1836))
        (PORT d[10] (1183:1183:1183) (1183:1183:1183))
        (PORT d[11] (1629:1629:1629) (1629:1629:1629))
        (PORT clk (1195:1195:1195) (1195:1195:1195))
        (PORT ena (1897:1897:1897) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1676:1676:1676))
        (PORT clk (1195:1195:1195) (1195:1195:1195))
        (PORT ena (1897:1897:1897) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1195:1195:1195))
        (PORT d[0] (1897:1897:1897) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (PORT ena (1380:1380:1380) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1365:1365:1365))
        (PORT d[1] (1674:1674:1674) (1674:1674:1674))
        (PORT d[2] (1275:1275:1275) (1275:1275:1275))
        (PORT d[3] (1702:1702:1702) (1702:1702:1702))
        (PORT d[4] (1858:1858:1858) (1858:1858:1858))
        (PORT d[5] (1337:1337:1337) (1337:1337:1337))
        (PORT d[6] (3216:3216:3216) (3216:3216:3216))
        (PORT d[7] (2026:2026:2026) (2026:2026:2026))
        (PORT d[8] (2114:2114:2114) (2114:2114:2114))
        (PORT d[9] (2211:2211:2211) (2211:2211:2211))
        (PORT d[10] (1792:1792:1792) (1792:1792:1792))
        (PORT d[11] (1924:1924:1924) (1924:1924:1924))
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (PORT ena (1381:1381:1381) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (PORT ena (1381:1381:1381) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (PORT d[0] (1381:1381:1381) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (933:933:933))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1506:1506:1506))
        (PORT d[1] (999:999:999) (999:999:999))
        (PORT d[2] (985:985:985) (985:985:985))
        (PORT d[3] (992:992:992) (992:992:992))
        (PORT d[4] (1030:1030:1030) (1030:1030:1030))
        (PORT d[5] (1232:1232:1232) (1232:1232:1232))
        (PORT d[6] (954:954:954) (954:954:954))
        (PORT d[7] (1853:1853:1853) (1853:1853:1853))
        (PORT d[8] (1493:1493:1493) (1493:1493:1493))
        (PORT d[9] (1995:1995:1995) (1995:1995:1995))
        (PORT d[10] (891:891:891) (891:891:891))
        (PORT d[11] (1791:1791:1791) (1791:1791:1791))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1313:1313:1313) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1092:1092:1092))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1313:1313:1313) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT d[0] (1313:1313:1313) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (PORT ena (1262:1262:1262) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1378:1378:1378))
        (PORT d[1] (1683:1683:1683) (1683:1683:1683))
        (PORT d[2] (1269:1269:1269) (1269:1269:1269))
        (PORT d[3] (1699:1699:1699) (1699:1699:1699))
        (PORT d[4] (1774:1774:1774) (1774:1774:1774))
        (PORT d[5] (1358:1358:1358) (1358:1358:1358))
        (PORT d[6] (2716:2716:2716) (2716:2716:2716))
        (PORT d[7] (2021:2021:2021) (2021:2021:2021))
        (PORT d[8] (2003:2003:2003) (2003:2003:2003))
        (PORT d[9] (2222:2222:2222) (2222:2222:2222))
        (PORT d[10] (2036:2036:2036) (2036:2036:2036))
        (PORT d[11] (2456:2456:2456) (2456:2456:2456))
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT ena (1263:1263:1263) (1263:1263:1263))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT ena (1263:1263:1263) (1263:1263:1263))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT d[0] (1263:1263:1263) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1165:1165:1165))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1969:1969:1969) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1153:1153:1153))
        (PORT d[1] (976:976:976) (976:976:976))
        (PORT d[2] (1088:1088:1088) (1088:1088:1088))
        (PORT d[3] (1139:1139:1139) (1139:1139:1139))
        (PORT d[4] (1012:1012:1012) (1012:1012:1012))
        (PORT d[5] (1378:1378:1378) (1378:1378:1378))
        (PORT d[6] (1576:1576:1576) (1576:1576:1576))
        (PORT d[7] (1987:1987:1987) (1987:1987:1987))
        (PORT d[8] (921:921:921) (921:921:921))
        (PORT d[9] (2016:2016:2016) (2016:2016:2016))
        (PORT d[10] (1132:1132:1132) (1132:1132:1132))
        (PORT d[11] (1796:1796:1796) (1796:1796:1796))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (1971:1971:1971) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1750:1750:1750))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (1971:1971:1971) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT d[0] (1971:1971:1971) (1971:1971:1971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1204:1204:1204) (1204:1204:1204))
        (PORT ena (1094:1094:1094) (1094:1094:1094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1242:1242:1242))
        (PORT d[1] (1660:1660:1660) (1660:1660:1660))
        (PORT d[2] (1719:1719:1719) (1719:1719:1719))
        (PORT d[3] (1787:1787:1787) (1787:1787:1787))
        (PORT d[4] (1187:1187:1187) (1187:1187:1187))
        (PORT d[5] (1446:1446:1446) (1446:1446:1446))
        (PORT d[6] (3026:3026:3026) (3026:3026:3026))
        (PORT d[7] (1736:1736:1736) (1736:1736:1736))
        (PORT d[8] (2268:2268:2268) (2268:2268:2268))
        (PORT d[9] (2052:2052:2052) (2052:2052:2052))
        (PORT d[10] (1849:1849:1849) (1849:1849:1849))
        (PORT d[11] (1916:1916:1916) (1916:1916:1916))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1095:1095:1095) (1095:1095:1095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1095:1095:1095) (1095:1095:1095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT d[0] (1095:1095:1095) (1095:1095:1095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (439:439:439) (439:439:439))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (2033:2033:2033) (2033:2033:2033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1581:1581:1581))
        (PORT d[1] (1194:1194:1194) (1194:1194:1194))
        (PORT d[2] (1172:1172:1172) (1172:1172:1172))
        (PORT d[3] (1304:1304:1304) (1304:1304:1304))
        (PORT d[4] (1401:1401:1401) (1401:1401:1401))
        (PORT d[5] (1177:1177:1177) (1177:1177:1177))
        (PORT d[6] (1873:1873:1873) (1873:1873:1873))
        (PORT d[7] (1672:1672:1672) (1672:1672:1672))
        (PORT d[8] (1587:1587:1587) (1587:1587:1587))
        (PORT d[9] (2125:2125:2125) (2125:2125:2125))
        (PORT d[10] (1563:1563:1563) (1563:1563:1563))
        (PORT d[11] (1613:1613:1613) (1613:1613:1613))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1813:1813:1813))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT d[0] (2035:2035:2035) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT ena (987:987:987) (987:987:987))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1326:1326:1326))
        (PORT d[1] (1687:1687:1687) (1687:1687:1687))
        (PORT d[2] (1837:1837:1837) (1837:1837:1837))
        (PORT d[3] (1819:1819:1819) (1819:1819:1819))
        (PORT d[4] (1957:1957:1957) (1957:1957:1957))
        (PORT d[5] (1325:1325:1325) (1325:1325:1325))
        (PORT d[6] (3059:3059:3059) (3059:3059:3059))
        (PORT d[7] (1754:1754:1754) (1754:1754:1754))
        (PORT d[8] (1840:1840:1840) (1840:1840:1840))
        (PORT d[9] (2076:2076:2076) (2076:2076:2076))
        (PORT d[10] (1938:1938:1938) (1938:1938:1938))
        (PORT d[11] (2116:2116:2116) (2116:2116:2116))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (988:988:988) (988:988:988))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (988:988:988) (988:988:988))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT d[0] (988:988:988) (988:988:988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (594:594:594) (594:594:594))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (2383:2383:2383) (2383:2383:2383))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1425:1425:1425))
        (PORT d[1] (1156:1156:1156) (1156:1156:1156))
        (PORT d[2] (1139:1139:1139) (1139:1139:1139))
        (PORT d[3] (1166:1166:1166) (1166:1166:1166))
        (PORT d[4] (1286:1286:1286) (1286:1286:1286))
        (PORT d[5] (1132:1132:1132) (1132:1132:1132))
        (PORT d[6] (1110:1110:1110) (1110:1110:1110))
        (PORT d[7] (1836:1836:1836) (1836:1836:1836))
        (PORT d[8] (1468:1468:1468) (1468:1468:1468))
        (PORT d[9] (1854:1854:1854) (1854:1854:1854))
        (PORT d[10] (1171:1171:1171) (1171:1171:1171))
        (PORT d[11] (1630:1630:1630) (1630:1630:1630))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (2385:2385:2385) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2164:2164:2164))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (2385:2385:2385) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT d[0] (2385:2385:2385) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (PORT ena (1628:1628:1628) (1628:1628:1628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1330:1330:1330))
        (PORT d[1] (1667:1667:1667) (1667:1667:1667))
        (PORT d[2] (1721:1721:1721) (1721:1721:1721))
        (PORT d[3] (1830:1830:1830) (1830:1830:1830))
        (PORT d[4] (1966:1966:1966) (1966:1966:1966))
        (PORT d[5] (1603:1603:1603) (1603:1603:1603))
        (PORT d[6] (3196:3196:3196) (3196:3196:3196))
        (PORT d[7] (2012:2012:2012) (2012:2012:2012))
        (PORT d[8] (1846:1846:1846) (1846:1846:1846))
        (PORT d[9] (2211:2211:2211) (2211:2211:2211))
        (PORT d[10] (1921:1921:1921) (1921:1921:1921))
        (PORT d[11] (2253:2253:2253) (2253:2253:2253))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT d[0] (1629:1629:1629) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (612:612:612) (612:612:612))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1428:1428:1428) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1405:1405:1405))
        (PORT d[1] (1011:1011:1011) (1011:1011:1011))
        (PORT d[2] (1001:1001:1001) (1001:1001:1001))
        (PORT d[3] (1131:1131:1131) (1131:1131:1131))
        (PORT d[4] (1076:1076:1076) (1076:1076:1076))
        (PORT d[5] (1228:1228:1228) (1228:1228:1228))
        (PORT d[6] (1200:1200:1200) (1200:1200:1200))
        (PORT d[7] (2131:2131:2131) (2131:2131:2131))
        (PORT d[8] (1498:1498:1498) (1498:1498:1498))
        (PORT d[9] (1982:1982:1982) (1982:1982:1982))
        (PORT d[10] (1142:1142:1142) (1142:1142:1142))
        (PORT d[11] (1785:1785:1785) (1785:1785:1785))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1209:1209:1209))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT d[0] (1430:1430:1430) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (PORT ena (1099:1099:1099) (1099:1099:1099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1087:1087:1087))
        (PORT d[1] (1648:1648:1648) (1648:1648:1648))
        (PORT d[2] (1564:1564:1564) (1564:1564:1564))
        (PORT d[3] (1825:1825:1825) (1825:1825:1825))
        (PORT d[4] (1844:1844:1844) (1844:1844:1844))
        (PORT d[5] (1195:1195:1195) (1195:1195:1195))
        (PORT d[6] (2849:2849:2849) (2849:2849:2849))
        (PORT d[7] (1978:1978:1978) (1978:1978:1978))
        (PORT d[8] (1851:1851:1851) (1851:1851:1851))
        (PORT d[9] (2195:2195:2195) (2195:2195:2195))
        (PORT d[10] (1924:1924:1924) (1924:1924:1924))
        (PORT d[11] (2236:2236:2236) (2236:2236:2236))
        (PORT clk (1223:1223:1223) (1223:1223:1223))
        (PORT ena (1100:1100:1100) (1100:1100:1100))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1223:1223:1223) (1223:1223:1223))
        (PORT ena (1100:1100:1100) (1100:1100:1100))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1223:1223:1223))
        (PORT d[0] (1100:1100:1100) (1100:1100:1100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (605:605:605) (605:605:605))
        (PORT clk (1204:1204:1204) (1204:1204:1204))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1420:1420:1420))
        (PORT d[1] (1017:1017:1017) (1017:1017:1017))
        (PORT d[2] (1115:1115:1115) (1115:1115:1115))
        (PORT d[3] (1271:1271:1271) (1271:1271:1271))
        (PORT d[4] (1037:1037:1037) (1037:1037:1037))
        (PORT d[5] (993:993:993) (993:993:993))
        (PORT d[6] (1096:1096:1096) (1096:1096:1096))
        (PORT d[7] (1705:1705:1705) (1705:1705:1705))
        (PORT d[8] (1483:1483:1483) (1483:1483:1483))
        (PORT d[9] (1120:1120:1120) (1120:1120:1120))
        (PORT d[10] (1164:1164:1164) (1164:1164:1164))
        (PORT d[11] (1764:1764:1764) (1764:1764:1764))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1890:1890:1890))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT d[0] (2111:2111:2111) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1013:1013:1013) (1013:1013:1013))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (979:979:979))
        (PORT d[1] (2024:2024:2024) (2024:2024:2024))
        (PORT d[2] (1258:1258:1258) (1258:1258:1258))
        (PORT d[3] (991:991:991) (991:991:991))
        (PORT d[4] (1108:1108:1108) (1108:1108:1108))
        (PORT d[5] (1236:1236:1236) (1236:1236:1236))
        (PORT d[6] (2050:2050:2050) (2050:2050:2050))
        (PORT d[7] (1519:1519:1519) (1519:1519:1519))
        (PORT d[8] (1618:1618:1618) (1618:1618:1618))
        (PORT d[9] (1203:1203:1203) (1203:1203:1203))
        (PORT d[10] (2013:2013:2013) (2013:2013:2013))
        (PORT d[11] (2101:2101:2101) (2101:2101:2101))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1014:1014:1014) (1014:1014:1014))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1014:1014:1014) (1014:1014:1014))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT d[0] (1014:1014:1014) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (579:579:579) (579:579:579))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (2051:2051:2051) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (749:749:749) (749:749:749))
        (PORT d[1] (785:785:785) (785:785:785))
        (PORT d[2] (1024:1024:1024) (1024:1024:1024))
        (PORT d[3] (871:871:871) (871:871:871))
        (PORT d[4] (1047:1047:1047) (1047:1047:1047))
        (PORT d[5] (1086:1086:1086) (1086:1086:1086))
        (PORT d[6] (1120:1120:1120) (1120:1120:1120))
        (PORT d[7] (899:899:899) (899:899:899))
        (PORT d[8] (1014:1014:1014) (1014:1014:1014))
        (PORT d[9] (1182:1182:1182) (1182:1182:1182))
        (PORT d[10] (1173:1173:1173) (1173:1173:1173))
        (PORT d[11] (1002:1002:1002) (1002:1002:1002))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (2053:2053:2053) (2053:2053:2053))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1832:1832:1832))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (2053:2053:2053) (2053:2053:2053))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT d[0] (2053:2053:2053) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT ena (1547:1547:1547) (1547:1547:1547))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2315:2315:2315))
        (PORT d[1] (1659:1659:1659) (1659:1659:1659))
        (PORT d[2] (1262:1262:1262) (1262:1262:1262))
        (PORT d[3] (1571:1571:1571) (1571:1571:1571))
        (PORT d[4] (1769:1769:1769) (1769:1769:1769))
        (PORT d[5] (1364:1364:1364) (1364:1364:1364))
        (PORT d[6] (3355:3355:3355) (3355:3355:3355))
        (PORT d[7] (2026:2026:2026) (2026:2026:2026))
        (PORT d[8] (2008:2008:2008) (2008:2008:2008))
        (PORT d[9] (1346:1346:1346) (1346:1346:1346))
        (PORT d[10] (1930:1930:1930) (1930:1930:1930))
        (PORT d[11] (2455:2455:2455) (2455:2455:2455))
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT d[0] (1548:1548:1548) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (920:920:920))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (2237:2237:2237) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1250:1250:1250))
        (PORT d[1] (839:839:839) (839:839:839))
        (PORT d[2] (954:954:954) (954:954:954))
        (PORT d[3] (1138:1138:1138) (1138:1138:1138))
        (PORT d[4] (868:868:868) (868:868:868))
        (PORT d[5] (1391:1391:1391) (1391:1391:1391))
        (PORT d[6] (1681:1681:1681) (1681:1681:1681))
        (PORT d[7] (1878:1878:1878) (1878:1878:1878))
        (PORT d[8] (1047:1047:1047) (1047:1047:1047))
        (PORT d[9] (2027:2027:2027) (2027:2027:2027))
        (PORT d[10] (1152:1152:1152) (1152:1152:1152))
        (PORT d[11] (1940:1940:1940) (1940:1940:1940))
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT ena (2239:2239:2239) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2018:2018:2018))
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT ena (2239:2239:2239) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT d[0] (2239:2239:2239) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1055:1055:1055) (1055:1055:1055))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1007:1007:1007) (1007:1007:1007))
        (PORT d[1] (2167:2167:2167) (2167:2167:2167))
        (PORT d[2] (1272:1272:1272) (1272:1272:1272))
        (PORT d[3] (1288:1288:1288) (1288:1288:1288))
        (PORT d[4] (1276:1276:1276) (1276:1276:1276))
        (PORT d[5] (1371:1371:1371) (1371:1371:1371))
        (PORT d[6] (2119:2119:2119) (2119:2119:2119))
        (PORT d[7] (1696:1696:1696) (1696:1696:1696))
        (PORT d[8] (1612:1612:1612) (1612:1612:1612))
        (PORT d[9] (1214:1214:1214) (1214:1214:1214))
        (PORT d[10] (2173:2173:2173) (2173:2173:2173))
        (PORT d[11] (1840:1840:1840) (1840:1840:1840))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1056:1056:1056) (1056:1056:1056))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1056:1056:1056) (1056:1056:1056))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT d[0] (1056:1056:1056) (1056:1056:1056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (725:725:725) (725:725:725))
        (PORT clk (1195:1195:1195) (1195:1195:1195))
        (PORT ena (971:971:971) (971:971:971))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (890:890:890) (890:890:890))
        (PORT d[1] (606:606:606) (606:606:606))
        (PORT d[2] (602:602:602) (602:602:602))
        (PORT d[3] (996:996:996) (996:996:996))
        (PORT d[4] (653:653:653) (653:653:653))
        (PORT d[5] (1122:1122:1122) (1122:1122:1122))
        (PORT d[6] (1283:1283:1283) (1283:1283:1283))
        (PORT d[7] (946:946:946) (946:946:946))
        (PORT d[8] (902:902:902) (902:902:902))
        (PORT d[9] (883:883:883) (883:883:883))
        (PORT d[10] (813:813:813) (813:813:813))
        (PORT d[11] (906:906:906) (906:906:906))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (973:973:973) (973:973:973))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (752:752:752) (752:752:752))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (973:973:973) (973:973:973))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT d[0] (973:973:973) (973:973:973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1034:1034:1034))
        (PORT d[1] (2212:2212:2212) (2212:2212:2212))
        (PORT d[2] (1105:1105:1105) (1105:1105:1105))
        (PORT d[3] (1448:1448:1448) (1448:1448:1448))
        (PORT d[4] (1324:1324:1324) (1324:1324:1324))
        (PORT d[5] (1304:1304:1304) (1304:1304:1304))
        (PORT d[6] (1970:1970:1970) (1970:1970:1970))
        (PORT d[7] (1305:1305:1305) (1305:1305:1305))
        (PORT d[8] (2106:2106:2106) (2106:2106:2106))
        (PORT d[9] (1020:1020:1020) (1020:1020:1020))
        (PORT d[10] (2401:2401:2401) (2401:2401:2401))
        (PORT d[11] (857:857:857) (857:857:857))
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT ena (1453:1453:1453) (1453:1453:1453))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT ena (1453:1453:1453) (1453:1453:1453))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT d[0] (1453:1453:1453) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1053:1053:1053))
        (PORT clk (1204:1204:1204) (1204:1204:1204))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1208:1208:1208))
        (PORT d[1] (1893:1893:1893) (1893:1893:1893))
        (PORT d[2] (889:889:889) (889:889:889))
        (PORT d[3] (1305:1305:1305) (1305:1305:1305))
        (PORT d[4] (2068:2068:2068) (2068:2068:2068))
        (PORT d[5] (1569:1569:1569) (1569:1569:1569))
        (PORT d[6] (842:842:842) (842:842:842))
        (PORT d[7] (1492:1492:1492) (1492:1492:1492))
        (PORT d[8] (997:997:997) (997:997:997))
        (PORT d[9] (842:842:842) (842:842:842))
        (PORT d[10] (874:874:874) (874:874:874))
        (PORT d[11] (1725:1725:1725) (1725:1725:1725))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (993:993:993))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT d[0] (1341:1341:1341) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT ena (1127:1127:1127) (1127:1127:1127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1407:1407:1407))
        (PORT d[1] (1617:1617:1617) (1617:1617:1617))
        (PORT d[2] (1745:1745:1745) (1745:1745:1745))
        (PORT d[3] (1788:1788:1788) (1788:1788:1788))
        (PORT d[4] (1345:1345:1345) (1345:1345:1345))
        (PORT d[5] (1710:1710:1710) (1710:1710:1710))
        (PORT d[6] (2882:2882:2882) (2882:2882:2882))
        (PORT d[7] (1644:1644:1644) (1644:1644:1644))
        (PORT d[8] (2239:2239:2239) (2239:2239:2239))
        (PORT d[9] (1889:1889:1889) (1889:1889:1889))
        (PORT d[10] (2000:2000:2000) (2000:2000:2000))
        (PORT d[11] (1944:1944:1944) (1944:1944:1944))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (1128:1128:1128) (1128:1128:1128))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (1128:1128:1128) (1128:1128:1128))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT d[0] (1128:1128:1128) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (977:977:977))
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT ena (2077:2077:2077) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1715:1715:1715))
        (PORT d[1] (1360:1360:1360) (1360:1360:1360))
        (PORT d[2] (1323:1323:1323) (1323:1323:1323))
        (PORT d[3] (1343:1343:1343) (1343:1343:1343))
        (PORT d[4] (1431:1431:1431) (1431:1431:1431))
        (PORT d[5] (1349:1349:1349) (1349:1349:1349))
        (PORT d[6] (1260:1260:1260) (1260:1260:1260))
        (PORT d[7] (1513:1513:1513) (1513:1513:1513))
        (PORT d[8] (1745:1745:1745) (1745:1745:1745))
        (PORT d[9] (2147:2147:2147) (2147:2147:2147))
        (PORT d[10] (1532:1532:1532) (1532:1532:1532))
        (PORT d[11] (1462:1462:1462) (1462:1462:1462))
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT ena (2079:2079:2079) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1858:1858:1858))
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT ena (2079:2079:2079) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT d[0] (2079:2079:2079) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (1032:1032:1032) (1032:1032:1032))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1161:1161:1161))
        (PORT d[1] (1371:1371:1371) (1371:1371:1371))
        (PORT d[2] (1299:1299:1299) (1299:1299:1299))
        (PORT d[3] (1139:1139:1139) (1139:1139:1139))
        (PORT d[4] (1466:1466:1466) (1466:1466:1466))
        (PORT d[5] (1257:1257:1257) (1257:1257:1257))
        (PORT d[6] (1393:1393:1393) (1393:1393:1393))
        (PORT d[7] (1182:1182:1182) (1182:1182:1182))
        (PORT d[8] (1538:1538:1538) (1538:1538:1538))
        (PORT d[9] (1413:1413:1413) (1413:1413:1413))
        (PORT d[10] (1151:1151:1151) (1151:1151:1151))
        (PORT d[11] (1991:1991:1991) (1991:1991:1991))
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1033:1033:1033) (1033:1033:1033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1033:1033:1033) (1033:1033:1033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT d[0] (1033:1033:1033) (1033:1033:1033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1365:1365:1365))
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT ena (1303:1303:1303) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1050:1050:1050))
        (PORT d[1] (1416:1416:1416) (1416:1416:1416))
        (PORT d[2] (1102:1102:1102) (1102:1102:1102))
        (PORT d[3] (1375:1375:1375) (1375:1375:1375))
        (PORT d[4] (1261:1261:1261) (1261:1261:1261))
        (PORT d[5] (1040:1040:1040) (1040:1040:1040))
        (PORT d[6] (1037:1037:1037) (1037:1037:1037))
        (PORT d[7] (1174:1174:1174) (1174:1174:1174))
        (PORT d[8] (1175:1175:1175) (1175:1175:1175))
        (PORT d[9] (1209:1209:1209) (1209:1209:1209))
        (PORT d[10] (1263:1263:1263) (1263:1263:1263))
        (PORT d[11] (1155:1155:1155) (1155:1155:1155))
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT ena (1305:1305:1305) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1084:1084:1084))
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT ena (1305:1305:1305) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT d[0] (1305:1305:1305) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT ena (1467:1467:1467) (1467:1467:1467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1291:1291:1291))
        (PORT d[1] (1237:1237:1237) (1237:1237:1237))
        (PORT d[2] (1257:1257:1257) (1257:1257:1257))
        (PORT d[3] (1308:1308:1308) (1308:1308:1308))
        (PORT d[4] (1299:1299:1299) (1299:1299:1299))
        (PORT d[5] (1432:1432:1432) (1432:1432:1432))
        (PORT d[6] (2732:2732:2732) (2732:2732:2732))
        (PORT d[7] (1484:1484:1484) (1484:1484:1484))
        (PORT d[8] (2094:2094:2094) (2094:2094:2094))
        (PORT d[9] (1739:1739:1739) (1739:1739:1739))
        (PORT d[10] (1989:1989:1989) (1989:1989:1989))
        (PORT d[11] (1650:1650:1650) (1650:1650:1650))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (1468:1468:1468) (1468:1468:1468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (1468:1468:1468) (1468:1468:1468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT d[0] (1468:1468:1468) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (828:828:828) (828:828:828))
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT ena (1653:1653:1653) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1669:1669:1669))
        (PORT d[1] (1515:1515:1515) (1515:1515:1515))
        (PORT d[2] (1490:1490:1490) (1490:1490:1490))
        (PORT d[3] (1492:1492:1492) (1492:1492:1492))
        (PORT d[4] (1207:1207:1207) (1207:1207:1207))
        (PORT d[5] (1511:1511:1511) (1511:1511:1511))
        (PORT d[6] (2053:2053:2053) (2053:2053:2053))
        (PORT d[7] (1642:1642:1642) (1642:1642:1642))
        (PORT d[8] (1873:1873:1873) (1873:1873:1873))
        (PORT d[9] (1733:1733:1733) (1733:1733:1733))
        (PORT d[10] (1846:1846:1846) (1846:1846:1846))
        (PORT d[11] (1443:1443:1443) (1443:1443:1443))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (1655:1655:1655) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1434:1434:1434))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (1655:1655:1655) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT d[0] (1655:1655:1655) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1181:1181:1181) (1181:1181:1181))
        (PORT ena (1630:1630:1630) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1229:1229:1229))
        (PORT d[1] (1016:1016:1016) (1016:1016:1016))
        (PORT d[2] (934:934:934) (934:934:934))
        (PORT d[3] (1129:1129:1129) (1129:1129:1129))
        (PORT d[4] (1525:1525:1525) (1525:1525:1525))
        (PORT d[5] (977:977:977) (977:977:977))
        (PORT d[6] (1734:1734:1734) (1734:1734:1734))
        (PORT d[7] (991:991:991) (991:991:991))
        (PORT d[8] (850:850:850) (850:850:850))
        (PORT d[9] (836:836:836) (836:836:836))
        (PORT d[10] (1115:1115:1115) (1115:1115:1115))
        (PORT d[11] (819:819:819) (819:819:819))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (1631:1631:1631) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (1631:1631:1631) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT d[0] (1631:1631:1631) (1631:1631:1631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1473:1473:1473))
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT ena (1393:1393:1393) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1807:1807:1807))
        (PORT d[1] (1625:1625:1625) (1625:1625:1625))
        (PORT d[2] (1387:1387:1387) (1387:1387:1387))
        (PORT d[3] (1744:1744:1744) (1744:1744:1744))
        (PORT d[4] (2017:2017:2017) (2017:2017:2017))
        (PORT d[5] (1226:1226:1226) (1226:1226:1226))
        (PORT d[6] (1419:1419:1419) (1419:1419:1419))
        (PORT d[7] (1179:1179:1179) (1179:1179:1179))
        (PORT d[8] (1005:1005:1005) (1005:1005:1005))
        (PORT d[9] (1298:1298:1298) (1298:1298:1298))
        (PORT d[10] (1272:1272:1272) (1272:1272:1272))
        (PORT d[11] (1719:1719:1719) (1719:1719:1719))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (1395:1395:1395) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1174:1174:1174))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (1395:1395:1395) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT d[0] (1395:1395:1395) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (2040:2040:2040) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2640:2640:2640))
        (PORT d[1] (2866:2866:2866) (2866:2866:2866))
        (PORT d[2] (1807:1807:1807) (1807:1807:1807))
        (PORT d[3] (2268:2268:2268) (2268:2268:2268))
        (PORT d[4] (2224:2224:2224) (2224:2224:2224))
        (PORT d[5] (2638:2638:2638) (2638:2638:2638))
        (PORT d[6] (2546:2546:2546) (2546:2546:2546))
        (PORT d[7] (2125:2125:2125) (2125:2125:2125))
        (PORT d[8] (2360:2360:2360) (2360:2360:2360))
        (PORT d[9] (2688:2688:2688) (2688:2688:2688))
        (PORT d[10] (2550:2550:2550) (2550:2550:2550))
        (PORT d[11] (2382:2382:2382) (2382:2382:2382))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (2041:2041:2041) (2041:2041:2041))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (2041:2041:2041) (2041:2041:2041))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT d[0] (2041:2041:2041) (2041:2041:2041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1270:1270:1270))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (2776:2776:2776) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1517:1517:1517))
        (PORT d[1] (2351:2351:2351) (2351:2351:2351))
        (PORT d[2] (1943:1943:1943) (1943:1943:1943))
        (PORT d[3] (1988:1988:1988) (1988:1988:1988))
        (PORT d[4] (2161:2161:2161) (2161:2161:2161))
        (PORT d[5] (2255:2255:2255) (2255:2255:2255))
        (PORT d[6] (2074:2074:2074) (2074:2074:2074))
        (PORT d[7] (3156:3156:3156) (3156:3156:3156))
        (PORT d[8] (3419:3419:3419) (3419:3419:3419))
        (PORT d[9] (2133:2133:2133) (2133:2133:2133))
        (PORT d[10] (2390:2390:2390) (2390:2390:2390))
        (PORT d[11] (1994:1994:1994) (1994:1994:1994))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (2778:2778:2778) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2557:2557:2557))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (2778:2778:2778) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT d[0] (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (2039:2039:2039) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1340:1340:1340))
        (PORT d[1] (2196:2196:2196) (2196:2196:2196))
        (PORT d[2] (1479:1479:1479) (1479:1479:1479))
        (PORT d[3] (1725:1725:1725) (1725:1725:1725))
        (PORT d[4] (1572:1572:1572) (1572:1572:1572))
        (PORT d[5] (1814:1814:1814) (1814:1814:1814))
        (PORT d[6] (2799:2799:2799) (2799:2799:2799))
        (PORT d[7] (1811:1811:1811) (1811:1811:1811))
        (PORT d[8] (2583:2583:2583) (2583:2583:2583))
        (PORT d[9] (1107:1107:1107) (1107:1107:1107))
        (PORT d[10] (2614:2614:2614) (2614:2614:2614))
        (PORT d[11] (2471:2471:2471) (2471:2471:2471))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (2040:2040:2040) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (2040:2040:2040) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT d[0] (2040:2040:2040) (2040:2040:2040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1164:1164:1164))
        (PORT clk (1181:1181:1181) (1181:1181:1181))
        (PORT ena (2378:2378:2378) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1425:1425:1425))
        (PORT d[1] (2299:2299:2299) (2299:2299:2299))
        (PORT d[2] (1292:1292:1292) (1292:1292:1292))
        (PORT d[3] (1605:1605:1605) (1605:1605:1605))
        (PORT d[4] (2669:2669:2669) (2669:2669:2669))
        (PORT d[5] (1436:1436:1436) (1436:1436:1436))
        (PORT d[6] (1366:1366:1366) (1366:1366:1366))
        (PORT d[7] (1863:1863:1863) (1863:1863:1863))
        (PORT d[8] (1251:1251:1251) (1251:1251:1251))
        (PORT d[9] (1365:1365:1365) (1365:1365:1365))
        (PORT d[10] (1220:1220:1220) (1220:1220:1220))
        (PORT d[11] (2160:2160:2160) (2160:2160:2160))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (2380:2380:2380) (2380:2380:2380))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2159:2159:2159))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (2380:2380:2380) (2380:2380:2380))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT d[0] (2380:2380:2380) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (2094:2094:2094) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1199:1199:1199))
        (PORT d[1] (2349:2349:2349) (2349:2349:2349))
        (PORT d[2] (1329:1329:1329) (1329:1329:1329))
        (PORT d[3] (1745:1745:1745) (1745:1745:1745))
        (PORT d[4] (1585:1585:1585) (1585:1585:1585))
        (PORT d[5] (1665:1665:1665) (1665:1665:1665))
        (PORT d[6] (2925:2925:2925) (2925:2925:2925))
        (PORT d[7] (1658:1658:1658) (1658:1658:1658))
        (PORT d[8] (2162:2162:2162) (2162:2162:2162))
        (PORT d[9] (1362:1362:1362) (1362:1362:1362))
        (PORT d[10] (2634:2634:2634) (2634:2634:2634))
        (PORT d[11] (2491:2491:2491) (2491:2491:2491))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT d[0] (2095:2095:2095) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1291:1291:1291))
        (PORT clk (1195:1195:1195) (1195:1195:1195))
        (PORT ena (1258:1258:1258) (1258:1258:1258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1627:1627:1627))
        (PORT d[1] (1911:1911:1911) (1911:1911:1911))
        (PORT d[2] (1137:1137:1137) (1137:1137:1137))
        (PORT d[3] (1501:1501:1501) (1501:1501:1501))
        (PORT d[4] (2794:2794:2794) (2794:2794:2794))
        (PORT d[5] (1462:1462:1462) (1462:1462:1462))
        (PORT d[6] (1488:1488:1488) (1488:1488:1488))
        (PORT d[7] (1850:1850:1850) (1850:1850:1850))
        (PORT d[8] (1125:1125:1125) (1125:1125:1125))
        (PORT d[9] (1128:1128:1128) (1128:1128:1128))
        (PORT d[10] (1193:1193:1193) (1193:1193:1193))
        (PORT d[11] (2170:2170:2170) (2170:2170:2170))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1039:1039:1039))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT d[0] (1260:1260:1260) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT ena (1968:1968:1968) (1968:1968:1968))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2364:2364:2364))
        (PORT d[1] (2966:2966:2966) (2966:2966:2966))
        (PORT d[2] (1528:1528:1528) (1528:1528:1528))
        (PORT d[3] (1915:1915:1915) (1915:1915:1915))
        (PORT d[4] (2199:2199:2199) (2199:2199:2199))
        (PORT d[5] (2035:2035:2035) (2035:2035:2035))
        (PORT d[6] (2517:2517:2517) (2517:2517:2517))
        (PORT d[7] (2100:2100:2100) (2100:2100:2100))
        (PORT d[8] (2369:2369:2369) (2369:2369:2369))
        (PORT d[9] (2662:2662:2662) (2662:2662:2662))
        (PORT d[10] (2526:2526:2526) (2526:2526:2526))
        (PORT d[11] (2353:2353:2353) (2353:2353:2353))
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (PORT ena (1969:1969:1969) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (PORT ena (1969:1969:1969) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1222:1222:1222))
        (PORT d[0] (1969:1969:1969) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1136:1136:1136))
        (PORT clk (1203:1203:1203) (1203:1203:1203))
        (PORT ena (1764:1764:1764) (1764:1764:1764))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1377:1377:1377))
        (PORT d[1] (2224:2224:2224) (2224:2224:2224))
        (PORT d[2] (1917:1917:1917) (1917:1917:1917))
        (PORT d[3] (1967:1967:1967) (1967:1967:1967))
        (PORT d[4] (1901:1901:1901) (1901:1901:1901))
        (PORT d[5] (2105:2105:2105) (2105:2105:2105))
        (PORT d[6] (2046:2046:2046) (2046:2046:2046))
        (PORT d[7] (3137:3137:3137) (3137:3137:3137))
        (PORT d[8] (3171:3171:3171) (3171:3171:3171))
        (PORT d[9] (2105:2105:2105) (2105:2105:2105))
        (PORT d[10] (2266:2266:2266) (2266:2266:2266))
        (PORT d[11] (1976:1976:1976) (1976:1976:1976))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1766:1766:1766) (1766:1766:1766))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1545:1545:1545))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1766:1766:1766) (1766:1766:1766))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT d[0] (1766:1766:1766) (1766:1766:1766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1544:1544:1544) (1544:1544:1544))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1341:1341:1341))
        (PORT d[1] (2472:2472:2472) (2472:2472:2472))
        (PORT d[2] (1381:1381:1381) (1381:1381:1381))
        (PORT d[3] (1508:1508:1508) (1508:1508:1508))
        (PORT d[4] (1599:1599:1599) (1599:1599:1599))
        (PORT d[5] (1573:1573:1573) (1573:1573:1573))
        (PORT d[6] (1847:1847:1847) (1847:1847:1847))
        (PORT d[7] (1900:1900:1900) (1900:1900:1900))
        (PORT d[8] (1788:1788:1788) (1788:1788:1788))
        (PORT d[9] (1429:1429:1429) (1429:1429:1429))
        (PORT d[10] (2583:2583:2583) (2583:2583:2583))
        (PORT d[11] (2160:2160:2160) (2160:2160:2160))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (1545:1545:1545) (1545:1545:1545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (1545:1545:1545) (1545:1545:1545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT d[0] (1545:1545:1545) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (888:888:888) (888:888:888))
        (PORT clk (1181:1181:1181) (1181:1181:1181))
        (PORT ena (2312:2312:2312) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1031:1031:1031))
        (PORT d[1] (1033:1033:1033) (1033:1033:1033))
        (PORT d[2] (922:922:922) (922:922:922))
        (PORT d[3] (886:886:886) (886:886:886))
        (PORT d[4] (973:973:973) (973:973:973))
        (PORT d[5] (1521:1521:1521) (1521:1521:1521))
        (PORT d[6] (1298:1298:1298) (1298:1298:1298))
        (PORT d[7] (1446:1446:1446) (1446:1446:1446))
        (PORT d[8] (1228:1228:1228) (1228:1228:1228))
        (PORT d[9] (1411:1411:1411) (1411:1411:1411))
        (PORT d[10] (999:999:999) (999:999:999))
        (PORT d[11] (1239:1239:1239) (1239:1239:1239))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2093:2093:2093))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT d[0] (2314:2314:2314) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (1893:1893:1893) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (1815:1815:1815))
        (PORT d[1] (2829:2829:2829) (2829:2829:2829))
        (PORT d[2] (1461:1461:1461) (1461:1461:1461))
        (PORT d[3] (1864:1864:1864) (1864:1864:1864))
        (PORT d[4] (1981:1981:1981) (1981:1981:1981))
        (PORT d[5] (1930:1930:1930) (1930:1930:1930))
        (PORT d[6] (2101:2101:2101) (2101:2101:2101))
        (PORT d[7] (2482:2482:2482) (2482:2482:2482))
        (PORT d[8] (1913:1913:1913) (1913:1913:1913))
        (PORT d[9] (1898:1898:1898) (1898:1898:1898))
        (PORT d[10] (3047:3047:3047) (3047:3047:3047))
        (PORT d[11] (2636:2636:2636) (2636:2636:2636))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT d[0] (1894:1894:1894) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1324:1324:1324))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (2282:2282:2282) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1390:1390:1390))
        (PORT d[1] (1261:1261:1261) (1261:1261:1261))
        (PORT d[2] (1403:1403:1403) (1403:1403:1403))
        (PORT d[3] (1614:1614:1614) (1614:1614:1614))
        (PORT d[4] (1476:1476:1476) (1476:1476:1476))
        (PORT d[5] (1227:1227:1227) (1227:1227:1227))
        (PORT d[6] (1467:1467:1467) (1467:1467:1467))
        (PORT d[7] (1807:1807:1807) (1807:1807:1807))
        (PORT d[8] (1703:1703:1703) (1703:1703:1703))
        (PORT d[9] (1627:1627:1627) (1627:1627:1627))
        (PORT d[10] (1490:1490:1490) (1490:1490:1490))
        (PORT d[11] (1713:1713:1713) (1713:1713:1713))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (2284:2284:2284) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2063:2063:2063))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (2284:2284:2284) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT d[0] (2284:2284:2284) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT ena (1665:1665:1665) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1660:1660:1660))
        (PORT d[1] (2669:2669:2669) (2669:2669:2669))
        (PORT d[2] (1566:1566:1566) (1566:1566:1566))
        (PORT d[3] (1698:1698:1698) (1698:1698:1698))
        (PORT d[4] (1804:1804:1804) (1804:1804:1804))
        (PORT d[5] (1882:1882:1882) (1882:1882:1882))
        (PORT d[6] (2441:2441:2441) (2441:2441:2441))
        (PORT d[7] (2429:2429:2429) (2429:2429:2429))
        (PORT d[8] (1894:1894:1894) (1894:1894:1894))
        (PORT d[9] (1745:1745:1745) (1745:1745:1745))
        (PORT d[10] (2896:2896:2896) (2896:2896:2896))
        (PORT d[11] (2364:2364:2364) (2364:2364:2364))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT ena (1666:1666:1666) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT ena (1666:1666:1666) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT d[0] (1666:1666:1666) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1175:1175:1175))
        (PORT clk (1126:1126:1126) (1126:1126:1126))
        (PORT ena (1465:1465:1465) (1465:1465:1465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1231:1231:1231))
        (PORT d[1] (1102:1102:1102) (1102:1102:1102))
        (PORT d[2] (1237:1237:1237) (1237:1237:1237))
        (PORT d[3] (1314:1314:1314) (1314:1314:1314))
        (PORT d[4] (1422:1422:1422) (1422:1422:1422))
        (PORT d[5] (1055:1055:1055) (1055:1055:1055))
        (PORT d[6] (1311:1311:1311) (1311:1311:1311))
        (PORT d[7] (1787:1787:1787) (1787:1787:1787))
        (PORT d[8] (1549:1549:1549) (1549:1549:1549))
        (PORT d[9] (1859:1859:1859) (1859:1859:1859))
        (PORT d[10] (1324:1324:1324) (1324:1324:1324))
        (PORT d[11] (1669:1669:1669) (1669:1669:1669))
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT ena (1467:1467:1467) (1467:1467:1467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1246:1246:1246))
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT ena (1467:1467:1467) (1467:1467:1467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT d[0] (1467:1467:1467) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT ena (2216:2216:2216) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1647:1647:1647))
        (PORT d[1] (2588:2588:2588) (2588:2588:2588))
        (PORT d[2] (1675:1675:1675) (1675:1675:1675))
        (PORT d[3] (1740:1740:1740) (1740:1740:1740))
        (PORT d[4] (1679:1679:1679) (1679:1679:1679))
        (PORT d[5] (2109:2109:2109) (2109:2109:2109))
        (PORT d[6] (2370:2370:2370) (2370:2370:2370))
        (PORT d[7] (1978:1978:1978) (1978:1978:1978))
        (PORT d[8] (2484:2484:2484) (2484:2484:2484))
        (PORT d[9] (1277:1277:1277) (1277:1277:1277))
        (PORT d[10] (2869:2869:2869) (2869:2869:2869))
        (PORT d[11] (2740:2740:2740) (2740:2740:2740))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (2217:2217:2217) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (2217:2217:2217) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT d[0] (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1637:1637:1637))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (1682:1682:1682) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1595:1595:1595))
        (PORT d[1] (2138:2138:2138) (2138:2138:2138))
        (PORT d[2] (1469:1469:1469) (1469:1469:1469))
        (PORT d[3] (1486:1486:1486) (1486:1486:1486))
        (PORT d[4] (2357:2357:2357) (2357:2357:2357))
        (PORT d[5] (1455:1455:1455) (1455:1455:1455))
        (PORT d[6] (1331:1331:1331) (1331:1331:1331))
        (PORT d[7] (2273:2273:2273) (2273:2273:2273))
        (PORT d[8] (1305:1305:1305) (1305:1305:1305))
        (PORT d[9] (1653:1653:1653) (1653:1653:1653))
        (PORT d[10] (1511:1511:1511) (1511:1511:1511))
        (PORT d[11] (2173:2173:2173) (2173:2173:2173))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1684:1684:1684) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1463:1463:1463))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1684:1684:1684) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT d[0] (1684:1684:1684) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1602:1602:1602) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1845:1845:1845))
        (PORT d[1] (1854:1854:1854) (1854:1854:1854))
        (PORT d[2] (1624:1624:1624) (1624:1624:1624))
        (PORT d[3] (1786:1786:1786) (1786:1786:1786))
        (PORT d[4] (1778:1778:1778) (1778:1778:1778))
        (PORT d[5] (1849:1849:1849) (1849:1849:1849))
        (PORT d[6] (2283:2283:2283) (2283:2283:2283))
        (PORT d[7] (2202:2202:2202) (2202:2202:2202))
        (PORT d[8] (2229:2229:2229) (2229:2229:2229))
        (PORT d[9] (1906:1906:1906) (1906:1906:1906))
        (PORT d[10] (2248:2248:2248) (2248:2248:2248))
        (PORT d[11] (2325:2325:2325) (2325:2325:2325))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1603:1603:1603) (1603:1603:1603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1603:1603:1603) (1603:1603:1603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT d[0] (1603:1603:1603) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1076:1076:1076))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (2055:2055:2055) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1424:1424:1424))
        (PORT d[1] (1343:1343:1343) (1343:1343:1343))
        (PORT d[2] (1554:1554:1554) (1554:1554:1554))
        (PORT d[3] (1497:1497:1497) (1497:1497:1497))
        (PORT d[4] (1418:1418:1418) (1418:1418:1418))
        (PORT d[5] (1683:1683:1683) (1683:1683:1683))
        (PORT d[6] (1723:1723:1723) (1723:1723:1723))
        (PORT d[7] (2437:2437:2437) (2437:2437:2437))
        (PORT d[8] (1390:1390:1390) (1390:1390:1390))
        (PORT d[9] (1537:1537:1537) (1537:1537:1537))
        (PORT d[10] (1496:1496:1496) (1496:1496:1496))
        (PORT d[11] (2026:2026:2026) (2026:2026:2026))
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT ena (2057:2057:2057) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (1836:1836:1836))
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT ena (2057:2057:2057) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT d[0] (2057:2057:2057) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1336:1336:1336))
        (PORT d[1] (2348:2348:2348) (2348:2348:2348))
        (PORT d[2] (1367:1367:1367) (1367:1367:1367))
        (PORT d[3] (1494:1494:1494) (1494:1494:1494))
        (PORT d[4] (1459:1459:1459) (1459:1459:1459))
        (PORT d[5] (1442:1442:1442) (1442:1442:1442))
        (PORT d[6] (2228:2228:2228) (2228:2228:2228))
        (PORT d[7] (1893:1893:1893) (1893:1893:1893))
        (PORT d[8] (1645:1645:1645) (1645:1645:1645))
        (PORT d[9] (1428:1428:1428) (1428:1428:1428))
        (PORT d[10] (2573:2573:2573) (2573:2573:2573))
        (PORT d[11] (2012:2012:2012) (2012:2012:2012))
        (PORT clk (1203:1203:1203) (1203:1203:1203))
        (PORT ena (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1203:1203:1203) (1203:1203:1203))
        (PORT ena (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1203:1203:1203))
        (PORT d[0] (1680:1680:1680) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (913:913:913) (913:913:913))
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT ena (2307:2307:2307) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (908:908:908))
        (PORT d[1] (1077:1077:1077) (1077:1077:1077))
        (PORT d[2] (904:904:904) (904:904:904))
        (PORT d[3] (1021:1021:1021) (1021:1021:1021))
        (PORT d[4] (1069:1069:1069) (1069:1069:1069))
        (PORT d[5] (1637:1637:1637) (1637:1637:1637))
        (PORT d[6] (1445:1445:1445) (1445:1445:1445))
        (PORT d[7] (1281:1281:1281) (1281:1281:1281))
        (PORT d[8] (1223:1223:1223) (1223:1223:1223))
        (PORT d[9] (1304:1304:1304) (1304:1304:1304))
        (PORT d[10] (998:998:998) (998:998:998))
        (PORT d[11] (1232:1232:1232) (1232:1232:1232))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (2309:2309:2309) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2088:2088:2088))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (2309:2309:2309) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT d[0] (2309:2309:2309) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (2129:2129:2129) (2129:2129:2129))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2653:2653:2653))
        (PORT d[1] (3100:3100:3100) (3100:3100:3100))
        (PORT d[2] (1681:1681:1681) (1681:1681:1681))
        (PORT d[3] (2406:2406:2406) (2406:2406:2406))
        (PORT d[4] (2234:2234:2234) (2234:2234:2234))
        (PORT d[5] (2191:2191:2191) (2191:2191:2191))
        (PORT d[6] (2553:2553:2553) (2553:2553:2553))
        (PORT d[7] (2137:2137:2137) (2137:2137:2137))
        (PORT d[8] (2377:2377:2377) (2377:2377:2377))
        (PORT d[9] (2694:2694:2694) (2694:2694:2694))
        (PORT d[10] (2672:2672:2672) (2672:2672:2672))
        (PORT d[11] (2391:2391:2391) (2391:2391:2391))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (2130:2130:2130) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (2130:2130:2130) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT d[0] (2130:2130:2130) (2130:2130:2130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1249:1249:1249))
        (PORT clk (1181:1181:1181) (1181:1181:1181))
        (PORT ena (2447:2447:2447) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1538:1538:1538))
        (PORT d[1] (2248:2248:2248) (2248:2248:2248))
        (PORT d[2] (1973:1973:1973) (1973:1973:1973))
        (PORT d[3] (1996:1996:1996) (1996:1996:1996))
        (PORT d[4] (2047:2047:2047) (2047:2047:2047))
        (PORT d[5] (2271:2271:2271) (2271:2271:2271))
        (PORT d[6] (2081:2081:2081) (2081:2081:2081))
        (PORT d[7] (3287:3287:3287) (3287:3287:3287))
        (PORT d[8] (3340:3340:3340) (3340:3340:3340))
        (PORT d[9] (2133:2133:2133) (2133:2133:2133))
        (PORT d[10] (2292:2292:2292) (2292:2292:2292))
        (PORT d[11] (2129:2129:2129) (2129:2129:2129))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (2449:2449:2449) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2228:2228:2228))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (2449:2449:2449) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT d[0] (2449:2449:2449) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1185:1185:1185) (1185:1185:1185))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1484:1484:1484))
        (PORT d[1] (2504:2504:2504) (2504:2504:2504))
        (PORT d[2] (1424:1424:1424) (1424:1424:1424))
        (PORT d[3] (1527:1527:1527) (1527:1527:1527))
        (PORT d[4] (1632:1632:1632) (1632:1632:1632))
        (PORT d[5] (1713:1713:1713) (1713:1713:1713))
        (PORT d[6] (2268:2268:2268) (2268:2268:2268))
        (PORT d[7] (2408:2408:2408) (2408:2408:2408))
        (PORT d[8] (1822:1822:1822) (1822:1822:1822))
        (PORT d[9] (1577:1577:1577) (1577:1577:1577))
        (PORT d[10] (2601:2601:2601) (2601:2601:2601))
        (PORT d[11] (2212:2212:2212) (2212:2212:2212))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (1330:1330:1330) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (1330:1330:1330) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT d[0] (1330:1330:1330) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1072:1072:1072))
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT ena (1394:1394:1394) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1062:1062:1062))
        (PORT d[1] (953:953:953) (953:953:953))
        (PORT d[2] (1070:1070:1070) (1070:1070:1070))
        (PORT d[3] (1149:1149:1149) (1149:1149:1149))
        (PORT d[4] (1120:1120:1120) (1120:1120:1120))
        (PORT d[5] (924:924:924) (924:924:924))
        (PORT d[6] (1289:1289:1289) (1289:1289:1289))
        (PORT d[7] (1456:1456:1456) (1456:1456:1456))
        (PORT d[8] (1387:1387:1387) (1387:1387:1387))
        (PORT d[9] (1534:1534:1534) (1534:1534:1534))
        (PORT d[10] (1155:1155:1155) (1155:1155:1155))
        (PORT d[11] (1559:1559:1559) (1559:1559:1559))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (1396:1396:1396) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1175:1175:1175))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (1396:1396:1396) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT d[0] (1396:1396:1396) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (2048:2048:2048) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1478:1478:1478))
        (PORT d[1] (2317:2317:2317) (2317:2317:2317))
        (PORT d[2] (1499:1499:1499) (1499:1499:1499))
        (PORT d[3] (1710:1710:1710) (1710:1710:1710))
        (PORT d[4] (1560:1560:1560) (1560:1560:1560))
        (PORT d[5] (1820:1820:1820) (1820:1820:1820))
        (PORT d[6] (2593:2593:2593) (2593:2593:2593))
        (PORT d[7] (1823:1823:1823) (1823:1823:1823))
        (PORT d[8] (2701:2701:2701) (2701:2701:2701))
        (PORT d[9] (1116:1116:1116) (1116:1116:1116))
        (PORT d[10] (2708:2708:2708) (2708:2708:2708))
        (PORT d[11] (2467:2467:2467) (2467:2467:2467))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT d[0] (2049:2049:2049) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2260:2260:2260))
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT ena (2607:2607:2607) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1592:1592:1592))
        (PORT d[1] (2278:2278:2278) (2278:2278:2278))
        (PORT d[2] (1289:1289:1289) (1289:1289:1289))
        (PORT d[3] (1465:1465:1465) (1465:1465:1465))
        (PORT d[4] (2658:2658:2658) (2658:2658:2658))
        (PORT d[5] (1305:1305:1305) (1305:1305:1305))
        (PORT d[6] (1351:1351:1351) (1351:1351:1351))
        (PORT d[7] (2117:2117:2117) (2117:2117:2117))
        (PORT d[8] (1281:1281:1281) (1281:1281:1281))
        (PORT d[9] (1278:1278:1278) (1278:1278:1278))
        (PORT d[10] (1228:1228:1228) (1228:1228:1228))
        (PORT d[11] (2145:2145:2145) (2145:2145:2145))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (2609:2609:2609) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2388:2388:2388))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (2609:2609:2609) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT d[0] (2609:2609:2609) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT ena (2241:2241:2241) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1523:1523:1523))
        (PORT d[1] (2465:2465:2465) (2465:2465:2465))
        (PORT d[2] (1664:1664:1664) (1664:1664:1664))
        (PORT d[3] (1719:1719:1719) (1719:1719:1719))
        (PORT d[4] (1554:1554:1554) (1554:1554:1554))
        (PORT d[5] (1989:1989:1989) (1989:1989:1989))
        (PORT d[6] (2247:2247:2247) (2247:2247:2247))
        (PORT d[7] (1977:1977:1977) (1977:1977:1977))
        (PORT d[8] (2475:2475:2475) (2475:2475:2475))
        (PORT d[9] (1146:1146:1146) (1146:1146:1146))
        (PORT d[10] (2861:2861:2861) (2861:2861:2861))
        (PORT d[11] (2728:2728:2728) (2728:2728:2728))
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT ena (2242:2242:2242) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT ena (2242:2242:2242) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT d[0] (2242:2242:2242) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2111:2111:2111))
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT ena (1963:1963:1963) (1963:1963:1963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1312:1312:1312))
        (PORT d[1] (2136:2136:2136) (2136:2136:2136))
        (PORT d[2] (1455:1455:1455) (1455:1455:1455))
        (PORT d[3] (1587:1587:1587) (1587:1587:1587))
        (PORT d[4] (2372:2372:2372) (2372:2372:2372))
        (PORT d[5] (1445:1445:1445) (1445:1445:1445))
        (PORT d[6] (1308:1308:1308) (1308:1308:1308))
        (PORT d[7] (2031:2031:2031) (2031:2031:2031))
        (PORT d[8] (1447:1447:1447) (1447:1447:1447))
        (PORT d[9] (1539:1539:1539) (1539:1539:1539))
        (PORT d[10] (1390:1390:1390) (1390:1390:1390))
        (PORT d[11] (2163:2163:2163) (2163:2163:2163))
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT ena (1965:1965:1965) (1965:1965:1965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1744:1744:1744))
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT ena (1965:1965:1965) (1965:1965:1965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT d[0] (1965:1965:1965) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2797:2797:2797))
        (PORT d[1] (3243:3243:3243) (3243:3243:3243))
        (PORT d[2] (1830:1830:1830) (1830:1830:1830))
        (PORT d[3] (2442:2442:2442) (2442:2442:2442))
        (PORT d[4] (2406:2406:2406) (2406:2406:2406))
        (PORT d[5] (2428:2428:2428) (2428:2428:2428))
        (PORT d[6] (2702:2702:2702) (2702:2702:2702))
        (PORT d[7] (2274:2274:2274) (2274:2274:2274))
        (PORT d[8] (2526:2526:2526) (2526:2526:2526))
        (PORT d[9] (2842:2842:2842) (2842:2842:2842))
        (PORT d[10] (2704:2704:2704) (2704:2704:2704))
        (PORT d[11] (2565:2565:2565) (2565:2565:2565))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (2315:2315:2315) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (2315:2315:2315) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT d[0] (2315:2315:2315) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1586:1586:1586))
        (PORT clk (1149:1149:1149) (1149:1149:1149))
        (PORT ena (2592:2592:2592) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1676:1676:1676))
        (PORT d[1] (2412:2412:2412) (2412:2412:2412))
        (PORT d[2] (2105:2105:2105) (2105:2105:2105))
        (PORT d[3] (2269:2269:2269) (2269:2269:2269))
        (PORT d[4] (2195:2195:2195) (2195:2195:2195))
        (PORT d[5] (2415:2415:2415) (2415:2415:2415))
        (PORT d[6] (2231:2231:2231) (2231:2231:2231))
        (PORT d[7] (3318:3318:3318) (3318:3318:3318))
        (PORT d[8] (3485:3485:3485) (3485:3485:3485))
        (PORT d[9] (2293:2293:2293) (2293:2293:2293))
        (PORT d[10] (2558:2558:2558) (2558:2558:2558))
        (PORT d[11] (2154:2154:2154) (2154:2154:2154))
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT ena (2594:2594:2594) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2373:2373:2373))
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT ena (2594:2594:2594) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT d[0] (2594:2594:2594) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT ena (1872:1872:1872) (1872:1872:1872))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2023:2023:2023))
        (PORT d[1] (2022:2022:2022) (2022:2022:2022))
        (PORT d[2] (1499:1499:1499) (1499:1499:1499))
        (PORT d[3] (1770:1770:1770) (1770:1770:1770))
        (PORT d[4] (2064:2064:2064) (2064:2064:2064))
        (PORT d[5] (2009:2009:2009) (2009:2009:2009))
        (PORT d[6] (2426:2426:2426) (2426:2426:2426))
        (PORT d[7] (2784:2784:2784) (2784:2784:2784))
        (PORT d[8] (2378:2378:2378) (2378:2378:2378))
        (PORT d[9] (2067:2067:2067) (2067:2067:2067))
        (PORT d[10] (2417:2417:2417) (2417:2417:2417))
        (PORT d[11] (2617:2617:2617) (2617:2617:2617))
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT d[0] (1873:1873:1873) (1873:1873:1873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1877:1877:1877))
        (PORT clk (1161:1161:1161) (1161:1161:1161))
        (PORT ena (1938:1938:1938) (1938:1938:1938))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1594:1594:1594))
        (PORT d[1] (1508:1508:1508) (1508:1508:1508))
        (PORT d[2] (1835:1835:1835) (1835:1835:1835))
        (PORT d[3] (1571:1571:1571) (1571:1571:1571))
        (PORT d[4] (1608:1608:1608) (1608:1608:1608))
        (PORT d[5] (1848:1848:1848) (1848:1848:1848))
        (PORT d[6] (1885:1885:1885) (1885:1885:1885))
        (PORT d[7] (2708:2708:2708) (2708:2708:2708))
        (PORT d[8] (1684:1684:1684) (1684:1684:1684))
        (PORT d[9] (1927:1927:1927) (1927:1927:1927))
        (PORT d[10] (1645:1645:1645) (1645:1645:1645))
        (PORT d[11] (2291:2291:2291) (2291:2291:2291))
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT ena (1940:1940:1940) (1940:1940:1940))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1719:1719:1719))
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT ena (1940:1940:1940) (1940:1940:1940))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT d[0] (1940:1940:1940) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1929:1929:1929) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2173:2173:2173))
        (PORT d[1] (2173:2173:2173) (2173:2173:2173))
        (PORT d[2] (1503:1503:1503) (1503:1503:1503))
        (PORT d[3] (1810:1810:1810) (1810:1810:1810))
        (PORT d[4] (1731:1731:1731) (1731:1731:1731))
        (PORT d[5] (2176:2176:2176) (2176:2176:2176))
        (PORT d[6] (2318:2318:2318) (2318:2318:2318))
        (PORT d[7] (3034:3034:3034) (3034:3034:3034))
        (PORT d[8] (2224:2224:2224) (2224:2224:2224))
        (PORT d[9] (2224:2224:2224) (2224:2224:2224))
        (PORT d[10] (2569:2569:2569) (2569:2569:2569))
        (PORT d[11] (2642:2642:2642) (2642:2642:2642))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (1930:1930:1930) (1930:1930:1930))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (1930:1930:1930) (1930:1930:1930))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT d[0] (1930:1930:1930) (1930:1930:1930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (1800:1800:1800))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1761:1761:1761))
        (PORT d[1] (1661:1661:1661) (1661:1661:1661))
        (PORT d[2] (1979:1979:1979) (1979:1979:1979))
        (PORT d[3] (1726:1726:1726) (1726:1726:1726))
        (PORT d[4] (1713:1713:1713) (1713:1713:1713))
        (PORT d[5] (1998:1998:1998) (1998:1998:1998))
        (PORT d[6] (2037:2037:2037) (2037:2037:2037))
        (PORT d[7] (2852:2852:2852) (2852:2852:2852))
        (PORT d[8] (1715:1715:1715) (1715:1715:1715))
        (PORT d[9] (1950:1950:1950) (1950:1950:1950))
        (PORT d[10] (1800:1800:1800) (1800:1800:1800))
        (PORT d[11] (1982:1982:1982) (1982:1982:1982))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (2361:2361:2361) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2140:2140:2140))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (2361:2361:2361) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT d[0] (2361:2361:2361) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT ena (1517:1517:1517) (1517:1517:1517))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2162:2162:2162))
        (PORT d[1] (1685:1685:1685) (1685:1685:1685))
        (PORT d[2] (1232:1232:1232) (1232:1232:1232))
        (PORT d[3] (1546:1546:1546) (1546:1546:1546))
        (PORT d[4] (1745:1745:1745) (1745:1745:1745))
        (PORT d[5] (1638:1638:1638) (1638:1638:1638))
        (PORT d[6] (3378:3378:3378) (3378:3378:3378))
        (PORT d[7] (1993:1993:1993) (1993:1993:1993))
        (PORT d[8] (2225:2225:2225) (2225:2225:2225))
        (PORT d[9] (1720:1720:1720) (1720:1720:1720))
        (PORT d[10] (2079:2079:2079) (2079:2079:2079))
        (PORT d[11] (2424:2424:2424) (2424:2424:2424))
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT ena (1518:1518:1518) (1518:1518:1518))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT ena (1518:1518:1518) (1518:1518:1518))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT d[0] (1518:1518:1518) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2086:2086:2086))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (2216:2216:2216) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1118:1118:1118))
        (PORT d[1] (1012:1012:1012) (1012:1012:1012))
        (PORT d[2] (1092:1092:1092) (1092:1092:1092))
        (PORT d[3] (1207:1207:1207) (1207:1207:1207))
        (PORT d[4] (1047:1047:1047) (1047:1047:1047))
        (PORT d[5] (1540:1540:1540) (1540:1540:1540))
        (PORT d[6] (1539:1539:1539) (1539:1539:1539))
        (PORT d[7] (2042:2042:2042) (2042:2042:2042))
        (PORT d[8] (1196:1196:1196) (1196:1196:1196))
        (PORT d[9] (2163:2163:2163) (2163:2163:2163))
        (PORT d[10] (1167:1167:1167) (1167:1167:1167))
        (PORT d[11] (1959:1959:1959) (1959:1959:1959))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (2218:2218:2218) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (1997:1997:1997))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (2218:2218:2218) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT d[0] (2218:2218:2218) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (2176:2176:2176) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2017:2017:2017))
        (PORT d[1] (2134:2134:2134) (2134:2134:2134))
        (PORT d[2] (1627:1627:1627) (1627:1627:1627))
        (PORT d[3] (1753:1753:1753) (1753:1753:1753))
        (PORT d[4] (1888:1888:1888) (1888:1888:1888))
        (PORT d[5] (2012:2012:2012) (2012:2012:2012))
        (PORT d[6] (2419:2419:2419) (2419:2419:2419))
        (PORT d[7] (3205:3205:3205) (3205:3205:3205))
        (PORT d[8] (2229:2229:2229) (2229:2229:2229))
        (PORT d[9] (2061:2061:2061) (2061:2061:2061))
        (PORT d[10] (2405:2405:2405) (2405:2405:2405))
        (PORT d[11] (2494:2494:2494) (2494:2494:2494))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (2177:2177:2177) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (2177:2177:2177) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT d[0] (2177:2177:2177) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1649:1649:1649))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (2421:2421:2421) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1587:1587:1587))
        (PORT d[1] (1497:1497:1497) (1497:1497:1497))
        (PORT d[2] (1821:1821:1821) (1821:1821:1821))
        (PORT d[3] (1685:1685:1685) (1685:1685:1685))
        (PORT d[4] (1549:1549:1549) (1549:1549:1549))
        (PORT d[5] (1854:1854:1854) (1854:1854:1854))
        (PORT d[6] (1874:1874:1874) (1874:1874:1874))
        (PORT d[7] (2708:2708:2708) (2708:2708:2708))
        (PORT d[8] (1669:1669:1669) (1669:1669:1669))
        (PORT d[9] (2066:2066:2066) (2066:2066:2066))
        (PORT d[10] (1767:1767:1767) (1767:1767:1767))
        (PORT d[11] (2283:2283:2283) (2283:2283:2283))
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2202:2202:2202))
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT d[0] (2423:2423:2423) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (1593:1593:1593) (1593:1593:1593))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2099:2099:2099))
        (PORT d[1] (1970:1970:1970) (1970:1970:1970))
        (PORT d[2] (1791:1791:1791) (1791:1791:1791))
        (PORT d[3] (1797:1797:1797) (1797:1797:1797))
        (PORT d[4] (1773:1773:1773) (1773:1773:1773))
        (PORT d[5] (1837:1837:1837) (1837:1837:1837))
        (PORT d[6] (2382:2382:2382) (2382:2382:2382))
        (PORT d[7] (2085:2085:2085) (2085:2085:2085))
        (PORT d[8] (2202:2202:2202) (2202:2202:2202))
        (PORT d[9] (1901:1901:1901) (1901:1901:1901))
        (PORT d[10] (2227:2227:2227) (2227:2227:2227))
        (PORT d[11] (2433:2433:2433) (2433:2433:2433))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1594:1594:1594) (1594:1594:1594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1594:1594:1594) (1594:1594:1594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT d[0] (1594:1594:1594) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1807:1807:1807))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (1757:1757:1757) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1417:1417:1417))
        (PORT d[1] (1326:1326:1326) (1326:1326:1326))
        (PORT d[2] (1519:1519:1519) (1519:1519:1519))
        (PORT d[3] (1629:1629:1629) (1629:1629:1629))
        (PORT d[4] (1370:1370:1370) (1370:1370:1370))
        (PORT d[5] (1699:1699:1699) (1699:1699:1699))
        (PORT d[6] (1703:1703:1703) (1703:1703:1703))
        (PORT d[7] (2435:2435:2435) (2435:2435:2435))
        (PORT d[8] (1496:1496:1496) (1496:1496:1496))
        (PORT d[9] (1941:1941:1941) (1941:1941:1941))
        (PORT d[10] (1636:1636:1636) (1636:1636:1636))
        (PORT d[11] (2002:2002:2002) (2002:2002:2002))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (1759:1759:1759) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1538:1538:1538))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (1759:1759:1759) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT d[0] (1759:1759:1759) (1759:1759:1759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1727:1727:1727) (1727:1727:1727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1019:1019:1019))
        (PORT d[1] (2201:2201:2201) (2201:2201:2201))
        (PORT d[2] (1107:1107:1107) (1107:1107:1107))
        (PORT d[3] (1558:1558:1558) (1558:1558:1558))
        (PORT d[4] (1410:1410:1410) (1410:1410:1410))
        (PORT d[5] (1466:1466:1466) (1466:1466:1466))
        (PORT d[6] (2134:2134:2134) (2134:2134:2134))
        (PORT d[7] (1463:1463:1463) (1463:1463:1463))
        (PORT d[8] (2128:2128:2128) (2128:2128:2128))
        (PORT d[9] (913:913:913) (913:913:913))
        (PORT d[10] (2407:2407:2407) (2407:2407:2407))
        (PORT d[11] (881:881:881) (881:881:881))
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT ena (1728:1728:1728) (1728:1728:1728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT ena (1728:1728:1728) (1728:1728:1728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT d[0] (1728:1728:1728) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1959:1959:1959))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1188:1188:1188) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1162:1162:1162))
        (PORT d[1] (1878:1878:1878) (1878:1878:1878))
        (PORT d[2] (1063:1063:1063) (1063:1063:1063))
        (PORT d[3] (1271:1271:1271) (1271:1271:1271))
        (PORT d[4] (2096:2096:2096) (2096:2096:2096))
        (PORT d[5] (1721:1721:1721) (1721:1721:1721))
        (PORT d[6] (805:805:805) (805:805:805))
        (PORT d[7] (1523:1523:1523) (1523:1523:1523))
        (PORT d[8] (1314:1314:1314) (1314:1314:1314))
        (PORT d[9] (943:943:943) (943:943:943))
        (PORT d[10] (886:886:886) (886:886:886))
        (PORT d[11] (1893:1893:1893) (1893:1893:1893))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1190:1190:1190) (1190:1190:1190))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (969:969:969))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1190:1190:1190) (1190:1190:1190))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT d[0] (1190:1190:1190) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT ena (1579:1579:1579) (1579:1579:1579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1051:1051:1051))
        (PORT d[1] (2216:2216:2216) (2216:2216:2216))
        (PORT d[2] (1115:1115:1115) (1115:1115:1115))
        (PORT d[3] (1454:1454:1454) (1454:1454:1454))
        (PORT d[4] (1338:1338:1338) (1338:1338:1338))
        (PORT d[5] (1287:1287:1287) (1287:1287:1287))
        (PORT d[6] (1965:1965:1965) (1965:1965:1965))
        (PORT d[7] (1169:1169:1169) (1169:1169:1169))
        (PORT d[8] (1028:1028:1028) (1028:1028:1028))
        (PORT d[9] (772:772:772) (772:772:772))
        (PORT d[10] (2414:2414:2414) (2414:2414:2414))
        (PORT d[11] (729:729:729) (729:729:729))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (1580:1580:1580) (1580:1580:1580))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (1580:1580:1580) (1580:1580:1580))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT d[0] (1580:1580:1580) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1803:1803:1803))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1325:1325:1325))
        (PORT d[1] (1708:1708:1708) (1708:1708:1708))
        (PORT d[2] (897:897:897) (897:897:897))
        (PORT d[3] (1432:1432:1432) (1432:1432:1432))
        (PORT d[4] (2079:2079:2079) (2079:2079:2079))
        (PORT d[5] (1254:1254:1254) (1254:1254:1254))
        (PORT d[6] (1596:1596:1596) (1596:1596:1596))
        (PORT d[7] (1359:1359:1359) (1359:1359:1359))
        (PORT d[8] (859:859:859) (859:859:859))
        (PORT d[9] (1092:1092:1092) (1092:1092:1092))
        (PORT d[10] (891:891:891) (891:891:891))
        (PORT d[11] (1864:1864:1864) (1864:1864:1864))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (1682:1682:1682) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1461:1461:1461))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (1682:1682:1682) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT d[0] (1682:1682:1682) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1201:1201:1201) (1201:1201:1201))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1148:1148:1148))
        (PORT d[1] (2305:2305:2305) (2305:2305:2305))
        (PORT d[2] (1296:1296:1296) (1296:1296:1296))
        (PORT d[3] (1331:1331:1331) (1331:1331:1331))
        (PORT d[4] (1418:1418:1418) (1418:1418:1418))
        (PORT d[5] (1284:1284:1284) (1284:1284:1284))
        (PORT d[6] (2093:2093:2093) (2093:2093:2093))
        (PORT d[7] (1721:1721:1721) (1721:1721:1721))
        (PORT d[8] (1629:1629:1629) (1629:1629:1629))
        (PORT d[9] (1355:1355:1355) (1355:1355:1355))
        (PORT d[10] (2414:2414:2414) (2414:2414:2414))
        (PORT d[11] (1977:1977:1977) (1977:1977:1977))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT d[0] (1202:1202:1202) (1202:1202:1202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1677:1677:1677))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT ena (1002:1002:1002) (1002:1002:1002))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (904:904:904) (904:904:904))
        (PORT d[1] (863:863:863) (863:863:863))
        (PORT d[2] (764:764:764) (764:764:764))
        (PORT d[3] (1037:1037:1037) (1037:1037:1037))
        (PORT d[4] (802:802:802) (802:802:802))
        (PORT d[5] (1482:1482:1482) (1482:1482:1482))
        (PORT d[6] (1425:1425:1425) (1425:1425:1425))
        (PORT d[7] (1230:1230:1230) (1230:1230:1230))
        (PORT d[8] (1074:1074:1074) (1074:1074:1074))
        (PORT d[9] (914:914:914) (914:914:914))
        (PORT d[10] (836:836:836) (836:836:836))
        (PORT d[11] (1076:1076:1076) (1076:1076:1076))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (1004:1004:1004) (1004:1004:1004))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (783:783:783) (783:783:783))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (1004:1004:1004) (1004:1004:1004))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT d[0] (1004:1004:1004) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT ena (1638:1638:1638) (1638:1638:1638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1906:1906:1906))
        (PORT d[1] (2803:2803:2803) (2803:2803:2803))
        (PORT d[2] (1587:1587:1587) (1587:1587:1587))
        (PORT d[3] (1847:1847:1847) (1847:1847:1847))
        (PORT d[4] (1960:1960:1960) (1960:1960:1960))
        (PORT d[5] (1909:1909:1909) (1909:1909:1909))
        (PORT d[6] (2465:2465:2465) (2465:2465:2465))
        (PORT d[7] (2466:2466:2466) (2466:2466:2466))
        (PORT d[8] (1899:1899:1899) (1899:1899:1899))
        (PORT d[9] (1766:1766:1766) (1766:1766:1766))
        (PORT d[10] (2919:2919:2919) (2919:2919:2919))
        (PORT d[11] (2501:2501:2501) (2501:2501:2501))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (1639:1639:1639) (1639:1639:1639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT ena (1639:1639:1639) (1639:1639:1639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT d[0] (1639:1639:1639) (1639:1639:1639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (1927:1927:1927))
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1823:1823:1823) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1379:1379:1379))
        (PORT d[1] (1353:1353:1353) (1353:1353:1353))
        (PORT d[2] (1379:1379:1379) (1379:1379:1379))
        (PORT d[3] (1217:1217:1217) (1217:1217:1217))
        (PORT d[4] (1321:1321:1321) (1321:1321:1321))
        (PORT d[5] (1201:1201:1201) (1201:1201:1201))
        (PORT d[6] (1444:1444:1444) (1444:1444:1444))
        (PORT d[7] (1778:1778:1778) (1778:1778:1778))
        (PORT d[8] (1693:1693:1693) (1693:1693:1693))
        (PORT d[9] (1841:1841:1841) (1841:1841:1841))
        (PORT d[10] (1479:1479:1479) (1479:1479:1479))
        (PORT d[11] (1579:1579:1579) (1579:1579:1579))
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT ena (1825:1825:1825) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1604:1604:1604))
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT ena (1825:1825:1825) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT d[0] (1825:1825:1825) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT ena (1884:1884:1884) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2371:2371:2371))
        (PORT d[1] (2816:2816:2816) (2816:2816:2816))
        (PORT d[2] (1646:1646:1646) (1646:1646:1646))
        (PORT d[3] (1902:1902:1902) (1902:1902:1902))
        (PORT d[4] (2294:2294:2294) (2294:2294:2294))
        (PORT d[5] (2013:2013:2013) (2013:2013:2013))
        (PORT d[6] (2233:2233:2233) (2233:2233:2233))
        (PORT d[7] (2111:2111:2111) (2111:2111:2111))
        (PORT d[8] (2416:2416:2416) (2416:2416:2416))
        (PORT d[9] (2783:2783:2783) (2783:2783:2783))
        (PORT d[10] (2404:2404:2404) (2404:2404:2404))
        (PORT d[11] (2192:2192:2192) (2192:2192:2192))
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT ena (1885:1885:1885) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT ena (1885:1885:1885) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT d[0] (1885:1885:1885) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (882:882:882) (882:882:882))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (2624:2624:2624) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1353:1353:1353))
        (PORT d[1] (1947:1947:1947) (1947:1947:1947))
        (PORT d[2] (1753:1753:1753) (1753:1753:1753))
        (PORT d[3] (1871:1871:1871) (1871:1871:1871))
        (PORT d[4] (1878:1878:1878) (1878:1878:1878))
        (PORT d[5] (2066:2066:2066) (2066:2066:2066))
        (PORT d[6] (1775:1775:1775) (1775:1775:1775))
        (PORT d[7] (2914:2914:2914) (2914:2914:2914))
        (PORT d[8] (3139:3139:3139) (3139:3139:3139))
        (PORT d[9] (2375:2375:2375) (2375:2375:2375))
        (PORT d[10] (2287:2287:2287) (2287:2287:2287))
        (PORT d[11] (1972:1972:1972) (1972:1972:1972))
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT ena (2626:2626:2626) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2405:2405:2405))
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT ena (2626:2626:2626) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT d[0] (2626:2626:2626) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT ena (2036:2036:2036) (2036:2036:2036))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2478:2478:2478))
        (PORT d[1] (2674:2674:2674) (2674:2674:2674))
        (PORT d[2] (1474:1474:1474) (1474:1474:1474))
        (PORT d[3] (2097:2097:2097) (2097:2097:2097))
        (PORT d[4] (2329:2329:2329) (2329:2329:2329))
        (PORT d[5] (2009:2009:2009) (2009:2009:2009))
        (PORT d[6] (2368:2368:2368) (2368:2368:2368))
        (PORT d[7] (2133:2133:2133) (2133:2133:2133))
        (PORT d[8] (2389:2389:2389) (2389:2389:2389))
        (PORT d[9] (2535:2535:2535) (2535:2535:2535))
        (PORT d[10] (2537:2537:2537) (2537:2537:2537))
        (PORT d[11] (2325:2325:2325) (2325:2325:2325))
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1234:1234:1234))
        (PORT d[0] (2037:2037:2037) (2037:2037:2037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (747:747:747) (747:747:747))
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT ena (2192:2192:2192) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1354:1354:1354))
        (PORT d[1] (2229:2229:2229) (2229:2229:2229))
        (PORT d[2] (1891:1891:1891) (1891:1891:1891))
        (PORT d[3] (1880:1880:1880) (1880:1880:1880))
        (PORT d[4] (1757:1757:1757) (1757:1757:1757))
        (PORT d[5] (2051:2051:2051) (2051:2051:2051))
        (PORT d[6] (1899:1899:1899) (1899:1899:1899))
        (PORT d[7] (2925:2925:2925) (2925:2925:2925))
        (PORT d[8] (3154:3154:3154) (3154:3154:3154))
        (PORT d[9] (2453:2453:2453) (2453:2453:2453))
        (PORT d[10] (2297:2297:2297) (2297:2297:2297))
        (PORT d[11] (1965:1965:1965) (1965:1965:1965))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (2194:2194:2194) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1973:1973:1973))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (2194:2194:2194) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT d[0] (2194:2194:2194) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (PORT ena (1930:1930:1930) (1930:1930:1930))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1042:1042:1042))
        (PORT d[1] (2504:2504:2504) (2504:2504:2504))
        (PORT d[2] (1142:1142:1142) (1142:1142:1142))
        (PORT d[3] (1483:1483:1483) (1483:1483:1483))
        (PORT d[4] (1455:1455:1455) (1455:1455:1455))
        (PORT d[5] (1492:1492:1492) (1492:1492:1492))
        (PORT d[6] (2284:2284:2284) (2284:2284:2284))
        (PORT d[7] (1489:1489:1489) (1489:1489:1489))
        (PORT d[8] (2157:2157:2157) (2157:2157:2157))
        (PORT d[9] (1392:1392:1392) (1392:1392:1392))
        (PORT d[10] (2470:2470:2470) (2470:2470:2470))
        (PORT d[11] (1045:1045:1045) (1045:1045:1045))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1931:1931:1931) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1931:1931:1931) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT d[0] (1931:1931:1931) (1931:1931:1931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (1924:1924:1924))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1094:1094:1094) (1094:1094:1094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1801:1801:1801))
        (PORT d[1] (1750:1750:1750) (1750:1750:1750))
        (PORT d[2] (1222:1222:1222) (1222:1222:1222))
        (PORT d[3] (1446:1446:1446) (1446:1446:1446))
        (PORT d[4] (2219:2219:2219) (2219:2219:2219))
        (PORT d[5] (1622:1622:1622) (1622:1622:1622))
        (PORT d[6] (849:849:849) (849:849:849))
        (PORT d[7] (1688:1688:1688) (1688:1688:1688))
        (PORT d[8] (1293:1293:1293) (1293:1293:1293))
        (PORT d[9] (862:862:862) (862:862:862))
        (PORT d[10] (909:909:909) (909:909:909))
        (PORT d[11] (2038:2038:2038) (2038:2038:2038))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1096:1096:1096) (1096:1096:1096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (875:875:875))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1096:1096:1096) (1096:1096:1096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT d[0] (1096:1096:1096) (1096:1096:1096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1748:1748:1748) (1748:1748:1748))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1040:1040:1040))
        (PORT d[1] (2514:2514:2514) (2514:2514:2514))
        (PORT d[2] (1132:1132:1132) (1132:1132:1132))
        (PORT d[3] (1466:1466:1466) (1466:1466:1466))
        (PORT d[4] (1312:1312:1312) (1312:1312:1312))
        (PORT d[5] (1484:1484:1484) (1484:1484:1484))
        (PORT d[6] (2271:2271:2271) (2271:2271:2271))
        (PORT d[7] (1488:1488:1488) (1488:1488:1488))
        (PORT d[8] (2145:2145:2145) (2145:2145:2145))
        (PORT d[9] (1402:1402:1402) (1402:1402:1402))
        (PORT d[10] (2289:2289:2289) (2289:2289:2289))
        (PORT d[11] (1030:1030:1030) (1030:1030:1030))
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT d[0] (1749:1749:1749) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2078:2078:2078))
        (PORT clk (1210:1210:1210) (1210:1210:1210))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1043:1043:1043))
        (PORT d[1] (1908:1908:1908) (1908:1908:1908))
        (PORT d[2] (956:956:956) (956:956:956))
        (PORT d[3] (1548:1548:1548) (1548:1548:1548))
        (PORT d[4] (2217:2217:2217) (2217:2217:2217))
        (PORT d[5] (1718:1718:1718) (1718:1718:1718))
        (PORT d[6] (833:833:833) (833:833:833))
        (PORT d[7] (1776:1776:1776) (1776:1776:1776))
        (PORT d[8] (1458:1458:1458) (1458:1458:1458))
        (PORT d[9] (972:972:972) (972:972:972))
        (PORT d[10] (902:902:902) (902:902:902))
        (PORT d[11] (1903:1903:1903) (1903:1903:1903))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1013:1013:1013) (1013:1013:1013))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT d[0] (1234:1234:1234) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1829:1829:1829) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1161:1161:1161))
        (PORT d[1] (2171:2171:2171) (2171:2171:2171))
        (PORT d[2] (1286:1286:1286) (1286:1286:1286))
        (PORT d[3] (1318:1318:1318) (1318:1318:1318))
        (PORT d[4] (1153:1153:1153) (1153:1153:1153))
        (PORT d[5] (1388:1388:1388) (1388:1388:1388))
        (PORT d[6] (1688:1688:1688) (1688:1688:1688))
        (PORT d[7] (1822:1822:1822) (1822:1822:1822))
        (PORT d[8] (1628:1628:1628) (1628:1628:1628))
        (PORT d[9] (1253:1253:1253) (1253:1253:1253))
        (PORT d[10] (2403:2403:2403) (2403:2403:2403))
        (PORT d[11] (2267:2267:2267) (2267:2267:2267))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (1830:1830:1830) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (1830:1830:1830) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT d[0] (1830:1830:1830) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1534:1534:1534))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (2322:2322:2322) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (899:899:899) (899:899:899))
        (PORT d[1] (854:854:854) (854:854:854))
        (PORT d[2] (748:748:748) (748:748:748))
        (PORT d[3] (1113:1113:1113) (1113:1113:1113))
        (PORT d[4] (908:908:908) (908:908:908))
        (PORT d[5] (1356:1356:1356) (1356:1356:1356))
        (PORT d[6] (1297:1297:1297) (1297:1297:1297))
        (PORT d[7] (1092:1092:1092) (1092:1092:1092))
        (PORT d[8] (1061:1061:1061) (1061:1061:1061))
        (PORT d[9] (1339:1339:1339) (1339:1339:1339))
        (PORT d[10] (830:830:830) (830:830:830))
        (PORT d[11] (1056:1056:1056) (1056:1056:1056))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (2324:2324:2324) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2103:2103:2103))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (2324:2324:2324) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT d[0] (2324:2324:2324) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1223:1223:1223) (1223:1223:1223))
        (PORT ena (2286:2286:2286) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1198:1198:1198))
        (PORT d[1] (2500:2500:2500) (2500:2500:2500))
        (PORT d[2] (1151:1151:1151) (1151:1151:1151))
        (PORT d[3] (1597:1597:1597) (1597:1597:1597))
        (PORT d[4] (1549:1549:1549) (1549:1549:1549))
        (PORT d[5] (1622:1622:1622) (1622:1622:1622))
        (PORT d[6] (2300:2300:2300) (2300:2300:2300))
        (PORT d[7] (1506:1506:1506) (1506:1506:1506))
        (PORT d[8] (2301:2301:2301) (2301:2301:2301))
        (PORT d[9] (1377:1377:1377) (1377:1377:1377))
        (PORT d[10] (2421:2421:2421) (2421:2421:2421))
        (PORT d[11] (1060:1060:1060) (1060:1060:1060))
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (PORT ena (2287:2287:2287) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (PORT ena (2287:2287:2287) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (PORT d[0] (2287:2287:2287) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1662:1662:1662))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1920:1920:1920) (1920:1920:1920))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1795:1795:1795))
        (PORT d[1] (1916:1916:1916) (1916:1916:1916))
        (PORT d[2] (1233:1233:1233) (1233:1233:1233))
        (PORT d[3] (1561:1561:1561) (1561:1561:1561))
        (PORT d[4] (2240:2240:2240) (2240:2240:2240))
        (PORT d[5] (1839:1839:1839) (1839:1839:1839))
        (PORT d[6] (855:855:855) (855:855:855))
        (PORT d[7] (1694:1694:1694) (1694:1694:1694))
        (PORT d[8] (1163:1163:1163) (1163:1163:1163))
        (PORT d[9] (984:984:984) (984:984:984))
        (PORT d[10] (1156:1156:1156) (1156:1156:1156))
        (PORT d[11] (2049:2049:2049) (2049:2049:2049))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (1922:1922:1922) (1922:1922:1922))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1701:1701:1701))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (1922:1922:1922) (1922:1922:1922))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT d[0] (1922:1922:1922) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT ena (1943:1943:1943) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1204:1204:1204))
        (PORT d[1] (2360:2360:2360) (2360:2360:2360))
        (PORT d[2] (1300:1300:1300) (1300:1300:1300))
        (PORT d[3] (1617:1617:1617) (1617:1617:1617))
        (PORT d[4] (1554:1554:1554) (1554:1554:1554))
        (PORT d[5] (1644:1644:1644) (1644:1644:1644))
        (PORT d[6] (2306:2306:2306) (2306:2306:2306))
        (PORT d[7] (1639:1639:1639) (1639:1639:1639))
        (PORT d[8] (2312:2312:2312) (2312:2312:2312))
        (PORT d[9] (1362:1362:1362) (1362:1362:1362))
        (PORT d[10] (2547:2547:2547) (2547:2547:2547))
        (PORT d[11] (1057:1057:1057) (1057:1057:1057))
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT ena (1944:1944:1944) (1944:1944:1944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT ena (1944:1944:1944) (1944:1944:1944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT d[0] (1944:1944:1944) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1653:1653:1653))
        (PORT clk (1204:1204:1204) (1204:1204:1204))
        (PORT ena (1232:1232:1232) (1232:1232:1232))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1782:1782:1782) (1782:1782:1782))
        (PORT d[1] (2448:2448:2448) (2448:2448:2448))
        (PORT d[2] (1238:1238:1238) (1238:1238:1238))
        (PORT d[3] (1642:1642:1642) (1642:1642:1642))
        (PORT d[4] (2254:2254:2254) (2254:2254:2254))
        (PORT d[5] (1609:1609:1609) (1609:1609:1609))
        (PORT d[6] (871:871:871) (871:871:871))
        (PORT d[7] (1705:1705:1705) (1705:1705:1705))
        (PORT d[8] (1157:1157:1157) (1157:1157:1157))
        (PORT d[9] (1221:1221:1221) (1221:1221:1221))
        (PORT d[10] (1057:1057:1057) (1057:1057:1057))
        (PORT d[11] (2066:2066:2066) (2066:2066:2066))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1013:1013:1013) (1013:1013:1013))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1234:1234:1234) (1234:1234:1234))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT d[0] (1234:1234:1234) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT ena (1625:1625:1625) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1677:1677:1677))
        (PORT d[1] (2675:2675:2675) (2675:2675:2675))
        (PORT d[2] (1456:1456:1456) (1456:1456:1456))
        (PORT d[3] (1831:1831:1831) (1831:1831:1831))
        (PORT d[4] (1936:1936:1936) (1936:1936:1936))
        (PORT d[5] (1780:1780:1780) (1780:1780:1780))
        (PORT d[6] (2461:2461:2461) (2461:2461:2461))
        (PORT d[7] (2361:2361:2361) (2361:2361:2361))
        (PORT d[8] (1885:1885:1885) (1885:1885:1885))
        (PORT d[9] (1761:1761:1761) (1761:1761:1761))
        (PORT d[10] (2903:2903:2903) (2903:2903:2903))
        (PORT d[11] (2776:2776:2776) (2776:2776:2776))
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT ena (1626:1626:1626) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT ena (1626:1626:1626) (1626:1626:1626))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT d[0] (1626:1626:1626) (1626:1626:1626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (1980:1980:1980))
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1248:1248:1248))
        (PORT d[1] (1347:1347:1347) (1347:1347:1347))
        (PORT d[2] (1250:1250:1250) (1250:1250:1250))
        (PORT d[3] (1211:1211:1211) (1211:1211:1211))
        (PORT d[4] (1320:1320:1320) (1320:1320:1320))
        (PORT d[5] (1190:1190:1190) (1190:1190:1190))
        (PORT d[6] (1315:1315:1315) (1315:1315:1315))
        (PORT d[7] (1638:1638:1638) (1638:1638:1638))
        (PORT d[8] (1554:1554:1554) (1554:1554:1554))
        (PORT d[9] (1620:1620:1620) (1620:1620:1620))
        (PORT d[10] (1453:1453:1453) (1453:1453:1453))
        (PORT d[11] (1568:1568:1568) (1568:1568:1568))
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT ena (1809:1809:1809) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1588:1588:1588))
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT ena (1809:1809:1809) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT d[0] (1809:1809:1809) (1809:1809:1809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (1388:1388:1388) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2051:2051:2051))
        (PORT d[1] (2177:2177:2177) (2177:2177:2177))
        (PORT d[2] (1634:1634:1634) (1634:1634:1634))
        (PORT d[3] (2202:2202:2202) (2202:2202:2202))
        (PORT d[4] (2133:2133:2133) (2133:2133:2133))
        (PORT d[5] (1990:1990:1990) (1990:1990:1990))
        (PORT d[6] (2756:2756:2756) (2756:2756:2756))
        (PORT d[7] (1766:1766:1766) (1766:1766:1766))
        (PORT d[8] (2300:2300:2300) (2300:2300:2300))
        (PORT d[9] (2144:2144:2144) (2144:2144:2144))
        (PORT d[10] (2219:2219:2219) (2219:2219:2219))
        (PORT d[11] (1915:1915:1915) (1915:1915:1915))
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT ena (1389:1389:1389) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT ena (1389:1389:1389) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT d[0] (1389:1389:1389) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (595:595:595) (595:595:595))
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT ena (2787:2787:2787) (2787:2787:2787))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1881:1881:1881))
        (PORT d[1] (2065:2065:2065) (2065:2065:2065))
        (PORT d[2] (2294:2294:2294) (2294:2294:2294))
        (PORT d[3] (2337:2337:2337) (2337:2337:2337))
        (PORT d[4] (1509:1509:1509) (1509:1509:1509))
        (PORT d[5] (2381:2381:2381) (2381:2381:2381))
        (PORT d[6] (2201:2201:2201) (2201:2201:2201))
        (PORT d[7] (2032:2032:2032) (2032:2032:2032))
        (PORT d[8] (2410:2410:2410) (2410:2410:2410))
        (PORT d[9] (2103:2103:2103) (2103:2103:2103))
        (PORT d[10] (2370:2370:2370) (2370:2370:2370))
        (PORT d[11] (1672:1672:1672) (1672:1672:1672))
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT ena (2789:2789:2789) (2789:2789:2789))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2568:2568:2568))
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT ena (2789:2789:2789) (2789:2789:2789))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT d[0] (2789:2789:2789) (2789:2789:2789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1533:1533:1533) (1533:1533:1533))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2188:2188:2188))
        (PORT d[1] (2425:2425:2425) (2425:2425:2425))
        (PORT d[2] (1666:1666:1666) (1666:1666:1666))
        (PORT d[3] (2342:2342:2342) (2342:2342:2342))
        (PORT d[4] (2279:2279:2279) (2279:2279:2279))
        (PORT d[5] (2067:2067:2067) (2067:2067:2067))
        (PORT d[6] (2919:2919:2919) (2919:2919:2919))
        (PORT d[7] (1914:1914:1914) (1914:1914:1914))
        (PORT d[8] (2155:2155:2155) (2155:2155:2155))
        (PORT d[9] (2305:2305:2305) (2305:2305:2305))
        (PORT d[10] (2022:2022:2022) (2022:2022:2022))
        (PORT d[11] (2058:2058:2058) (2058:2058:2058))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (1534:1534:1534) (1534:1534:1534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (1534:1534:1534) (1534:1534:1534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT d[0] (1534:1534:1534) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (566:566:566) (566:566:566))
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT ena (1899:1899:1899) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1723:1723:1723))
        (PORT d[1] (1690:1690:1690) (1690:1690:1690))
        (PORT d[2] (2472:2472:2472) (2472:2472:2472))
        (PORT d[3] (2506:2506:2506) (2506:2506:2506))
        (PORT d[4] (1652:1652:1652) (1652:1652:1652))
        (PORT d[5] (2404:2404:2404) (2404:2404:2404))
        (PORT d[6] (2357:2357:2357) (2357:2357:2357))
        (PORT d[7] (2064:2064:2064) (2064:2064:2064))
        (PORT d[8] (2670:2670:2670) (2670:2670:2670))
        (PORT d[9] (2377:2377:2377) (2377:2377:2377))
        (PORT d[10] (2531:2531:2531) (2531:2531:2531))
        (PORT d[11] (1709:1709:1709) (1709:1709:1709))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (1901:1901:1901) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1680:1680:1680))
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT ena (1901:1901:1901) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1182:1182:1182))
        (PORT d[0] (1901:1901:1901) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (2538:2538:2538) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2186:2186:2186))
        (PORT d[1] (2419:2419:2419) (2419:2419:2419))
        (PORT d[2] (1537:1537:1537) (1537:1537:1537))
        (PORT d[3] (2456:2456:2456) (2456:2456:2456))
        (PORT d[4] (2277:2277:2277) (2277:2277:2277))
        (PORT d[5] (2055:2055:2055) (2055:2055:2055))
        (PORT d[6] (2912:2912:2912) (2912:2912:2912))
        (PORT d[7] (1784:1784:1784) (1784:1784:1784))
        (PORT d[8] (2315:2315:2315) (2315:2315:2315))
        (PORT d[9] (2296:2296:2296) (2296:2296:2296))
        (PORT d[10] (2209:2209:2209) (2209:2209:2209))
        (PORT d[11] (2192:2192:2192) (2192:2192:2192))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (2539:2539:2539) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (2539:2539:2539) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT d[0] (2539:2539:2539) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (577:577:577) (577:577:577))
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT ena (2530:2530:2530) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1867:1867:1867))
        (PORT d[1] (2078:2078:2078) (2078:2078:2078))
        (PORT d[2] (2341:2341:2341) (2341:2341:2341))
        (PORT d[3] (2502:2502:2502) (2502:2502:2502))
        (PORT d[4] (1647:1647:1647) (1647:1647:1647))
        (PORT d[5] (2526:2526:2526) (2526:2526:2526))
        (PORT d[6] (2347:2347:2347) (2347:2347:2347))
        (PORT d[7] (2058:2058:2058) (2058:2058:2058))
        (PORT d[8] (2543:2543:2543) (2543:2543:2543))
        (PORT d[9] (2252:2252:2252) (2252:2252:2252))
        (PORT d[10] (2503:2503:2503) (2503:2503:2503))
        (PORT d[11] (1698:1698:1698) (1698:1698:1698))
        (PORT clk (1173:1173:1173) (1173:1173:1173))
        (PORT ena (2532:2532:2532) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2311:2311:2311))
        (PORT clk (1173:1173:1173) (1173:1173:1173))
        (PORT ena (2532:2532:2532) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1173:1173:1173))
        (PORT d[0] (2532:2532:2532) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1741:1741:1741) (1741:1741:1741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (1937:1937:1937))
        (PORT d[1] (2055:2055:2055) (2055:2055:2055))
        (PORT d[2] (1531:1531:1531) (1531:1531:1531))
        (PORT d[3] (2440:2440:2440) (2440:2440:2440))
        (PORT d[4] (2150:2150:2150) (2150:2150:2150))
        (PORT d[5] (2037:2037:2037) (2037:2037:2037))
        (PORT d[6] (2893:2893:2893) (2893:2893:2893))
        (PORT d[7] (1782:1782:1782) (1782:1782:1782))
        (PORT d[8] (2300:2300:2300) (2300:2300:2300))
        (PORT d[9] (2279:2279:2279) (2279:2279:2279))
        (PORT d[10] (2045:2045:2045) (2045:2045:2045))
        (PORT d[11] (2206:2206:2206) (2206:2206:2206))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (1742:1742:1742) (1742:1742:1742))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (1742:1742:1742) (1742:1742:1742))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT d[0] (1742:1742:1742) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (595:595:595) (595:595:595))
        (PORT clk (1161:1161:1161) (1161:1161:1161))
        (PORT ena (2148:2148:2148) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (1879:1879:1879))
        (PORT d[1] (2080:2080:2080) (2080:2080:2080))
        (PORT d[2] (2324:2324:2324) (2324:2324:2324))
        (PORT d[3] (2483:2483:2483) (2483:2483:2483))
        (PORT d[4] (1617:1617:1617) (1617:1617:1617))
        (PORT d[5] (2396:2396:2396) (2396:2396:2396))
        (PORT d[6] (2342:2342:2342) (2342:2342:2342))
        (PORT d[7] (2047:2047:2047) (2047:2047:2047))
        (PORT d[8] (2435:2435:2435) (2435:2435:2435))
        (PORT d[9] (2240:2240:2240) (2240:2240:2240))
        (PORT d[10] (2513:2513:2513) (2513:2513:2513))
        (PORT d[11] (1692:1692:1692) (1692:1692:1692))
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT ena (2150:2150:2150) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1929:1929:1929))
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT ena (2150:2150:2150) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT d[0] (2150:2150:2150) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT ena (1267:1267:1267) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1408:1408:1408))
        (PORT d[1] (1725:1725:1725) (1725:1725:1725))
        (PORT d[2] (1396:1396:1396) (1396:1396:1396))
        (PORT d[3] (1440:1440:1440) (1440:1440:1440))
        (PORT d[4] (1473:1473:1473) (1473:1473:1473))
        (PORT d[5] (1653:1653:1653) (1653:1653:1653))
        (PORT d[6] (2866:2866:2866) (2866:2866:2866))
        (PORT d[7] (1753:1753:1753) (1753:1753:1753))
        (PORT d[8] (2108:2108:2108) (2108:2108:2108))
        (PORT d[9] (1874:1874:1874) (1874:1874:1874))
        (PORT d[10] (2012:2012:2012) (2012:2012:2012))
        (PORT d[11] (1794:1794:1794) (1794:1794:1794))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (1268:1268:1268) (1268:1268:1268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (1268:1268:1268) (1268:1268:1268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT d[0] (1268:1268:1268) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1287:1287:1287))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1283:1283:1283))
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT ena (2202:2202:2202) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1723:1723:1723))
        (PORT d[1] (1372:1372:1372) (1372:1372:1372))
        (PORT d[2] (1343:1343:1343) (1343:1343:1343))
        (PORT d[3] (1586:1586:1586) (1586:1586:1586))
        (PORT d[4] (1199:1199:1199) (1199:1199:1199))
        (PORT d[5] (1364:1364:1364) (1364:1364:1364))
        (PORT d[6] (2030:2030:2030) (2030:2030:2030))
        (PORT d[7] (1496:1496:1496) (1496:1496:1496))
        (PORT d[8] (1747:1747:1747) (1747:1747:1747))
        (PORT d[9] (1420:1420:1420) (1420:1420:1420))
        (PORT d[10] (1985:1985:1985) (1985:1985:1985))
        (PORT d[11] (1441:1441:1441) (1441:1441:1441))
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (1983:1983:1983))
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT d[0] (2204:2204:2204) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1379:1379:1379) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1802:1802:1802))
        (PORT d[1] (2207:2207:2207) (2207:2207:2207))
        (PORT d[2] (1493:1493:1493) (1493:1493:1493))
        (PORT d[3] (2165:2165:2165) (2165:2165:2165))
        (PORT d[4] (2131:2131:2131) (2131:2131:2131))
        (PORT d[5] (1876:1876:1876) (1876:1876:1876))
        (PORT d[6] (2710:2710:2710) (2710:2710:2710))
        (PORT d[7] (1739:1739:1739) (1739:1739:1739))
        (PORT d[8] (2426:2426:2426) (2426:2426:2426))
        (PORT d[9] (2105:2105:2105) (2105:2105:2105))
        (PORT d[10] (2335:2335:2335) (2335:2335:2335))
        (PORT d[11] (2187:2187:2187) (2187:2187:2187))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (1380:1380:1380) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (1380:1380:1380) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT d[0] (1380:1380:1380) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (668:668:668) (668:668:668))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (2739:2739:2739) (2739:2739:2739))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2039:2039:2039))
        (PORT d[1] (1915:1915:1915) (1915:1915:1915))
        (PORT d[2] (2265:2265:2265) (2265:2265:2265))
        (PORT d[3] (2297:2297:2297) (2297:2297:2297))
        (PORT d[4] (1446:1446:1446) (1446:1446:1446))
        (PORT d[5] (2228:2228:2228) (2228:2228:2228))
        (PORT d[6] (2332:2332:2332) (2332:2332:2332))
        (PORT d[7] (2376:2376:2376) (2376:2376:2376))
        (PORT d[8] (2583:2583:2583) (2583:2583:2583))
        (PORT d[9] (2064:2064:2064) (2064:2064:2064))
        (PORT d[10] (2337:2337:2337) (2337:2337:2337))
        (PORT d[11] (1792:1792:1792) (1792:1792:1792))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (2741:2741:2741) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2520:2520:2520))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (2741:2741:2741) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT d[0] (2741:2741:2741) (2741:2741:2741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (1476:1476:1476) (1476:1476:1476))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1412:1412:1412))
        (PORT d[1] (1483:1483:1483) (1483:1483:1483))
        (PORT d[2] (1291:1291:1291) (1291:1291:1291))
        (PORT d[3] (1449:1449:1449) (1449:1449:1449))
        (PORT d[4] (1580:1580:1580) (1580:1580:1580))
        (PORT d[5] (1576:1576:1576) (1576:1576:1576))
        (PORT d[6] (2705:2705:2705) (2705:2705:2705))
        (PORT d[7] (1622:1622:1622) (1622:1622:1622))
        (PORT d[8] (2050:2050:2050) (2050:2050:2050))
        (PORT d[9] (1592:1592:1592) (1592:1592:1592))
        (PORT d[10] (1479:1479:1479) (1479:1479:1479))
        (PORT d[11] (1621:1621:1621) (1621:1621:1621))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1477:1477:1477) (1477:1477:1477))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1477:1477:1477) (1477:1477:1477))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT d[0] (1477:1477:1477) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1014:1014:1014))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (1787:1787:1787) (1787:1787:1787))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1694:1694:1694))
        (PORT d[1] (1531:1531:1531) (1531:1531:1531))
        (PORT d[2] (1514:1514:1514) (1514:1514:1514))
        (PORT d[3] (1639:1639:1639) (1639:1639:1639))
        (PORT d[4] (1443:1443:1443) (1443:1443:1443))
        (PORT d[5] (1550:1550:1550) (1550:1550:1550))
        (PORT d[6] (1516:1516:1516) (1516:1516:1516))
        (PORT d[7] (1517:1517:1517) (1517:1517:1517))
        (PORT d[8] (1537:1537:1537) (1537:1537:1537))
        (PORT d[9] (1639:1639:1639) (1639:1639:1639))
        (PORT d[10] (1822:1822:1822) (1822:1822:1822))
        (PORT d[11] (1477:1477:1477) (1477:1477:1477))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1789:1789:1789) (1789:1789:1789))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1568:1568:1568))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1789:1789:1789) (1789:1789:1789))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT d[0] (1789:1789:1789) (1789:1789:1789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1352:1352:1352) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1552:1552:1552))
        (PORT d[1] (1496:1496:1496) (1496:1496:1496))
        (PORT d[2] (1310:1310:1310) (1310:1310:1310))
        (PORT d[3] (1463:1463:1463) (1463:1463:1463))
        (PORT d[4] (1696:1696:1696) (1696:1696:1696))
        (PORT d[5] (1595:1595:1595) (1595:1595:1595))
        (PORT d[6] (2688:2688:2688) (2688:2688:2688))
        (PORT d[7] (1632:1632:1632) (1632:1632:1632))
        (PORT d[8] (2488:2488:2488) (2488:2488:2488))
        (PORT d[9] (1731:1731:1731) (1731:1731:1731))
        (PORT d[10] (1615:1615:1615) (1615:1615:1615))
        (PORT d[11] (1618:1618:1618) (1618:1618:1618))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1353:1353:1353) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1353:1353:1353) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT d[0] (1353:1353:1353) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1161:1161:1161))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (2129:2129:2129) (2129:2129:2129))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (1818:1818:1818))
        (PORT d[1] (1679:1679:1679) (1679:1679:1679))
        (PORT d[2] (1645:1645:1645) (1645:1645:1645))
        (PORT d[3] (1769:1769:1769) (1769:1769:1769))
        (PORT d[4] (1460:1460:1460) (1460:1460:1460))
        (PORT d[5] (1686:1686:1686) (1686:1686:1686))
        (PORT d[6] (1908:1908:1908) (1908:1908:1908))
        (PORT d[7] (1650:1650:1650) (1650:1650:1650))
        (PORT d[8] (1553:1553:1553) (1553:1553:1553))
        (PORT d[9] (1642:1642:1642) (1642:1642:1642))
        (PORT d[10] (1652:1652:1652) (1652:1652:1652))
        (PORT d[11] (1607:1607:1607) (1607:1607:1607))
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1910:1910:1910))
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT ena (2131:2131:2131) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT d[0] (2131:2131:2131) (2131:2131:2131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (1453:1453:1453) (1453:1453:1453))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1211:1211:1211))
        (PORT d[1] (1152:1152:1152) (1152:1152:1152))
        (PORT d[2] (1078:1078:1078) (1078:1078:1078))
        (PORT d[3] (1291:1291:1291) (1291:1291:1291))
        (PORT d[4] (1508:1508:1508) (1508:1508:1508))
        (PORT d[5] (1127:1127:1127) (1127:1127:1127))
        (PORT d[6] (1881:1881:1881) (1881:1881:1881))
        (PORT d[7] (1131:1131:1131) (1131:1131:1131))
        (PORT d[8] (875:875:875) (875:875:875))
        (PORT d[9] (734:734:734) (734:734:734))
        (PORT d[10] (1272:1272:1272) (1272:1272:1272))
        (PORT d[11] (704:704:704) (704:704:704))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (1454:1454:1454) (1454:1454:1454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT ena (1454:1454:1454) (1454:1454:1454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1201:1201:1201))
        (PORT d[0] (1454:1454:1454) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2142:2142:2142))
        (PORT clk (1181:1181:1181) (1181:1181:1181))
        (PORT ena (1544:1544:1544) (1544:1544:1544))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1832:1832:1832))
        (PORT d[1] (1859:1859:1859) (1859:1859:1859))
        (PORT d[2] (1072:1072:1072) (1072:1072:1072))
        (PORT d[3] (1469:1469:1469) (1469:1469:1469))
        (PORT d[4] (2232:2232:2232) (2232:2232:2232))
        (PORT d[5] (1230:1230:1230) (1230:1230:1230))
        (PORT d[6] (1566:1566:1566) (1566:1566:1566))
        (PORT d[7] (1320:1320:1320) (1320:1320:1320))
        (PORT d[8] (1005:1005:1005) (1005:1005:1005))
        (PORT d[9] (1010:1010:1010) (1010:1010:1010))
        (PORT d[10] (1026:1026:1026) (1026:1026:1026))
        (PORT d[11] (1884:1884:1884) (1884:1884:1884))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (1546:1546:1546) (1546:1546:1546))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1325:1325:1325))
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT ena (1546:1546:1546) (1546:1546:1546))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1183:1183:1183))
        (PORT d[0] (1546:1546:1546) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (1111:1111:1111) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1247:1247:1247))
        (PORT d[1] (1668:1668:1668) (1668:1668:1668))
        (PORT d[2] (1729:1729:1729) (1729:1729:1729))
        (PORT d[3] (1597:1597:1597) (1597:1597:1597))
        (PORT d[4] (1314:1314:1314) (1314:1314:1314))
        (PORT d[5] (1346:1346:1346) (1346:1346:1346))
        (PORT d[6] (2904:2904:2904) (2904:2904:2904))
        (PORT d[7] (1787:1787:1787) (1787:1787:1787))
        (PORT d[8] (2263:2263:2263) (2263:2263:2263))
        (PORT d[9] (2034:2034:2034) (2034:2034:2034))
        (PORT d[10] (1984:1984:1984) (1984:1984:1984))
        (PORT d[11] (1939:1939:1939) (1939:1939:1939))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1112:1112:1112) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1112:1112:1112) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT d[0] (1112:1112:1112) (1112:1112:1112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1141:1141:1141))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (2055:2055:2055) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1583:1583:1583))
        (PORT d[1] (1196:1196:1196) (1196:1196:1196))
        (PORT d[2] (1174:1174:1174) (1174:1174:1174))
        (PORT d[3] (1315:1315:1315) (1315:1315:1315))
        (PORT d[4] (1173:1173:1173) (1173:1173:1173))
        (PORT d[5] (1185:1185:1185) (1185:1185:1185))
        (PORT d[6] (1889:1889:1889) (1889:1889:1889))
        (PORT d[7] (1526:1526:1526) (1526:1526:1526))
        (PORT d[8] (1711:1711:1711) (1711:1711:1711))
        (PORT d[9] (2138:2138:2138) (2138:2138:2138))
        (PORT d[10] (1321:1321:1321) (1321:1321:1321))
        (PORT d[11] (1474:1474:1474) (1474:1474:1474))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (2057:2057:2057) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (1836:1836:1836))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (2057:2057:2057) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT d[0] (2057:2057:2057) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (1495:1495:1495) (1495:1495:1495))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1512:1512:1512))
        (PORT d[1] (1678:1678:1678) (1678:1678:1678))
        (PORT d[2] (1740:1740:1740) (1740:1740:1740))
        (PORT d[3] (1465:1465:1465) (1465:1465:1465))
        (PORT d[4] (1330:1330:1330) (1330:1330:1330))
        (PORT d[5] (1590:1590:1590) (1590:1590:1590))
        (PORT d[6] (2893:2893:2893) (2893:2893:2893))
        (PORT d[7] (1644:1644:1644) (1644:1644:1644))
        (PORT d[8] (2254:2254:2254) (2254:2254:2254))
        (PORT d[9] (1898:1898:1898) (1898:1898:1898))
        (PORT d[10] (1997:1997:1997) (1997:1997:1997))
        (PORT d[11] (1805:1805:1805) (1805:1805:1805))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (1496:1496:1496) (1496:1496:1496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (1496:1496:1496) (1496:1496:1496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT d[0] (1496:1496:1496) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (901:901:901))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (1631:1631:1631) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1574:1574:1574))
        (PORT d[1] (1337:1337:1337) (1337:1337:1337))
        (PORT d[2] (1309:1309:1309) (1309:1309:1309))
        (PORT d[3] (1315:1315:1315) (1315:1315:1315))
        (PORT d[4] (1302:1302:1302) (1302:1302:1302))
        (PORT d[5] (1323:1323:1323) (1323:1323:1323))
        (PORT d[6] (1896:1896:1896) (1896:1896:1896))
        (PORT d[7] (1520:1520:1520) (1520:1520:1520))
        (PORT d[8] (1896:1896:1896) (1896:1896:1896))
        (PORT d[9] (1675:1675:1675) (1675:1675:1675))
        (PORT d[10] (1332:1332:1332) (1332:1332:1332))
        (PORT d[11] (1474:1474:1474) (1474:1474:1474))
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1412:1412:1412))
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT d[0] (1633:1633:1633) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (1619:1619:1619) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1227:1227:1227))
        (PORT d[1] (1017:1017:1017) (1017:1017:1017))
        (PORT d[2] (1183:1183:1183) (1183:1183:1183))
        (PORT d[3] (1133:1133:1133) (1133:1133:1133))
        (PORT d[4] (1526:1526:1526) (1526:1526:1526))
        (PORT d[5] (1222:1222:1222) (1222:1222:1222))
        (PORT d[6] (1868:1868:1868) (1868:1868:1868))
        (PORT d[7] (1002:1002:1002) (1002:1002:1002))
        (PORT d[8] (979:979:979) (979:979:979))
        (PORT d[9] (697:697:697) (697:697:697))
        (PORT d[10] (1116:1116:1116) (1116:1116:1116))
        (PORT d[11] (700:700:700) (700:700:700))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT d[0] (1620:1620:1620) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1923:1923:1923))
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT ena (1384:1384:1384) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1689:1689:1689))
        (PORT d[1] (1867:1867:1867) (1867:1867:1867))
        (PORT d[2] (1073:1073:1073) (1073:1073:1073))
        (PORT d[3] (1597:1597:1597) (1597:1597:1597))
        (PORT d[4] (2027:2027:2027) (2027:2027:2027))
        (PORT d[5] (1099:1099:1099) (1099:1099:1099))
        (PORT d[6] (1430:1430:1430) (1430:1430:1430))
        (PORT d[7] (1190:1190:1190) (1190:1190:1190))
        (PORT d[8] (1015:1015:1015) (1015:1015:1015))
        (PORT d[9] (1016:1016:1016) (1016:1016:1016))
        (PORT d[10] (1126:1126:1126) (1126:1126:1126))
        (PORT d[11] (1719:1719:1719) (1719:1719:1719))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (1386:1386:1386) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1161:1161:1161))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (1386:1386:1386) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT d[0] (1386:1386:1386) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT ena (1410:1410:1410) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1353:1353:1353))
        (PORT d[1] (995:995:995) (995:995:995))
        (PORT d[2] (1036:1036:1036) (1036:1036:1036))
        (PORT d[3] (1114:1114:1114) (1114:1114:1114))
        (PORT d[4] (999:999:999) (999:999:999))
        (PORT d[5] (969:969:969) (969:969:969))
        (PORT d[6] (1722:1722:1722) (1722:1722:1722))
        (PORT d[7] (979:979:979) (979:979:979))
        (PORT d[8] (828:828:828) (828:828:828))
        (PORT d[9] (745:745:745) (745:745:745))
        (PORT d[10] (1113:1113:1113) (1113:1113:1113))
        (PORT d[11] (823:823:823) (823:823:823))
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT ena (1411:1411:1411) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT ena (1411:1411:1411) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1171:1171:1171))
        (PORT d[0] (1411:1411:1411) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1620:1620:1620))
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT ena (1373:1373:1373) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1672:1672:1672))
        (PORT d[1] (1610:1610:1610) (1610:1610:1610))
        (PORT d[2] (1227:1227:1227) (1227:1227:1227))
        (PORT d[3] (1606:1606:1606) (1606:1606:1606))
        (PORT d[4] (2148:2148:2148) (2148:2148:2148))
        (PORT d[5] (1242:1242:1242) (1242:1242:1242))
        (PORT d[6] (1417:1417:1417) (1417:1417:1417))
        (PORT d[7] (1168:1168:1168) (1168:1168:1168))
        (PORT d[8] (1482:1482:1482) (1482:1482:1482))
        (PORT d[9] (1161:1161:1161) (1161:1161:1161))
        (PORT d[10] (1367:1367:1367) (1367:1367:1367))
        (PORT d[11] (1703:1703:1703) (1703:1703:1703))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (1375:1375:1375) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1154:1154:1154))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (1375:1375:1375) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT d[0] (1375:1375:1375) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT ena (1591:1591:1591) (1591:1591:1591))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1367:1367:1367))
        (PORT d[1] (981:981:981) (981:981:981))
        (PORT d[2] (1042:1042:1042) (1042:1042:1042))
        (PORT d[3] (1095:1095:1095) (1095:1095:1095))
        (PORT d[4] (1093:1093:1093) (1093:1093:1093))
        (PORT d[5] (941:941:941) (941:941:941))
        (PORT d[6] (1705:1705:1705) (1705:1705:1705))
        (PORT d[7] (968:968:968) (968:968:968))
        (PORT d[8] (949:949:949) (949:949:949))
        (PORT d[9] (748:748:748) (748:748:748))
        (PORT d[10] (1085:1085:1085) (1085:1085:1085))
        (PORT d[11] (841:841:841) (841:841:841))
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT ena (1592:1592:1592) (1592:1592:1592))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1160:1160:1160))
        (PORT d[0] (1592:1592:1592) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1616:1616:1616))
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT ena (1675:1675:1675) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1660:1660:1660))
        (PORT d[1] (1620:1620:1620) (1620:1620:1620))
        (PORT d[2] (1239:1239:1239) (1239:1239:1239))
        (PORT d[3] (1712:1712:1712) (1712:1712:1712))
        (PORT d[4] (2101:2101:2101) (2101:2101:2101))
        (PORT d[5] (1252:1252:1252) (1252:1252:1252))
        (PORT d[6] (1396:1396:1396) (1396:1396:1396))
        (PORT d[7] (1151:1151:1151) (1151:1151:1151))
        (PORT d[8] (1486:1486:1486) (1486:1486:1486))
        (PORT d[9] (1170:1170:1170) (1170:1170:1170))
        (PORT d[10] (1355:1355:1355) (1355:1355:1355))
        (PORT d[11] (1693:1693:1693) (1693:1693:1693))
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT ena (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1456:1456:1456))
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT ena (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT d[0] (1677:1677:1677) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1135:1135:1135) (1135:1135:1135))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1237:1237:1237))
        (PORT d[1] (1092:1092:1092) (1092:1092:1092))
        (PORT d[2] (1444:1444:1444) (1444:1444:1444))
        (PORT d[3] (1097:1097:1097) (1097:1097:1097))
        (PORT d[4] (1087:1087:1087) (1087:1087:1087))
        (PORT d[5] (1415:1415:1415) (1415:1415:1415))
        (PORT d[6] (1246:1246:1246) (1246:1246:1246))
        (PORT d[7] (1247:1247:1247) (1247:1247:1247))
        (PORT d[8] (1132:1132:1132) (1132:1132:1132))
        (PORT d[9] (1418:1418:1418) (1418:1418:1418))
        (PORT d[10] (1290:1290:1290) (1290:1290:1290))
        (PORT d[11] (2142:2142:2142) (2142:2142:2142))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1136:1136:1136) (1136:1136:1136))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1136:1136:1136) (1136:1136:1136))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT d[0] (1136:1136:1136) (1136:1136:1136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1201:1201:1201))
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT ena (1444:1444:1444) (1444:1444:1444))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1302:1302:1302))
        (PORT d[1] (1259:1259:1259) (1259:1259:1259))
        (PORT d[2] (1269:1269:1269) (1269:1269:1269))
        (PORT d[3] (1387:1387:1387) (1387:1387:1387))
        (PORT d[4] (1418:1418:1418) (1418:1418:1418))
        (PORT d[5] (1202:1202:1202) (1202:1202:1202))
        (PORT d[6] (1183:1183:1183) (1183:1183:1183))
        (PORT d[7] (1285:1285:1285) (1285:1285:1285))
        (PORT d[8] (1338:1338:1338) (1338:1338:1338))
        (PORT d[9] (1626:1626:1626) (1626:1626:1626))
        (PORT d[10] (1331:1331:1331) (1331:1331:1331))
        (PORT d[11] (1304:1304:1304) (1304:1304:1304))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1225:1225:1225))
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1169:1169:1169))
        (PORT d[0] (1446:1446:1446) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (1014:1014:1014) (1014:1014:1014))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1267:1267:1267))
        (PORT d[1] (1120:1120:1120) (1120:1120:1120))
        (PORT d[2] (1582:1582:1582) (1582:1582:1582))
        (PORT d[3] (1124:1124:1124) (1124:1124:1124))
        (PORT d[4] (1225:1225:1225) (1225:1225:1225))
        (PORT d[5] (1429:1429:1429) (1429:1429:1429))
        (PORT d[6] (1194:1194:1194) (1194:1194:1194))
        (PORT d[7] (1277:1277:1277) (1277:1277:1277))
        (PORT d[8] (1159:1159:1159) (1159:1159:1159))
        (PORT d[9] (1276:1276:1276) (1276:1276:1276))
        (PORT d[10] (1141:1141:1141) (1141:1141:1141))
        (PORT d[11] (1245:1245:1245) (1245:1245:1245))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1015:1015:1015) (1015:1015:1015))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1015:1015:1015) (1015:1015:1015))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT d[0] (1015:1015:1015) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1233:1233:1233))
        (PORT clk (1186:1186:1186) (1186:1186:1186))
        (PORT ena (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1456:1456:1456))
        (PORT d[1] (1354:1354:1354) (1354:1354:1354))
        (PORT d[2] (1399:1399:1399) (1399:1399:1399))
        (PORT d[3] (1391:1391:1391) (1391:1391:1391))
        (PORT d[4] (1459:1459:1459) (1459:1459:1459))
        (PORT d[5] (1340:1340:1340) (1340:1340:1340))
        (PORT d[6] (1192:1192:1192) (1192:1192:1192))
        (PORT d[7] (1303:1303:1303) (1303:1303:1303))
        (PORT d[8] (1352:1352:1352) (1352:1352:1352))
        (PORT d[9] (1487:1487:1487) (1487:1487:1487))
        (PORT d[10] (1346:1346:1346) (1346:1346:1346))
        (PORT d[11] (1317:1317:1317) (1317:1317:1317))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1458:1458:1458))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT d[0] (1679:1679:1679) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2364:2364:2364))
        (PORT d[1] (2497:2497:2497) (2497:2497:2497))
        (PORT d[2] (1678:1678:1678) (1678:1678:1678))
        (PORT d[3] (2112:2112:2112) (2112:2112:2112))
        (PORT d[4] (2614:2614:2614) (2614:2614:2614))
        (PORT d[5] (2217:2217:2217) (2217:2217:2217))
        (PORT d[6] (2559:2559:2559) (2559:2559:2559))
        (PORT d[7] (1956:1956:1956) (1956:1956:1956))
        (PORT d[8] (2071:2071:2071) (2071:2071:2071))
        (PORT d[9] (2479:2479:2479) (2479:2479:2479))
        (PORT d[10] (2189:2189:2189) (2189:2189:2189))
        (PORT d[11] (2238:2238:2238) (2238:2238:2238))
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (PORT ena (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (PORT ena (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1225:1225:1225))
        (PORT d[0] (1671:1671:1671) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (577:577:577) (577:577:577))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (2614:2614:2614) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1555:1555:1555))
        (PORT d[1] (1849:1849:1849) (1849:1849:1849))
        (PORT d[2] (2158:2158:2158) (2158:2158:2158))
        (PORT d[3] (2185:2185:2185) (2185:2185:2185))
        (PORT d[4] (1822:1822:1822) (1822:1822:1822))
        (PORT d[5] (2697:2697:2697) (2697:2697:2697))
        (PORT d[6] (2085:2085:2085) (2085:2085:2085))
        (PORT d[7] (3236:3236:3236) (3236:3236:3236))
        (PORT d[8] (2837:2837:2837) (2837:2837:2837))
        (PORT d[9] (2429:2429:2429) (2429:2429:2429))
        (PORT d[10] (2568:2568:2568) (2568:2568:2568))
        (PORT d[11] (1868:1868:1868) (1868:1868:1868))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (2616:2616:2616) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2395:2395:2395))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (2616:2616:2616) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT d[0] (2616:2616:2616) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1677:1677:1677) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2074:2074:2074))
        (PORT d[1] (1883:1883:1883) (1883:1883:1883))
        (PORT d[2] (1791:1791:1791) (1791:1791:1791))
        (PORT d[3] (2263:2263:2263) (2263:2263:2263))
        (PORT d[4] (2300:2300:2300) (2300:2300:2300))
        (PORT d[5] (2074:2074:2074) (2074:2074:2074))
        (PORT d[6] (3067:3067:3067) (3067:3067:3067))
        (PORT d[7] (1933:1933:1933) (1933:1933:1933))
        (PORT d[8] (2034:2034:2034) (2034:2034:2034))
        (PORT d[9] (2317:2317:2317) (2317:2317:2317))
        (PORT d[10] (2234:2234:2234) (2234:2234:2234))
        (PORT d[11] (2205:2205:2205) (2205:2205:2205))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1678:1678:1678) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1678:1678:1678) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT d[0] (1678:1678:1678) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (571:571:571) (571:571:571))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (2029:2029:2029) (2029:2029:2029))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1717:1717:1717))
        (PORT d[1] (1694:1694:1694) (1694:1694:1694))
        (PORT d[2] (2470:2470:2470) (2470:2470:2470))
        (PORT d[3] (2518:2518:2518) (2518:2518:2518))
        (PORT d[4] (1671:1671:1671) (1671:1671:1671))
        (PORT d[5] (2667:2667:2667) (2667:2667:2667))
        (PORT d[6] (2243:2243:2243) (2243:2243:2243))
        (PORT d[7] (2202:2202:2202) (2202:2202:2202))
        (PORT d[8] (2989:2989:2989) (2989:2989:2989))
        (PORT d[9] (2275:2275:2275) (2275:2275:2275))
        (PORT d[10] (2526:2526:2526) (2526:2526:2526))
        (PORT d[11] (1835:1835:1835) (1835:1835:1835))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (2031:2031:2031) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1810:1810:1810))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (2031:2031:2031) (2031:2031:2031))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT d[0] (2031:2031:2031) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT ena (2405:2405:2405) (2405:2405:2405))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2358:2358:2358))
        (PORT d[1] (2459:2459:2459) (2459:2459:2459))
        (PORT d[2] (1687:1687:1687) (1687:1687:1687))
        (PORT d[3] (2246:2246:2246) (2246:2246:2246))
        (PORT d[4] (2328:2328:2328) (2328:2328:2328))
        (PORT d[5] (2212:2212:2212) (2212:2212:2212))
        (PORT d[6] (3082:3082:3082) (3082:3082:3082))
        (PORT d[7] (1943:1943:1943) (1943:1943:1943))
        (PORT d[8] (2064:2064:2064) (2064:2064:2064))
        (PORT d[9] (2467:2467:2467) (2467:2467:2467))
        (PORT d[10] (2064:2064:2064) (2064:2064:2064))
        (PORT d[11] (2228:2228:2228) (2228:2228:2228))
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT ena (2406:2406:2406) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT ena (2406:2406:2406) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1221:1221:1221))
        (PORT d[0] (2406:2406:2406) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (572:572:572) (572:572:572))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (2671:2671:2671) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1560:1560:1560))
        (PORT d[1] (1842:1842:1842) (1842:1842:1842))
        (PORT d[2] (2510:2510:2510) (2510:2510:2510))
        (PORT d[3] (2196:2196:2196) (2196:2196:2196))
        (PORT d[4] (1801:1801:1801) (1801:1801:1801))
        (PORT d[5] (2691:2691:2691) (2691:2691:2691))
        (PORT d[6] (2223:2223:2223) (2223:2223:2223))
        (PORT d[7] (2225:2225:2225) (2225:2225:2225))
        (PORT d[8] (2697:2697:2697) (2697:2697:2697))
        (PORT d[9] (2425:2425:2425) (2425:2425:2425))
        (PORT d[10] (2577:2577:2577) (2577:2577:2577))
        (PORT d[11] (1858:1858:1858) (1858:1858:1858))
        (PORT clk (1204:1204:1204) (1204:1204:1204))
        (PORT ena (2673:2673:2673) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2452:2452:2452))
        (PORT clk (1204:1204:1204) (1204:1204:1204))
        (PORT ena (2673:2673:2673) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1204:1204:1204))
        (PORT d[0] (2673:2673:2673) (2673:2673:2673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2341:2341:2341))
        (PORT d[1] (2205:2205:2205) (2205:2205:2205))
        (PORT d[2] (1687:1687:1687) (1687:1687:1687))
        (PORT d[3] (2262:2262:2262) (2262:2262:2262))
        (PORT d[4] (2319:2319:2319) (2319:2319:2319))
        (PORT d[5] (2208:2208:2208) (2208:2208:2208))
        (PORT d[6] (3075:3075:3075) (3075:3075:3075))
        (PORT d[7] (2054:2054:2054) (2054:2054:2054))
        (PORT d[8] (2047:2047:2047) (2047:2047:2047))
        (PORT d[9] (2444:2444:2444) (2444:2444:2444))
        (PORT d[10] (2051:2051:2051) (2051:2051:2051))
        (PORT d[11] (2212:2212:2212) (2212:2212:2212))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (1500:1500:1500) (1500:1500:1500))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (1500:1500:1500) (1500:1500:1500))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT d[0] (1500:1500:1500) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (436:436:436) (436:436:436))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (2163:2163:2163) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1706:1706:1706))
        (PORT d[1] (1702:1702:1702) (1702:1702:1702))
        (PORT d[2] (2492:2492:2492) (2492:2492:2492))
        (PORT d[3] (2338:2338:2338) (2338:2338:2338))
        (PORT d[4] (1711:1711:1711) (1711:1711:1711))
        (PORT d[5] (2682:2682:2682) (2682:2682:2682))
        (PORT d[6] (2233:2233:2233) (2233:2233:2233))
        (PORT d[7] (2211:2211:2211) (2211:2211:2211))
        (PORT d[8] (2975:2975:2975) (2975:2975:2975))
        (PORT d[9] (2519:2519:2519) (2519:2519:2519))
        (PORT d[10] (2705:2705:2705) (2705:2705:2705))
        (PORT d[11] (1849:1849:1849) (1849:1849:1849))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (2165:2165:2165) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (1944:1944:1944))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (2165:2165:2165) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT d[0] (2165:2165:2165) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1688:1688:1688) (1688:1688:1688))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1189:1189:1189))
        (PORT d[1] (1162:1162:1162) (1162:1162:1162))
        (PORT d[2] (1086:1086:1086) (1086:1086:1086))
        (PORT d[3] (1290:1290:1290) (1290:1290:1290))
        (PORT d[4] (1489:1489:1489) (1489:1489:1489))
        (PORT d[5] (1125:1125:1125) (1125:1125:1125))
        (PORT d[6] (1890:1890:1890) (1890:1890:1890))
        (PORT d[7] (1153:1153:1153) (1153:1153:1153))
        (PORT d[8] (1007:1007:1007) (1007:1007:1007))
        (PORT d[9] (730:730:730) (730:730:730))
        (PORT d[10] (1279:1279:1279) (1279:1279:1279))
        (PORT d[11] (709:709:709) (709:709:709))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1689:1689:1689) (1689:1689:1689))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1689:1689:1689) (1689:1689:1689))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT d[0] (1689:1689:1689) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1770:1770:1770))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (1220:1220:1220) (1220:1220:1220))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1952:1952:1952))
        (PORT d[1] (1857:1857:1857) (1857:1857:1857))
        (PORT d[2] (1060:1060:1060) (1060:1060:1060))
        (PORT d[3] (1458:1458:1458) (1458:1458:1458))
        (PORT d[4] (2331:2331:2331) (2331:2331:2331))
        (PORT d[5] (1240:1240:1240) (1240:1240:1240))
        (PORT d[6] (1581:1581:1581) (1581:1581:1581))
        (PORT d[7] (1336:1336:1336) (1336:1336:1336))
        (PORT d[8] (996:996:996) (996:996:996))
        (PORT d[9] (1233:1233:1233) (1233:1233:1233))
        (PORT d[10] (909:909:909) (909:909:909))
        (PORT d[11] (1884:1884:1884) (1884:1884:1884))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (1001:1001:1001))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (1222:1222:1222) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT d[0] (1222:1222:1222) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (PORT ena (1891:1891:1891) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2351:2351:2351))
        (PORT d[1] (2837:2837:2837) (2837:2837:2837))
        (PORT d[2] (1645:1645:1645) (1645:1645:1645))
        (PORT d[3] (2114:2114:2114) (2114:2114:2114))
        (PORT d[4] (2291:2291:2291) (2291:2291:2291))
        (PORT d[5] (2135:2135:2135) (2135:2135:2135))
        (PORT d[6] (2349:2349:2349) (2349:2349:2349))
        (PORT d[7] (2099:2099:2099) (2099:2099:2099))
        (PORT d[8] (2404:2404:2404) (2404:2404:2404))
        (PORT d[9] (2533:2533:2533) (2533:2533:2533))
        (PORT d[10] (2530:2530:2530) (2530:2530:2530))
        (PORT d[11] (2510:2510:2510) (2510:2510:2510))
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (PORT ena (1892:1892:1892) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (PORT ena (1892:1892:1892) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (PORT d[0] (1892:1892:1892) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (998:998:998))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (2623:2623:2623) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1350:1350:1350))
        (PORT d[1] (2217:2217:2217) (2217:2217:2217))
        (PORT d[2] (1780:1780:1780) (1780:1780:1780))
        (PORT d[3] (1958:1958:1958) (1958:1958:1958))
        (PORT d[4] (1892:1892:1892) (1892:1892:1892))
        (PORT d[5] (2087:2087:2087) (2087:2087:2087))
        (PORT d[6] (1890:1890:1890) (1890:1890:1890))
        (PORT d[7] (2892:2892:2892) (2892:2892:2892))
        (PORT d[8] (3161:3161:3161) (3161:3161:3161))
        (PORT d[9] (2384:2384:2384) (2384:2384:2384))
        (PORT d[10] (2266:2266:2266) (2266:2266:2266))
        (PORT d[11] (1968:1968:1968) (1968:1968:1968))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (2625:2625:2625) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2404:2404:2404))
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT ena (2625:2625:2625) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1214:1214:1214))
        (PORT d[0] (2625:2625:2625) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT ena (1524:1524:1524) (1524:1524:1524))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2406:2406:2406))
        (PORT d[1] (1678:1678:1678) (1678:1678:1678))
        (PORT d[2] (1246:1246:1246) (1246:1246:1246))
        (PORT d[3] (1558:1558:1558) (1558:1558:1558))
        (PORT d[4] (1871:1871:1871) (1871:1871:1871))
        (PORT d[5] (1510:1510:1510) (1510:1510:1510))
        (PORT d[6] (3376:3376:3376) (3376:3376:3376))
        (PORT d[7] (1771:1771:1771) (1771:1771:1771))
        (PORT d[8] (2233:2233:2233) (2233:2233:2233))
        (PORT d[9] (1860:1860:1860) (1860:1860:1860))
        (PORT d[10] (2084:2084:2084) (2084:2084:2084))
        (PORT d[11] (2440:2440:2440) (2440:2440:2440))
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT ena (1525:1525:1525) (1525:1525:1525))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT ena (1525:1525:1525) (1525:1525:1525))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT d[0] (1525:1525:1525) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1225:1225:1225))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (1458:1458:1458) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1134:1134:1134))
        (PORT d[1] (994:994:994) (994:994:994))
        (PORT d[2] (1084:1084:1084) (1084:1084:1084))
        (PORT d[3] (1117:1117:1117) (1117:1117:1117))
        (PORT d[4] (1034:1034:1034) (1034:1034:1034))
        (PORT d[5] (1398:1398:1398) (1398:1398:1398))
        (PORT d[6] (1562:1562:1562) (1562:1562:1562))
        (PORT d[7] (2277:2277:2277) (2277:2277:2277))
        (PORT d[8] (1336:1336:1336) (1336:1336:1336))
        (PORT d[9] (2150:2150:2150) (2150:2150:2150))
        (PORT d[10] (1165:1165:1165) (1165:1165:1165))
        (PORT d[11] (1949:1949:1949) (1949:1949:1949))
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT ena (1460:1460:1460) (1460:1460:1460))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1239:1239:1239))
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT ena (1460:1460:1460) (1460:1460:1460))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT d[0] (1460:1460:1460) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1235:1235:1235) (1235:1235:1235))
        (PORT ena (1802:1802:1802) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2616:2616:2616))
        (PORT d[1] (2551:2551:2551) (2551:2551:2551))
        (PORT d[2] (1494:1494:1494) (1494:1494:1494))
        (PORT d[3] (2082:2082:2082) (2082:2082:2082))
        (PORT d[4] (2445:2445:2445) (2445:2445:2445))
        (PORT d[5] (2123:2123:2123) (2123:2123:2123))
        (PORT d[6] (2381:2381:2381) (2381:2381:2381))
        (PORT d[7] (2128:2128:2128) (2128:2128:2128))
        (PORT d[8] (2376:2376:2376) (2376:2376:2376))
        (PORT d[9] (2685:2685:2685) (2685:2685:2685))
        (PORT d[10] (2543:2543:2543) (2543:2543:2543))
        (PORT d[11] (2344:2344:2344) (2344:2344:2344))
        (PORT clk (1236:1236:1236) (1236:1236:1236))
        (PORT ena (1803:1803:1803) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1236:1236:1236) (1236:1236:1236))
        (PORT ena (1803:1803:1803) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1236:1236:1236))
        (PORT d[0] (1803:1803:1803) (1803:1803:1803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (748:748:748) (748:748:748))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (1674:1674:1674) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1371:1371:1371))
        (PORT d[1] (2234:2234:2234) (2234:2234:2234))
        (PORT d[2] (1901:1901:1901) (1901:1901:1901))
        (PORT d[3] (1892:1892:1892) (1892:1892:1892))
        (PORT d[4] (1994:1994:1994) (1994:1994:1994))
        (PORT d[5] (2066:2066:2066) (2066:2066:2066))
        (PORT d[6] (1915:1915:1915) (1915:1915:1915))
        (PORT d[7] (2922:2922:2922) (2922:2922:2922))
        (PORT d[8] (3136:3136:3136) (3136:3136:3136))
        (PORT d[9] (2234:2234:2234) (2234:2234:2234))
        (PORT d[10] (2303:2303:2303) (2303:2303:2303))
        (PORT d[11] (1956:1956:1956) (1956:1956:1956))
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT ena (1676:1676:1676) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1450:1450:1450))
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT ena (1676:1676:1676) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1220:1220:1220))
        (PORT d[0] (1676:1676:1676) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1566:1566:1566) (1566:1566:1566))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1057:1057:1057))
        (PORT d[1] (1172:1172:1172) (1172:1172:1172))
        (PORT d[2] (1124:1124:1124) (1124:1124:1124))
        (PORT d[3] (1459:1459:1459) (1459:1459:1459))
        (PORT d[4] (1341:1341:1341) (1341:1341:1341))
        (PORT d[5] (1144:1144:1144) (1144:1144:1144))
        (PORT d[6] (1948:1948:1948) (1948:1948:1948))
        (PORT d[7] (1159:1159:1159) (1159:1159:1159))
        (PORT d[8] (1128:1128:1128) (1128:1128:1128))
        (PORT d[9] (740:740:740) (740:740:740))
        (PORT d[10] (1407:1407:1407) (1407:1407:1407))
        (PORT d[11] (1998:1998:1998) (1998:1998:1998))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (1567:1567:1567) (1567:1567:1567))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (1567:1567:1567) (1567:1567:1567))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT d[0] (1567:1567:1567) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2214:2214:2214))
        (PORT clk (1195:1195:1195) (1195:1195:1195))
        (PORT ena (1671:1671:1671) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1846:1846:1846))
        (PORT d[1] (1911:1911:1911) (1911:1911:1911))
        (PORT d[2] (1152:1152:1152) (1152:1152:1152))
        (PORT d[3] (1604:1604:1604) (1604:1604:1604))
        (PORT d[4] (2232:2232:2232) (2232:2232:2232))
        (PORT d[5] (1249:1249:1249) (1249:1249:1249))
        (PORT d[6] (1591:1591:1591) (1591:1591:1591))
        (PORT d[7] (1463:1463:1463) (1463:1463:1463))
        (PORT d[8] (861:861:861) (861:861:861))
        (PORT d[9] (859:859:859) (859:859:859))
        (PORT d[10] (898:898:898) (898:898:898))
        (PORT d[11] (1874:1874:1874) (1874:1874:1874))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1452:1452:1452))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (1673:1673:1673) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT d[0] (1673:1673:1673) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1228:1228:1228) (1228:1228:1228))
        (PORT ena (1847:1847:1847) (1847:1847:1847))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2497:2497:2497))
        (PORT d[1] (2480:2480:2480) (2480:2480:2480))
        (PORT d[2] (1665:1665:1665) (1665:1665:1665))
        (PORT d[3] (2107:2107:2107) (2107:2107:2107))
        (PORT d[4] (2609:2609:2609) (2609:2609:2609))
        (PORT d[5] (2222:2222:2222) (2222:2222:2222))
        (PORT d[6] (2550:2550:2550) (2550:2550:2550))
        (PORT d[7] (2058:2058:2058) (2058:2058:2058))
        (PORT d[8] (2081:2081:2081) (2081:2081:2081))
        (PORT d[9] (2605:2605:2605) (2605:2605:2605))
        (PORT d[10] (2705:2705:2705) (2705:2705:2705))
        (PORT d[11] (2368:2368:2368) (2368:2368:2368))
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1229:1229:1229))
        (PORT d[0] (1848:1848:1848) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (702:702:702) (702:702:702))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (2178:2178:2178) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1547:1547:1547))
        (PORT d[1] (1858:1858:1858) (1858:1858:1858))
        (PORT d[2] (2159:2159:2159) (2159:2159:2159))
        (PORT d[3] (2059:2059:2059) (2059:2059:2059))
        (PORT d[4] (1838:1838:1838) (1838:1838:1838))
        (PORT d[5] (2245:2245:2245) (2245:2245:2245))
        (PORT d[6] (2080:2080:2080) (2080:2080:2080))
        (PORT d[7] (3101:3101:3101) (3101:3101:3101))
        (PORT d[8] (3153:3153:3153) (3153:3153:3153))
        (PORT d[9] (2434:2434:2434) (2434:2434:2434))
        (PORT d[10] (2683:2683:2683) (2683:2683:2683))
        (PORT d[11] (1922:1922:1922) (1922:1922:1922))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (1959:1959:1959))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT d[0] (2180:2180:2180) (2180:2180:2180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1230:1230:1230) (1230:1230:1230))
        (PORT ena (2542:2542:2542) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2502:2502:2502))
        (PORT d[1] (2500:2500:2500) (2500:2500:2500))
        (PORT d[2] (1531:1531:1531) (1531:1531:1531))
        (PORT d[3] (2091:2091:2091) (2091:2091:2091))
        (PORT d[4] (2594:2594:2594) (2594:2594:2594))
        (PORT d[5] (1857:1857:1857) (1857:1857:1857))
        (PORT d[6] (2530:2530:2530) (2530:2530:2530))
        (PORT d[7] (1942:1942:1942) (1942:1942:1942))
        (PORT d[8] (2222:2222:2222) (2222:2222:2222))
        (PORT d[9] (2489:2489:2489) (2489:2489:2489))
        (PORT d[10] (2215:2215:2215) (2215:2215:2215))
        (PORT d[11] (2372:2372:2372) (2372:2372:2372))
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT ena (2543:2543:2543) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT ena (2543:2543:2543) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (PORT d[0] (2543:2543:2543) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (719:719:719) (719:719:719))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (2818:2818:2818) (2818:2818:2818))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1527:1527:1527))
        (PORT d[1] (1859:1859:1859) (1859:1859:1859))
        (PORT d[2] (2052:2052:2052) (2052:2052:2052))
        (PORT d[3] (2048:2048:2048) (2048:2048:2048))
        (PORT d[4] (1944:1944:1944) (1944:1944:1944))
        (PORT d[5] (2115:2115:2115) (2115:2115:2115))
        (PORT d[6] (2063:2063:2063) (2063:2063:2063))
        (PORT d[7] (3100:3100:3100) (3100:3100:3100))
        (PORT d[8] (2851:2851:2851) (2851:2851:2851))
        (PORT d[9] (2379:2379:2379) (2379:2379:2379))
        (PORT d[10] (2570:2570:2570) (2570:2570:2570))
        (PORT d[11] (1939:1939:1939) (1939:1939:1939))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (2820:2820:2820) (2820:2820:2820))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2599:2599:2599))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (2820:2820:2820) (2820:2820:2820))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT d[0] (2820:2820:2820) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1232:1232:1232) (1232:1232:1232))
        (PORT ena (1772:1772:1772) (1772:1772:1772))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2515:2515:2515))
        (PORT d[1] (2630:2630:2630) (2630:2630:2630))
        (PORT d[2] (1634:1634:1634) (1634:1634:1634))
        (PORT d[3] (2074:2074:2074) (2074:2074:2074))
        (PORT d[4] (2579:2579:2579) (2579:2579:2579))
        (PORT d[5] (2139:2139:2139) (2139:2139:2139))
        (PORT d[6] (2552:2552:2552) (2552:2552:2552))
        (PORT d[7] (2282:2282:2282) (2282:2282:2282))
        (PORT d[8] (2227:2227:2227) (2227:2227:2227))
        (PORT d[9] (2627:2627:2627) (2627:2627:2627))
        (PORT d[10] (2686:2686:2686) (2686:2686:2686))
        (PORT d[11] (2377:2377:2377) (2377:2377:2377))
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT ena (1773:1773:1773) (1773:1773:1773))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT ena (1773:1773:1773) (1773:1773:1773))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1233:1233:1233))
        (PORT d[0] (1773:1773:1773) (1773:1773:1773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (723:723:723) (723:723:723))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (1826:1826:1826) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1400:1400:1400))
        (PORT d[1] (1999:1999:1999) (1999:1999:1999))
        (PORT d[2] (2046:2046:2046) (2046:2046:2046))
        (PORT d[3] (2038:2038:2038) (2038:2038:2038))
        (PORT d[4] (1963:1963:1963) (1963:1963:1963))
        (PORT d[5] (2113:2113:2113) (2113:2113:2113))
        (PORT d[6] (1930:1930:1930) (1930:1930:1930))
        (PORT d[7] (2368:2368:2368) (2368:2368:2368))
        (PORT d[8] (2860:2860:2860) (2860:2860:2860))
        (PORT d[9] (2489:2489:2489) (2489:2489:2489))
        (PORT d[10] (2446:2446:2446) (2446:2446:2446))
        (PORT d[11] (1979:1979:1979) (1979:1979:1979))
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1607:1607:1607))
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT d[0] (1828:1828:1828) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (1542:1542:1542) (1542:1542:1542))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2000:2000:2000))
        (PORT d[1] (1834:1834:1834) (1834:1834:1834))
        (PORT d[2] (1812:1812:1812) (1812:1812:1812))
        (PORT d[3] (1938:1938:1938) (1938:1938:1938))
        (PORT d[4] (1624:1624:1624) (1624:1624:1624))
        (PORT d[5] (1684:1684:1684) (1684:1684:1684))
        (PORT d[6] (2410:2410:2410) (2410:2410:2410))
        (PORT d[7] (2055:2055:2055) (2055:2055:2055))
        (PORT d[8] (2218:2218:2218) (2218:2218:2218))
        (PORT d[9] (1752:1752:1752) (1752:1752:1752))
        (PORT d[10] (2095:2095:2095) (2095:2095:2095))
        (PORT d[11] (2290:2290:2290) (2290:2290:2290))
        (PORT clk (1219:1219:1219) (1219:1219:1219))
        (PORT ena (1543:1543:1543) (1543:1543:1543))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1219:1219:1219) (1219:1219:1219))
        (PORT ena (1543:1543:1543) (1543:1543:1543))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1219:1219:1219))
        (PORT d[0] (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (560:560:560) (560:560:560))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (2233:2233:2233) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1264:1264:1264))
        (PORT d[1] (1179:1179:1179) (1179:1179:1179))
        (PORT d[2] (1387:1387:1387) (1387:1387:1387))
        (PORT d[3] (1655:1655:1655) (1655:1655:1655))
        (PORT d[4] (1263:1263:1263) (1263:1263:1263))
        (PORT d[5] (1555:1555:1555) (1555:1555:1555))
        (PORT d[6] (1563:1563:1563) (1563:1563:1563))
        (PORT d[7] (2190:2190:2190) (2190:2190:2190))
        (PORT d[8] (1242:1242:1242) (1242:1242:1242))
        (PORT d[9] (1703:1703:1703) (1703:1703:1703))
        (PORT d[10] (1769:1769:1769) (1769:1769:1769))
        (PORT d[11] (1966:1966:1966) (1966:1966:1966))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (2235:2235:2235) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2014:2014:2014))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (2235:2235:2235) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT d[0] (2235:2235:2235) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (1921:1921:1921) (1921:1921:1921))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2163:2163:2163))
        (PORT d[1] (2268:2268:2268) (2268:2268:2268))
        (PORT d[2] (1501:1501:1501) (1501:1501:1501))
        (PORT d[3] (1810:1810:1810) (1810:1810:1810))
        (PORT d[4] (1728:1728:1728) (1728:1728:1728))
        (PORT d[5] (2276:2276:2276) (2276:2276:2276))
        (PORT d[6] (2572:2572:2572) (2572:2572:2572))
        (PORT d[7] (3167:3167:3167) (3167:3167:3167))
        (PORT d[8] (2472:2472:2472) (2472:2472:2472))
        (PORT d[9] (2215:2215:2215) (2215:2215:2215))
        (PORT d[10] (2429:2429:2429) (2429:2429:2429))
        (PORT d[11] (2647:2647:2647) (2647:2647:2647))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1922:1922:1922) (1922:1922:1922))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (1922:1922:1922) (1922:1922:1922))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT d[0] (1922:1922:1922) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (882:882:882) (882:882:882))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (2346:2346:2346) (2346:2346:2346))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (1737:1737:1737))
        (PORT d[1] (1530:1530:1530) (1530:1530:1530))
        (PORT d[2] (1970:1970:1970) (1970:1970:1970))
        (PORT d[3] (1833:1833:1833) (1833:1833:1833))
        (PORT d[4] (1840:1840:1840) (1840:1840:1840))
        (PORT d[5] (2123:2123:2123) (2123:2123:2123))
        (PORT d[6] (1901:1901:1901) (1901:1901:1901))
        (PORT d[7] (2855:2855:2855) (2855:2855:2855))
        (PORT d[8] (1706:1706:1706) (1706:1706:1706))
        (PORT d[9] (1945:1945:1945) (1945:1945:1945))
        (PORT d[10] (1791:1791:1791) (1791:1791:1791))
        (PORT d[11] (2219:2219:2219) (2219:2219:2219))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (2348:2348:2348) (2348:2348:2348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2127:2127:2127))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (2348:2348:2348) (2348:2348:2348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT d[0] (2348:2348:2348) (2348:2348:2348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (2133:2133:2133) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1999:1999:1999))
        (PORT d[1] (1877:1877:1877) (1877:1877:1877))
        (PORT d[2] (1642:1642:1642) (1642:1642:1642))
        (PORT d[3] (1764:1764:1764) (1764:1764:1764))
        (PORT d[4] (1928:1928:1928) (1928:1928:1928))
        (PORT d[5] (1995:1995:1995) (1995:1995:1995))
        (PORT d[6] (2407:2407:2407) (2407:2407:2407))
        (PORT d[7] (3331:3331:3331) (3331:3331:3331))
        (PORT d[8] (2364:2364:2364) (2364:2364:2364))
        (PORT d[9] (1915:1915:1915) (1915:1915:1915))
        (PORT d[10] (2267:2267:2267) (2267:2267:2267))
        (PORT d[11] (2487:2487:2487) (2487:2487:2487))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (2134:2134:2134) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT ena (2134:2134:2134) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT d[0] (2134:2134:2134) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (738:738:738) (738:738:738))
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT ena (2416:2416:2416) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1566:1566:1566))
        (PORT d[1] (1363:1363:1363) (1363:1363:1363))
        (PORT d[2] (1795:1795:1795) (1795:1795:1795))
        (PORT d[3] (1703:1703:1703) (1703:1703:1703))
        (PORT d[4] (1526:1526:1526) (1526:1526:1526))
        (PORT d[5] (2268:2268:2268) (2268:2268:2268))
        (PORT d[6] (1741:1741:1741) (1741:1741:1741))
        (PORT d[7] (2690:2690:2690) (2690:2690:2690))
        (PORT d[8] (1412:1412:1412) (1412:1412:1412))
        (PORT d[9] (2082:2082:2082) (2082:2082:2082))
        (PORT d[10] (1626:1626:1626) (1626:1626:1626))
        (PORT d[11] (2278:2278:2278) (2278:2278:2278))
        (PORT clk (1161:1161:1161) (1161:1161:1161))
        (PORT ena (2418:2418:2418) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2197:2197:2197))
        (PORT clk (1161:1161:1161) (1161:1161:1161))
        (PORT ena (2418:2418:2418) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1161:1161:1161))
        (PORT d[0] (2418:2418:2418) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1187:1187:1187) (1187:1187:1187))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2096:2096:2096))
        (PORT d[1] (2000:2000:2000) (2000:2000:2000))
        (PORT d[2] (1652:1652:1652) (1652:1652:1652))
        (PORT d[3] (1780:1780:1780) (1780:1780:1780))
        (PORT d[4] (1913:1913:1913) (1913:1913:1913))
        (PORT d[5] (1983:1983:1983) (1983:1983:1983))
        (PORT d[6] (2390:2390:2390) (2390:2390:2390))
        (PORT d[7] (3343:3343:3343) (3343:3343:3343))
        (PORT d[8] (2218:2218:2218) (2218:2218:2218))
        (PORT d[9] (1911:1911:1911) (1911:1911:1911))
        (PORT d[10] (2260:2260:2260) (2260:2260:2260))
        (PORT d[11] (2465:2465:2465) (2465:2465:2465))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1188:1188:1188))
        (PORT d[0] (1730:1730:1730) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (731:731:731) (731:731:731))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT ena (1907:1907:1907) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1431:1431:1431))
        (PORT d[1] (1355:1355:1355) (1355:1355:1355))
        (PORT d[2] (1551:1551:1551) (1551:1551:1551))
        (PORT d[3] (1491:1491:1491) (1491:1491:1491))
        (PORT d[4] (1445:1445:1445) (1445:1445:1445))
        (PORT d[5] (1722:1722:1722) (1722:1722:1722))
        (PORT d[6] (1725:1725:1725) (1725:1725:1725))
        (PORT d[7] (2677:2677:2677) (2677:2677:2677))
        (PORT d[8] (1406:1406:1406) (1406:1406:1406))
        (PORT d[9] (1922:1922:1922) (1922:1922:1922))
        (PORT d[10] (1612:1612:1612) (1612:1612:1612))
        (PORT d[11] (2017:2017:2017) (2017:2017:2017))
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT ena (1909:1909:1909) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1688:1688:1688))
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT ena (1909:1909:1909) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT d[0] (1909:1909:1909) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT ena (2327:2327:2327) (2327:2327:2327))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2797:2797:2797))
        (PORT d[1] (3252:3252:3252) (3252:3252:3252))
        (PORT d[2] (1835:1835:1835) (1835:1835:1835))
        (PORT d[3] (2566:2566:2566) (2566:2566:2566))
        (PORT d[4] (2413:2413:2413) (2413:2413:2413))
        (PORT d[5] (2347:2347:2347) (2347:2347:2347))
        (PORT d[6] (2709:2709:2709) (2709:2709:2709))
        (PORT d[7] (2286:2286:2286) (2286:2286:2286))
        (PORT d[8] (2539:2539:2539) (2539:2539:2539))
        (PORT d[9] (2852:2852:2852) (2852:2852:2852))
        (PORT d[10] (2826:2826:2826) (2826:2826:2826))
        (PORT d[11] (2572:2572:2572) (2572:2572:2572))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (2328:2328:2328) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT ena (2328:2328:2328) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT d[0] (2328:2328:2328) (2328:2328:2328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1222:1222:1222))
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT ena (3046:3046:3046) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1688:1688:1688))
        (PORT d[1] (2532:2532:2532) (2532:2532:2532))
        (PORT d[2] (2126:2126:2126) (2126:2126:2126))
        (PORT d[3] (2142:2142:2142) (2142:2142:2142))
        (PORT d[4] (2204:2204:2204) (2204:2204:2204))
        (PORT d[5] (2428:2428:2428) (2428:2428:2428))
        (PORT d[6] (2241:2241:2241) (2241:2241:2241))
        (PORT d[7] (3451:3451:3451) (3451:3451:3451))
        (PORT d[8] (3499:3499:3499) (3499:3499:3499))
        (PORT d[9] (2415:2415:2415) (2415:2415:2415))
        (PORT d[10] (2678:2678:2678) (2678:2678:2678))
        (PORT d[11] (2274:2274:2274) (2274:2274:2274))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (3048:3048:3048) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2827:2827:2827))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (3048:3048:3048) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT d[0] (3048:3048:3048) (3048:3048:3048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1215:1215:1215) (1215:1215:1215))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2512:2512:2512))
        (PORT d[1] (2970:2970:2970) (2970:2970:2970))
        (PORT d[2] (1819:1819:1819) (1819:1819:1819))
        (PORT d[3] (1926:1926:1926) (1926:1926:1926))
        (PORT d[4] (2214:2214:2214) (2214:2214:2214))
        (PORT d[5] (2171:2171:2171) (2171:2171:2171))
        (PORT d[6] (2534:2534:2534) (2534:2534:2534))
        (PORT d[7] (2122:2122:2122) (2122:2122:2122))
        (PORT d[8] (2543:2543:2543) (2543:2543:2543))
        (PORT d[9] (2667:2667:2667) (2667:2667:2667))
        (PORT d[10] (2559:2559:2559) (2559:2559:2559))
        (PORT d[11] (2373:2373:2373) (2373:2373:2373))
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT ena (2205:2205:2205) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT ena (2205:2205:2205) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1216:1216:1216))
        (PORT d[0] (2205:2205:2205) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1031:1031:1031))
        (PORT clk (1197:1197:1197) (1197:1197:1197))
        (PORT ena (2441:2441:2441) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1503:1503:1503))
        (PORT d[1] (2232:2232:2232) (2232:2232:2232))
        (PORT d[2] (1919:1919:1919) (1919:1919:1919))
        (PORT d[3] (1972:1972:1972) (1972:1972:1972))
        (PORT d[4] (2022:2022:2022) (2022:2022:2022))
        (PORT d[5] (2238:2238:2238) (2238:2238:2238))
        (PORT d[6] (2063:2063:2063) (2063:2063:2063))
        (PORT d[7] (3150:3150:3150) (3150:3150:3150))
        (PORT d[8] (3314:3314:3314) (3314:3314:3314))
        (PORT d[9] (2127:2127:2127) (2127:2127:2127))
        (PORT d[10] (2284:2284:2284) (2284:2284:2284))
        (PORT d[11] (1982:1982:1982) (1982:1982:1982))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (2443:2443:2443) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2222:2222:2222))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (2443:2443:2443) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT d[0] (2443:2443:2443) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (2450:2450:2450) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2881:2881:2881))
        (PORT d[1] (3133:3133:3133) (3133:3133:3133))
        (PORT d[2] (1691:1691:1691) (1691:1691:1691))
        (PORT d[3] (2420:2420:2420) (2420:2420:2420))
        (PORT d[4] (2382:2382:2382) (2382:2382:2382))
        (PORT d[5] (2308:2308:2308) (2308:2308:2308))
        (PORT d[6] (2684:2684:2684) (2684:2684:2684))
        (PORT d[7] (2266:2266:2266) (2266:2266:2266))
        (PORT d[8] (2541:2541:2541) (2541:2541:2541))
        (PORT d[9] (2811:2811:2811) (2811:2811:2811))
        (PORT d[10] (2688:2688:2688) (2688:2688:2688))
        (PORT d[11] (2534:2534:2534) (2534:2534:2534))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (2451:2451:2451) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT ena (2451:2451:2451) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1190:1190:1190))
        (PORT d[0] (2451:2451:2451) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1071:1071:1071))
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT ena (2564:2564:2564) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1544:1544:1544))
        (PORT d[1] (2394:2394:2394) (2394:2394:2394))
        (PORT d[2] (2086:2086:2086) (2086:2086:2086))
        (PORT d[3] (2113:2113:2113) (2113:2113:2113))
        (PORT d[4] (2172:2172:2172) (2172:2172:2172))
        (PORT d[5] (2273:2273:2273) (2273:2273:2273))
        (PORT d[6] (2212:2212:2212) (2212:2212:2212))
        (PORT d[7] (3302:3302:3302) (3302:3302:3302))
        (PORT d[8] (3342:3342:3342) (3342:3342:3342))
        (PORT d[9] (2272:2272:2272) (2272:2272:2272))
        (PORT d[10] (2539:2539:2539) (2539:2539:2539))
        (PORT d[11] (2139:2139:2139) (2139:2139:2139))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (2566:2566:2566) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2345:2345:2345))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (2566:2566:2566) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT d[0] (2566:2566:2566) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT ena (2254:2254:2254) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2665:2665:2665))
        (PORT d[1] (3012:3012:3012) (3012:3012:3012))
        (PORT d[2] (1826:1826:1826) (1826:1826:1826))
        (PORT d[3] (2435:2435:2435) (2435:2435:2435))
        (PORT d[4] (2507:2507:2507) (2507:2507:2507))
        (PORT d[5] (2483:2483:2483) (2483:2483:2483))
        (PORT d[6] (2701:2701:2701) (2701:2701:2701))
        (PORT d[7] (2273:2273:2273) (2273:2273:2273))
        (PORT d[8] (2398:2398:2398) (2398:2398:2398))
        (PORT d[9] (2832:2832:2832) (2832:2832:2832))
        (PORT d[10] (2692:2692:2692) (2692:2692:2692))
        (PORT d[11] (2557:2557:2557) (2557:2557:2557))
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT ena (2255:2255:2255) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT ena (2255:2255:2255) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1180:1180:1180))
        (PORT d[0] (2255:2255:2255) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1192:1192:1192))
        (PORT clk (1162:1162:1162) (1162:1162:1162))
        (PORT ena (1922:1922:1922) (1922:1922:1922))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1662:1662:1662))
        (PORT d[1] (2401:2401:2401) (2401:2401:2401))
        (PORT d[2] (2089:2089:2089) (2089:2089:2089))
        (PORT d[3] (2240:2240:2240) (2240:2240:2240))
        (PORT d[4] (2182:2182:2182) (2182:2182:2182))
        (PORT d[5] (2396:2396:2396) (2396:2396:2396))
        (PORT d[6] (2222:2222:2222) (2222:2222:2222))
        (PORT d[7] (3317:3317:3317) (3317:3317:3317))
        (PORT d[8] (3472:3472:3472) (3472:3472:3472))
        (PORT d[9] (2397:2397:2397) (2397:2397:2397))
        (PORT d[10] (2551:2551:2551) (2551:2551:2551))
        (PORT d[11] (2144:2144:2144) (2144:2144:2144))
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT ena (1924:1924:1924) (1924:1924:1924))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1703:1703:1703))
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT ena (1924:1924:1924) (1924:1924:1924))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1164:1164:1164))
        (PORT d[0] (1924:1924:1924) (1924:1924:1924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1223:1223:1223) (1223:1223:1223))
        (PORT ena (1531:1531:1531) (1531:1531:1531))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2006:2006:2006))
        (PORT d[1] (1945:1945:1945) (1945:1945:1945))
        (PORT d[2] (1822:1822:1822) (1822:1822:1822))
        (PORT d[3] (1954:1954:1954) (1954:1954:1954))
        (PORT d[4] (1621:1621:1621) (1621:1621:1621))
        (PORT d[5] (1679:1679:1679) (1679:1679:1679))
        (PORT d[6] (2412:2412:2412) (2412:2412:2412))
        (PORT d[7] (2040:2040:2040) (2040:2040:2040))
        (PORT d[8] (2323:2323:2323) (2323:2323:2323))
        (PORT d[9] (2142:2142:2142) (2142:2142:2142))
        (PORT d[10] (2104:2104:2104) (2104:2104:2104))
        (PORT d[11] (2164:2164:2164) (2164:2164:2164))
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (PORT ena (1532:1532:1532) (1532:1532:1532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (PORT ena (1532:1532:1532) (1532:1532:1532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1224:1224:1224))
        (PORT d[0] (1532:1532:1532) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (857:857:857))
        (PORT clk (1205:1205:1205) (1205:1205:1205))
        (PORT ena (2228:2228:2228) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1257:1257:1257))
        (PORT d[1] (1172:1172:1172) (1172:1172:1172))
        (PORT d[2] (1247:1247:1247) (1247:1247:1247))
        (PORT d[3] (1668:1668:1668) (1668:1668:1668))
        (PORT d[4] (1190:1190:1190) (1190:1190:1190))
        (PORT d[5] (1535:1535:1535) (1535:1535:1535))
        (PORT d[6] (1552:1552:1552) (1552:1552:1552))
        (PORT d[7] (2270:2270:2270) (2270:2270:2270))
        (PORT d[8] (1354:1354:1354) (1354:1354:1354))
        (PORT d[9] (1715:1715:1715) (1715:1715:1715))
        (PORT d[10] (1657:1657:1657) (1657:1657:1657))
        (PORT d[11] (1856:1856:1856) (1856:1856:1856))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (2230:2230:2230) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2009:2009:2009))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (2230:2230:2230) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT d[0] (2230:2230:2230) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1198:1198:1198) (1198:1198:1198))
        (PORT ena (1932:1932:1932) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2179:2179:2179))
        (PORT d[1] (2289:2289:2289) (2289:2289:2289))
        (PORT d[2] (1635:1635:1635) (1635:1635:1635))
        (PORT d[3] (1942:1942:1942) (1942:1942:1942))
        (PORT d[4] (1867:1867:1867) (1867:1867:1867))
        (PORT d[5] (2181:2181:2181) (2181:2181:2181))
        (PORT d[6] (2578:2578:2578) (2578:2578:2578))
        (PORT d[7] (3035:3035:3035) (3035:3035:3035))
        (PORT d[8] (2353:2353:2353) (2353:2353:2353))
        (PORT d[9] (2224:2224:2224) (2224:2224:2224))
        (PORT d[10] (2583:2583:2583) (2583:2583:2583))
        (PORT d[11] (2665:2665:2665) (2665:2665:2665))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (1933:1933:1933) (1933:1933:1933))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT ena (1933:1933:1933) (1933:1933:1933))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1199:1199:1199))
        (PORT d[0] (1933:1933:1933) (1933:1933:1933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1293:1293:1293))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1755:1755:1755))
        (PORT d[1] (1679:1679:1679) (1679:1679:1679))
        (PORT d[2] (2101:2101:2101) (2101:2101:2101))
        (PORT d[3] (1844:1844:1844) (1844:1844:1844))
        (PORT d[4] (1760:1760:1760) (1760:1760:1760))
        (PORT d[5] (2003:2003:2003) (2003:2003:2003))
        (PORT d[6] (2046:2046:2046) (2046:2046:2046))
        (PORT d[7] (2863:2863:2863) (2863:2863:2863))
        (PORT d[8] (1723:1723:1723) (1723:1723:1723))
        (PORT d[9] (2074:2074:2074) (2074:2074:2074))
        (PORT d[10] (1800:1800:1800) (1800:1800:1800))
        (PORT d[11] (2220:2220:2220) (2220:2220:2220))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (2361:2361:2361) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2140:2140:2140))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (2361:2361:2361) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT d[0] (2361:2361:2361) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1226:1226:1226) (1226:1226:1226))
        (PORT ena (1668:1668:1668) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2150:2150:2150))
        (PORT d[1] (1807:1807:1807) (1807:1807:1807))
        (PORT d[2] (1380:1380:1380) (1380:1380:1380))
        (PORT d[3] (1954:1954:1954) (1954:1954:1954))
        (PORT d[4] (1765:1765:1765) (1765:1765:1765))
        (PORT d[5] (1673:1673:1673) (1673:1673:1673))
        (PORT d[6] (2546:2546:2546) (2546:2546:2546))
        (PORT d[7] (1913:1913:1913) (1913:1913:1913))
        (PORT d[8] (2215:2215:2215) (2215:2215:2215))
        (PORT d[9] (1734:1734:1734) (1734:1734:1734))
        (PORT d[10] (2064:2064:2064) (2064:2064:2064))
        (PORT d[11] (2416:2416:2416) (2416:2416:2416))
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT ena (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT ena (1669:1669:1669) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1227:1227:1227))
        (PORT d[0] (1669:1669:1669) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (856:856:856))
        (PORT clk (1209:1209:1209) (1209:1209:1209))
        (PORT ena (1596:1596:1596) (1596:1596:1596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1235:1235:1235))
        (PORT d[1] (1030:1030:1030) (1030:1030:1030))
        (PORT d[2] (1235:1235:1235) (1235:1235:1235))
        (PORT d[3] (1325:1325:1325) (1325:1325:1325))
        (PORT d[4] (1181:1181:1181) (1181:1181:1181))
        (PORT d[5] (1549:1549:1549) (1549:1549:1549))
        (PORT d[6] (1531:1531:1531) (1531:1531:1531))
        (PORT d[7] (2172:2172:2172) (2172:2172:2172))
        (PORT d[8] (1216:1216:1216) (1216:1216:1216))
        (PORT d[9] (2170:2170:2170) (2170:2170:2170))
        (PORT d[10] (1313:1313:1313) (1313:1313:1313))
        (PORT d[11] (1696:1696:1696) (1696:1696:1696))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1598:1598:1598) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1377:1377:1377))
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT ena (1598:1598:1598) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1211:1211:1211))
        (PORT d[0] (1598:1598:1598) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1637:1637:1637) (1637:1637:1637))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1688:1688:1688))
        (PORT d[1] (2932:2932:2932) (2932:2932:2932))
        (PORT d[2] (1453:1453:1453) (1453:1453:1453))
        (PORT d[3] (1858:1858:1858) (1858:1858:1858))
        (PORT d[4] (1967:1967:1967) (1967:1967:1967))
        (PORT d[5] (1927:1927:1927) (1927:1927:1927))
        (PORT d[6] (2475:2475:2475) (2475:2475:2475))
        (PORT d[7] (2379:2379:2379) (2379:2379:2379))
        (PORT d[8] (1909:1909:1909) (1909:1909:1909))
        (PORT d[9] (1899:1899:1899) (1899:1899:1899))
        (PORT d[10] (3041:3041:3041) (3041:3041:3041))
        (PORT d[11] (2504:2504:2504) (2504:2504:2504))
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT ena (1638:1638:1638) (1638:1638:1638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT ena (1638:1638:1638) (1638:1638:1638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT d[0] (1638:1638:1638) (1638:1638:1638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1181:1181:1181))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (1947:1947:1947) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1269:1269:1269))
        (PORT d[1] (1256:1256:1256) (1256:1256:1256))
        (PORT d[2] (1388:1388:1388) (1388:1388:1388))
        (PORT d[3] (1598:1598:1598) (1598:1598:1598))
        (PORT d[4] (1467:1467:1467) (1467:1467:1467))
        (PORT d[5] (1222:1222:1222) (1222:1222:1222))
        (PORT d[6] (1461:1461:1461) (1461:1461:1461))
        (PORT d[7] (1795:1795:1795) (1795:1795:1795))
        (PORT d[8] (1702:1702:1702) (1702:1702:1702))
        (PORT d[9] (1616:1616:1616) (1616:1616:1616))
        (PORT d[10] (1490:1490:1490) (1490:1490:1490))
        (PORT d[11] (1581:1581:1581) (1581:1581:1581))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT ena (1949:1949:1949) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1728:1728:1728))
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT ena (1949:1949:1949) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT d[0] (1949:1949:1949) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1192:1192:1192) (1192:1192:1192))
        (PORT ena (1464:1464:1464) (1464:1464:1464))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1347:1347:1347))
        (PORT d[1] (2488:2488:2488) (2488:2488:2488))
        (PORT d[2] (1505:1505:1505) (1505:1505:1505))
        (PORT d[3] (1520:1520:1520) (1520:1520:1520))
        (PORT d[4] (1604:1604:1604) (1604:1604:1604))
        (PORT d[5] (1589:1589:1589) (1589:1589:1589))
        (PORT d[6] (2253:2253:2253) (2253:2253:2253))
        (PORT d[7] (2029:2029:2029) (2029:2029:2029))
        (PORT d[8] (1805:1805:1805) (1805:1805:1805))
        (PORT d[9] (1436:1436:1436) (1436:1436:1436))
        (PORT d[10] (2594:2594:2594) (2594:2594:2594))
        (PORT d[11] (2186:2186:2186) (2186:2186:2186))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (1465:1465:1465) (1465:1465:1465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT ena (1465:1465:1465) (1465:1465:1465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1193:1193:1193))
        (PORT d[0] (1465:1465:1465) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (586:586:586) (586:586:586))
        (PORT clk (1174:1174:1174) (1174:1174:1174))
        (PORT ena (2042:2042:2042) (2042:2042:2042))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (930:930:930) (930:930:930))
        (PORT d[1] (936:936:936) (936:936:936))
        (PORT d[2] (1050:1050:1050) (1050:1050:1050))
        (PORT d[3] (892:892:892) (892:892:892))
        (PORT d[4] (980:980:980) (980:980:980))
        (PORT d[5] (1148:1148:1148) (1148:1148:1148))
        (PORT d[6] (1292:1292:1292) (1292:1292:1292))
        (PORT d[7] (1297:1297:1297) (1297:1297:1297))
        (PORT d[8] (1375:1375:1375) (1375:1375:1375))
        (PORT d[9] (1311:1311:1311) (1311:1311:1311))
        (PORT d[10] (1134:1134:1134) (1134:1134:1134))
        (PORT d[11] (1246:1246:1246) (1246:1246:1246))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (2044:2044:2044) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1823:1823:1823))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (2044:2044:2044) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT d[0] (2044:2044:2044) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1206:1206:1206) (1206:1206:1206))
        (PORT ena (1688:1688:1688) (1688:1688:1688))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1324:1324:1324))
        (PORT d[1] (2337:2337:2337) (2337:2337:2337))
        (PORT d[2] (1361:1361:1361) (1361:1361:1361))
        (PORT d[3] (1470:1470:1470) (1470:1470:1470))
        (PORT d[4] (1457:1457:1457) (1457:1457:1457))
        (PORT d[5] (1547:1547:1547) (1547:1547:1547))
        (PORT d[6] (2103:2103:2103) (2103:2103:2103))
        (PORT d[7] (1880:1880:1880) (1880:1880:1880))
        (PORT d[8] (1651:1651:1651) (1651:1651:1651))
        (PORT d[9] (1407:1407:1407) (1407:1407:1407))
        (PORT d[10] (2552:2552:2552) (2552:2552:2552))
        (PORT d[11] (2005:2005:2005) (2005:2005:2005))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1689:1689:1689) (1689:1689:1689))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1689:1689:1689) (1689:1689:1689))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT d[0] (1689:1689:1689) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (574:574:574) (574:574:574))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (2198:2198:2198) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (896:896:896))
        (PORT d[1] (776:776:776) (776:776:776))
        (PORT d[2] (902:902:902) (902:902:902))
        (PORT d[3] (858:858:858) (858:858:858))
        (PORT d[4] (826:826:826) (826:826:826))
        (PORT d[5] (1091:1091:1091) (1091:1091:1091))
        (PORT d[6] (1444:1444:1444) (1444:1444:1444))
        (PORT d[7] (1209:1209:1209) (1209:1209:1209))
        (PORT d[8] (1209:1209:1209) (1209:1209:1209))
        (PORT d[9] (1055:1055:1055) (1055:1055:1055))
        (PORT d[10] (982:982:982) (982:982:982))
        (PORT d[11] (1083:1083:1083) (1083:1083:1083))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (2200:2200:2200) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (1979:1979:1979))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (2200:2200:2200) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT d[0] (2200:2200:2200) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1217:1217:1217) (1217:1217:1217))
        (PORT ena (2084:2084:2084) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1323:1323:1323))
        (PORT d[1] (2360:2360:2360) (2360:2360:2360))
        (PORT d[2] (1315:1315:1315) (1315:1315:1315))
        (PORT d[3] (1740:1740:1740) (1740:1740:1740))
        (PORT d[4] (1459:1459:1459) (1459:1459:1459))
        (PORT d[5] (1657:1657:1657) (1657:1657:1657))
        (PORT d[6] (2937:2937:2937) (2937:2937:2937))
        (PORT d[7] (1656:1656:1656) (1656:1656:1656))
        (PORT d[8] (2313:2313:2313) (2313:2313:2313))
        (PORT d[9] (1239:1239:1239) (1239:1239:1239))
        (PORT d[10] (2434:2434:2434) (2434:2434:2434))
        (PORT d[11] (1186:1186:1186) (1186:1186:1186))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (2085:2085:2085) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT ena (2085:2085:2085) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1218:1218:1218))
        (PORT d[0] (2085:2085:2085) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (896:896:896))
        (PORT clk (1200:1200:1200) (1200:1200:1200))
        (PORT ena (1251:1251:1251) (1251:1251:1251))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1769:1769:1769))
        (PORT d[1] (2443:2443:2443) (2443:2443:2443))
        (PORT d[2] (1135:1135:1135) (1135:1135:1135))
        (PORT d[3] (1633:1633:1633) (1633:1633:1633))
        (PORT d[4] (2373:2373:2373) (2373:2373:2373))
        (PORT d[5] (1585:1585:1585) (1585:1585:1585))
        (PORT d[6] (1000:1000:1000) (1000:1000:1000))
        (PORT d[7] (1946:1946:1946) (1946:1946:1946))
        (PORT d[8] (1295:1295:1295) (1295:1295:1295))
        (PORT d[9] (1117:1117:1117) (1117:1117:1117))
        (PORT d[10] (1068:1068:1068) (1068:1068:1068))
        (PORT d[11] (2071:2071:2071) (2071:2071:2071))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1032:1032:1032))
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT ena (1253:1253:1253) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1202:1202:1202))
        (PORT d[0] (1253:1253:1253) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1207:1207:1207) (1207:1207:1207))
        (PORT ena (1916:1916:1916) (1916:1916:1916))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1352:1352:1352))
        (PORT d[1] (2328:2328:2328) (2328:2328:2328))
        (PORT d[2] (1335:1335:1335) (1335:1335:1335))
        (PORT d[3] (1735:1735:1735) (1735:1735:1735))
        (PORT d[4] (1584:1584:1584) (1584:1584:1584))
        (PORT d[5] (1793:1793:1793) (1793:1793:1793))
        (PORT d[6] (2452:2452:2452) (2452:2452:2452))
        (PORT d[7] (1670:1670:1670) (1670:1670:1670))
        (PORT d[8] (2451:2451:2451) (2451:2451:2451))
        (PORT d[9] (1486:1486:1486) (1486:1486:1486))
        (PORT d[10] (2627:2627:2627) (2627:2627:2627))
        (PORT d[11] (2491:2491:2491) (2491:2491:2491))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1917:1917:1917) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT ena (1917:1917:1917) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1208:1208:1208))
        (PORT d[0] (1917:1917:1917) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1145:1145:1145))
        (PORT clk (1189:1189:1189) (1189:1189:1189))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1619:1619:1619))
        (PORT d[1] (2295:2295:2295) (2295:2295:2295))
        (PORT d[2] (1292:1292:1292) (1292:1292:1292))
        (PORT d[3] (1495:1495:1495) (1495:1495:1495))
        (PORT d[4] (2785:2785:2785) (2785:2785:2785))
        (PORT d[5] (1434:1434:1434) (1434:1434:1434))
        (PORT d[6] (1015:1015:1015) (1015:1015:1015))
        (PORT d[7] (1866:1866:1866) (1866:1866:1866))
        (PORT d[8] (1307:1307:1307) (1307:1307:1307))
        (PORT d[9] (1355:1355:1355) (1355:1355:1355))
        (PORT d[10] (1207:1207:1207) (1207:1207:1207))
        (PORT d[11] (2206:2206:2206) (2206:2206:2206))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (1631:1631:1631) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1410:1410:1410))
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT ena (1631:1631:1631) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1191:1191:1191))
        (PORT d[0] (1631:1631:1631) (1631:1631:1631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT ena (1480:1480:1480) (1480:1480:1480))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1489:1489:1489))
        (PORT d[1] (2638:2638:2638) (2638:2638:2638))
        (PORT d[2] (1448:1448:1448) (1448:1448:1448))
        (PORT d[3] (1679:1679:1679) (1679:1679:1679))
        (PORT d[4] (1780:1780:1780) (1780:1780:1780))
        (PORT d[5] (1738:1738:1738) (1738:1738:1738))
        (PORT d[6] (2423:2423:2423) (2423:2423:2423))
        (PORT d[7] (2408:2408:2408) (2408:2408:2408))
        (PORT d[8] (1908:1908:1908) (1908:1908:1908))
        (PORT d[9] (1595:1595:1595) (1595:1595:1595))
        (PORT d[10] (2751:2751:2751) (2751:2751:2751))
        (PORT d[11] (2346:2346:2346) (2346:2346:2346))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (1481:1481:1481) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT ena (1481:1481:1481) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT d[0] (1481:1481:1481) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (583:583:583) (583:583:583))
        (PORT clk (1149:1149:1149) (1149:1149:1149))
        (PORT ena (1659:1659:1659) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1205:1205:1205))
        (PORT d[1] (1085:1085:1085) (1085:1085:1085))
        (PORT d[2] (1190:1190:1190) (1190:1190:1190))
        (PORT d[3] (1048:1048:1048) (1048:1048:1048))
        (PORT d[4] (1149:1149:1149) (1149:1149:1149))
        (PORT d[5] (1032:1032:1032) (1032:1032:1032))
        (PORT d[6] (1288:1288:1288) (1288:1288:1288))
        (PORT d[7] (1478:1478:1478) (1478:1478:1478))
        (PORT d[8] (1387:1387:1387) (1387:1387:1387))
        (PORT d[9] (1222:1222:1222) (1222:1222:1222))
        (PORT d[10] (1379:1379:1379) (1379:1379:1379))
        (PORT d[11] (1404:1404:1404) (1404:1404:1404))
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT ena (1661:1661:1661) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1440:1440:1440))
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT ena (1661:1661:1661) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT d[0] (1661:1661:1661) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1165:1165:1165) (1165:1165:1165))
        (PORT ena (2018:2018:2018) (2018:2018:2018))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2154:2154:2154))
        (PORT d[1] (2149:2149:2149) (2149:2149:2149))
        (PORT d[2] (1237:1237:1237) (1237:1237:1237))
        (PORT d[3] (1790:1790:1790) (1790:1790:1790))
        (PORT d[4] (1880:1880:1880) (1880:1880:1880))
        (PORT d[5] (2146:2146:2146) (2146:2146:2146))
        (PORT d[6] (2563:2563:2563) (2563:2563:2563))
        (PORT d[7] (3183:3183:3183) (3183:3183:3183))
        (PORT d[8] (2364:2364:2364) (2364:2364:2364))
        (PORT d[9] (2072:2072:2072) (2072:2072:2072))
        (PORT d[10] (2434:2434:2434) (2434:2434:2434))
        (PORT d[11] (2632:2632:2632) (2632:2632:2632))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (2019:2019:2019) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT ena (2019:2019:2019) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1166:1166:1166))
        (PORT d[0] (2019:2019:2019) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (829:829:829) (829:829:829))
        (PORT clk (1176:1176:1176) (1176:1176:1176))
        (PORT ena (2334:2334:2334) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1600:1600:1600))
        (PORT d[1] (1530:1530:1530) (1530:1530:1530))
        (PORT d[2] (1703:1703:1703) (1703:1703:1703))
        (PORT d[3] (1694:1694:1694) (1694:1694:1694))
        (PORT d[4] (1613:1613:1613) (1613:1613:1613))
        (PORT d[5] (1859:1859:1859) (1859:1859:1859))
        (PORT d[6] (1896:1896:1896) (1896:1896:1896))
        (PORT d[7] (2839:2839:2839) (2839:2839:2839))
        (PORT d[8] (1692:1692:1692) (1692:1692:1692))
        (PORT d[9] (2047:2047:2047) (2047:2047:2047))
        (PORT d[10] (1777:1777:1777) (1777:1777:1777))
        (PORT d[11] (2239:2239:2239) (2239:2239:2239))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (2336:2336:2336) (2336:2336:2336))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2115:2115:2115))
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT ena (2336:2336:2336) (2336:2336:2336))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1178:1178:1178))
        (PORT d[0] (2336:2336:2336) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1212:1212:1212) (1212:1212:1212))
        (PORT ena (1547:1547:1547) (1547:1547:1547))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (1999:1999:1999))
        (PORT d[1] (1831:1831:1831) (1831:1831:1831))
        (PORT d[2] (1801:1801:1801) (1801:1801:1801))
        (PORT d[3] (1933:1933:1933) (1933:1933:1933))
        (PORT d[4] (1761:1761:1761) (1761:1761:1761))
        (PORT d[5] (1821:1821:1821) (1821:1821:1821))
        (PORT d[6] (2398:2398:2398) (2398:2398:2398))
        (PORT d[7] (2070:2070:2070) (2070:2070:2070))
        (PORT d[8] (2221:2221:2221) (2221:2221:2221))
        (PORT d[9] (1764:1764:1764) (1764:1764:1764))
        (PORT d[10] (2097:2097:2097) (2097:2097:2097))
        (PORT d[11] (2307:2307:2307) (2307:2307:2307))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT ena (1548:1548:1548) (1548:1548:1548))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1213:1213:1213))
        (PORT d[0] (1548:1548:1548) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (541:541:541) (541:541:541))
        (PORT clk (1194:1194:1194) (1194:1194:1194))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1279:1279:1279))
        (PORT d[1] (1186:1186:1186) (1186:1186:1186))
        (PORT d[2] (1517:1517:1517) (1517:1517:1517))
        (PORT d[3] (1644:1644:1644) (1644:1644:1644))
        (PORT d[4] (1404:1404:1404) (1404:1404:1404))
        (PORT d[5] (1867:1867:1867) (1867:1867:1867))
        (PORT d[6] (1569:1569:1569) (1569:1569:1569))
        (PORT d[7] (2419:2419:2419) (2419:2419:2419))
        (PORT d[8] (1244:1244:1244) (1244:1244:1244))
        (PORT d[9] (1690:1690:1690) (1690:1690:1690))
        (PORT d[10] (1767:1767:1767) (1767:1767:1767))
        (PORT d[11] (1992:1992:1992) (1992:1992:1992))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (2250:2250:2250) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2029:2029:2029))
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT ena (2250:2250:2250) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1196:1196:1196))
        (PORT d[0] (2250:2250:2250) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1522:1522:1522) (1522:1522:1522))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1516:1516:1516))
        (PORT d[1] (2658:2658:2658) (2658:2658:2658))
        (PORT d[2] (1583:1583:1583) (1583:1583:1583))
        (PORT d[3] (1696:1696:1696) (1696:1696:1696))
        (PORT d[4] (1802:1802:1802) (1802:1802:1802))
        (PORT d[5] (1761:1761:1761) (1761:1761:1761))
        (PORT d[6] (2426:2426:2426) (2426:2426:2426))
        (PORT d[7] (2210:2210:2210) (2210:2210:2210))
        (PORT d[8] (1963:1963:1963) (1963:1963:1963))
        (PORT d[9] (1729:1729:1729) (1729:1729:1729))
        (PORT d[10] (2756:2756:2756) (2756:2756:2756))
        (PORT d[11] (2358:2358:2358) (2358:2358:2358))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1523:1523:1523) (1523:1523:1523))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT ena (1523:1523:1523) (1523:1523:1523))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1157:1157:1157))
        (PORT d[0] (1523:1523:1523) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (592:592:592) (592:592:592))
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT ena (1589:1589:1589) (1589:1589:1589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1100:1100:1100))
        (PORT d[1] (1092:1092:1092) (1092:1092:1092))
        (PORT d[2] (1207:1207:1207) (1207:1207:1207))
        (PORT d[3] (1350:1350:1350) (1350:1350:1350))
        (PORT d[4] (1280:1280:1280) (1280:1280:1280))
        (PORT d[5] (1067:1067:1067) (1067:1067:1067))
        (PORT d[6] (1298:1298:1298) (1298:1298:1298))
        (PORT d[7] (1621:1621:1621) (1621:1621:1621))
        (PORT d[8] (1387:1387:1387) (1387:1387:1387))
        (PORT d[9] (1863:1863:1863) (1863:1863:1863))
        (PORT d[10] (1396:1396:1396) (1396:1396:1396))
        (PORT d[11] (1412:1412:1412) (1412:1412:1412))
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT ena (1591:1591:1591) (1591:1591:1591))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1370:1370:1370))
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT ena (1591:1591:1591) (1591:1591:1591))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (SETUP ena (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
      (HOLD ena (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT d[0] (1591:1591:1591) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (498:498:498))
        (PORT datab (404:404:404) (404:404:404))
        (PORT datac (401:401:401) (401:401:401))
        (PORT datad (408:408:408) (408:408:408))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (709:709:709) (709:709:709))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1111:1111:1111) (1111:1111:1111))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datad (553:553:553) (553:553:553))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (650:650:650) (650:650:650))
        (PORT datad (546:546:546) (546:546:546))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (117:117:117) (117:117:117))
        (PORT datac (407:407:407) (407:407:407))
        (PORT datad (413:413:413) (413:413:413))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (340:340:340) (340:340:340))
        (PORT datac (486:486:486) (486:486:486))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1150:1150:1150) (1150:1150:1150))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (474:474:474) (474:474:474))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (758:758:758))
        (PORT datab (404:404:404) (404:404:404))
        (PORT datac (493:493:493) (493:493:493))
        (PORT datad (371:371:371) (371:371:371))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (413:413:413))
        (PORT datab (593:593:593) (593:593:593))
        (PORT datac (397:397:397) (397:397:397))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT sdata (337:337:337) (337:337:337))
        (PORT aclr (1128:1128:1128) (1128:1128:1128))
        (PORT ena (794:794:794) (794:794:794))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (415:415:415))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT sdata (3276:3276:3276) (3276:3276:3276))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT sdata (3657:3657:3657) (3657:3657:3657))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT sdata (3395:3395:3395) (3395:3395:3395))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT sdata (3516:3516:3516) (3516:3516:3516))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (3768:3768:3768) (3768:3768:3768))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT sdata (701:701:701) (701:701:701))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT sdata (582:582:582) (582:582:582))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT sdata (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT sdata (424:424:424) (424:424:424))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT sdata (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT sdata (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT sdata (431:431:431) (431:431:431))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT sdata (3274:3274:3274) (3274:3274:3274))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT sdata (3395:3395:3395) (3395:3395:3395))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT sdata (3271:3271:3271) (3271:3271:3271))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT sdata (3491:3491:3491) (3491:3491:3491))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT sdata (3565:3565:3565) (3565:3565:3565))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (1119:1119:1119) (1119:1119:1119))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT sdata (679:679:679) (679:679:679))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT sdata (681:681:681) (681:681:681))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT sdata (777:777:777) (777:777:777))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT sdata (788:788:788) (788:788:788))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT sdata (679:679:679) (679:679:679))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT sdata (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT sdata (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (671:671:671) (671:671:671))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (724:724:724) (724:724:724))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (679:679:679) (679:679:679))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|run\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT sdata (1068:1068:1068) (1068:1068:1068))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (709:709:709) (709:709:709))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (537:537:537))
        (PORT datab (191:191:191) (191:191:191))
        (PORT datac (407:407:407) (407:407:407))
        (PORT datad (414:414:414) (414:414:414))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (155:155:155))
        (PORT datab (480:480:480) (480:480:480))
        (PORT datac (331:331:331) (331:331:331))
        (PORT datad (592:592:592) (592:592:592))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2113:2113:2113) (2113:2113:2113))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1150:1150:1150) (1150:1150:1150))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (558:558:558))
        (PORT datac (643:643:643) (643:643:643))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (173:173:173))
        (PORT datab (161:161:161) (161:161:161))
        (PORT datac (167:167:167) (167:167:167))
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (745:745:745))
        (PORT datab (663:663:663) (663:663:663))
        (PORT datac (122:122:122) (122:122:122))
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datab (150:150:150) (150:150:150))
        (PORT datad (490:490:490) (490:490:490))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1160:1160:1160) (1160:1160:1160))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1092:1092:1092) (1092:1092:1092))
        (PORT datac (373:373:373) (373:373:373))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (474:474:474) (474:474:474))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (193:193:193))
        (PORT datab (188:188:188) (188:188:188))
        (PORT datac (181:181:181) (181:181:181))
        (PORT datad (177:177:177) (177:177:177))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (657:657:657) (657:657:657))
        (PORT datac (645:645:645) (645:645:645))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (644:644:644))
        (PORT datab (185:185:185) (185:185:185))
        (PORT datac (129:129:129) (129:129:129))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT sdata (674:674:674) (674:674:674))
        (PORT aclr (1128:1128:1128) (1128:1128:1128))
        (PORT ena (794:794:794) (794:794:794))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (649:649:649))
        (PORT datab (558:558:558) (558:558:558))
        (PORT datac (643:643:643) (643:643:643))
        (PORT datad (542:542:542) (542:542:542))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT sdata (1436:1436:1436) (1436:1436:1436))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1160:1160:1160) (1160:1160:1160))
        (PORT ena (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (152:152:152) (152:152:152))
        (PORT datad (524:524:524) (524:524:524))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (679:679:679) (679:679:679))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (157:157:157))
        (PORT datab (194:194:194) (194:194:194))
        (PORT datad (162:162:162) (162:162:162))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (PORT datab (304:304:304) (304:304:304))
        (PORT datac (156:156:156) (156:156:156))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1155:1155:1155) (1155:1155:1155))
        (PORT ena (796:796:796) (796:796:796))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1155:1155:1155) (1155:1155:1155))
        (PORT ena (796:796:796) (796:796:796))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1155:1155:1155) (1155:1155:1155))
        (PORT ena (796:796:796) (796:796:796))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1155:1155:1155) (1155:1155:1155))
        (PORT ena (796:796:796) (796:796:796))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (169:169:169))
        (PORT datab (163:163:163) (163:163:163))
        (PORT datac (155:155:155) (155:155:155))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1155:1155:1155) (1155:1155:1155))
        (PORT ena (796:796:796) (796:796:796))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1155:1155:1155) (1155:1155:1155))
        (PORT ena (796:796:796) (796:796:796))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1155:1155:1155) (1155:1155:1155))
        (PORT ena (796:796:796) (796:796:796))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1155:1155:1155) (1155:1155:1155))
        (PORT ena (796:796:796) (796:796:796))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (164:164:164))
        (PORT datab (165:165:165) (165:165:165))
        (PORT datac (165:165:165) (165:165:165))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1155:1155:1155) (1155:1155:1155))
        (PORT ena (796:796:796) (796:796:796))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (679:679:679) (679:679:679))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (679:679:679) (679:679:679))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (679:679:679) (679:679:679))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (250:250:250))
        (PORT datab (370:370:370) (370:370:370))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1152:1152:1152))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1155:1155:1155) (1155:1155:1155))
        (PORT ena (796:796:796) (796:796:796))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1156:1156:1156) (1156:1156:1156))
        (PORT ena (818:818:818) (818:818:818))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1153:1153:1153))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1156:1156:1156) (1156:1156:1156))
        (PORT ena (818:818:818) (818:818:818))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (160:160:160))
        (PORT datac (352:352:352) (352:352:352))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (299:299:299))
        (PORT datab (293:293:293) (293:293:293))
        (PORT datac (180:180:180) (180:180:180))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (921:921:921) (921:921:921))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT sdata (667:667:667) (667:667:667))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (556:556:556) (556:556:556))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (148:148:148) (148:148:148))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (PORT datab (164:164:164) (164:164:164))
        (PORT datac (155:155:155) (155:155:155))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (167:167:167))
        (PORT datab (161:161:161) (161:161:161))
        (PORT datac (512:512:512) (512:512:512))
        (PORT datad (393:393:393) (393:393:393))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (168:168:168))
        (PORT datab (362:362:362) (362:362:362))
        (PORT datac (159:159:159) (159:159:159))
        (PORT datad (410:410:410) (410:410:410))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (113:113:113) (113:113:113))
        (PORT datac (192:192:192) (192:192:192))
        (PORT datad (315:315:315) (315:315:315))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (157:157:157))
        (PORT datab (151:151:151) (151:151:151))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (368:368:368))
        (PORT datab (238:238:238) (238:238:238))
        (PORT datac (335:335:335) (335:335:335))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (163:163:163) (163:163:163))
        (PORT datac (474:474:474) (474:474:474))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (110:110:110))
        (PORT datab (355:355:355) (355:355:355))
        (PORT datac (364:364:364) (364:364:364))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (630:630:630) (630:630:630))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (368:368:368))
        (PORT datab (543:543:543) (543:543:543))
        (PORT datac (498:498:498) (498:498:498))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT sdata (557:557:557) (557:557:557))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|collect_data\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (709:709:709) (709:709:709))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (PORT datab (448:448:448) (448:448:448))
        (PORT datac (332:332:332) (332:332:332))
        (PORT datad (592:592:592) (592:592:592))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (604:604:604) (604:604:604))
        (PORT datad (604:604:604) (604:604:604))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1150:1150:1150) (1150:1150:1150))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT sdata (665:665:665) (665:665:665))
        (PORT ena (803:803:803) (803:803:803))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1167:1167:1167))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1113:1113:1113) (1113:1113:1113))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (151:151:151))
        (PORT datac (783:783:783) (783:783:783))
        (PORT datad (466:466:466) (466:466:466))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (116:116:116))
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT sdata (635:635:635) (635:635:635))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1094:1094:1094) (1094:1094:1094))
        (PORT datac (158:158:158) (158:158:158))
        (PORT datad (249:249:249) (249:249:249))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (162:162:162))
        (PORT datad (503:503:503) (503:503:503))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (186:186:186))
        (PORT datab (163:163:163) (163:163:163))
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT datab (104:104:104) (104:104:104))
        (PORT datac (295:295:295) (295:295:295))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1160:1160:1160) (1160:1160:1160))
        (PORT ena (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datab (132:132:132) (132:132:132))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (418:418:418) (418:418:418))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (458:458:458))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (419:419:419) (419:419:419))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (633:633:633) (633:633:633))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datab (124:124:124) (124:124:124))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (181:181:181))
        (PORT datab (173:173:173) (173:173:173))
        (PORT datac (191:191:191) (191:191:191))
        (PORT datad (533:533:533) (533:533:533))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (474:474:474) (474:474:474))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (196:196:196))
        (PORT datab (556:556:556) (556:556:556))
        (PORT datac (123:123:123) (123:123:123))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (190:190:190))
        (PORT datab (185:185:185) (185:185:185))
        (PORT datac (185:185:185) (185:185:185))
        (PORT datad (174:174:174) (174:174:174))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (197:197:197))
        (PORT datab (119:119:119) (119:119:119))
        (PORT datad (188:188:188) (188:188:188))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (192:192:192))
        (PORT datab (187:187:187) (187:187:187))
        (PORT datac (183:183:183) (183:183:183))
        (PORT datad (176:176:176) (176:176:176))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (192:192:192))
        (PORT datab (187:187:187) (187:187:187))
        (PORT datac (183:183:183) (183:183:183))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (156:156:156))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (164:164:164) (164:164:164))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (229:229:229))
        (PORT datab (238:238:238) (238:238:238))
        (PORT datac (226:226:226) (226:226:226))
        (PORT datad (226:226:226) (226:226:226))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (168:168:168))
        (PORT datab (156:156:156) (156:156:156))
        (PORT datac (229:229:229) (229:229:229))
        (PORT datad (227:227:227) (227:227:227))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (235:235:235))
        (PORT datab (160:160:160) (160:160:160))
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (301:301:301))
        (PORT datab (1153:1153:1153) (1153:1153:1153))
        (PORT datac (1197:1197:1197) (1197:1197:1197))
        (PORT datad (1260:1260:1260) (1260:1260:1260))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (PORT datab (231:231:231) (231:231:231))
        (PORT datac (156:156:156) (156:156:156))
        (PORT datad (332:332:332) (332:332:332))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (157:157:157))
        (PORT datab (165:165:165) (165:165:165))
        (PORT datac (229:229:229) (229:229:229))
        (PORT datad (220:220:220) (220:220:220))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (337:337:337))
        (PORT datab (156:156:156) (156:156:156))
        (PORT datac (160:160:160) (160:160:160))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (168:168:168))
        (PORT datab (186:186:186) (186:186:186))
        (PORT datac (155:155:155) (155:155:155))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1228:1228:1228))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (1187:1187:1187) (1187:1187:1187))
        (PORT datad (1072:1072:1072) (1072:1072:1072))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (353:353:353))
        (PORT datad (108:108:108) (108:108:108))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (996:996:996))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (598:598:598) (598:598:598))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (592:592:592) (592:592:592))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (530:530:530) (530:530:530))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (625:625:625) (625:625:625))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (701:701:701) (701:701:701))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (685:685:685) (685:685:685))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1160:1160:1160) (1160:1160:1160))
        (PORT ena (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (1073:1073:1073) (1073:1073:1073))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1160:1160:1160) (1160:1160:1160))
        (PORT ena (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1160:1160:1160) (1160:1160:1160))
        (PORT ena (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (619:619:619) (619:619:619))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (494:494:494) (494:494:494))
        (PORT datac (244:244:244) (244:244:244))
        (PORT datad (541:541:541) (541:541:541))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (336:336:336))
        (PORT datab (325:325:325) (325:325:325))
        (PORT datac (209:209:209) (209:209:209))
        (PORT datad (228:228:228) (228:228:228))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (205:205:205) (205:205:205))
        (PORT datac (759:759:759) (759:759:759))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (526:526:526) (526:526:526))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1160:1160:1160) (1160:1160:1160))
        (PORT ena (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (626:626:626) (626:626:626))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1102:1102:1102) (1102:1102:1102))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datab (208:208:208) (208:208:208))
        (PORT datac (319:319:319) (319:319:319))
        (PORT datad (208:208:208) (208:208:208))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (113:113:113))
        (PORT datab (214:214:214) (214:214:214))
        (PORT datac (206:206:206) (206:206:206))
        (PORT datad (103:103:103) (103:103:103))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (107:107:107) (107:107:107))
        (PORT datad (313:313:313) (313:313:313))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (610:610:610))
        (PORT datab (343:343:343) (343:343:343))
        (PORT datac (196:196:196) (196:196:196))
        (PORT datad (510:510:510) (510:510:510))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (202:202:202))
        (PORT datab (506:506:506) (506:506:506))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (597:597:597) (597:597:597))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (197:197:197))
        (PORT datab (518:518:518) (518:518:518))
        (PORT datac (332:332:332) (332:332:332))
        (PORT datad (600:600:600) (600:600:600))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (200:200:200))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (340:340:340) (340:340:340))
        (PORT datad (597:597:597) (597:597:597))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (610:610:610))
        (PORT datab (337:337:337) (337:337:337))
        (PORT datac (193:193:193) (193:193:193))
        (PORT datad (517:517:517) (517:517:517))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (609:609:609))
        (PORT datab (342:342:342) (342:342:342))
        (PORT datac (194:194:194) (194:194:194))
        (PORT datad (513:513:513) (513:513:513))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (611:611:611))
        (PORT datab (334:334:334) (334:334:334))
        (PORT datac (188:188:188) (188:188:188))
        (PORT datad (516:516:516) (516:516:516))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (610:610:610))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datac (183:183:183) (183:183:183))
        (PORT datad (505:505:505) (505:505:505))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (197:197:197))
        (PORT datab (337:337:337) (337:337:337))
        (PORT datac (603:603:603) (603:603:603))
        (PORT datad (515:515:515) (515:515:515))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (368:368:368))
        (PORT datab (499:499:499) (499:499:499))
        (PORT datac (315:315:315) (315:315:315))
        (PORT datad (354:354:354) (354:354:354))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (366:366:366))
        (PORT datab (359:359:359) (359:359:359))
        (PORT datac (496:496:496) (496:496:496))
        (PORT datad (314:314:314) (314:314:314))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (310:310:310) (310:310:310))
        (PORT datac (497:497:497) (497:497:497))
        (PORT datad (355:355:355) (355:355:355))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (515:515:515) (515:515:515))
        (PORT datac (338:338:338) (338:338:338))
        (PORT datad (598:598:598) (598:598:598))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (118:118:118))
        (PORT datab (196:196:196) (196:196:196))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (118:118:118))
        (PORT datab (194:194:194) (194:194:194))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT sdata (338:338:338) (338:338:338))
        (PORT aclr (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT sdata (337:337:337) (337:337:337))
        (PORT aclr (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1170:1170:1170))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1152:1152:1152) (1152:1152:1152))
        (PORT ena (1202:1202:1202) (1202:1202:1202))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (337:337:337))
        (PORT datac (232:232:232) (232:232:232))
        (PORT datad (536:536:536) (536:536:536))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1150:1150:1150) (1150:1150:1150))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datab (482:482:482) (482:482:482))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT sdata (545:545:545) (545:545:545))
        (PORT ena (906:906:906) (906:906:906))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (355:355:355))
        (PORT datac (513:513:513) (513:513:513))
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT sdata (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1150:1150:1150) (1150:1150:1150))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1153:1153:1153) (1153:1153:1153))
        (PORT ena (679:679:679) (679:679:679))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (902:902:902))
        (PORT datab (489:489:489) (489:489:489))
        (PORT datad (508:508:508) (508:508:508))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (514:514:514))
        (PORT datab (490:490:490) (490:490:490))
        (PORT datac (898:898:898) (898:898:898))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1084:1084:1084) (1084:1084:1084))
        (PORT datac (245:245:245) (245:245:245))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (PORT datab (577:577:577) (577:577:577))
        (PORT datac (176:176:176) (176:176:176))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datab (161:161:161) (161:161:161))
        (PORT datad (524:524:524) (524:524:524))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (136:136:136) (136:136:136))
        (PORT datad (468:468:468) (468:468:468))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (192:192:192))
        (PORT datab (187:187:187) (187:187:187))
        (PORT datac (181:181:181) (181:181:181))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (474:474:474) (474:474:474))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (642:642:642))
        (PORT datab (227:227:227) (227:227:227))
        (PORT datac (125:125:125) (125:125:125))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (894:894:894))
        (PORT datab (165:165:165) (165:165:165))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (352:352:352) (352:352:352))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1416:1416:1416) (1416:1416:1416))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[87\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (418:418:418) (418:418:418))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1416:1416:1416) (1416:1416:1416))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[89\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1416:1416:1416) (1416:1416:1416))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (348:348:348) (348:348:348))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1416:1416:1416) (1416:1416:1416))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[84\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1416:1416:1416) (1416:1416:1416))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[86\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (347:347:347) (347:347:347))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1416:1416:1416) (1416:1416:1416))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[82\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (357:357:357) (357:357:357))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1416:1416:1416) (1416:1416:1416))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[81\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (1174:1174:1174) (1174:1174:1174))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[83\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1416:1416:1416) (1416:1416:1416))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (342:342:342) (342:342:342))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (420:420:420) (420:420:420))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[80\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (429:429:429) (429:429:429))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[76\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT sdata (429:429:429) (429:429:429))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[75\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT sdata (422:422:422) (422:422:422))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT sdata (550:550:550) (550:550:550))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[73\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT sdata (353:353:353) (353:353:353))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[72\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[74\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[70\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT sdata (350:350:350) (350:350:350))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[69\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[71\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1135:1135:1135))
        (PORT sdata (540:540:540) (540:540:540))
        (PORT aclr (1117:1117:1117) (1117:1117:1117))
        (PORT ena (1626:1626:1626) (1626:1626:1626))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[66\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1135:1135:1135))
        (PORT sdata (346:346:346) (346:346:346))
        (PORT aclr (1117:1117:1117) (1117:1117:1117))
        (PORT ena (1626:1626:1626) (1626:1626:1626))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[64\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1135:1135:1135))
        (PORT sdata (353:353:353) (353:353:353))
        (PORT aclr (1117:1117:1117) (1117:1117:1117))
        (PORT ena (1626:1626:1626) (1626:1626:1626))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[63\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1135:1135:1135))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1117:1117:1117) (1117:1117:1117))
        (PORT ena (1626:1626:1626) (1626:1626:1626))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[65\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1135:1135:1135))
        (PORT sdata (347:347:347) (347:347:347))
        (PORT aclr (1117:1117:1117) (1117:1117:1117))
        (PORT ena (1626:1626:1626) (1626:1626:1626))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[61\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1135:1135:1135))
        (PORT sdata (347:347:347) (347:347:347))
        (PORT aclr (1117:1117:1117) (1117:1117:1117))
        (PORT ena (1626:1626:1626) (1626:1626:1626))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT sdata (416:416:416) (416:416:416))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[62\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1135:1135:1135))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1117:1117:1117) (1117:1117:1117))
        (PORT ena (1626:1626:1626) (1626:1626:1626))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT sdata (351:351:351) (351:351:351))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[57\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT sdata (423:423:423) (423:423:423))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[55\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT sdata (432:432:432) (432:432:432))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[54\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT sdata (353:353:353) (353:353:353))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT sdata (345:345:345) (345:345:345))
        (PORT aclr (1127:1127:1127) (1127:1127:1127))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT sdata (417:417:417) (417:417:417))
        (PORT aclr (1127:1127:1127) (1127:1127:1127))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1127:1127:1127) (1127:1127:1127))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT sdata (352:352:352) (352:352:352))
        (PORT aclr (1127:1127:1127) (1127:1127:1127))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT sdata (340:340:340) (340:340:340))
        (PORT aclr (1127:1127:1127) (1127:1127:1127))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1127:1127:1127) (1127:1127:1127))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT sdata (348:348:348) (348:348:348))
        (PORT aclr (1127:1127:1127) (1127:1127:1127))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1127:1127:1127) (1127:1127:1127))
        (PORT ena (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (421:421:421) (421:421:421))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (PORT ena (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT sdata (348:348:348) (348:348:348))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT sdata (345:345:345) (345:345:345))
        (PORT aclr (1121:1121:1121) (1121:1121:1121))
        (PORT ena (1650:1650:1650) (1650:1650:1650))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1121:1121:1121) (1121:1121:1121))
        (PORT ena (1650:1650:1650) (1650:1650:1650))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1121:1121:1121) (1121:1121:1121))
        (PORT ena (1650:1650:1650) (1650:1650:1650))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT sdata (428:428:428) (428:428:428))
        (PORT aclr (1121:1121:1121) (1121:1121:1121))
        (PORT ena (1650:1650:1650) (1650:1650:1650))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT sdata (416:416:416) (416:416:416))
        (PORT aclr (1121:1121:1121) (1121:1121:1121))
        (PORT ena (1650:1650:1650) (1650:1650:1650))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1121:1121:1121) (1121:1121:1121))
        (PORT ena (1650:1650:1650) (1650:1650:1650))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT sdata (435:435:435) (435:435:435))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1660:1660:1660) (1660:1660:1660))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1660:1660:1660) (1660:1660:1660))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1121:1121:1121) (1121:1121:1121))
        (PORT ena (1650:1650:1650) (1650:1650:1650))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT sdata (348:348:348) (348:348:348))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1660:1660:1660) (1660:1660:1660))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT sdata (415:415:415) (415:415:415))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1660:1660:1660) (1660:1660:1660))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1660:1660:1660) (1660:1660:1660))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT sdata (353:353:353) (353:353:353))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1660:1660:1660) (1660:1660:1660))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1660:1660:1660) (1660:1660:1660))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1660:1660:1660) (1660:1660:1660))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (352:352:352) (352:352:352))
        (PORT aclr (1116:1116:1116) (1116:1116:1116))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (343:343:343) (343:343:343))
        (PORT aclr (1116:1116:1116) (1116:1116:1116))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (423:423:423) (423:423:423))
        (PORT aclr (1116:1116:1116) (1116:1116:1116))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (352:352:352) (352:352:352))
        (PORT aclr (1116:1116:1116) (1116:1116:1116))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (411:411:411) (411:411:411))
        (PORT aclr (1116:1116:1116) (1116:1116:1116))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1116:1116:1116) (1116:1116:1116))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (352:352:352) (352:352:352))
        (PORT aclr (1116:1116:1116) (1116:1116:1116))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1116:1116:1116) (1116:1116:1116))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT sdata (349:349:349) (349:349:349))
        (PORT aclr (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1506:1506:1506) (1506:1506:1506))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1506:1506:1506) (1506:1506:1506))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1506:1506:1506) (1506:1506:1506))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT sdata (346:346:346) (346:346:346))
        (PORT aclr (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1506:1506:1506) (1506:1506:1506))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1506:1506:1506) (1506:1506:1506))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1506:1506:1506) (1506:1506:1506))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT sdata (353:353:353) (353:353:353))
        (PORT aclr (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1506:1506:1506) (1506:1506:1506))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1115:1115:1115) (1115:1115:1115))
        (PORT ena (1506:1506:1506) (1506:1506:1506))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT sdata (351:351:351) (351:351:351))
        (PORT aclr (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1524:1524:1524) (1524:1524:1524))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1524:1524:1524) (1524:1524:1524))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT sdata (531:531:531) (531:531:531))
        (PORT aclr (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1524:1524:1524) (1524:1524:1524))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT sdata (345:345:345) (345:345:345))
        (PORT aclr (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1524:1524:1524) (1524:1524:1524))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1524:1524:1524) (1524:1524:1524))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1524:1524:1524) (1524:1524:1524))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT sdata (353:353:353) (353:353:353))
        (PORT aclr (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1524:1524:1524) (1524:1524:1524))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1113:1113:1113) (1113:1113:1113))
        (PORT ena (1524:1524:1524) (1524:1524:1524))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datab (352:352:352) (352:352:352))
        (PORT datac (176:176:176) (176:176:176))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (412:412:412))
        (PORT datab (264:264:264) (264:264:264))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (481:481:481) (481:481:481))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (780:780:780))
        (PORT datab (605:605:605) (605:605:605))
        (PORT datac (415:415:415) (415:415:415))
        (PORT datad (508:508:508) (508:508:508))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (496:496:496))
        (PORT datab (571:571:571) (571:571:571))
        (PORT datac (181:181:181) (181:181:181))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (531:531:531))
        (PORT datab (568:568:568) (568:568:568))
        (PORT datac (182:182:182) (182:182:182))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (631:631:631))
        (PORT datab (569:569:569) (569:569:569))
        (PORT datac (181:181:181) (181:181:181))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (209:209:209) (209:209:209))
        (PORT datac (133:133:133) (133:133:133))
        (PORT datad (420:420:420) (420:420:420))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (335:335:335))
        (PORT datab (575:575:575) (575:575:575))
        (PORT datac (178:178:178) (178:178:178))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (209:209:209) (209:209:209))
        (PORT datac (133:133:133) (133:133:133))
        (PORT datad (421:421:421) (421:421:421))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (138:138:138) (138:138:138))
        (PORT datac (324:324:324) (324:324:324))
        (PORT datad (423:423:423) (423:423:423))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (779:779:779))
        (PORT datab (605:605:605) (605:605:605))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (504:504:504) (504:504:504))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (210:210:210) (210:210:210))
        (PORT datac (136:136:136) (136:136:136))
        (PORT datad (423:423:423) (423:423:423))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (516:516:516))
        (PORT datab (606:606:606) (606:606:606))
        (PORT datac (426:426:426) (426:426:426))
        (PORT datad (772:772:772) (772:772:772))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT sdata (334:334:334) (334:334:334))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (414:414:414))
        (PORT datab (548:548:548) (548:548:548))
        (PORT datac (651:651:651) (651:651:651))
        (PORT datad (414:414:414) (414:414:414))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (690:690:690))
        (PORT datac (403:403:403) (403:403:403))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1150:1150:1150) (1150:1150:1150))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (339:339:339))
        (PORT datac (151:151:151) (151:151:151))
        (PORT datad (381:381:381) (381:381:381))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT sdata (336:336:336) (336:336:336))
        (PORT ena (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT sdata (652:652:652) (652:652:652))
        (PORT ena (803:803:803) (803:803:803))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (566:566:566))
        (PORT datac (793:793:793) (793:793:793))
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (366:366:366))
        (PORT datab (542:542:542) (542:542:542))
        (PORT datac (497:497:497) (497:497:497))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (PORT datab (626:626:626) (626:626:626))
        (PORT datac (524:524:524) (524:524:524))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (752:752:752))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (160:160:160) (160:160:160))
        (PORT datad (335:335:335) (335:335:335))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (178:178:178))
        (PORT datab (160:160:160) (160:160:160))
        (PORT datac (172:172:172) (172:172:172))
        (PORT datad (164:164:164) (164:164:164))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (167:167:167))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (258:258:258))
        (PORT datab (1084:1084:1084) (1084:1084:1084))
        (PORT datad (184:184:184) (184:184:184))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (186:186:186))
        (PORT datab (181:181:181) (181:181:181))
        (PORT datac (188:188:188) (188:188:188))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (191:191:191))
        (PORT datab (557:557:557) (557:557:557))
        (PORT datac (126:126:126) (126:126:126))
        (PORT datad (2111:2111:2111) (2111:2111:2111))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (PORT datab (694:694:694) (694:694:694))
        (PORT datac (400:400:400) (400:400:400))
        (PORT datad (731:731:731) (731:731:731))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1150:1150:1150) (1150:1150:1150))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (151:151:151) (151:151:151))
        (PORT datac (510:510:510) (510:510:510))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT sdata (545:545:545) (545:545:545))
        (PORT ena (906:906:906) (906:906:906))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (356:356:356))
        (PORT datac (148:148:148) (148:148:148))
        (PORT datad (592:592:592) (592:592:592))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (921:921:921) (921:921:921))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (253:253:253))
        (PORT datab (1094:1094:1094) (1094:1094:1094))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1119:1119:1119) (1119:1119:1119))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (697:697:697) (697:697:697))
        (PORT datac (399:399:399) (399:399:399))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (472:472:472) (472:472:472))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (812:812:812) (812:812:812))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (803:803:803) (803:803:803))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datac (792:792:792) (792:792:792))
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (912:912:912) (912:912:912))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (368:368:368))
        (PORT datab (1084:1084:1084) (1084:1084:1084))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (404:404:404))
        (PORT datab (694:694:694) (694:694:694))
        (PORT datac (149:149:149) (149:149:149))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (356:356:356))
        (PORT datab (634:634:634) (634:634:634))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT sdata (338:338:338) (338:338:338))
        (PORT ena (812:812:812) (812:812:812))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (906:906:906) (906:906:906))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (509:509:509) (509:509:509))
        (PORT datad (250:250:250) (250:250:250))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT sdata (674:674:674) (674:674:674))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT sdata (643:643:643) (643:643:643))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (912:912:912) (912:912:912))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT sdata (534:534:534) (534:534:534))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (PORT datab (1086:1086:1086) (1086:1086:1086))
        (PORT datac (247:247:247) (247:247:247))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT sdata (335:335:335) (335:335:335))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (698:698:698) (698:698:698))
        (PORT datac (401:401:401) (401:401:401))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (628:628:628) (628:628:628))
        (PORT datac (154:154:154) (154:154:154))
        (PORT datad (235:235:235) (235:235:235))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (812:812:812) (812:812:812))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT sdata (430:430:430) (430:430:430))
        (PORT ena (906:906:906) (906:906:906))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (521:521:521) (521:521:521))
        (PORT datad (246:246:246) (246:246:246))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (921:921:921) (921:921:921))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT sdata (738:738:738) (738:738:738))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1093:1093:1093) (1093:1093:1093))
        (PORT datac (156:156:156) (156:156:156))
        (PORT datad (252:252:252) (252:252:252))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datab (697:697:697) (697:697:697))
        (PORT datac (401:401:401) (401:401:401))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (229:229:229))
        (PORT datab (624:624:624) (624:624:624))
        (PORT datac (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (880:880:880) (880:880:880))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (798:798:798) (798:798:798))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (256:256:256))
        (PORT datac (786:786:786) (786:786:786))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT sdata (637:637:637) (637:637:637))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (912:912:912) (912:912:912))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (PORT datab (1084:1084:1084) (1084:1084:1084))
        (PORT datad (248:248:248) (248:248:248))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (689:689:689))
        (PORT datac (402:402:402) (402:402:402))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (PORT datab (631:631:631) (631:631:631))
        (PORT datac (228:228:228) (228:228:228))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT sdata (669:669:669) (669:669:669))
        (PORT ena (880:880:880) (880:880:880))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT sdata (669:669:669) (669:669:669))
        (PORT ena (798:798:798) (798:798:798))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (252:252:252))
        (PORT datac (790:790:790) (790:790:790))
        (PORT datad (233:233:233) (233:233:233))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (921:921:921) (921:921:921))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datab (1092:1092:1092) (1092:1092:1092))
        (PORT datac (241:241:241) (241:241:241))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1123:1123:1123) (1123:1123:1123))
        (PORT ena (1762:1762:1762) (1762:1762:1762))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (698:698:698) (698:698:698))
        (PORT datac (402:402:402) (402:402:402))
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (233:233:233))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (880:880:880) (880:880:880))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (798:798:798) (798:798:798))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (252:252:252))
        (PORT datac (794:794:794) (794:794:794))
        (PORT datad (250:250:250) (250:250:250))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT sdata (337:337:337) (337:337:337))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (921:921:921) (921:921:921))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (258:258:258))
        (PORT datab (1090:1090:1090) (1090:1090:1090))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (699:699:699) (699:699:699))
        (PORT datac (403:403:403) (403:403:403))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (634:634:634) (634:634:634))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT sdata (642:642:642) (642:642:642))
        (PORT ena (880:880:880) (880:880:880))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT sdata (644:644:644) (644:644:644))
        (PORT ena (798:798:798) (798:798:798))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (241:241:241))
        (PORT datab (243:243:243) (243:243:243))
        (PORT datac (785:785:785) (785:785:785))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT sdata (515:515:515) (515:515:515))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (921:921:921) (921:921:921))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1179:1179:1179))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1161:1161:1161) (1161:1161:1161))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT sdata (617:617:617) (617:617:617))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (PORT datab (1088:1088:1088) (1088:1088:1088))
        (PORT datac (243:243:243) (243:243:243))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (690:690:690))
        (PORT datac (402:402:402) (402:402:402))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (239:239:239))
        (PORT datab (632:632:632) (632:632:632))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (880:880:880) (880:880:880))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (906:906:906) (906:906:906))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (PORT datac (520:520:520) (520:520:520))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (912:912:912) (912:912:912))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1085:1085:1085) (1085:1085:1085))
        (PORT datac (387:387:387) (387:387:387))
        (PORT datad (352:352:352) (352:352:352))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (694:694:694) (694:694:694))
        (PORT datac (400:400:400) (400:400:400))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (629:629:629) (629:629:629))
        (PORT datac (155:155:155) (155:155:155))
        (PORT datad (235:235:235) (235:235:235))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (880:880:880) (880:880:880))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (798:798:798) (798:798:798))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (252:252:252))
        (PORT datac (791:791:791) (791:791:791))
        (PORT datad (245:245:245) (245:245:245))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (921:921:921) (921:921:921))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (156:156:156))
        (PORT datac (1232:1232:1232) (1232:1232:1232))
        (PORT datad (608:608:608) (608:608:608))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (156:156:156))
        (PORT datab (690:690:690) (690:690:690))
        (PORT datac (401:401:401) (401:401:401))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (226:226:226))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT sdata (549:549:549) (549:549:549))
        (PORT ena (880:880:880) (880:880:880))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT sdata (549:549:549) (549:549:549))
        (PORT ena (798:798:798) (798:798:798))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[13\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (295:295:295))
        (PORT datab (245:245:245) (245:245:245))
        (PORT datac (781:781:781) (781:781:781))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (921:921:921) (921:921:921))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1126:1126:1126) (1126:1126:1126))
        (PORT ena (923:923:923) (923:923:923))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (PORT datab (472:472:472) (472:472:472))
        (PORT datac (1238:1238:1238) (1238:1238:1238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (692:692:692) (692:692:692))
        (PORT datac (401:401:401) (401:401:401))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (624:624:624) (624:624:624))
        (PORT datac (154:154:154) (154:154:154))
        (PORT datad (230:230:230) (230:230:230))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (812:812:812) (812:812:812))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (803:803:803) (803:803:803))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (154:154:154))
        (PORT datab (359:359:359) (359:359:359))
        (PORT datac (776:776:776) (776:776:776))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT sdata (337:337:337) (337:337:337))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (912:912:912) (912:912:912))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (255:255:255))
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (1238:1238:1238) (1238:1238:1238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (PORT datab (699:699:699) (699:699:699))
        (PORT datac (2231:2231:2231) (2231:2231:2231))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (634:634:634))
        (PORT datac (351:351:351) (351:351:351))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT sdata (803:803:803) (803:803:803))
        (PORT ena (812:812:812) (812:812:812))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[15\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (784:784:784))
        (PORT datac (346:346:346) (346:346:346))
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT sdata (640:640:640) (640:640:640))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT sdata (625:625:625) (625:625:625))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (912:912:912) (912:912:912))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (PORT datac (1237:1237:1237) (1237:1237:1237))
        (PORT datad (346:346:346) (346:346:346))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1499:1499:1499) (1499:1499:1499))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (635:635:635))
        (PORT datac (234:234:234) (234:234:234))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (812:812:812) (812:812:812))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT sdata (671:671:671) (671:671:671))
        (PORT ena (906:906:906) (906:906:906))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[16\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (253:253:253))
        (PORT datab (154:154:154) (154:154:154))
        (PORT datac (521:521:521) (521:521:521))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT sdata (558:558:558) (558:558:558))
        (PORT aclr (1124:1124:1124) (1124:1124:1124))
        (PORT ena (921:921:921) (921:921:921))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (1237:1237:1237) (1237:1237:1237))
        (PORT datad (346:346:346) (346:346:346))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1125:1125:1125) (1125:1125:1125))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1495:1495:1495) (1495:1495:1495))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datab (635:635:635) (635:635:635))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (812:812:812) (812:812:812))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[17\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datac (793:793:793) (793:793:793))
        (PORT datad (355:355:355) (355:355:355))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT sdata (336:336:336) (336:336:336))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (PORT datac (1233:1233:1233) (1233:1233:1233))
        (PORT datad (247:247:247) (247:247:247))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1154:1154:1154) (1154:1154:1154))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1495:1495:1495) (1495:1495:1495))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (365:365:365))
        (PORT datab (634:634:634) (634:634:634))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (812:812:812) (812:812:812))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[18\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (487:487:487))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datac (704:704:704) (704:704:704))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT sdata (355:355:355) (355:355:355))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (PORT datac (1229:1229:1229) (1229:1229:1229))
        (PORT datad (342:342:342) (342:342:342))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1154:1154:1154) (1154:1154:1154))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (582:582:582) (582:582:582))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (812:812:812) (812:812:812))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[19\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datac (703:703:703) (703:703:703))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datac (1231:1231:1231) (1231:1231:1231))
        (PORT datad (248:248:248) (248:248:248))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1154:1154:1154) (1154:1154:1154))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (PORT datab (591:591:591) (591:591:591))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (812:812:812) (812:812:812))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (906:906:906) (906:906:906))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[20\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (156:156:156))
        (PORT datac (522:522:522) (522:522:522))
        (PORT datad (252:252:252) (252:252:252))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1158:1158:1158))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (256:256:256))
        (PORT datab (1238:1238:1238) (1238:1238:1238))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1154:1154:1154) (1154:1154:1154))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (589:589:589) (589:589:589))
        (PORT datac (152:152:152) (152:152:152))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT sdata (760:760:760) (760:760:760))
        (PORT ena (880:880:880) (880:880:880))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT sdata (763:763:763) (763:763:763))
        (PORT ena (798:798:798) (798:798:798))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[21\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (845:845:845) (845:845:845))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (1232:1232:1232) (1232:1232:1232))
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1154:1154:1154) (1154:1154:1154))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (584:584:584) (584:584:584))
        (PORT datac (150:150:150) (150:150:150))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT sdata (688:688:688) (688:688:688))
        (PORT ena (710:710:710) (710:710:710))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT sdata (693:693:693) (693:693:693))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[22\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (PORT datac (844:844:844) (844:844:844))
        (PORT datad (231:231:231) (231:231:231))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (154:154:154) (154:154:154))
        (PORT datac (1231:1231:1231) (1231:1231:1231))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1154:1154:1154) (1154:1154:1154))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (581:581:581) (581:581:581))
        (PORT datac (155:155:155) (155:155:155))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT sdata (1088:1088:1088) (1088:1088:1088))
        (PORT ena (710:710:710) (710:710:710))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT sdata (1086:1086:1086) (1086:1086:1086))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[23\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (227:227:227))
        (PORT datab (234:234:234) (234:234:234))
        (PORT datac (846:846:846) (846:846:846))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (1229:1229:1229) (1229:1229:1229))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1154:1154:1154) (1154:1154:1154))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (153:153:153) (153:153:153))
        (PORT datad (589:589:589) (589:589:589))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT sdata (797:797:797) (797:797:797))
        (PORT ena (710:710:710) (710:710:710))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT sdata (795:795:795) (795:795:795))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[24\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (246:246:246))
        (PORT datac (845:845:845) (845:845:845))
        (PORT datad (231:231:231) (231:231:231))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (PORT datac (1230:1230:1230) (1230:1230:1230))
        (PORT datad (504:504:504) (504:504:504))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1154:1154:1154) (1154:1154:1154))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datab (591:591:591) (591:591:591))
        (PORT datad (170:170:170) (170:170:170))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (812:812:812) (812:812:812))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT sdata (678:678:678) (678:678:678))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[25\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (265:265:265))
        (PORT datac (848:848:848) (848:848:848))
        (PORT datad (369:369:369) (369:369:369))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (154:154:154))
        (PORT datac (1230:1230:1230) (1230:1230:1230))
        (PORT datad (354:354:354) (354:354:354))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1154:1154:1154) (1154:1154:1154))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1172:1172:1172))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1722:1722:1722) (1722:1722:1722))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datab (592:592:592) (592:592:592))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (710:710:710) (710:710:710))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[26\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (262:262:262))
        (PORT datac (849:849:849) (849:849:849))
        (PORT datad (225:225:225) (225:225:225))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1177:1177:1177))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1159:1159:1159) (1159:1159:1159))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (1233:1233:1233) (1233:1233:1233))
        (PORT datad (346:346:346) (346:346:346))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1175:1175:1175))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1355:1355:1355) (1355:1355:1355))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (586:586:586) (586:586:586))
        (PORT datad (371:371:371) (371:371:371))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT sdata (554:554:554) (554:554:554))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[27\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (377:377:377))
        (PORT datac (849:849:849) (849:849:849))
        (PORT datad (234:234:234) (234:234:234))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1122:1122:1122) (1122:1122:1122))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1112:1112:1112) (1112:1112:1112))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (255:255:255))
        (PORT datac (1231:1231:1231) (1231:1231:1231))
        (PORT datad (758:758:758) (758:758:758))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (555:555:555) (555:555:555))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT sdata (543:543:543) (543:543:543))
        (PORT ena (906:906:906) (906:906:906))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datac (511:511:511) (511:511:511))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT sdata (557:557:557) (557:557:557))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1112:1112:1112) (1112:1112:1112))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT sdata (787:787:787) (787:787:787))
        (PORT ena (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT sdata (960:960:960) (960:960:960))
        (PORT ena (1313:1313:1313) (1313:1313:1313))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (712:712:712))
        (PORT datab (616:616:616) (616:616:616))
        (PORT datad (162:162:162) (162:162:162))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (281:281:281))
        (PORT datab (663:663:663) (663:663:663))
        (PORT datac (106:106:106) (106:106:106))
        (PORT datad (1239:1239:1239) (1239:1239:1239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (166:166:166))
        (PORT datab (164:164:164) (164:164:164))
        (PORT datac (159:159:159) (159:159:159))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (594:594:594) (594:594:594))
        (PORT datad (166:166:166) (166:166:166))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (118:118:118))
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (602:602:602) (602:602:602))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1156:1156:1156))
        (PORT sdata (696:696:696) (696:696:696))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1112:1112:1112) (1112:1112:1112))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (272:272:272))
        (PORT datab (467:467:467) (467:467:467))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datab (194:194:194) (194:194:194))
        (PORT datac (607:607:607) (607:607:607))
        (PORT datad (271:271:271) (271:271:271))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (604:604:604) (604:604:604))
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|decode4\|w_anode2154w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (514:514:514))
        (PORT datad (163:163:163) (163:163:163))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|decode_a\|w_anode2154w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (602:602:602))
        (PORT datac (942:942:942) (942:942:942))
        (PORT datad (683:683:683) (683:683:683))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|decode4\|w_anode2162w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (513:513:513))
        (PORT datab (161:161:161) (161:161:161))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|decode_a\|w_anode2162w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (609:609:609))
        (PORT datac (948:948:948) (948:948:948))
        (PORT datad (684:684:684) (684:684:684))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|decode4\|w_anode2141w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (513:513:513))
        (PORT datac (160:160:160) (160:160:160))
        (PORT datad (162:162:162) (162:162:162))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|decode_a\|w_anode2141w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (604:604:604))
        (PORT datac (943:943:943) (943:943:943))
        (PORT datad (682:682:682) (682:682:682))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|decode4\|w_anode2170w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (514:514:514))
        (PORT datac (160:160:160) (160:160:160))
        (PORT datad (162:162:162) (162:162:162))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|decode_a\|w_anode2170w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (607:607:607))
        (PORT datac (947:947:947) (947:947:947))
        (PORT datad (682:682:682) (682:682:682))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (108:108:108) (108:108:108))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1112:1112:1112) (1112:1112:1112))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (279:279:279))
        (PORT datab (1004:1004:1004) (1004:1004:1004))
        (PORT datac (1075:1075:1075) (1075:1075:1075))
        (PORT datad (168:168:168) (168:168:168))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (170:170:170))
        (PORT datab (1272:1272:1272) (1272:1272:1272))
        (PORT datac (111:111:111) (111:111:111))
        (PORT datad (694:694:694) (694:694:694))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (602:602:602) (602:602:602))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (625:625:625) (625:625:625))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (521:521:521))
        (PORT datab (523:523:523) (523:523:523))
        (PORT datac (596:596:596) (596:596:596))
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (166:166:166) (166:166:166))
        (PORT datac (593:593:593) (593:593:593))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1145:1145:1145) (1145:1145:1145))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (280:280:280))
        (PORT datab (306:306:306) (306:306:306))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (168:168:168) (168:168:168))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (684:684:684) (684:684:684))
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (268:268:268) (268:268:268))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (693:693:693))
        (PORT datac (603:603:603) (603:603:603))
        (PORT datad (171:171:171) (171:171:171))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1145:1145:1145) (1145:1145:1145))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (747:747:747))
        (PORT datab (1104:1104:1104) (1104:1104:1104))
        (PORT datac (847:847:847) (847:847:847))
        (PORT datad (728:728:728) (728:728:728))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[4\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (872:872:872) (872:872:872))
        (PORT datac (1118:1118:1118) (1118:1118:1118))
        (PORT datad (728:728:728) (728:728:728))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (1228:1228:1228) (1228:1228:1228))
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT sdata (334:334:334) (334:334:334))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1150:1150:1150) (1150:1150:1150))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (605:605:605))
        (PORT datab (836:836:836) (836:836:836))
        (PORT datac (327:327:327) (327:327:327))
        (PORT datad (718:718:718) (718:718:718))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[5\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (836:836:836) (836:836:836))
        (PORT datad (1103:1103:1103) (1103:1103:1103))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (742:742:742))
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (1228:1228:1228) (1228:1228:1228))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (336:336:336) (336:336:336))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT sdata (544:544:544) (544:544:544))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1150:1150:1150) (1150:1150:1150))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (797:797:797) (797:797:797))
        (PORT datac (775:775:775) (775:775:775))
        (PORT datad (550:550:550) (550:550:550))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (798:798:798) (798:798:798))
        (PORT datad (917:917:917) (917:917:917))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1251:1251:1251) (1251:1251:1251))
        (PORT datac (109:109:109) (109:109:109))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1150:1150:1150) (1150:1150:1150))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT datab (806:806:806) (806:806:806))
        (PORT datac (764:764:764) (764:764:764))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (104:104:104) (104:104:104))
        (PORT datac (770:770:770) (770:770:770))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (155:155:155) (155:155:155))
        (PORT datad (1248:1248:1248) (1248:1248:1248))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (338:338:338) (338:338:338))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1168:1168:1168))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1150:1150:1150) (1150:1150:1150))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (781:781:781))
        (PORT datab (797:797:797) (797:797:797))
        (PORT datac (660:660:660) (660:660:660))
        (PORT datad (561:561:561) (561:561:561))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[8\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (641:641:641))
        (PORT datab (803:803:803) (803:803:803))
        (PORT datac (110:110:110) (110:110:110))
        (PORT datad (926:926:926) (926:926:926))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (PORT datab (1245:1245:1245) (1245:1245:1245))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (338:338:338) (338:338:338))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1130:1130:1130) (1130:1130:1130))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (780:780:780))
        (PORT datab (800:800:800) (800:800:800))
        (PORT datac (983:983:983) (983:983:983))
        (PORT datad (641:641:641) (641:641:641))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[9\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (777:777:777))
        (PORT datab (585:585:585) (585:585:585))
        (PORT datac (1236:1236:1236) (1236:1236:1236))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1250:1250:1250) (1250:1250:1250))
        (PORT datac (680:680:680) (680:680:680))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT sdata (336:336:336) (336:336:336))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1130:1130:1130) (1130:1130:1130))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1108:1108:1108))
        (PORT datab (1279:1279:1279) (1279:1279:1279))
        (PORT datac (1060:1060:1060) (1060:1060:1060))
        (PORT datad (1212:1212:1212) (1212:1212:1212))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[10\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (948:948:948))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (987:987:987) (987:987:987))
        (PORT datad (1209:1209:1209) (1209:1209:1209))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1704:1704:1704))
        (PORT datac (107:107:107) (107:107:107))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT sdata (338:338:338) (338:338:338))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1130:1130:1130) (1130:1130:1130))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[11\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1107:1107:1107))
        (PORT datab (665:665:665) (665:665:665))
        (PORT datac (820:820:820) (820:820:820))
        (PORT datad (1212:1212:1212) (1212:1212:1212))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[11\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1114:1114:1114))
        (PORT datab (1170:1170:1170) (1170:1170:1170))
        (PORT datac (641:641:641) (641:641:641))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1705:1705:1705))
        (PORT datac (106:106:106) (106:106:106))
        (PORT datad (169:169:169) (169:169:169))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (338:338:338) (338:338:338))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT sdata (336:336:336) (336:336:336))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1130:1130:1130) (1130:1130:1130))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1110:1110:1110))
        (PORT datab (1213:1213:1213) (1213:1213:1213))
        (PORT datac (675:675:675) (675:675:675))
        (PORT datad (860:860:860) (860:860:860))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[12\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datab (1204:1204:1204) (1204:1204:1204))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (285:285:285) (285:285:285))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (113:113:113) (113:113:113))
        (PORT datac (1702:1702:1702) (1702:1702:1702))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT sdata (335:335:335) (335:335:335))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT sdata (337:337:337) (337:337:337))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1130:1130:1130) (1130:1130:1130))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[13\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1109:1109:1109))
        (PORT datab (1213:1213:1213) (1213:1213:1213))
        (PORT datac (1084:1084:1084) (1084:1084:1084))
        (PORT datad (912:912:912) (912:912:912))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[13\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1115:1115:1115))
        (PORT datab (711:711:711) (711:711:711))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1703:1703:1703))
        (PORT datac (106:106:106) (106:106:106))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT sdata (336:336:336) (336:336:336))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1091:1091:1091))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1145:1145:1145) (1145:1145:1145))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[14\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (1212:1212:1212) (1212:1212:1212))
        (PORT datac (590:590:590) (590:590:590))
        (PORT datad (1103:1103:1103) (1103:1103:1103))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[14\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (115:115:115))
        (PORT datab (1208:1208:1208) (1208:1208:1208))
        (PORT datac (495:495:495) (495:495:495))
        (PORT datad (192:192:192) (192:192:192))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1708:1708:1708))
        (PORT datac (739:739:739) (739:739:739))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1145:1145:1145) (1145:1145:1145))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[15\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (PORT datab (1149:1149:1149) (1149:1149:1149))
        (PORT datac (846:846:846) (846:846:846))
        (PORT datad (728:728:728) (728:728:728))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[15\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (1005:1005:1005) (1005:1005:1005))
        (PORT datac (848:848:848) (848:848:848))
        (PORT datad (786:786:786) (786:786:786))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1228:1228:1228) (1228:1228:1228))
        (PORT datac (150:150:150) (150:150:150))
        (PORT datad (108:108:108) (108:108:108))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT sdata (335:335:335) (335:335:335))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1163:1163:1163))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1145:1145:1145) (1145:1145:1145))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[16\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (732:732:732))
        (PORT datab (845:845:845) (845:845:845))
        (PORT datac (1101:1101:1101) (1101:1101:1101))
        (PORT datad (909:909:909) (909:909:909))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[16\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1021:1021:1021))
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (894:894:894) (894:894:894))
        (PORT datad (729:729:729) (729:729:729))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (117:117:117))
        (PORT datab (1228:1228:1228) (1228:1228:1228))
        (PORT datac (151:151:151) (151:151:151))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[17\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (701:701:701))
        (PORT datab (846:846:846) (846:846:846))
        (PORT datac (904:904:904) (904:904:904))
        (PORT datad (727:727:727) (727:727:727))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[17\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (845:845:845) (845:845:845))
        (PORT datad (755:755:755) (755:755:755))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (1229:1229:1229) (1229:1229:1229))
        (PORT datad (864:864:864) (864:864:864))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[18\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1055:1055:1055))
        (PORT datab (606:606:606) (606:606:606))
        (PORT datac (890:890:890) (890:890:890))
        (PORT datad (851:851:851) (851:851:851))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[18\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (911:911:911) (911:911:911))
        (PORT datad (939:939:939) (939:939:939))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (158:158:158))
        (PORT datac (1508:1508:1508) (1508:1508:1508))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[19\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (504:504:504))
        (PORT datab (606:606:606) (606:606:606))
        (PORT datac (1016:1016:1016) (1016:1016:1016))
        (PORT datad (1047:1047:1047) (1047:1047:1047))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[19\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1054:1054:1054))
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (746:746:746) (746:746:746))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datac (1518:1518:1518) (1518:1518:1518))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[20\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1053:1053:1053))
        (PORT datab (324:324:324) (324:324:324))
        (PORT datac (601:601:601) (601:601:601))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[20\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1026:1026:1026))
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (605:605:605) (605:605:605))
        (PORT datad (733:733:733) (733:733:733))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (1513:1513:1513) (1513:1513:1513))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[21\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1054:1054:1054))
        (PORT datab (739:739:739) (739:739:739))
        (PORT datac (603:603:603) (603:603:603))
        (PORT datad (800:800:800) (800:800:800))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[21\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1055:1055:1055))
        (PORT datab (1273:1273:1273) (1273:1273:1273))
        (PORT datac (109:109:109) (109:109:109))
        (PORT datad (960:960:960) (960:960:960))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (1512:1512:1512) (1512:1512:1512))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1148:1148:1148))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1147:1147:1147))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1129:1129:1129) (1129:1129:1129))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[22\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1054:1054:1054))
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (892:892:892) (892:892:892))
        (PORT datad (871:871:871) (871:871:871))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[22\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (920:920:920))
        (PORT datab (604:604:604) (604:604:604))
        (PORT datac (110:110:110) (110:110:110))
        (PORT datad (987:987:987) (987:987:987))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (1514:1514:1514) (1514:1514:1514))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1137:1137:1137) (1137:1137:1137))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[23\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (770:770:770))
        (PORT datab (806:806:806) (806:806:806))
        (PORT datac (384:384:384) (384:384:384))
        (PORT datad (1040:1040:1040) (1040:1040:1040))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[23\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (119:119:119))
        (PORT datab (1113:1113:1113) (1113:1113:1113))
        (PORT datac (775:775:775) (775:775:775))
        (PORT datad (931:931:931) (931:931:931))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1524:1524:1524))
        (PORT datab (820:820:820) (820:820:820))
        (PORT datac (340:340:340) (340:340:340))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1137:1137:1137) (1137:1137:1137))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[24\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (806:806:806) (806:806:806))
        (PORT datac (942:942:942) (942:942:942))
        (PORT datad (954:954:954) (954:954:954))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[24\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (113:113:113))
        (PORT datab (805:805:805) (805:805:805))
        (PORT datac (854:854:854) (854:854:854))
        (PORT datad (988:988:988) (988:988:988))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (151:151:151))
        (PORT datac (1697:1697:1697) (1697:1697:1697))
        (PORT datad (626:626:626) (626:626:626))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1137:1137:1137) (1137:1137:1137))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[25\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (610:610:610))
        (PORT datab (1211:1211:1211) (1211:1211:1211))
        (PORT datac (1210:1210:1210) (1210:1210:1210))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[25\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (1207:1207:1207) (1207:1207:1207))
        (PORT datad (417:417:417) (417:417:417))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (1697:1697:1697) (1697:1697:1697))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1137:1137:1137) (1137:1137:1137))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[26\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1004:1004:1004))
        (PORT datab (1207:1207:1207) (1207:1207:1207))
        (PORT datac (1212:1212:1212) (1212:1212:1212))
        (PORT datad (822:822:822) (822:822:822))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[26\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1288:1288:1288))
        (PORT datab (1213:1213:1213) (1213:1213:1213))
        (PORT datac (110:110:110) (110:110:110))
        (PORT datad (1006:1006:1006) (1006:1006:1006))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (1695:1695:1695) (1695:1695:1695))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1137:1137:1137) (1137:1137:1137))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[27\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (1209:1209:1209) (1209:1209:1209))
        (PORT datac (623:623:623) (623:623:623))
        (PORT datad (1212:1212:1212) (1212:1212:1212))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[27\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (835:835:835))
        (PORT datab (327:327:327) (327:327:327))
        (PORT datac (1207:1207:1207) (1207:1207:1207))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (PORT datab (111:111:111) (111:111:111))
        (PORT datac (1688:1688:1688) (1688:1688:1688))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1133:1133:1133))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1155:1155:1155))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1137:1137:1137) (1137:1137:1137))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[28\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (678:678:678))
        (PORT datab (1021:1021:1021) (1021:1021:1021))
        (PORT datac (1210:1210:1210) (1210:1210:1210))
        (PORT datad (1208:1208:1208) (1208:1208:1208))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|mux5\|result_node\[28\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (701:701:701) (701:701:701))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (1209:1209:1209) (1209:1209:1209))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (1687:1687:1687) (1687:1687:1687))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (669:669:669))
        (PORT datab (1211:1211:1211) (1211:1211:1211))
        (PORT datac (1211:1211:1211) (1211:1211:1211))
        (PORT datad (596:596:596) (596:596:596))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (674:674:674))
        (PORT datab (1208:1208:1208) (1208:1208:1208))
        (PORT datac (309:309:309) (309:309:309))
        (PORT datad (1212:1212:1212) (1212:1212:1212))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (1689:1689:1689) (1689:1689:1689))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1151:1151:1151))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT sdata (339:339:339) (339:339:339))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT sdata (333:333:333) (333:333:333))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1125:1125:1125) (1125:1125:1125))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (538:538:538))
        (PORT datab (559:559:559) (559:559:559))
        (PORT datac (129:129:129) (129:129:129))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (512:512:512))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (664:664:664) (664:664:664))
        (PORT datad (116:116:116) (116:116:116))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (510:510:510))
        (PORT datab (666:666:666) (666:666:666))
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (133:133:133))
        (PORT datab (501:501:501) (501:501:501))
        (PORT datac (663:663:663) (663:663:663))
        (PORT datad (117:117:117) (117:117:117))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (511:511:511))
        (PORT datab (535:535:535) (535:535:535))
        (PORT datac (161:161:161) (161:161:161))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datac (330:330:330) (330:330:330))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (658:658:658))
        (PORT datab (549:549:549) (549:549:549))
        (PORT datac (655:655:655) (655:655:655))
        (PORT datad (115:115:115) (115:115:115))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (390:390:390))
        (PORT datab (169:169:169) (169:169:169))
        (PORT datad (354:354:354) (354:354:354))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (201:201:201))
        (PORT datab (164:164:164) (164:164:164))
        (PORT datac (383:383:383) (383:383:383))
        (PORT datad (382:382:382) (382:382:382))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (166:166:166))
        (PORT datab (160:160:160) (160:160:160))
        (PORT datad (163:163:163) (163:163:163))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (166:166:166))
        (PORT datab (166:166:166) (166:166:166))
        (PORT datac (192:192:192) (192:192:192))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (168:168:168))
        (PORT datab (167:167:167) (167:167:167))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (169:169:169))
        (PORT datab (150:150:150) (150:150:150))
        (PORT datac (167:167:167) (167:167:167))
        (PORT datad (331:331:331) (331:331:331))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (168:168:168) (168:168:168))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (169:169:169) (169:169:169))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (168:168:168))
        (PORT datab (157:157:157) (157:157:157))
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (172:172:172))
        (PORT datab (159:159:159) (159:159:159))
        (PORT datac (115:115:115) (115:115:115))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (167:167:167))
        (PORT datab (165:165:165) (165:165:165))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (166:166:166))
        (PORT datab (187:187:187) (187:187:187))
        (PORT datac (167:167:167) (167:167:167))
        (PORT datad (164:164:164) (164:164:164))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (174:174:174))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datad (238:238:238) (238:238:238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (240:240:240) (240:240:240))
        (PORT datac (168:168:168) (168:168:168))
        (PORT datad (229:229:229) (229:229:229))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (168:168:168))
        (PORT datab (167:167:167) (167:167:167))
        (PORT datad (167:167:167) (167:167:167))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (339:339:339))
        (PORT datab (170:170:170) (170:170:170))
        (PORT datac (169:169:169) (169:169:169))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (241:241:241))
        (PORT datab (168:168:168) (168:168:168))
        (PORT datad (164:164:164) (164:164:164))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (170:170:170) (170:170:170))
        (PORT datac (163:163:163) (163:163:163))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (165:165:165))
        (PORT datab (169:169:169) (169:169:169))
        (PORT datad (565:565:565) (565:565:565))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (113:113:113))
        (PORT datab (568:568:568) (568:568:568))
        (PORT datac (165:165:165) (165:165:165))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datab (164:164:164) (164:164:164))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (118:118:118))
        (PORT datab (230:230:230) (230:230:230))
        (PORT datac (167:167:167) (167:167:167))
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (237:237:237))
        (PORT datab (251:251:251) (251:251:251))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (111:111:111))
        (PORT datab (160:160:160) (160:160:160))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (250:250:250))
        (PORT datab (162:162:162) (162:162:162))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (249:249:249))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (156:156:156) (156:156:156))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datab (161:161:161) (161:161:161))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (160:160:160) (160:160:160))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datab (231:231:231) (231:231:231))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (237:237:237))
        (PORT datab (154:154:154) (154:154:154))
        (PORT datac (160:160:160) (160:160:160))
        (PORT datad (391:391:391) (391:391:391))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (170:170:170))
        (PORT datab (338:338:338) (338:338:338))
        (PORT datad (233:233:233) (233:233:233))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (248:248:248))
        (PORT datab (113:113:113) (113:113:113))
        (PORT datac (166:166:166) (166:166:166))
        (PORT datad (230:230:230) (230:230:230))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (174:174:174))
        (PORT datab (163:163:163) (163:163:163))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (183:183:183))
        (PORT datab (232:232:232) (232:232:232))
        (PORT datac (168:168:168) (168:168:168))
        (PORT datad (162:162:162) (162:162:162))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (245:245:245))
        (PORT datab (161:161:161) (161:161:161))
        (PORT datad (163:163:163) (163:163:163))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (115:115:115))
        (PORT datab (163:163:163) (163:163:163))
        (PORT datac (162:162:162) (162:162:162))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (254:254:254))
        (PORT datab (164:164:164) (164:164:164))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (191:191:191))
        (PORT datab (164:164:164) (164:164:164))
        (PORT datac (155:155:155) (155:155:155))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (167:167:167))
        (PORT datab (167:167:167) (167:167:167))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (156:156:156))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (167:167:167) (167:167:167))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (169:169:169))
        (PORT datab (238:238:238) (238:238:238))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (170:170:170))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (161:161:161) (161:161:161))
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (237:237:237))
        (PORT datab (169:169:169) (169:169:169))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (243:243:243) (243:243:243))
        (PORT datac (169:169:169) (169:169:169))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (164:164:164) (164:164:164))
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (164:164:164))
        (PORT datab (161:161:161) (161:161:161))
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (172:172:172))
        (PORT datab (161:161:161) (161:161:161))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (195:195:195))
        (PORT datab (151:151:151) (151:151:151))
        (PORT datac (168:168:168) (168:168:168))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (175:175:175))
        (PORT datab (157:157:157) (157:157:157))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (175:175:175))
        (PORT datab (232:232:232) (232:232:232))
        (PORT datac (105:105:105) (105:105:105))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (251:251:251))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (157:157:157))
        (PORT datab (367:367:367) (367:367:367))
        (PORT datac (243:243:243) (243:243:243))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datab (158:158:158) (158:158:158))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datab (245:245:245) (245:245:245))
        (PORT datac (159:159:159) (159:159:159))
        (PORT datad (108:108:108) (108:108:108))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1121:1121:1121))
        (PORT datab (172:172:172) (172:172:172))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (356:356:356))
        (PORT datab (118:118:118) (118:118:118))
        (PORT datac (170:170:170) (170:170:170))
        (PORT datad (361:361:361) (361:361:361))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (170:170:170))
        (PORT datab (165:165:165) (165:165:165))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (176:176:176))
        (PORT datab (170:170:170) (170:170:170))
        (PORT datac (119:119:119) (119:119:119))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (173:173:173))
        (PORT datab (168:168:168) (168:168:168))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (156:156:156))
        (PORT datab (168:168:168) (168:168:168))
        (PORT datac (167:167:167) (167:167:167))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (524:524:524) (524:524:524))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (484:484:484) (484:484:484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (484:484:484) (484:484:484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\KEY\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (474:474:474) (474:474:474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1001:1001:1001) (1001:1001:1001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (143:143:143) (143:143:143))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1627:1627:1627) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (143:143:143) (143:143:143))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (637:637:637) (637:637:637))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (717:717:717) (717:717:717))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (603:603:603) (603:603:603))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (605:605:605) (605:605:605))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1498:1498:1498) (1498:1498:1498))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (610:610:610) (610:610:610))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1045:1045:1045) (1045:1045:1045))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1047:1047:1047) (1047:1047:1047))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (505:505:505) (505:505:505))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (505:505:505) (505:505:505))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (245:245:245) (245:245:245))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (521:521:521) (521:521:521))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (191:191:191))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (293:293:293))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (247:247:247) (247:247:247))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (345:345:345))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (367:367:367) (367:367:367))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (334:334:334) (334:334:334))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (336:336:336) (336:336:336))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (638:638:638) (638:638:638))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (627:627:627) (627:627:627))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (392:392:392) (392:392:392))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|wen\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (479:479:479))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (593:593:593) (593:593:593))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[89\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2320:2320:2320) (2320:2320:2320))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1863:1863:1863) (1863:1863:1863))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (157:157:157) (157:157:157))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (163:163:163) (163:163:163))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (165:165:165) (165:165:165))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (566:566:566) (566:566:566))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (164:164:164) (164:164:164))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (162:162:162) (162:162:162))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (164:164:164) (164:164:164))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (167:167:167) (167:167:167))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (498:498:498) (498:498:498))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (589:589:589) (589:589:589))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (373:373:373) (373:373:373))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (479:479:479))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (512:512:512) (512:512:512))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (233:233:233) (233:233:233))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (539:539:539) (539:539:539))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[84\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (228:228:228))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[83\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[80\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (235:235:235))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[77\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[74\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[72\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[71\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[69\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[63\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (238:238:238))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[62\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[54\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[53\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (162:162:162) (162:162:162))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (232:232:232) (232:232:232))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (334:334:334) (334:334:334))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (229:229:229))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (228:228:228))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (229:229:229))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (328:328:328) (328:328:328))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (236:236:236))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (325:325:325) (325:325:325))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (227:227:227))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (352:352:352))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (660:660:660) (660:660:660))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (345:345:345))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (659:659:659) (659:659:659))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (438:438:438))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (346:346:346) (346:346:346))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (532:532:532) (532:532:532))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (361:361:361))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (344:344:344))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (249:249:249) (249:249:249))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (249:249:249) (249:249:249))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (255:255:255))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (366:366:366) (366:366:366))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (366:366:366) (366:366:366))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (711:711:711))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (624:624:624) (624:624:624))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (479:479:479))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (515:515:515) (515:515:515))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (571:571:571) (571:571:571))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (548:548:548) (548:548:548))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (386:386:386) (386:386:386))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (395:395:395) (395:395:395))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (495:495:495) (495:495:495))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (514:514:514) (514:514:514))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (512:512:512) (512:512:512))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (237:237:237))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (163:163:163) (163:163:163))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (145:145:145) (145:145:145))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (145:145:145) (145:145:145))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (145:145:145) (145:145:145))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (145:145:145) (145:145:145))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3437:3437:3437) (3437:3437:3437))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3213:3213:3213) (3213:3213:3213))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3496:3496:3496) (3496:3496:3496))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3345:3345:3345) (3345:3345:3345))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3294:3294:3294) (3294:3294:3294))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3213:3213:3213) (3213:3213:3213))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3606:3606:3606) (3606:3606:3606))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3391:3391:3391) (3391:3391:3391))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4025:4025:4025) (4025:4025:4025))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3337:3337:3337) (3337:3337:3337))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3577:3577:3577) (3577:3577:3577))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3478:3478:3478) (3478:3478:3478))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3479:3479:3479) (3479:3479:3479))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3735:3735:3735) (3735:3735:3735))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3312:3312:3312) (3312:3312:3312))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3084:3084:3084) (3084:3084:3084))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_data_in_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3110:3110:3110) (3110:3110:3110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_signaltap_0\|acq_trigger_in_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3113:3113:3113) (3113:3113:3113))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\KEY\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (464:464:464) (464:464:464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\iCLK_50\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (541:541:541) (541:541:541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_pll")
    (INSTANCE \\P0\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT areset (3583:3583:3583) (3583:3583:3583))
        (PORT inclk[0] (1410:1410:1410) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\P0\|altpll_component\|_clk0\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (739:739:739) (739:739:739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\P0\|altpll_component\|_clk0\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (143:143:143) (143:143:143))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (165:165:165))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (165:165:165))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (164:164:164))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT sdata (339:339:339) (339:339:339))
        (PORT aclr (3369:3369:3369) (3369:3369:3369))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3369:3369:3369) (3369:3369:3369))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3369:3369:3369) (3369:3369:3369))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3369:3369:3369) (3369:3369:3369))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3369:3369:3369) (3369:3369:3369))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT sdata (335:335:335) (335:335:335))
        (PORT aclr (3369:3369:3369) (3369:3369:3369))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT sdata (338:338:338) (338:338:338))
        (PORT aclr (3369:3369:3369) (3369:3369:3369))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|st\.s6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3369:3369:3369) (3369:3369:3369))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|input_1\|Selector7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (289:289:289))
        (PORT datab (159:159:159) (159:159:159))
        (PORT datad (162:162:162) (162:162:162))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|input_1\|mem_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1159:1159:1159))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3369:3369:3369) (3369:3369:3369))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (166:166:166))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (715:715:715) (715:715:715))
        (PORT aclr (3527:3527:3527) (3527:3527:3527))
        (PORT sload (444:444:444) (444:444:444))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (170:170:170))
        (PORT datab (161:161:161) (161:161:161))
        (PORT datac (168:168:168) (168:168:168))
        (PORT datad (163:163:163) (163:163:163))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (113:113:113) (113:113:113))
        (PORT datac (170:170:170) (170:170:170))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (716:716:716) (716:716:716))
        (PORT aclr (3527:3527:3527) (3527:3527:3527))
        (PORT sload (444:444:444) (444:444:444))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (164:164:164))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (716:716:716) (716:716:716))
        (PORT aclr (3527:3527:3527) (3527:3527:3527))
        (PORT sload (444:444:444) (444:444:444))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (167:167:167))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (715:715:715) (715:715:715))
        (PORT aclr (3527:3527:3527) (3527:3527:3527))
        (PORT sload (444:444:444) (444:444:444))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (167:167:167))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (165:165:165))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (647:647:647) (647:647:647))
        (PORT aclr (3527:3527:3527) (3527:3527:3527))
        (PORT sload (444:444:444) (444:444:444))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (646:646:646) (646:646:646))
        (PORT aclr (3527:3527:3527) (3527:3527:3527))
        (PORT sload (444:444:444) (444:444:444))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (714:714:714) (714:714:714))
        (PORT aclr (3527:3527:3527) (3527:3527:3527))
        (PORT sload (444:444:444) (444:444:444))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (PORT datab (159:159:159) (159:159:159))
        (PORT datac (165:165:165) (165:165:165))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|io_control_1\|Outen\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (114:114:114))
        (PORT datac (167:167:167) (167:167:167))
        (PORT datad (113:113:113) (113:113:113))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txmodem_1\|ofdm_1\|cfft_control_1\|io_control_1\|Output_enable\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3527:3527:3527) (3527:3527:3527))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (189:189:189) (189:189:189))
        (PORT datad (178:178:178) (178:178:178))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|add\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (PORT ena (534:534:534) (534:534:534))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (236:236:236))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (182:182:182) (182:182:182))
        (PORT datad (177:177:177) (177:177:177))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|add\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (PORT ena (534:534:534) (534:534:534))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (165:165:165))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (108:108:108) (108:108:108))
        (PORT datad (248:248:248) (248:248:248))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|add\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4053:4053:4053) (4053:4053:4053))
        (PORT ena (604:604:604) (604:604:604))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (161:161:161))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (256:256:256))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|add\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4053:4053:4053) (4053:4053:4053))
        (PORT ena (604:604:604) (604:604:604))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (164:164:164))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (106:106:106) (106:106:106))
        (PORT datad (249:249:249) (249:249:249))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|add\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4053:4053:4053) (4053:4053:4053))
        (PORT ena (604:604:604) (604:604:604))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (237:237:237))
        (PORT datab (166:166:166) (166:166:166))
        (PORT datac (157:157:157) (157:157:157))
        (PORT datad (163:163:163) (163:163:163))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (167:167:167))
        (PORT datab (175:175:175) (175:175:175))
        (PORT datac (191:191:191) (191:191:191))
        (PORT datad (170:170:170) (170:170:170))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|st\.s0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (259:259:259))
        (PORT datab (112:112:112) (112:112:112))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|st\.s0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (829:829:829) (829:829:829))
        (PORT datac (168:168:168) (168:168:168))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|st\.s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (267:267:267))
        (PORT datab (175:175:175) (175:175:175))
        (PORT datac (827:827:827) (827:827:827))
        (PORT datad (176:176:176) (176:176:176))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (128:128:128))
        (PORT datab (111:111:111) (111:111:111))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|st\.s2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (268:268:268))
        (PORT datab (176:176:176) (176:176:176))
        (PORT datad (178:178:178) (178:178:178))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|mem_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (178:178:178))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (549:549:549) (549:549:549))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (PORT sload (451:451:451) (451:451:451))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (161:161:161))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (176:176:176))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (161:161:161))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (2230:2230:2230) (2230:2230:2230))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (PORT sload (451:451:451) (451:451:451))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (177:177:177))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (2229:2229:2229) (2229:2229:2229))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (PORT sload (451:451:451) (451:451:451))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|writeen_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (272:272:272))
        (PORT datab (266:266:266) (266:266:266))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (557:557:557) (557:557:557))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (PORT sload (451:451:451) (451:451:451))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (208:208:208))
        (PORT datab (272:272:272) (272:272:272))
        (PORT datac (128:128:128) (128:128:128))
        (PORT datad (246:246:246) (246:246:246))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (184:184:184))
        (PORT datad (586:586:586) (586:586:586))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (556:556:556) (556:556:556))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (PORT sload (451:451:451) (451:451:451))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (550:550:550) (550:550:550))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (PORT sload (451:451:451) (451:451:451))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (185:185:185))
        (PORT datab (251:251:251) (251:251:251))
        (PORT datac (165:165:165) (165:165:165))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (552:552:552) (552:552:552))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (PORT sload (451:451:451) (451:451:451))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|starts_1\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (268:268:268))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (254:254:254) (254:254:254))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|starts_1\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (167:167:167))
        (PORT datab (163:163:163) (163:163:163))
        (PORT datac (187:187:187) (187:187:187))
        (PORT datad (185:185:185) (185:185:185))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|starts_1\|cfft4start\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|counter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (498:498:498) (498:498:498))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4175:4175:4175) (4175:4175:4175))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (550:550:550) (550:550:550))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (PORT sload (451:451:451) (451:451:451))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|starts_1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (400:400:400) (400:400:400))
        (PORT datac (387:387:387) (387:387:387))
        (PORT datad (388:388:388) (388:388:388))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|starts_1\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (273:273:273))
        (PORT datab (250:250:250) (250:250:250))
        (PORT datac (213:213:213) (213:213:213))
        (PORT datad (126:126:126) (126:126:126))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|starts_1\|factorstart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3906:3906:3906) (3906:3906:3906))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|inc\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (937:937:937) (937:937:937))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (181:181:181))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (174:174:174))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4056:4056:4056) (4056:4056:4056))
        (PORT sclr (1245:1245:1245) (1245:1245:1245))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (177:177:177))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4056:4056:4056) (4056:4056:4056))
        (PORT sclr (1245:1245:1245) (1245:1245:1245))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4056:4056:4056) (4056:4056:4056))
        (PORT sclr (1245:1245:1245) (1245:1245:1245))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|inc\[5\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (172:172:172))
        (PORT datab (170:170:170) (170:170:170))
        (PORT datac (174:174:174) (174:174:174))
        (PORT datad (173:173:173) (173:173:173))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4056:4056:4056) (4056:4056:4056))
        (PORT sclr (1245:1245:1245) (1245:1245:1245))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|inc\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (179:179:179))
        (PORT datab (962:962:962) (962:962:962))
        (PORT datac (123:123:123) (123:123:123))
        (PORT datad (173:173:173) (173:173:173))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|inc\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3968:3968:3968) (3968:3968:3968))
        (PORT ena (661:661:661) (661:661:661))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|inc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (939:939:939) (939:939:939))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|inc\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3968:3968:3968) (3968:3968:3968))
        (PORT ena (661:661:661) (661:661:661))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datab (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (PORT datab (164:164:164) (164:164:164))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|mask\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (960:960:960) (960:960:960))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|mask\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4056:4056:4056) (4056:4056:4056))
        (PORT ena (481:481:481) (481:481:481))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|mask\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (965:965:965) (965:965:965))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|mask\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4056:4056:4056) (4056:4056:4056))
        (PORT ena (481:481:481) (481:481:481))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|mask\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (960:960:960) (960:960:960))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|mask\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1120:1120:1120) (1120:1120:1120))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4056:4056:4056) (4056:4056:4056))
        (PORT ena (481:481:481) (481:481:481))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (176:176:176) (176:176:176))
        (PORT datad (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (169:169:169))
        (PORT datac (170:170:170) (170:170:170))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (118:118:118))
        (PORT datab (962:962:962) (962:962:962))
        (PORT datac (113:113:113) (113:113:113))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (237:237:237))
        (PORT datac (231:231:231) (231:231:231))
        (PORT datad (194:194:194) (194:194:194))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3968:3968:3968) (3968:3968:3968))
        (PORT sclr (475:475:475) (475:475:475))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3968:3968:3968) (3968:3968:3968))
        (PORT sclr (475:475:475) (475:475:475))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (252:252:252))
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (965:965:965) (965:965:965))
        (PORT datac (174:174:174) (174:174:174))
        (PORT datad (174:174:174) (174:174:174))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3958:3958:3958) (3958:3958:3958))
        (PORT sclr (577:577:577) (577:577:577))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (234:234:234))
        (PORT datab (248:248:248) (248:248:248))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (PORT datab (243:243:243) (243:243:243))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3958:3958:3958) (3958:3958:3958))
        (PORT sclr (577:577:577) (577:577:577))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|phase\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (160:160:160) (160:160:160))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|phase\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3958:3958:3958) (3958:3958:3958))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Zo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT sdata (665:665:665) (665:665:665))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3958:3958:3958) (3958:3958:3958))
        (PORT sclr (577:577:577) (577:577:577))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|phase\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|phase\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3958:3958:3958) (3958:3958:3958))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Zo\[17\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (518:518:518) (518:518:518))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Zo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|phase\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (686:686:686) (686:686:686))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|phase\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3986:3986:3986) (3986:3986:3986))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Zo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (146:146:146) (146:146:146))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Zo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Zresult\[18\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (PORT datab (154:154:154) (154:154:154))
        (PORT datac (503:503:503) (503:503:503))
        (PORT datad (514:514:514) (514:514:514))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Zo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3958:3958:3958) (3958:3958:3958))
        (PORT sclr (577:577:577) (577:577:577))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|phase\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (150:150:150) (150:150:150))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|phase\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3958:3958:3958) (3958:3958:3958))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Zo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (577:577:577) (577:577:577))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Zo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (PORT datab (153:153:153) (153:153:153))
        (PORT datad (688:688:688) (688:688:688))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Zo\[16\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (184:184:184) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Zo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (622:622:622) (622:622:622))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (PORT datac (249:249:249) (249:249:249))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Zo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (434:434:434) (434:434:434))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Zresult\[14\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (500:500:500) (500:500:500))
        (PORT datad (516:516:516) (516:516:516))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Zo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Zo\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (490:490:490))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Zo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (180:180:180) (180:180:180))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (179:179:179) (179:179:179))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (179:179:179) (179:179:179))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[7\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (176:176:176) (176:176:176))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[19\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (263:263:263))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (272:272:272))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (271:271:271))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (270:270:270))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (270:270:270))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (270:270:270))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (269:269:269))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add4\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Zo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (374:374:374) (374:374:374))
        (PORT sload (596:596:596) (596:596:596))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (556:556:556))
        (IOPATH datab cout (198:198:198) (198:198:198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (276:276:276))
        (PORT datab (552:552:552) (552:552:552))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[7\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (275:275:275))
        (PORT datab (551:551:551) (551:551:551))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (275:275:275))
        (PORT datab (552:552:552) (552:552:552))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (274:274:274))
        (PORT datab (553:553:553) (553:553:553))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[10\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (554:554:554) (554:554:554))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[11\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (518:518:518))
        (PORT datab (560:560:560) (560:560:560))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[14\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (670:670:670))
        (PORT datab (559:559:559) (559:559:559))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[15\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (593:593:593))
        (PORT datab (559:559:559) (559:559:559))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[16\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (608:608:608))
        (PORT datab (558:558:558) (558:558:558))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[17\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (508:508:508))
        (PORT datab (557:557:557) (557:557:557))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[18\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (510:510:510))
        (PORT datab (556:556:556) (556:556:556))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[19\]\~47\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Zo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT sdata (801:801:801) (801:801:801))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (479:479:479))
        (IOPATH datab cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (158:158:158))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (PORT datab (487:487:487) (487:487:487))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (487:487:487) (487:487:487))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[5\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (487:487:487) (487:487:487))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (PORT datab (486:486:486) (486:486:486))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (PORT datab (486:486:486) (486:486:486))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[7\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (484:484:484) (484:484:484))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[8\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (239:239:239))
        (PORT datab (484:484:484) (484:484:484))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[9\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (395:395:395))
        (PORT datab (482:482:482) (482:482:482))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (286:286:286))
        (PORT datab (331:331:331) (331:331:331))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[14\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (285:285:285))
        (PORT datab (328:328:328) (328:328:328))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[15\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (285:285:285))
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[16\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[17\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (283:283:283))
        (PORT datab (232:232:232) (232:232:232))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[19\]\~53\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zresult\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (159:159:159))
        (PORT datac (475:475:475) (475:475:475))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zresult\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (159:159:159))
        (PORT datac (475:475:475) (475:475:475))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (337:337:337))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[19\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1146:1146:1146))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Zo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (234:234:234))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add4\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (339:339:339))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (471:471:471) (471:471:471))
        (PORT sload (717:717:717) (717:717:717))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|inc\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (936:936:936) (936:936:936))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|inc\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3968:3968:3968) (3968:3968:3968))
        (PORT ena (661:661:661) (661:661:661))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|iinc\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3968:3968:3968) (3968:3968:3968))
        (PORT sclr (475:475:475) (475:475:475))
        (PORT ena (473:473:473) (473:473:473))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (PORT datab (244:244:244) (244:244:244))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (249:249:249))
        (PORT datab (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3958:3958:3958) (3958:3958:3958))
        (PORT sclr (577:577:577) (577:577:577))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (156:156:156))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|writeaddr_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (143:143:143))
        (PORT datab (270:270:270) (270:270:270))
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (257:257:257) (257:257:257))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (PORT sclr (467:467:467) (467:467:467))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (167:167:167))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (PORT sclr (467:467:467) (467:467:467))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (175:175:175))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (165:165:165))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (PORT sclr (467:467:467) (467:467:467))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (168:168:168) (168:168:168))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (PORT sclr (467:467:467) (467:467:467))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (251:251:251))
        (PORT datac (174:174:174) (174:174:174))
        (PORT datad (171:171:171) (171:171:171))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrin_proc\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wen_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (185:185:185))
        (PORT datab (166:166:166) (166:166:166))
        (PORT datac (183:183:183) (183:183:183))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wen_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (254:254:254))
        (PORT datab (194:194:194) (194:194:194))
        (PORT datac (129:129:129) (129:129:129))
        (PORT datad (272:272:272) (272:272:272))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wen_proc\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (266:266:266))
        (PORT datad (114:114:114) (114:114:114))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wen_proc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3906:3906:3906) (3906:3906:3906))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT sdata (728:728:728) (728:728:728))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|count_aux\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (557:557:557) (557:557:557))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (PORT sload (451:451:451) (451:451:451))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|Equal3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (256:256:256))
        (PORT datab (264:264:264) (264:264:264))
        (PORT datac (197:197:197) (197:197:197))
        (PORT datad (264:264:264) (264:264:264))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wmask1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3906:3906:3906) (3906:3906:3906))
        (PORT ena (501:501:501) (501:501:501))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (180:180:180))
        (PORT datac (244:244:244) (244:244:244))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrin_proc\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT sdata (704:704:704) (704:704:704))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (171:171:171))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (240:240:240))
        (PORT datab (153:153:153) (153:153:153))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wmask1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datac (134:134:134) (134:134:134))
        (PORT datad (125:125:125) (125:125:125))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wmask1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3906:3906:3906) (3906:3906:3906))
        (PORT ena (501:501:501) (501:501:501))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wmask1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (151:151:151))
        (PORT datac (131:131:131) (131:131:131))
        (PORT datad (125:125:125) (125:125:125))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wmask1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3906:3906:3906) (3906:3906:3906))
        (PORT ena (501:501:501) (501:501:501))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datab (170:170:170) (170:170:170))
        (PORT datac (175:175:175) (175:175:175))
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrin_proc\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (360:360:360))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wmask2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datac (127:127:127) (127:127:127))
        (PORT datad (126:126:126) (126:126:126))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wmask2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3906:3906:3906) (3906:3906:3906))
        (PORT ena (501:501:501) (501:501:501))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (182:182:182))
        (PORT datab (232:232:232) (232:232:232))
        (PORT datac (237:237:237) (237:237:237))
        (PORT datad (241:241:241) (241:241:241))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrin_proc\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT sdata (816:816:816) (816:816:816))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (402:402:402))
        (PORT datab (401:401:401) (401:401:401))
        (PORT datac (385:385:385) (385:385:385))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (402:402:402))
        (PORT datac (674:674:674) (674:674:674))
        (PORT datad (122:122:122) (122:122:122))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|rmask1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|rmask1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4144:4144:4144) (4144:4144:4144))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|rmask2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datad (171:171:171) (171:171:171))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|readaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (267:267:267))
        (PORT datab (255:255:255) (255:255:255))
        (PORT datac (208:208:208) (208:208:208))
        (PORT datad (126:126:126) (126:126:126))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|rmask2\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (400:400:400))
        (PORT datab (125:125:125) (125:125:125))
        (PORT datac (675:675:675) (675:675:675))
        (PORT datad (334:334:334) (334:334:334))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|rmask2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4144:4144:4144) (4144:4144:4144))
        (PORT ena (480:480:480) (480:480:480))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|rmask1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datad (168:168:168) (168:168:168))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|rmask1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4144:4144:4144) (4144:4144:4144))
        (PORT ena (480:480:480) (480:480:480))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|rmask1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datad (173:173:173) (173:173:173))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|rmask1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4144:4144:4144) (4144:4144:4144))
        (PORT ena (480:480:480) (480:480:480))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (400:400:400))
        (PORT datab (624:624:624) (624:624:624))
        (PORT datac (153:153:153) (153:153:153))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrout_in\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4144:4144:4144) (4144:4144:4144))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (220:220:220) (220:220:220))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (164:164:164))
        (PORT datab (150:150:150) (150:150:150))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (IOPATH dataa combout (187:187:187) (187:187:187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|address_write\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT sdata (350:350:350) (350:350:350))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (482:482:482))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|address_write\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (170:170:170) (170:170:170))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|address_write\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT sdata (558:558:558) (558:558:558))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (164:164:164))
        (PORT datab (151:151:151) (151:151:151))
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (109:109:109))
        (PORT datab (171:171:171) (171:171:171))
        (PORT datac (386:386:386) (386:386:386))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrout_in\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4144:4144:4144) (4144:4144:4144))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (679:679:679) (679:679:679))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|address_write\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (PORT sdata (342:342:342) (342:342:342))
        (PORT aclr (4053:4053:4053) (4053:4053:4053))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (574:574:574) (574:574:574))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (401:401:401))
        (PORT datab (172:172:172) (172:172:172))
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (169:169:169) (169:169:169))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (399:399:399))
        (PORT datab (176:176:176) (176:176:176))
        (PORT datad (121:121:121) (121:121:121))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrout_in\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4144:4144:4144) (4144:4144:4144))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (568:568:568) (568:568:568))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (237:237:237))
        (PORT datab (160:160:160) (160:160:160))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (386:386:386) (386:386:386))
        (PORT datad (167:167:167) (167:167:167))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrout_in\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4144:4144:4144) (4144:4144:4144))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (634:634:634) (634:634:634))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (161:161:161))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (256:256:256))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|add\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4053:4053:4053) (4053:4053:4053))
        (PORT ena (604:604:604) (604:604:604))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|address_write\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|address_write\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4053:4053:4053) (4053:4053:4053))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT sdata (803:803:803) (803:803:803))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|address_write\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|address_write\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4053:4053:4053) (4053:4053:4053))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT sdata (694:694:694) (694:694:694))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (173:173:173))
        (PORT datab (152:152:152) (152:152:152))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (332:332:332) (332:332:332))
        (PORT datac (335:335:335) (335:335:335))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|address_write\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (164:164:164) (164:164:164))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|address_write\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1127:1127:1127))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4053:4053:4053) (4053:4053:4053))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|aux_mem_bk\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (250:250:250) (250:250:250))
        (PORT datad (589:589:589) (589:589:589))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|counter_1\|aux_mem_bk\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (175:175:175))
        (PORT datab (172:172:172) (172:172:172))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (175:175:175) (175:175:175))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (237:237:237))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|Selector1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (262:262:262))
        (PORT datab (174:174:174) (174:174:174))
        (PORT datac (109:109:109) (109:109:109))
        (PORT datad (183:183:183) (183:183:183))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|add\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|txrx_1\|address_write\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (170:170:170) (170:170:170))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|txrx_1\|address_write\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (682:682:682))
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (381:381:381) (381:381:381))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrout_in\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4144:4144:4144) (4144:4144:4144))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (400:400:400))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datad (172:172:172) (172:172:172))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrout_in\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4144:4144:4144) (4144:4144:4144))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|readaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (232:232:232))
        (PORT datab (157:157:157) (157:157:157))
        (PORT datac (178:178:178) (178:178:178))
        (PORT datad (164:164:164) (164:164:164))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrout_in\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3902:3902:3902) (3902:3902:3902))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (484:484:484) (484:484:484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (484:484:484) (484:484:484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_DA\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (340:340:340) (340:340:340))
        (PORT datac (176:176:176) (176:176:176))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|mux_control_1\|sel_mux\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (256:256:256) (256:256:256))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|mux_control_1\|sel_mux\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (127:127:127) (127:127:127))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|mux_control_1\|sel_mux\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3906:3906:3906) (3906:3906:3906))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (476:476:476) (476:476:476))
        (PORT sload (978:978:978) (978:978:978))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (150:150:150) (150:150:150))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|counter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (182:182:182))
        (PORT datad (497:497:497) (497:497:497))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4175:4175:4175) (4175:4175:4175))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Mux134\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (PORT datac (475:475:475) (475:475:475))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (846:846:846))
        (PORT datab (773:773:773) (773:773:773))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1142:1142:1142))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (774:774:774) (774:774:774))
        (PORT sload (717:717:717) (717:717:717))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (471:471:471) (471:471:471))
        (PORT sload (848:848:848) (848:848:848))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Zo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1139:1139:1139) (1139:1139:1139))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (364:364:364) (364:364:364))
        (PORT sload (848:848:848) (848:848:848))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (542:542:542))
        (PORT datac (244:244:244) (244:244:244))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (543:543:543))
        (IOPATH datab cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (191:191:191))
        (PORT datab (543:543:543) (543:543:543))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (106:106:106) (106:106:106))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (549:549:549) (549:549:549))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (897:897:897))
        (PORT datab (232:232:232) (232:232:232))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (548:548:548) (548:548:548))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (548:548:548) (548:548:548))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (246:246:246))
        (PORT datab (547:547:547) (547:547:547))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (547:547:547) (547:547:547))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (338:338:338))
        (PORT datab (545:545:545) (545:545:545))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (228:228:228) (228:228:228))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (241:241:241))
        (PORT datab (302:302:302) (302:302:302))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (241:241:241))
        (PORT datab (302:302:302) (302:302:302))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (242:242:242))
        (PORT datab (302:302:302) (302:302:302))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (301:301:301) (301:301:301))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datab (300:300:300) (300:300:300))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (300:300:300) (300:300:300))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (299:299:299) (299:299:299))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (234:234:234))
        (PORT datab (289:289:289) (289:289:289))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\~39\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Zo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1141:1141:1141))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[16\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (356:356:356))
        (PORT datab (130:130:130) (130:130:130))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[15\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (130:130:130) (130:130:130))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datab (131:131:131) (131:131:131))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (186:186:186))
        (PORT datab (246:246:246) (246:246:246))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[10\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1576:1576:1576) (1576:1576:1576))
        (PORT datab (771:771:771) (771:771:771))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (705:705:705))
        (PORT datab (1008:1008:1008) (1008:1008:1008))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|arofactor\|phase\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1154:1154:1154))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3958:3958:3958) (3958:3958:3958))
        (PORT sclr (577:577:577) (577:577:577))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (729:729:729) (729:729:729))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[9\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (823:823:823))
        (PORT datab (770:770:770) (770:770:770))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (588:588:588))
        (PORT datab (1007:1007:1007) (1007:1007:1007))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (604:604:604) (604:604:604))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (234:234:234))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Temp_D\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datac (373:373:373) (373:373:373))
        (PORT datad (313:313:313) (313:313:313))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT sdata (649:649:649) (649:649:649))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wcounter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (PORT sclr (467:467:467) (467:467:467))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (176:176:176))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datac (244:244:244) (244:244:244))
        (PORT datad (168:168:168) (168:168:168))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (PORT datab (111:111:111) (111:111:111))
        (PORT datad (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrin_proc\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (PORT datab (169:169:169) (169:169:169))
        (PORT datac (243:243:243) (243:243:243))
        (PORT datad (171:171:171) (171:171:171))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|result\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datac (171:171:171) (171:171:171))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|addrin_proc\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3895:3895:3895) (3895:3895:3895))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (295:295:295))
        (PORT datad (720:720:720) (720:720:720))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[17\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (237:237:237))
        (PORT datab (122:122:122) (122:122:122))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (670:670:670))
        (PORT datac (459:459:459) (459:459:459))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[16\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datab (124:124:124) (124:124:124))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (663:663:663) (663:663:663))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (PORT datac (434:434:434) (434:434:434))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[15\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (341:341:341) (341:341:341))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (729:729:729) (729:729:729))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Mux108\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (255:255:255))
        (PORT datac (369:369:369) (369:369:369))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Temp_D\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (347:347:347) (347:347:347))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT sdata (653:653:653) (653:653:653))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Temp_D\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (378:378:378))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (317:317:317) (317:317:317))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (346:346:346))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (235:235:235))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Temp_D\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (377:377:377))
        (PORT datab (400:400:400) (400:400:400))
        (PORT datac (311:311:311) (311:311:311))
        (PORT datad (368:368:368) (368:368:368))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Temp_D\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (404:404:404) (404:404:404))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (307:307:307) (307:307:307))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Temp_D\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (378:378:378))
        (PORT datab (309:309:309) (309:309:309))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (402:402:402) (402:402:402))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (226:226:226))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Temp_D\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (379:379:379))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[15\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (339:339:339))
        (PORT datab (125:125:125) (125:125:125))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[16\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (125:125:125) (125:125:125))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[11\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (245:245:245))
        (PORT datab (187:187:187) (187:187:187))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (662:662:662) (662:662:662))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[17\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (129:129:129) (129:129:129))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (670:670:670))
        (PORT datac (257:257:257) (257:257:257))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[16\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (130:130:130) (130:130:130))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (PORT datac (380:380:380) (380:380:380))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (IOPATH dataa combout (187:187:187) (187:187:187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT sdata (4063:4063:4063) (4063:4063:4063))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (PORT datab (725:725:725) (725:725:725))
        (PORT datad (197:197:197) (197:197:197))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (597:597:597) (597:597:597))
        (PORT sload (978:978:978) (978:978:978))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (154:154:154) (154:154:154))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[18\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (127:127:127) (127:127:127))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[17\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (241:241:241))
        (PORT datab (127:127:127) (127:127:127))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[15\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (127:127:127) (127:127:127))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (245:245:245))
        (PORT datab (128:128:128) (128:128:128))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (195:195:195))
        (PORT datab (384:384:384) (384:384:384))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (625:625:625))
        (PORT datac (478:478:478) (478:478:478))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (203:203:203))
        (IOPATH dataa combout (187:187:187) (187:187:187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (470:470:470))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Temp_D\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (324:324:324))
        (PORT datab (338:338:338) (338:338:338))
        (PORT datac (329:329:329) (329:329:329))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Temp_D\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (323:323:323))
        (PORT datab (339:339:339) (339:339:339))
        (PORT datac (330:330:330) (330:330:330))
        (PORT datad (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[15\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (492:492:492))
        (PORT datab (130:130:130) (130:130:130))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (661:661:661) (661:661:661))
        (PORT datad (471:471:471) (471:471:471))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (548:548:548) (548:548:548))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (481:481:481))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Temp_D\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (350:350:350))
        (PORT datab (316:316:316) (316:316:316))
        (PORT datac (335:335:335) (335:335:335))
        (PORT datad (337:337:337) (337:337:337))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Temp_D\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (311:311:311) (311:311:311))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (359:359:359))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Temp_D\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (350:350:350))
        (PORT datab (321:321:321) (321:321:321))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (344:344:344) (344:344:344))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (530:530:530))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Temp_D\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (197:197:197))
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (114:114:114) (114:114:114))
        (PORT datad (111:111:111) (111:111:111))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Temp_D\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (115:115:115))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (113:113:113) (113:113:113))
        (PORT datad (110:110:110) (110:110:110))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT sdata (529:529:529) (529:529:529))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (330:330:330))
        (PORT datab (195:195:195) (195:195:195))
        (PORT datad (321:321:321) (321:321:321))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (620:620:620))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (416:416:416) (416:416:416))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (328:328:328))
        (IOPATH datab combout (180:180:180) (180:180:180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT sdata (3796:3796:3796) (3796:3796:3796))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (PORT datab (725:725:725) (725:725:725))
        (PORT datad (191:191:191) (191:191:191))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (490:490:490) (490:490:490))
        (PORT sload (842:842:842) (842:842:842))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (160:160:160) (160:160:160))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Mux108\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (438:438:438) (438:438:438))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (665:665:665) (665:665:665))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (154:154:154))
        (PORT datab (156:156:156) (156:156:156))
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT sdata (341:341:341) (341:341:341))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[2\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (343:343:343) (343:343:343))
        (PORT datad (201:201:201) (201:201:201))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[2\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datac (242:242:242) (242:242:242))
        (PORT datad (201:201:201) (201:201:201))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (420:420:420))
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (103:103:103) (103:103:103))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (411:411:411) (411:411:411))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT sdata (3771:3771:3771) (3771:3771:3771))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (197:197:197))
        (PORT datab (731:731:731) (731:731:731))
        (PORT datad (514:514:514) (514:514:514))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (743:743:743) (743:743:743))
        (PORT sload (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (153:153:153) (153:153:153))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (157:157:157) (157:157:157))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT sdata (343:343:343) (343:343:343))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[1\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datac (234:234:234) (234:234:234))
        (PORT datad (213:213:213) (213:213:213))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[1\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datad (215:215:215) (215:215:215))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (412:412:412))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT sdata (3520:3520:3520) (3520:3520:3520))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (130:130:130))
        (PORT datab (321:321:321) (321:321:321))
        (PORT datad (497:497:497) (497:497:497))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (602:602:602) (602:602:602))
        (PORT sload (849:849:849) (849:849:849))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (152:152:152) (152:152:152))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT sdata (341:341:341) (341:341:341))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[0\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (212:212:212))
        (PORT datab (342:342:342) (342:342:342))
        (PORT datad (320:320:320) (320:320:320))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[0\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datac (204:204:204) (204:204:204))
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (423:423:423))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (418:418:418) (418:418:418))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT sdata (3651:3651:3651) (3651:3651:3651))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (203:203:203))
        (PORT datab (726:726:726) (726:726:726))
        (PORT datad (516:516:516) (516:516:516))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (771:771:771) (771:771:771))
        (PORT sload (845:845:845) (845:845:845))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (151:151:151) (151:151:151))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT sdata (882:882:882) (882:882:882))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[3\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (PORT datab (556:556:556) (556:556:556))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT sdata (800:800:800) (800:800:800))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[3\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (196:196:196))
        (PORT datac (155:155:155) (155:155:155))
        (PORT datad (299:299:299) (299:299:299))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (291:291:291))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (188:188:188) (188:188:188))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (519:519:519))
        (PORT datac (724:724:724) (724:724:724))
        (PORT datad (192:192:192) (192:192:192))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (641:641:641) (641:641:641))
        (PORT sload (849:849:849) (849:849:849))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (151:151:151) (151:151:151))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (153:153:153) (153:153:153))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT sdata (551:551:551) (551:551:551))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[2\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (305:305:305))
        (PORT datab (155:155:155) (155:155:155))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[2\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (338:338:338) (338:338:338))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (300:300:300))
        (PORT datab (486:486:486) (486:486:486))
        (PORT datac (111:111:111) (111:111:111))
        (PORT datad (297:297:297) (297:297:297))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (331:331:331) (331:331:331))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (513:513:513))
        (PORT datac (734:734:734) (734:734:734))
        (PORT datad (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (495:495:495) (495:495:495))
        (PORT sload (978:978:978) (978:978:978))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (731:731:731) (731:731:731))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT sdata (798:798:798) (798:798:798))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[1\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (578:578:578))
        (PORT datac (236:236:236) (236:236:236))
        (PORT datad (487:487:487) (487:487:487))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[1\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (366:366:366))
        (PORT datab (365:365:365) (365:365:365))
        (PORT datad (488:488:488) (488:488:488))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (580:580:580))
        (PORT datab (216:216:216) (216:216:216))
        (PORT datac (202:202:202) (202:202:202))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (580:580:580))
        (PORT datab (333:333:333) (333:333:333))
        (PORT datad (194:194:194) (194:194:194))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (623:623:623) (623:623:623))
        (PORT sload (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (150:150:150) (150:150:150))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT sdata (780:780:780) (780:780:780))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[0\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (303:303:303))
        (PORT datab (151:151:151) (151:151:151))
        (PORT datac (329:329:329) (329:329:329))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[0\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (331:331:331) (331:331:331))
        (PORT datad (331:331:331) (331:331:331))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (304:304:304))
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (185:185:185) (185:185:185))
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (415:415:415) (415:415:415))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (339:339:339) (339:339:339))
        (PORT datad (195:195:195) (195:195:195))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (629:629:629) (629:629:629))
        (PORT sload (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT sdata (677:677:677) (677:677:677))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[3\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (819:819:819))
        (PORT datab (358:358:358) (358:358:358))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (296:296:296))
        (PORT datab (601:601:601) (601:601:601))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (202:202:202) (202:202:202))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Mux108\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (193:193:193) (193:193:193))
        (PORT datad (211:211:211) (211:211:211))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT sdata (570:570:570) (570:570:570))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[1\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (PORT datab (241:241:241) (241:241:241))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[2\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (228:228:228))
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[0\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (336:336:336) (336:336:336))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[1\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (356:356:356))
        (PORT datab (335:335:335) (335:335:335))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (340:340:340))
        (PORT datac (339:339:339) (339:339:339))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (238:238:238))
        (PORT datac (152:152:152) (152:152:152))
        (PORT datad (732:732:732) (732:732:732))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (362:362:362))
        (PORT datab (363:363:363) (363:363:363))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (337:337:337) (337:337:337))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (307:307:307))
        (PORT datab (202:202:202) (202:202:202))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (203:203:203))
        (PORT datab (300:300:300) (300:300:300))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (552:552:552) (552:552:552))
        (PORT datad (1011:1011:1011) (1011:1011:1011))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (882:882:882))
        (PORT datab (438:438:438) (438:438:438))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (722:722:722))
        (PORT datab (773:773:773) (773:773:773))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (883:883:883))
        (PORT datab (758:758:758) (758:758:758))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (886:886:886))
        (PORT datab (799:799:799) (799:799:799))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT sdata (338:338:338) (338:338:338))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (340:340:340) (340:340:340))
        (PORT datad (304:304:304) (304:304:304))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (382:382:382) (382:382:382))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (321:321:321))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT sdata (3968:3968:3968) (3968:3968:3968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (128:128:128))
        (PORT datab (636:636:636) (636:636:636))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (501:501:501) (501:501:501))
        (PORT sload (842:842:842) (842:842:842))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (155:155:155) (155:155:155))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (731:731:731) (731:731:731))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (446:446:446) (446:446:446))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT sdata (760:760:760) (760:760:760))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT sdata (799:799:799) (799:799:799))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT sdata (882:882:882) (882:882:882))
        (PORT ena (1054:1054:1054) (1054:1054:1054))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[0\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (246:246:246))
        (PORT datab (237:237:237) (237:237:237))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[4\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (344:344:344) (344:344:344))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[6\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datab (454:454:454) (454:454:454))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT sdata (538:538:538) (538:538:538))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[0\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datab (375:375:375) (375:375:375))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[4\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (710:710:710))
        (PORT datab (352:352:352) (352:352:352))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT datab (498:498:498) (498:498:498))
        (PORT datac (382:382:382) (382:382:382))
        (PORT datad (210:210:210) (210:210:210))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (816:816:816) (816:816:816))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (241:241:241))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (816:816:816) (816:816:816))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (350:350:350))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT sdata (559:559:559) (559:559:559))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT sdata (591:591:591) (591:591:591))
        (PORT ena (816:816:816) (816:816:816))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (903:903:903) (903:903:903))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[1\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (350:350:350) (350:350:350))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[3\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (543:543:543))
        (PORT datab (591:591:591) (591:591:591))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[5\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (344:344:344) (344:344:344))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (241:241:241))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (241:241:241))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (345:345:345))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT sdata (560:560:560) (560:560:560))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT sdata (591:591:591) (591:591:591))
        (PORT ena (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (337:337:337))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (673:673:673) (673:673:673))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[1\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[2\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (467:467:467) (467:467:467))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[3\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (592:592:592))
        (PORT datab (359:359:359) (359:359:359))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[5\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (PORT datab (238:238:238) (238:238:238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (151:151:151))
        (PORT datac (237:237:237) (237:237:237))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (443:443:443) (443:443:443))
        (PORT datac (668:668:668) (668:668:668))
        (PORT datad (355:355:355) (355:355:355))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (563:563:563))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (372:372:372) (372:372:372))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (349:349:349) (349:349:349))
        (PORT datad (383:383:383) (383:383:383))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (368:368:368))
        (PORT datab (348:348:348) (348:348:348))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1003:1003:1003))
        (PORT datab (325:325:325) (325:325:325))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datab (317:317:317) (317:317:317))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (339:339:339))
        (PORT datab (207:207:207) (207:207:207))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (604:604:604))
        (PORT datab (680:680:680) (680:680:680))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[5\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (186:186:186))
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (324:324:324))
        (PORT datab (188:188:188) (188:188:188))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (734:734:734) (734:734:734))
        (PORT datad (1011:1011:1011) (1011:1011:1011))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (997:997:997))
        (PORT datab (103:103:103) (103:103:103))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (998:998:998))
        (PORT datab (943:943:943) (943:943:943))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (583:583:583))
        (PORT datab (1012:1012:1012) (1012:1012:1012))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (998:998:998))
        (PORT datab (587:587:587) (587:587:587))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (996:996:996))
        (PORT datab (730:730:730) (730:730:730))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (995:995:995))
        (PORT datab (735:735:735) (735:735:735))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (993:993:993))
        (PORT datab (609:609:609) (609:609:609))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (606:606:606) (606:606:606))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (689:689:689))
        (PORT datab (865:865:865) (865:865:865))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (799:799:799))
        (PORT datab (682:682:682) (682:682:682))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (689:689:689))
        (PORT datab (1058:1058:1058) (1058:1058:1058))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (603:603:603) (603:603:603))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (626:626:626) (626:626:626))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (601:601:601) (601:601:601))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (609:609:609) (609:609:609))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (613:613:613) (613:613:613))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[5\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (339:339:339))
        (PORT datab (232:232:232) (232:232:232))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[7\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (PORT datab (350:350:350) (350:350:350))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[8\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (PORT datab (337:337:337) (337:337:337))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[9\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (246:246:246))
        (PORT datab (340:340:340) (340:340:340))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[10\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (235:235:235))
        (PORT datab (337:337:337) (337:337:337))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[12\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (242:242:242) (242:242:242))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (600:600:600) (600:600:600))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[5\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (335:335:335) (335:335:335))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (342:342:342) (342:342:342))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[7\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (450:450:450) (450:450:450))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[8\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (350:350:350))
        (PORT datab (340:340:340) (340:340:340))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[9\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (744:744:744))
        (PORT datab (353:353:353) (353:353:353))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[10\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[11\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datab (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[12\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (375:375:375) (375:375:375))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (247:247:247))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (859:859:859) (859:859:859))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (345:345:345) (345:345:345))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (246:246:246))
        (PORT datab (346:346:346) (346:346:346))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[8\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (249:249:249))
        (PORT datab (887:887:887) (887:887:887))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[9\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (792:792:792) (792:792:792))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[10\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (231:231:231))
        (PORT datab (345:345:345) (345:345:345))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[11\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (241:241:241) (241:241:241))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[12\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (623:623:623))
        (PORT datab (644:644:644) (644:644:644))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (323:323:323) (323:323:323))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (500:500:500))
        (PORT datab (625:625:625) (625:625:625))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (475:475:475) (475:475:475))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datab (730:730:730) (730:730:730))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (779:779:779))
        (PORT datab (377:377:377) (377:377:377))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (636:636:636))
        (PORT datab (500:500:500) (500:500:500))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (613:613:613))
        (PORT datab (374:374:374) (374:374:374))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (509:509:509))
        (PORT datab (368:368:368) (368:368:368))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (740:740:740))
        (PORT datab (601:601:601) (601:601:601))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (558:558:558) (558:558:558))
        (PORT sload (488:488:488) (488:488:488))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (363:363:363) (363:363:363))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (636:636:636))
        (PORT datab (370:370:370) (370:370:370))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[8\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (366:366:366) (366:366:366))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (299:299:299))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (474:474:474) (474:474:474))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (832:832:832))
        (PORT datab (365:365:365) (365:365:365))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (468:468:468) (468:468:468))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (482:482:482) (482:482:482))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (316:316:316))
        (IOPATH datab combout (180:180:180) (180:180:180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (545:545:545) (545:545:545))
        (PORT sload (488:488:488) (488:488:488))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (287:287:287))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (471:471:471) (471:471:471))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (189:189:189))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (478:478:478) (478:478:478))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (1030:1030:1030) (1030:1030:1030))
        (PORT sload (904:904:904) (904:904:904))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (536:536:536) (536:536:536))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (193:193:193) (193:193:193))
        (IOPATH datab combout (180:180:180) (180:180:180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (415:415:415) (415:415:415))
        (PORT sload (1088:1088:1088) (1088:1088:1088))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (723:723:723) (723:723:723))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (591:591:591))
        (PORT datab (497:497:497) (497:497:497))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[5\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (614:614:614))
        (PORT datab (495:495:495) (495:495:495))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (615:615:615))
        (PORT datab (403:403:403) (403:403:403))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[7\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (506:506:506))
        (PORT datab (464:464:464) (464:464:464))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[8\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (607:607:607))
        (PORT datab (532:532:532) (532:532:532))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[9\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (626:626:626) (626:626:626))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[10\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (508:508:508))
        (PORT datab (470:470:470) (470:470:470))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (330:330:330))
        (IOPATH datab combout (180:180:180) (180:180:180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (620:620:620) (620:620:620))
        (PORT sload (488:488:488) (488:488:488))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (191:191:191))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (770:770:770) (770:770:770))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (192:192:192))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (713:713:713) (713:713:713))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (193:193:193) (193:193:193))
        (IOPATH datab combout (180:180:180) (180:180:180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (612:612:612) (612:612:612))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (619:619:619) (619:619:619))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (489:489:489))
        (PORT datab (484:484:484) (484:484:484))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (383:383:383))
        (PORT datab (597:597:597) (597:597:597))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (626:626:626))
        (PORT datab (352:352:352) (352:352:352))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (521:521:521))
        (PORT datab (701:701:701) (701:701:701))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (384:384:384))
        (PORT datab (357:357:357) (357:357:357))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (507:507:507))
        (PORT datab (455:455:455) (455:455:455))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (616:616:616) (616:616:616))
        (PORT sload (985:985:985) (985:985:985))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[13\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (246:246:246))
        (PORT datab (599:599:599) (599:599:599))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[14\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (346:346:346))
        (PORT datab (238:238:238) (238:238:238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[9\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (PORT datab (368:368:368) (368:368:368))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[11\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (483:483:483))
        (PORT datab (378:378:378) (378:378:378))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[13\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (634:634:634))
        (PORT datab (377:377:377) (377:377:377))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (195:195:195))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (613:613:613))
        (PORT datab (369:369:369) (369:369:369))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (634:634:634))
        (PORT datab (475:475:475) (475:475:475))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (246:246:246))
        (PORT datab (603:603:603) (603:603:603))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (612:612:612))
        (PORT datab (368:368:368) (368:368:368))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (601:601:601) (601:601:601))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (304:304:304))
        (IOPATH dataa combout (187:187:187) (187:187:187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (535:535:535) (535:535:535))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (605:605:605))
        (PORT datab (471:471:471) (471:471:471))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[5\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (639:639:639))
        (PORT datab (603:603:603) (603:603:603))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (488:488:488))
        (PORT datab (616:616:616) (616:616:616))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[7\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (506:506:506))
        (PORT datab (606:606:606) (606:606:606))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[8\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (662:662:662))
        (PORT datab (613:613:613) (613:613:613))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[9\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (508:508:508))
        (PORT datab (474:474:474) (474:474:474))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[10\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (722:722:722))
        (PORT datab (609:609:609) (609:609:609))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (641:641:641))
        (PORT datab (583:583:583) (583:583:583))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (185:185:185))
        (IOPATH datab combout (180:180:180) (180:180:180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (479:479:479) (479:479:479))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (611:611:611) (611:611:611))
        (PORT sload (488:488:488) (488:488:488))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (490:490:490))
        (PORT datab (371:371:371) (371:371:371))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (494:494:494))
        (PORT datab (454:454:454) (454:454:454))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (503:503:503))
        (PORT datab (488:488:488) (488:488:488))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (487:487:487))
        (PORT datab (474:474:474) (474:474:474))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (484:484:484))
        (PORT datab (470:470:470) (470:470:470))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (482:482:482))
        (PORT datab (488:488:488) (488:488:488))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (481:481:481) (481:481:481))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (722:722:722))
        (PORT datab (472:472:472) (472:472:472))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (501:501:501) (501:501:501))
        (PORT sload (846:846:846) (846:846:846))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (640:640:640) (640:640:640))
        (PORT sload (985:985:985) (985:985:985))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (741:741:741) (741:741:741))
        (PORT sload (972:972:972) (972:972:972))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (611:611:611) (611:611:611))
        (PORT sload (985:985:985) (985:985:985))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (506:506:506) (506:506:506))
        (PORT sload (985:985:985) (985:985:985))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (907:907:907) (907:907:907))
        (PORT sload (985:985:985) (985:985:985))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (615:615:615) (615:615:615))
        (PORT sload (972:972:972) (972:972:972))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (717:717:717) (717:717:717))
        (PORT sload (972:972:972) (972:972:972))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[2\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (758:758:758) (758:758:758))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (710:710:710))
        (PORT datab (506:506:506) (506:506:506))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[7\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (487:487:487))
        (PORT datab (495:495:495) (495:495:495))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[9\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (605:605:605) (605:605:605))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[10\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (PORT datab (508:508:508) (508:508:508))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (611:611:611) (611:611:611))
        (PORT sload (985:985:985) (985:985:985))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (725:725:725) (725:725:725))
        (PORT sload (972:972:972) (972:972:972))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (621:621:621) (621:621:621))
        (PORT sload (972:972:972) (972:972:972))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (513:513:513))
        (PORT datab (495:495:495) (495:495:495))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (512:512:512))
        (PORT datab (619:619:619) (619:619:619))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (489:489:489) (489:489:489))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (248:248:248))
        (PORT datab (824:824:824) (824:824:824))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (249:249:249))
        (PORT datab (502:502:502) (502:502:502))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (609:609:609) (609:609:609))
        (PORT sload (942:942:942) (942:942:942))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (477:477:477))
        (PORT datac (570:570:570) (570:570:570))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (576:576:576))
        (PORT datac (410:410:410) (410:410:410))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (751:751:751))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[1\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (378:378:378))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[2\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datab (855:855:855) (855:855:855))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (624:624:624) (624:624:624))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (353:353:353) (353:353:353))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (355:355:355) (355:355:355))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (835:835:835) (835:835:835))
        (PORT sload (865:865:865) (865:865:865))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (474:474:474) (474:474:474))
        (PORT sload (949:949:949) (949:949:949))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (PORT datad (561:561:561) (561:561:561))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (487:487:487) (487:487:487))
        (PORT sload (865:865:865) (865:865:865))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (556:556:556) (556:556:556))
        (PORT sload (865:865:865) (865:865:865))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (935:935:935) (935:935:935))
        (PORT sload (865:865:865) (865:865:865))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (IOPATH dataa cout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[0\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (377:377:377) (377:377:377))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (607:607:607))
        (PORT datab (426:426:426) (426:426:426))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[6\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (397:397:397))
        (PORT datab (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[7\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (384:384:384))
        (PORT datab (571:571:571) (571:571:571))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[14\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (341:341:341) (341:341:341))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[14\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (478:478:478) (478:478:478))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[15\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (371:371:371))
        (PORT datab (466:466:466) (466:466:466))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[16\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (568:568:568))
        (PORT datab (363:363:363) (363:363:363))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[17\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (482:482:482))
        (PORT datab (374:374:374) (374:374:374))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (294:294:294))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[16\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (243:243:243) (243:243:243))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (378:378:378))
        (PORT datab (370:370:370) (370:370:370))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (625:625:625) (625:625:625))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (366:366:366) (366:366:366))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (671:671:671))
        (PORT datab (474:474:474) (474:474:474))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (981:981:981) (981:981:981))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[15\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (240:240:240) (240:240:240))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[16\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (768:768:768))
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datab (367:367:367) (367:367:367))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (491:491:491))
        (PORT datab (467:467:467) (467:467:467))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (483:483:483))
        (PORT datab (620:620:620) (620:620:620))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (613:613:613) (613:613:613))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[13\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (245:245:245))
        (PORT datab (734:734:734) (734:734:734))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (294:294:294))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (721:721:721) (721:721:721))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (617:617:617) (617:617:617))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (743:743:743))
        (PORT datab (596:596:596) (596:596:596))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[12\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (491:491:491))
        (PORT datab (577:577:577) (577:577:577))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[13\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (596:596:596))
        (PORT datab (591:591:591) (591:591:591))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[14\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (526:526:526))
        (PORT datab (581:581:581) (581:581:581))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[15\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (737:737:737))
        (PORT datab (584:584:584) (584:584:584))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[16\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (599:599:599))
        (PORT datab (496:496:496) (496:496:496))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[17\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (526:526:526))
        (PORT datab (762:762:762) (762:762:762))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[17\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (356:356:356))
        (PORT datab (654:654:654) (654:654:654))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[18\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (242:242:242))
        (PORT datab (721:721:721) (721:721:721))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (193:193:193))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (608:608:608) (608:608:608))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (478:478:478) (478:478:478))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (614:614:614) (614:614:614))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (296:296:296))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (479:479:479) (479:479:479))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (497:497:497))
        (PORT datab (599:599:599) (599:599:599))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (489:489:489))
        (PORT datab (599:599:599) (599:599:599))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (720:720:720))
        (PORT datab (591:591:591) (591:591:591))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (582:582:582))
        (PORT datab (514:514:514) (514:514:514))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (492:492:492))
        (PORT datab (590:590:590) (590:590:590))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (502:502:502))
        (PORT datab (595:595:595) (595:595:595))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (500:500:500))
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (377:377:377) (377:377:377))
        (PORT sload (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[12\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (766:766:766))
        (PORT datab (608:608:608) (608:608:608))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[13\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (499:499:499))
        (PORT datab (490:490:490) (490:490:490))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (193:193:193))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (476:476:476) (476:476:476))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (787:787:787))
        (PORT datab (475:475:475) (475:475:475))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (579:579:579) (579:579:579))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (755:755:755) (755:755:755))
        (PORT sload (846:846:846) (846:846:846))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (500:500:500) (500:500:500))
        (PORT sload (846:846:846) (846:846:846))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (490:490:490) (490:490:490))
        (PORT sload (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (870:870:870) (870:870:870))
        (PORT sload (972:972:972) (972:972:972))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (378:378:378) (378:378:378))
        (PORT sload (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (762:762:762) (762:762:762))
        (PORT sload (972:972:972) (972:972:972))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (633:633:633) (633:633:633))
        (PORT sload (985:985:985) (985:985:985))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (632:632:632))
        (PORT datab (373:373:373) (373:373:373))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[7\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (468:468:468) (468:468:468))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[9\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (732:732:732))
        (PORT datab (655:655:655) (655:655:655))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[10\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (365:365:365))
        (PORT datab (231:231:231) (231:231:231))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[11\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (370:370:370) (370:370:370))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[13\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (366:366:366))
        (PORT datab (463:463:463) (463:463:463))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[14\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (398:398:398) (398:398:398))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (486:486:486) (486:486:486))
        (PORT sload (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (635:635:635))
        (PORT datab (369:369:369) (369:369:369))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (378:378:378))
        (PORT datab (455:455:455) (455:455:455))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (624:624:624))
        (PORT datab (653:653:653) (653:653:653))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (632:632:632))
        (PORT datab (654:654:654) (654:654:654))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (343:343:343) (343:343:343))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (508:508:508))
        (PORT datab (361:361:361) (361:361:361))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (608:608:608))
        (PORT datab (396:396:396) (396:396:396))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (596:596:596) (596:596:596))
        (PORT sload (857:857:857) (857:857:857))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datad (397:397:397) (397:397:397))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (514:514:514))
        (PORT datac (469:469:469) (469:469:469))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (370:370:370) (370:370:370))
        (PORT sload (857:857:857) (857:857:857))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (767:767:767) (767:767:767))
        (PORT sload (857:857:857) (857:857:857))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (503:503:503) (503:503:503))
        (PORT sload (865:865:865) (865:865:865))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (583:583:583) (583:583:583))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (471:471:471) (471:471:471))
        (PORT sload (949:949:949) (949:949:949))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (970:970:970) (970:970:970))
        (PORT sload (865:865:865) (865:865:865))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (366:366:366) (366:366:366))
        (PORT sload (949:949:949) (949:949:949))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (483:483:483) (483:483:483))
        (PORT sload (865:865:865) (865:865:865))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (596:596:596) (596:596:596))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (IOPATH dataa cout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[0\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (404:404:404))
        (PORT datab (185:185:185) (185:185:185))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (111:111:111))
        (PORT datab (364:364:364) (364:364:364))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (108:108:108) (108:108:108))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (389:389:389) (389:389:389))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[6\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (330:330:330) (330:330:330))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[7\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[8\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (504:504:504))
        (PORT datab (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[9\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (PORT datab (397:397:397) (397:397:397))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[10\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (520:520:520))
        (PORT datab (182:182:182) (182:182:182))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[11\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (201:201:201))
        (PORT datab (381:381:381) (381:381:381))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (544:544:544))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (543:543:543))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (380:380:380))
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (545:545:545))
        (PORT datad (333:333:333) (333:333:333))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (336:336:336) (336:336:336))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (542:542:542))
        (IOPATH datab cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[0\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (200:200:200))
        (PORT datab (351:351:351) (351:351:351))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datab (110:110:110) (110:110:110))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (557:557:557))
        (PORT datab (336:336:336) (336:336:336))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (349:349:349) (349:349:349))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (PORT datab (187:187:187) (187:187:187))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[7\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (111:111:111))
        (PORT datab (341:341:341) (341:341:341))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (479:479:479) (479:479:479))
        (PORT sload (857:857:857) (857:857:857))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (492:492:492) (492:492:492))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[11\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (517:517:517))
        (PORT datab (472:472:472) (472:472:472))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[12\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (625:625:625) (625:625:625))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[13\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (516:516:516) (516:516:516))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (528:528:528) (528:528:528))
        (PORT sload (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (502:502:502) (502:502:502))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (514:514:514) (514:514:514))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (513:513:513) (513:513:513))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (674:674:674) (674:674:674))
        (PORT sload (942:942:942) (942:942:942))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (378:378:378) (378:378:378))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (469:469:469) (469:469:469))
        (PORT sload (942:942:942) (942:942:942))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (367:367:367))
        (PORT datac (570:570:570) (570:570:570))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[11\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (PORT datab (385:385:385) (385:385:385))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[15\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (397:397:397))
        (PORT datab (122:122:122) (122:122:122))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[16\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (733:733:733))
        (PORT datab (122:122:122) (122:122:122))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[17\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (786:786:786))
        (PORT datab (120:120:120) (120:120:120))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (516:516:516) (516:516:516))
        (PORT datad (334:334:334) (334:334:334))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (515:515:515) (515:515:515))
        (PORT datad (348:348:348) (348:348:348))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (514:514:514) (514:514:514))
        (PORT datad (339:339:339) (339:339:339))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (378:378:378))
        (PORT datad (476:476:476) (476:476:476))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (379:379:379))
        (PORT datad (490:490:490) (490:490:490))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1131:1131:1131) (1131:1131:1131))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (544:544:544))
        (IOPATH dataa cout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[0\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datab (221:221:221) (221:221:221))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (330:330:330))
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (199:199:199))
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (333:333:333) (333:333:333))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (196:196:196))
        (PORT datab (243:243:243) (243:243:243))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[7\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (113:113:113))
        (PORT datab (331:331:331) (331:331:331))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[9\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (336:336:336))
        (PORT datab (236:236:236) (236:236:236))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[12\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (248:248:248))
        (PORT datab (110:110:110) (110:110:110))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (920:920:920) (920:920:920))
        (PORT datad (357:357:357) (357:357:357))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (917:917:917) (917:917:917))
        (IOPATH datab cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (196:196:196))
        (PORT datab (236:236:236) (236:236:236))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (322:322:322))
        (PORT datab (235:235:235) (235:235:235))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (426:426:426))
        (PORT datab (343:343:343) (343:343:343))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[7\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datab (240:240:240) (240:240:240))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1126:1126:1126))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[13\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (524:524:524))
        (PORT datab (131:131:131) (131:131:131))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (164:164:164) (164:164:164))
        (PORT datac (384:384:384) (384:384:384))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[12\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (323:323:323) (323:323:323))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (669:669:669))
        (PORT datac (380:380:380) (380:380:380))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1126:1126:1126))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1126:1126:1126))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1126:1126:1126) (1126:1126:1126))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[14\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (346:346:346))
        (PORT datab (131:131:131) (131:131:131))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (782:782:782) (782:782:782))
        (PORT datac (382:382:382) (382:382:382))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (603:603:603) (603:603:603))
        (PORT datad (338:338:338) (338:338:338))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[8\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[9\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datab (123:123:123) (123:123:123))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[12\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (317:317:317) (317:317:317))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (781:781:781) (781:781:781))
        (PORT datac (483:483:483) (483:483:483))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (780:780:780) (780:780:780))
        (PORT datac (393:393:393) (393:393:393))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (778:778:778) (778:778:778))
        (IOPATH datab cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[0\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (199:199:199))
        (PORT datab (478:478:478) (478:478:478))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (326:326:326))
        (PORT datab (476:476:476) (476:476:476))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (473:473:473) (473:473:473))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[7\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (113:113:113))
        (PORT datab (462:462:462) (462:462:462))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[8\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (491:491:491))
        (PORT datab (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (661:661:661) (661:661:661))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (663:663:663) (663:663:663))
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (666:666:666))
        (IOPATH dataa cout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (104:104:104) (104:104:104))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[6\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (359:359:359))
        (PORT datab (108:108:108) (108:108:108))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (333:333:333))
        (PORT datab (236:236:236) (236:236:236))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[6\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (317:317:317))
        (PORT datab (235:235:235) (235:235:235))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[6\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (111:111:111))
        (PORT datab (690:690:690) (690:690:690))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datab (108:108:108) (108:108:108))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (325:325:325))
        (PORT datab (236:236:236) (236:236:236))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (187:187:187) (187:187:187))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (363:363:363))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Temp_D\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (336:336:336))
        (PORT datab (338:338:338) (338:338:338))
        (PORT datac (311:311:311) (311:311:311))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1104:1104:1104))
        (PORT sdata (654:654:654) (654:654:654))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (200:200:200))
        (PORT datab (305:305:305) (305:305:305))
        (PORT datac (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (305:305:305) (305:305:305))
        (PORT datad (316:316:316) (316:316:316))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (195:195:195))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (289:289:289) (289:289:289))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (310:310:310) (310:310:310))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (519:519:519))
        (PORT datac (726:726:726) (726:726:726))
        (PORT datad (188:188:188) (188:188:188))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (735:735:735) (735:735:735))
        (PORT sload (849:849:849) (849:849:849))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (147:147:147) (147:147:147))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (370:370:370))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT sdata (751:751:751) (751:751:751))
        (PORT ena (801:801:801) (801:801:801))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT sdata (568:568:568) (568:568:568))
        (PORT ena (810:810:810) (810:810:810))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[4\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (763:763:763))
        (PORT datab (336:336:336) (336:336:336))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (346:346:346))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (307:307:307))
        (PORT datab (197:197:197) (197:197:197))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[5\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (689:689:689))
        (PORT datab (819:819:819) (819:819:819))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[7\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1192:1192:1192))
        (PORT datab (680:680:680) (680:680:680))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (993:993:993))
        (PORT datab (695:695:695) (695:695:695))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (607:607:607) (607:607:607))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[13\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (462:462:462) (462:462:462))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (614:614:614) (614:614:614))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[14\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (491:491:491))
        (PORT datab (495:495:495) (495:495:495))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (470:470:470))
        (PORT datab (588:588:588) (588:588:588))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (502:502:502) (502:502:502))
        (PORT sload (846:846:846) (846:846:846))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (376:376:376) (376:376:376))
        (PORT sload (942:942:942) (942:942:942))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[13\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datab (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (543:543:543))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1128:1128:1128) (1128:1128:1128))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[9\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (483:483:483))
        (PORT datab (235:235:235) (235:235:235))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (246:246:246))
        (PORT datab (451:451:451) (451:451:451))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (359:359:359))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (358:358:358))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (486:486:486))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Temp_D\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datac (345:345:345) (345:345:345))
        (PORT datad (321:321:321) (321:321:321))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT sdata (339:339:339) (339:339:339))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (389:389:389))
        (PORT datab (149:149:149) (149:149:149))
        (PORT datad (299:299:299) (299:299:299))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (305:305:305))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (384:384:384) (384:384:384))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (327:327:327) (327:327:327))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT sdata (3916:3916:3916) (3916:3916:3916))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (133:133:133))
        (PORT datab (634:634:634) (634:634:634))
        (PORT datad (313:313:313) (313:313:313))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (606:606:606) (606:606:606))
        (PORT sload (978:978:978) (978:978:978))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (155:155:155) (155:155:155))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (731:731:731) (731:731:731))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[5\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (568:568:568))
        (PORT datab (344:344:344) (344:344:344))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (PORT datab (186:186:186) (186:186:186))
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (198:198:198) (198:198:198))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[5\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (299:299:299))
        (PORT datab (1144:1144:1144) (1144:1144:1144))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (623:623:623) (623:623:623))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (196:196:196))
        (IOPATH datab combout (180:180:180) (180:180:180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (485:485:485) (485:485:485))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (601:601:601) (601:601:601))
        (PORT sload (985:985:985) (985:985:985))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (478:478:478) (478:478:478))
        (PORT sload (949:949:949) (949:949:949))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[9\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (PORT datab (481:481:481) (481:481:481))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[14\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (131:131:131) (131:131:131))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[17\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (513:513:513))
        (PORT datab (128:128:128) (128:128:128))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (163:163:163))
        (PORT datad (380:380:380) (380:380:380))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (128:128:128) (128:128:128))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[19\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (127:127:127) (127:127:127))
        (PORT datad (235:235:235) (235:235:235))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Temp_D\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (322:322:322))
        (PORT datab (338:338:338) (338:338:338))
        (PORT datac (330:330:330) (330:330:330))
        (PORT datad (342:342:342) (342:342:342))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1113:1113:1113))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (198:198:198))
        (PORT datac (234:234:234) (234:234:234))
        (PORT datad (310:310:310) (310:310:310))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[5\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (325:325:325) (325:325:325))
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (108:108:108) (108:108:108))
        (PORT datad (192:192:192) (192:192:192))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (315:315:315))
        (IOPATH datab combout (180:180:180) (180:180:180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (724:724:724) (724:724:724))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (749:749:749) (749:749:749))
        (PORT sload (849:849:849) (849:849:849))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (598:598:598) (598:598:598))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[6\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (372:372:372) (372:372:372))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (PORT datab (193:193:193) (193:193:193))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (212:212:212) (212:212:212))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (322:322:322))
        (PORT datab (303:303:303) (303:303:303))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[7\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (885:885:885))
        (PORT datab (799:799:799) (799:799:799))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (606:606:606) (606:606:606))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (192:192:192))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (535:535:535) (535:535:535))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[15\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (794:794:794))
        (PORT datab (472:472:472) (472:472:472))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (PORT datab (480:480:480) (480:480:480))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (501:501:501) (501:501:501))
        (PORT sload (846:846:846) (846:846:846))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[17\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (774:774:774))
        (PORT datab (382:382:382) (382:382:382))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[16\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (503:503:503))
        (PORT datab (575:575:575) (575:575:575))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[17\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (581:581:581))
        (PORT datab (375:375:375) (375:375:375))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (465:465:465))
        (PORT datab (620:620:620) (620:620:620))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (532:532:532))
        (PORT datab (460:460:460) (460:460:460))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (502:502:502) (502:502:502))
        (PORT sload (846:846:846) (846:846:846))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (505:505:505) (505:505:505))
        (PORT sload (846:846:846) (846:846:846))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (613:613:613) (613:613:613))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (486:486:486) (486:486:486))
        (PORT sload (857:857:857) (857:857:857))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (660:660:660) (660:660:660))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[14\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (380:380:380))
        (PORT datab (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (603:603:603) (603:603:603))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[10\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datab (118:118:118) (118:118:118))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[13\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (310:310:310))
        (PORT datab (238:238:238) (238:238:238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (522:522:522))
        (PORT datac (240:240:240) (240:240:240))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (492:492:492))
        (PORT datac (565:565:565) (565:565:565))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (567:567:567) (567:567:567))
        (PORT datad (374:374:374) (374:374:374))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datac (663:663:663) (663:663:663))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (568:568:568) (568:568:568))
        (IOPATH datab cout (143:143:143) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (633:633:633))
        (PORT datab (224:224:224) (224:224:224))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[6\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (241:241:241))
        (PORT datab (326:326:326) (326:326:326))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (202:202:202))
        (PORT datab (233:233:233) (233:233:233))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[6\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datab (108:108:108) (108:108:108))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[6\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (234:234:234) (234:234:234))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (108:108:108) (108:108:108))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (431:431:431) (431:431:431))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (375:375:375) (375:375:375))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (498:498:498))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Temp_D\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (374:374:374) (374:374:374))
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[8\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (200:200:200))
        (PORT datac (230:230:230) (230:230:230))
        (PORT datad (298:298:298) (298:298:298))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (133:133:133))
        (PORT datab (107:107:107) (107:107:107))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (186:186:186) (186:186:186))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (313:313:313))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (PORT datac (734:734:734) (734:734:734))
        (PORT datad (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (632:632:632) (632:632:632))
        (PORT sload (845:845:845) (845:845:845))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (154:154:154) (154:154:154))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (903:903:903) (903:903:903))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (619:619:619) (619:619:619))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (369:369:369))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT sdata (750:750:750) (750:750:750))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[7\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (PORT datab (242:242:242) (242:242:242))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[8\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (580:580:580))
        (PORT datab (362:362:362) (362:362:362))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[7\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (354:354:354) (354:354:354))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[8\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (687:687:687))
        (PORT datab (635:635:635) (635:635:635))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (343:343:343))
        (PORT datac (438:438:438) (438:438:438))
        (PORT datad (337:337:337) (337:337:337))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (PORT datab (301:301:301) (301:301:301))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (311:311:311))
        (PORT datab (204:204:204) (204:204:204))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[8\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (679:679:679))
        (PORT datab (805:805:805) (805:805:805))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1035:1035:1035))
        (PORT datab (1008:1008:1008) (1008:1008:1008))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (601:601:601) (601:601:601))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[16\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (362:362:362))
        (PORT datab (344:344:344) (344:344:344))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (193:193:193))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (476:476:476) (476:476:476))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (709:709:709) (709:709:709))
        (PORT sload (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[15\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (503:503:503))
        (PORT datab (524:524:524) (524:524:524))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[16\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (511:511:511))
        (PORT datab (498:498:498) (498:498:498))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (492:492:492))
        (PORT datab (524:524:524) (524:524:524))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (486:486:486))
        (PORT datab (501:501:501) (501:501:501))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (378:378:378) (378:378:378))
        (PORT sload (942:942:942) (942:942:942))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[15\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (126:126:126))
        (PORT datab (379:379:379) (379:379:379))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[17\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (194:194:194) (194:194:194))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (510:510:510) (510:510:510))
        (PORT datad (336:336:336) (336:336:336))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[13\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (343:343:343))
        (PORT datab (307:307:307) (307:307:307))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (563:563:563))
        (PORT datac (380:380:380) (380:380:380))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (362:362:362))
        (PORT datab (107:107:107) (107:107:107))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (195:195:195) (195:195:195))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (190:190:190) (190:190:190))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1109:1109:1109))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Temp_D\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (380:380:380))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (305:305:305) (305:305:305))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (542:542:542) (542:542:542))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[10\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (212:212:212))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datad (327:327:327) (327:327:327))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[10\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (506:506:506))
        (PORT datab (155:155:155) (155:155:155))
        (PORT datad (327:327:327) (327:327:327))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (507:507:507))
        (PORT datab (196:196:196) (196:196:196))
        (PORT datac (106:106:106) (106:106:106))
        (PORT datad (334:334:334) (334:334:334))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (283:283:283))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (317:317:317))
        (PORT datab (735:735:735) (735:735:735))
        (PORT datad (506:506:506) (506:506:506))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (632:632:632) (632:632:632))
        (PORT sload (845:845:845) (845:845:845))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (903:903:903) (903:903:903))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT sdata (699:699:699) (699:699:699))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[9\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (368:368:368) (368:368:368))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[9\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (247:247:247) (247:247:247))
        (PORT datad (344:344:344) (344:344:344))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (581:581:581))
        (PORT datab (214:214:214) (214:214:214))
        (PORT datac (104:104:104) (104:104:104))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (509:509:509))
        (PORT datac (734:734:734) (734:734:734))
        (PORT datad (194:194:194) (194:194:194))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (642:642:642) (642:642:642))
        (PORT sload (845:845:845) (845:845:845))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (153:153:153) (153:153:153))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (155:155:155) (155:155:155))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (903:903:903) (903:903:903))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[10\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (361:361:361) (361:361:361))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[9\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (586:586:586))
        (PORT datab (340:340:340) (340:340:340))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[10\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (682:682:682))
        (PORT datab (362:362:362) (362:362:362))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (340:340:340))
        (PORT datac (438:438:438) (438:438:438))
        (PORT datad (331:331:331) (331:331:331))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datac (429:429:429) (429:429:429))
        (PORT datad (338:338:338) (338:338:338))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (207:207:207) (207:207:207))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (317:317:317))
        (PORT datab (202:202:202) (202:202:202))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (839:839:839))
        (PORT datab (673:673:673) (673:673:673))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (618:618:618) (618:618:618))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[17\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1031:1031:1031))
        (PORT datab (340:340:340) (340:340:340))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[18\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (367:367:367))
        (PORT datab (351:351:351) (351:351:351))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (195:195:195))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (728:728:728) (728:728:728))
        (PORT sload (819:819:819) (819:819:819))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (485:485:485) (485:485:485))
        (PORT sload (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (378:378:378) (378:378:378))
        (PORT sload (942:942:942) (942:942:942))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (337:337:337))
        (PORT datab (122:122:122) (122:122:122))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[19\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (128:128:128) (128:128:128))
        (PORT datad (468:468:468) (468:468:468))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (521:521:521) (521:521:521))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Xo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1130:1130:1130))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Temp_D\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (350:350:350))
        (PORT datab (322:322:322) (322:322:322))
        (PORT datac (338:338:338) (338:338:338))
        (PORT datad (339:339:339) (339:339:339))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Rlimit\|Q\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT sdata (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[7\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (576:576:576))
        (PORT datab (248:248:248) (248:248:248))
        (PORT datac (474:474:474) (474:474:474))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[7\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (365:365:365))
        (PORT datab (475:475:475) (475:475:475))
        (PORT datad (388:388:388) (388:388:388))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (576:576:576))
        (PORT datab (219:219:219) (219:219:219))
        (PORT datac (104:104:104) (104:104:104))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (177:177:177) (177:177:177))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT sdata (3746:3746:3746) (3746:3746:3746))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datab (729:729:729) (729:729:729))
        (PORT datad (194:194:194) (194:194:194))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (502:502:502) (502:502:502))
        (PORT sload (842:842:842) (842:842:842))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (352:352:352))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT sdata (544:544:544) (544:544:544))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[7\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (234:234:234) (234:234:234))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT sdata (542:542:542) (542:542:542))
        (PORT ena (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[7\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (388:388:388) (388:388:388))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (371:371:371))
        (PORT datac (350:350:350) (350:350:350))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (PORT datab (104:104:104) (104:104:104))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (694:694:694))
        (PORT datab (1010:1010:1010) (1010:1010:1010))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (624:624:624) (624:624:624))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[18\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datab (366:366:366) (366:366:366))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[19\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (241:241:241))
        (PORT datad (723:723:723) (723:723:723))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (332:332:332) (332:332:332))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Xo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1115:1115:1115))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (547:547:547) (547:547:547))
        (PORT sload (488:488:488) (488:488:488))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[18\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (577:577:577))
        (PORT datab (375:375:375) (375:375:375))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[19\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (908:908:908) (908:908:908))
        (PORT datad (369:369:369) (369:369:369))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (532:532:532))
        (PORT datab (467:467:467) (467:467:467))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (531:531:531))
        (PORT datad (644:644:644) (644:644:644))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (498:498:498) (498:498:498))
        (PORT sload (846:846:846) (846:846:846))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[19\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (373:373:373))
        (PORT datad (376:376:376) (376:376:376))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Xo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1118:1118:1118))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (522:522:522) (522:522:522))
        (PORT sload (846:846:846) (846:846:846))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (609:609:609) (609:609:609))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Xo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (486:486:486) (486:486:486))
        (PORT sload (857:857:857) (857:857:857))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (434:434:434) (434:434:434))
        (PORT datad (388:388:388) (388:388:388))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (124:124:124))
        (PORT datab (485:485:485) (485:485:485))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (505:505:505) (505:505:505))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (344:344:344))
        (PORT datab (129:129:129) (129:129:129))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[17\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (262:262:262))
        (PORT datab (126:126:126) (126:126:126))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (309:309:309))
        (PORT datab (242:242:242) (242:242:242))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (488:488:488))
        (PORT datad (421:421:421) (421:421:421))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (162:162:162))
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Temp_D\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (314:314:314) (314:314:314))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (403:403:403) (403:403:403))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT sdata (554:554:554) (554:554:554))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[6\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datac (236:236:236) (236:236:236))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (366:366:366))
        (PORT datab (364:364:364) (364:364:364))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (580:580:580))
        (PORT datab (215:215:215) (215:215:215))
        (PORT datac (208:208:208) (208:208:208))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (214:214:214))
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (724:724:724) (724:724:724))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (759:759:759) (759:759:759))
        (PORT sload (849:849:849) (849:849:849))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (151:151:151) (151:151:151))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (375:375:375) (375:375:375))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1089:1089:1089))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (690:690:690) (690:690:690))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (737:737:737))
        (PORT datab (151:151:151) (151:151:151))
        (PORT datad (228:228:228) (228:228:228))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[12\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1133:1133:1133))
        (PORT datab (773:773:773) (773:773:773))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (608:608:608))
        (PORT datab (1010:1010:1010) (1010:1010:1010))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (953:953:953) (953:953:953))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[18\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (771:771:771))
        (PORT datab (621:621:621) (621:621:621))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (188:188:188))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (636:636:636))
        (PORT datab (618:618:618) (618:618:618))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (475:475:475) (475:475:475))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[18\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (526:526:526))
        (PORT datab (491:491:491) (491:491:491))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (639:639:639))
        (PORT datab (507:507:507) (507:507:507))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (484:484:484) (484:484:484))
        (PORT sload (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[18\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (512:512:512))
        (PORT datab (632:632:632) (632:632:632))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (528:528:528))
        (PORT datab (366:366:366) (366:366:366))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (204:204:204) (204:204:204))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (371:371:371) (371:371:371))
        (PORT sload (942:942:942) (942:942:942))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[19\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (124:124:124))
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Yo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1137:1137:1137))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (604:604:604) (604:604:604))
        (PORT datad (331:331:331) (331:331:331))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[19\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (129:129:129))
        (PORT datad (332:332:332) (332:332:332))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Xo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1134:1134:1134) (1134:1134:1134))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (PORT datac (389:389:389) (389:389:389))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Yo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[18\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (347:347:347))
        (PORT datab (132:132:132) (132:132:132))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (239:239:239))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (237:237:237))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Imag_ram\|mem_rtl_0_bypass\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT sdata (691:691:691) (691:691:691))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (PORT datab (337:337:337) (337:337:337))
        (PORT datad (325:325:325) (325:325:325))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (487:487:487) (487:487:487))
        (PORT datac (190:190:190) (190:190:190))
        (PORT datad (293:293:293) (293:293:293))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (186:186:186))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Imag_ram\|mem\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (208:208:208))
        (PORT datab (508:508:508) (508:508:508))
        (PORT datac (735:735:735) (735:735:735))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outI\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (634:634:634) (634:634:634))
        (PORT sload (845:845:845) (845:845:845))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (150:150:150) (150:150:150))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outI\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (238:238:238))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[2\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1100:1100:1100))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (903:903:903) (903:903:903))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (349:349:349))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[0\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (673:673:673) (673:673:673))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[12\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (373:373:373))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[1\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1092:1092:1092))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (933:933:933) (933:933:933))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[12\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (587:587:587) (587:587:587))
        (PORT datad (503:503:503) (503:503:503))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[0\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1095:1095:1095))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (968:968:968) (968:968:968))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (342:342:342))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (330:330:330) (330:330:330))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (348:348:348) (348:348:348))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (811:811:811) (811:811:811))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (347:347:347) (347:347:347))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (811:811:811) (811:811:811))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (335:335:335) (335:335:335))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[1\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (811:811:811) (811:811:811))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT sdata (644:644:644) (644:644:644))
        (PORT ena (1160:1160:1160) (1160:1160:1160))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAQ\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (731:731:731) (731:731:731))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[2\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1129:1129:1129) (1129:1129:1129))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT sdata (693:693:693) (693:693:693))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[10\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datad (316:316:316) (316:316:316))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[10\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (304:304:304))
        (PORT datab (150:150:150) (150:150:150))
        (PORT datad (317:317:317) (317:317:317))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (299:299:299))
        (PORT datab (288:288:288) (288:288:288))
        (PORT datac (108:108:108) (108:108:108))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (406:406:406) (406:406:406))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1097:1097:1097))
        (PORT sdata (3545:3545:3545) (3545:3545:3545))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (128:128:128))
        (PORT datab (637:637:637) (637:637:637))
        (PORT datad (290:290:290) (290:290:290))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (601:601:601) (601:601:601))
        (PORT sload (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (697:697:697) (697:697:697))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT sdata (653:653:653) (653:653:653))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[9\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (323:323:323) (323:323:323))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[9\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (300:300:300))
        (PORT datac (323:323:323) (323:323:323))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (300:300:300))
        (PORT datab (190:190:190) (190:190:190))
        (PORT datac (103:103:103) (103:103:103))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (332:332:332))
        (IOPATH datab combout (180:180:180) (180:180:180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT sdata (3991:3991:3991) (3991:3991:3991))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (725:725:725) (725:725:725))
        (PORT datad (518:518:518) (518:518:518))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (496:496:496) (496:496:496))
        (PORT sload (978:978:978) (978:978:978))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (153:153:153) (153:153:153))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1083:1083:1083))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT sdata (887:887:887) (887:887:887))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (550:550:550) (550:550:550))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[8\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (342:342:342))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datad (116:116:116) (116:116:116))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (192:192:192) (192:192:192))
        (PORT datac (752:752:752) (752:752:752))
        (PORT datad (333:333:333) (333:333:333))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (331:331:331))
        (IOPATH datab combout (180:180:180) (180:180:180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1088:1088:1088))
        (PORT sdata (3763:3763:3763) (3763:3763:3763))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (579:579:579))
        (PORT datab (336:336:336) (336:336:336))
        (PORT datad (197:197:197) (197:197:197))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (372:372:372) (372:372:372))
        (PORT sload (842:842:842) (842:842:842))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (153:153:153) (153:153:153))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (844:844:844) (844:844:844))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBQ\[3\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (677:677:677) (677:677:677))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (471:471:471) (471:471:471))
        (PORT datac (346:346:346) (346:346:346))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Qout\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1086:1086:1086))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[13\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (676:676:676) (676:676:676))
        (PORT datad (801:801:801) (801:801:801))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Add1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (688:688:688) (688:688:688))
        (PORT datad (1008:1008:1008) (1008:1008:1008))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Yi\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1123:1123:1123) (1123:1123:1123))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (646:646:646) (646:646:646))
        (PORT aclr (4010:4010:4010) (4010:4010:4010))
        (PORT sload (1255:1255:1255) (1255:1255:1255))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[19\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datad (364:364:364) (364:364:364))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Xo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[13\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (806:806:806))
        (PORT datad (771:771:771) (771:771:771))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|Xi\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (636:636:636) (636:636:636))
        (PORT aclr (4224:4224:4224) (4224:4224:4224))
        (PORT sload (1041:1041:1041) (1041:1041:1041))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[19\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (350:350:350))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:1\:Pipe\|Yo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[19\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (621:621:621) (621:621:621))
        (PORT datad (697:697:697) (697:697:697))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (618:618:618) (618:618:618))
        (PORT datad (834:834:834) (834:834:834))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:2\:Pipe\|Yo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (475:475:475) (475:475:475))
        (PORT sload (957:957:957) (957:957:957))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[19\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (655:655:655))
        (PORT datad (520:520:520) (520:520:520))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Add2\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (506:506:506))
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:3\:Pipe\|Yo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1114:1114:1114))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (494:494:494) (494:494:494))
        (PORT sload (853:853:853) (853:853:853))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[19\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (512:512:512))
        (PORT datad (733:733:733) (733:733:733))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Add2\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (PORT datad (597:597:597) (597:597:597))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:4\:Pipe\|Yo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1124:1124:1124) (1124:1124:1124))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (378:378:378) (378:378:378))
        (PORT sload (942:942:942) (942:942:942))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (375:375:375))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[19\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (120:120:120) (120:120:120))
        (PORT datad (388:388:388) (388:388:388))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:5\:Pipe\|Xo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1138:1138:1138))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Add2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (516:516:516) (516:516:516))
        (PORT datad (333:333:333) (333:333:333))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[19\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (122:122:122) (122:122:122))
        (PORT datad (328:328:328) (328:328:328))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:6\:Pipe\|Yo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1136:1136:1136))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (661:661:661) (661:661:661))
        (PORT datad (623:623:623) (623:623:623))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[19\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (126:126:126) (126:126:126))
        (PORT datad (239:239:239) (239:239:239))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:7\:Pipe\|Xo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Add2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (374:374:374) (374:374:374))
        (PORT datad (423:423:423) (423:423:423))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[19\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (132:132:132))
        (PORT datad (245:245:245) (245:245:245))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|amulfactor\|u1\|u1\|gen_pipe\:8\:Pipe\|Yo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1117:1117:1117))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Temp_D\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (379:379:379))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (316:316:316) (316:316:316))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|Ilimit\|Q\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1103:1103:1103))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RamProc\|Real_ram\|mem_rtl_0_bypass\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1105:1105:1105))
        (PORT sdata (680:680:680) (680:680:680))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[11\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (506:506:506))
        (PORT datac (315:315:315) (315:315:315))
        (PORT datad (148:148:148) (148:148:148))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (617:617:617))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (751:751:751) (751:751:751))
        (PORT datad (332:332:332) (332:332:332))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (402:402:402) (402:402:402))
        (IOPATH datab combout (180:180:180) (180:180:180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem_rtl_0_bypass\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT sdata (3533:3533:3533) (3533:3533:3533))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamIn\|Real_ram\|mem\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (202:202:202))
        (PORT datab (731:731:731) (731:731:731))
        (PORT datad (513:513:513) (513:513:513))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|mux_1\|outR\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (730:730:730) (730:730:730))
        (PORT sload (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (155:155:155) (155:155:155))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|conj_1\|outR\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1094:1094:1094))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (997:997:997) (997:997:997))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT sdata (429:429:429) (429:429:429))
        (PORT ena (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[2\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (825:825:825) (825:825:825))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[8\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (244:244:244))
        (PORT datab (238:238:238) (238:238:238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[9\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (250:250:250))
        (PORT datab (340:340:340) (340:340:340))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[10\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (646:646:646))
        (PORT datab (238:238:238) (238:238:238))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[11\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (159:159:159) (159:159:159))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[12\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datac (425:425:425) (425:425:425))
        (PORT datad (623:623:623) (623:623:623))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT sdata (680:680:680) (680:680:680))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT sdata (744:744:744) (744:744:744))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1112:1112:1112))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (475:475:475) (475:475:475))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[12\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (PORT datad (626:626:626) (626:626:626))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[2\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (805:805:805) (805:805:805))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (628:628:628))
        (PORT datab (189:189:189) (189:189:189))
        (PORT datac (797:797:797) (797:797:797))
        (PORT datad (205:205:205) (205:205:205))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datac (432:432:432) (432:432:432))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegAI\[0\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1080:1080:1080))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (816:816:816) (816:816:816))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[8\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (450:450:450) (450:450:450))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[9\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (382:382:382) (382:382:382))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (374:374:374))
        (PORT datac (151:151:151) (151:151:151))
        (PORT datad (237:237:237) (237:237:237))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (247:247:247))
        (PORT datac (352:352:352) (352:352:352))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[0\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (569:569:569) (569:569:569))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|RegBI\[1\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1077:1077:1077))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (1057:1057:1057) (1057:1057:1057))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Add5\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (449:449:449) (449:449:449))
        (PORT datad (360:360:360) (360:360:360))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (216:216:216))
        (PORT datad (197:197:197) (197:197:197))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|acfft4\|Iout\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1121:1121:1121))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT sdata (1085:1085:1085) (1085:1085:1085))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (250:250:250))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (154:154:154) (154:154:154))
        (PORT datac (156:156:156) (156:156:156))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s8\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (232:232:232) (232:232:232))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3649:3649:3649) (3649:3649:3649))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|io_control_1\|Outen\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (560:560:560) (560:560:560))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|io_control_1\|Output_enable\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3649:3649:3649) (3649:3649:3649))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3649:3649:3649) (3649:3649:3649))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (162:162:162))
        (PORT datac (159:159:159) (159:159:159))
        (PORT datad (151:151:151) (151:151:151))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3649:3649:3649) (3649:3649:3649))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT sdata (423:423:423) (423:423:423))
        (PORT aclr (3649:3649:3649) (3649:3649:3649))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3649:3649:3649) (3649:3649:3649))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3649:3649:3649) (3649:3649:3649))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT sdata (342:342:342) (342:342:342))
        (PORT aclr (3649:3649:3649) (3649:3649:3649))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (236:236:236) (236:236:236))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3649:3649:3649) (3649:3649:3649))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|st\.s7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT sdata (410:410:410) (410:410:410))
        (PORT aclr (4219:4219:4219) (4219:4219:4219))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (119:119:119))
        (PORT datab (113:113:113) (113:113:113))
        (PORT datac (191:191:191) (191:191:191))
        (PORT datad (273:273:273) (273:273:273))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|addr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4219:4219:4219) (4219:4219:4219))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (161:161:161))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (113:113:113) (113:113:113))
        (PORT datad (272:272:272) (272:272:272))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (271:271:271))
        (PORT datad (237:237:237) (237:237:237))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|addr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4219:4219:4219) (4219:4219:4219))
        (PORT ena (477:477:477) (477:477:477))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (159:159:159))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (109:109:109))
        (PORT datad (267:267:267) (267:267:267))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|addr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4219:4219:4219) (4219:4219:4219))
        (PORT ena (477:477:477) (477:477:477))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (228:228:228))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (154:154:154))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|writeen_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (130:130:130))
        (PORT datab (264:264:264) (264:264:264))
        (PORT datac (213:213:213) (213:213:213))
        (PORT datad (247:247:247) (247:247:247))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4077:4077:4077) (4077:4077:4077))
        (PORT sclr (628:628:628) (628:628:628))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (159:159:159))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4077:4077:4077) (4077:4077:4077))
        (PORT sclr (628:628:628) (628:628:628))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (164:164:164))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4077:4077:4077) (4077:4077:4077))
        (PORT sclr (628:628:628) (628:628:628))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (542:542:542) (542:542:542))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (160:160:160))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4077:4077:4077) (4077:4077:4077))
        (PORT sclr (628:628:628) (628:628:628))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datab (151:151:151) (151:151:151))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wen_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (159:159:159))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|outcounter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4077:4077:4077) (4077:4077:4077))
        (PORT sclr (628:628:628) (628:628:628))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wen_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (169:169:169))
        (PORT datab (242:242:242) (242:242:242))
        (PORT datac (160:160:160) (160:160:160))
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wen_out\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datad (102:102:102) (102:102:102))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_control_1\|ram_control_1\|wen_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1132:1132:1132))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4077:4077:4077) (4077:4077:4077))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (533:533:533) (533:533:533))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (358:358:358))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (110:110:110))
        (PORT datad (272:272:272) (272:272:272))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|addr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4219:4219:4219) (4219:4219:4219))
        (PORT ena (477:477:477) (477:477:477))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (109:109:109))
        (PORT datac (194:194:194) (194:194:194))
        (PORT datad (271:271:271) (271:271:271))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|addr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1144:1144:1144) (1144:1144:1144))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (4219:4219:4219) (4219:4219:4219))
        (PORT ena (477:477:477) (477:477:477))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (423:423:423) (423:423:423))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (542:542:542) (542:542:542))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem_rtl_0_bypass\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1143:1143:1143))
        (PORT sdata (538:538:538) (538:538:538))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (159:159:159))
        (PORT datab (156:156:156) (156:156:156))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|ofdm_1\|cfft_1\|RX\:RamOut\|Real_ram\|mem\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (108:108:108) (108:108:108))
        (PORT datad (111:111:111) (111:111:111))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (301:301:301))
        (PORT datab (772:772:772) (772:772:772))
        (PORT datad (290:290:290) (290:290:290))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (164:164:164))
        (PORT datab (152:152:152) (152:152:152))
        (PORT datad (233:233:233) (233:233:233))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (245:245:245))
        (PORT datab (239:239:239) (239:239:239))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|Selector0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (114:114:114))
        (PORT datab (104:104:104) (104:104:104))
        (PORT datac (115:115:115) (115:115:115))
        (PORT datad (108:108:108) (108:108:108))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\M0\|rxmodem_1\|output_1\|txserial\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1145:1145:1145))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3649:3649:3649) (3649:3649:3649))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\P0\|altpll_component\|_clk1\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (739:739:739) (739:739:739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\P0\|altpll_component\|_clk1\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (143:143:143) (143:143:143))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (242:242:242))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (169:169:169))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (161:161:161))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (169:169:169))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (169:169:169))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[5\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (162:162:162))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (166:166:166))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[7\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (173:173:173))
        (PORT datab (242:242:242) (242:242:242))
        (PORT datac (163:163:163) (163:163:163))
        (PORT datad (164:164:164) (164:164:164))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[8\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (166:166:166))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[9\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[10\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (163:163:163))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (345:345:345))
        (PORT datab (244:244:244) (244:244:244))
        (PORT datac (247:247:247) (247:247:247))
        (PORT datad (241:241:241) (241:241:241))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[12\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (158:158:158))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\lucky_ramp_q\[13\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (156:156:156) (156:156:156))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (227:227:227))
        (PORT datad (242:242:242) (242:242:242))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (193:193:193))
        (PORT datab (279:279:279) (279:279:279))
        (PORT datac (105:105:105) (105:105:105))
        (PORT datad (106:106:106) (106:106:106))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\lucky_ramp_q\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1140:1140:1140))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (469:469:469) (469:469:469))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\P0\|altpll_component\|_clk2\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (739:739:739) (739:739:739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\P0\|altpll_component\|_clk2\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (143:143:143) (143:143:143))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\P0\|altpll_component\|_clk1\~clkctrl_e_DAC_CLK_B\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (143:143:143) (143:143:143))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\altera_reserved_tms\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (434:434:434) (434:434:434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\altera_reserved_tck\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (444:444:444) (444:444:444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\altera_reserved_tdi\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (434:434:434) (434:434:434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (169:169:169))
        (PORT datac (1637:1637:1637) (1637:1637:1637))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (1998:1998:1998))
        (PORT datac (411:411:411) (411:411:411))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (PORT datac (546:546:546) (546:546:546))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (681:681:681) (681:681:681))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (408:408:408) (408:408:408))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (681:681:681) (681:681:681))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (412:412:412) (412:412:412))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (681:681:681) (681:681:681))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (408:408:408) (408:408:408))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT ena (681:681:681) (681:681:681))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (270:270:270))
        (PORT datab (357:357:357) (357:357:357))
        (PORT datac (194:194:194) (194:194:194))
        (PORT datad (258:258:258) (258:258:258))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (270:270:270))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (257:257:257) (257:257:257))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (311:311:311))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (169:169:169))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (172:172:172))
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (240:240:240))
        (PORT datab (1637:1637:1637) (1637:1637:1637))
        (PORT datad (234:234:234) (234:234:234))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1179:1179:1179) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (143:143:143) (143:143:143))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (242:242:242))
        (PORT datac (1633:1633:1633) (1633:1633:1633))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (156:156:156))
        (PORT datac (1628:1628:1628) (1628:1628:1628))
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1098:1098:1098))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (1732:1732:1732) (1732:1732:1732))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1454:1454:1454))
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (1732:1732:1732) (1732:1732:1732))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT sdata (2126:2126:2126) (2126:2126:2126))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (823:823:823) (823:823:823))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT sdata (343:343:343) (343:343:343))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (823:823:823) (823:823:823))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (823:823:823) (823:823:823))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (149:149:149) (149:149:149))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (823:823:823) (823:823:823))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (823:823:823) (823:823:823))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (163:163:163) (163:163:163))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (823:823:823) (823:823:823))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT sdata (342:342:342) (342:342:342))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (823:823:823) (823:823:823))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (823:823:823) (823:823:823))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (162:162:162) (162:162:162))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (823:823:823) (823:823:823))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (165:165:165) (165:165:165))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (823:823:823) (823:823:823))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (164:164:164))
        (PORT datab (156:156:156) (156:156:156))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (309:309:309))
        (PORT datab (157:157:157) (157:157:157))
        (PORT datac (292:292:292) (292:292:292))
        (PORT datad (165:165:165) (165:165:165))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (153:153:153))
        (PORT datac (1626:1626:1626) (1626:1626:1626))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1096:1096:1096))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1078:1078:1078) (1078:1078:1078))
        (PORT ena (553:553:553) (553:553:553))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (418:418:418))
        (PORT datad (154:154:154) (154:154:154))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (1732:1732:1732) (1732:1732:1732))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1454:1454:1454))
        (PORT datac (410:410:410) (410:410:410))
        (PORT datad (155:155:155) (155:155:155))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (151:151:151))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (1732:1732:1732) (1732:1732:1732))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1454:1454:1454))
        (PORT datad (150:150:150) (150:150:150))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (1569:1569:1569) (1569:1569:1569))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (112:112:112))
        (PORT datab (150:150:150) (150:150:150))
        (PORT datad (317:317:317) (317:317:317))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (683:683:683) (683:683:683))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datac (1567:1567:1567) (1567:1567:1567))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (242:242:242))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datad (648:648:648) (648:648:648))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (230:230:230) (230:230:230))
        (PORT datad (249:249:249) (249:249:249))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1099:1099:1099))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1385:1385:1385) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (143:143:143) (143:143:143))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (251:251:251))
        (PORT datac (546:546:546) (546:546:546))
        (PORT datad (160:160:160) (160:160:160))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (111:111:111))
        (PORT datab (396:396:396) (396:396:396))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (387:387:387) (387:387:387))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (268:268:268))
        (PORT datac (187:187:187) (187:187:187))
        (PORT datad (237:237:237) (237:237:237))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datad (2089:2089:2089) (2089:2089:2089))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sdata (2479:2479:2479) (2479:2479:2479))
        (PORT aclr (1101:1101:1101) (1101:1101:1101))
        (PORT sload (878:878:878) (878:878:878))
        (PORT ena (869:869:869) (869:869:869))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sload (posedge clk) (152:152:152))
      (HOLD sdata (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (406:406:406) (406:406:406))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (110:110:110))
        (PORT datab (103:103:103) (103:103:103))
        (PORT datac (116:116:116) (116:116:116))
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (389:389:389))
        (PORT datac (535:535:535) (535:535:535))
        (PORT datad (247:247:247) (247:247:247))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (326:326:326))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datad (159:159:159) (159:159:159))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1101:1101:1101) (1101:1101:1101))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datac (542:542:542) (542:542:542))
        (PORT datad (227:227:227) (227:227:227))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (198:198:198))
        (PORT datab (232:232:232) (232:232:232))
        (PORT datac (370:370:370) (370:370:370))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (PORT datab (106:106:106) (106:106:106))
        (PORT datac (543:543:543) (543:543:543))
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (110:110:110))
        (PORT datab (505:505:505) (505:505:505))
        (PORT datad (105:105:105) (105:105:105))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1119:1119:1119))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1101:1101:1101) (1101:1101:1101))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (158:158:158))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (543:543:543) (543:543:543))
        (PORT datac (499:499:499) (499:499:499))
        (PORT datad (184:184:184) (184:184:184))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (262:262:262))
        (PORT datac (533:533:533) (533:533:533))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (260:260:260))
        (PORT datab (156:156:156) (156:156:156))
        (PORT datac (539:539:539) (539:539:539))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (359:359:359))
        (PORT datac (193:193:193) (193:193:193))
        (PORT datad (223:223:223) (223:223:223))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (678:678:678) (678:678:678))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (551:551:551))
        (PORT datac (160:160:160) (160:160:160))
        (PORT datad (250:250:250) (250:250:250))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1107:1107:1107))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (1089:1089:1089) (1089:1089:1089))
        (PORT ena (675:675:675) (675:675:675))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (PORT datab (236:236:236) (236:236:236))
        (PORT datac (519:519:519) (519:519:519))
        (PORT datad (597:597:597) (597:597:597))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (1998:1998:1998))
        (PORT datad (157:157:157) (157:157:157))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1111:1111:1111))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (115:115:115))
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (519:519:519) (519:519:519))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (116:116:116))
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (518:518:518) (518:518:518))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (522:522:522))
        (PORT datab (109:109:109) (109:109:109))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (164:164:164))
        (PORT datab (111:111:111) (111:111:111))
        (PORT datac (522:522:522) (522:522:522))
        (PORT datad (111:111:111) (111:111:111))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1110:1110:1110))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (787:787:787) (787:787:787))
        (PORT ena (686:686:686) (686:686:686))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (154:154:154) (154:154:154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (152:152:152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1116:1116:1116))
        (PORT datain (42:42:42) (42:42:42))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\LEDG\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\LEDG\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1388:1388:1388) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\LEDG\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1378:1378:1378) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\LEDG\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\LEDG\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1378:1378:1378) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\LEDG\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1378:1378:1378) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\LEDG\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\LEDG\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2003:2003:2003) (2003:2003:2003))
        (IOPATH datain padio (1388:1388:1388) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\LEDG\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1493:1493:1493) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1218:1218:1218) (1218:1218:1218))
        (IOPATH datain padio (1388:1388:1388) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (949:949:949) (949:949:949))
        (IOPATH datain padio (1388:1388:1388) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (699:699:699) (699:699:699))
        (IOPATH datain padio (1428:1428:1428) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (695:695:695) (695:695:695))
        (IOPATH datain padio (1428:1428:1428) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (704:704:704) (704:704:704))
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (683:683:683) (683:683:683))
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (833:833:833) (833:833:833))
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (836:836:836) (836:836:836))
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1225:1225:1225) (1225:1225:1225))
        (IOPATH datain padio (1388:1388:1388) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (986:986:986) (986:986:986))
        (IOPATH datain padio (1388:1388:1388) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (979:979:979) (979:979:979))
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1266:1266:1266) (1266:1266:1266))
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1290:1290:1290) (1290:1290:1290))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DA\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1148:1148:1148) (1148:1148:1148))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (776:776:776) (776:776:776))
        (IOPATH datain padio (1378:1378:1378) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (651:651:651) (651:651:651))
        (IOPATH datain padio (1378:1378:1378) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (708:708:708) (708:708:708))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (674:674:674) (674:674:674))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (660:660:660) (660:660:660))
        (IOPATH datain padio (1378:1378:1378) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (537:537:537) (537:537:537))
        (IOPATH datain padio (1428:1428:1428) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (538:538:538) (538:538:538))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (672:672:672) (672:672:672))
        (IOPATH datain padio (1398:1398:1398) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (799:799:799) (799:799:799))
        (IOPATH datain padio (1398:1398:1398) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (608:608:608) (608:608:608))
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (522:522:522) (522:522:522))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (659:659:659) (659:659:659))
        (IOPATH datain padio (1388:1388:1388) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (692:692:692) (692:692:692))
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_DB\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (717:717:717) (717:717:717))
        (IOPATH datain padio (1428:1428:1428) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_CLK_A\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1013:1013:1013) (1013:1013:1013))
        (IOPATH datain padio (1508:1508:1508) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_CLK_B\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1013:1013:1013) (1013:1013:1013))
        (IOPATH datain padio (1508:1508:1508) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_CLK_A\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1012:1012:1012) (1012:1012:1012))
        (IOPATH datain padio (1538:1538:1538) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_CLK_B\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (429:429:429) (429:429:429))
        (IOPATH datain padio (1428:1428:1428) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_OEB_A\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1388:1388:1388) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\ADC_OEB_B\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1378:1378:1378) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_WRT_A\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (949:949:949) (949:949:949))
        (IOPATH datain padio (1428:1428:1428) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_WRT_B\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (982:982:982) (982:982:982))
        (IOPATH datain padio (1378:1378:1378) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\DAC_MODE\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\POWER_ON\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1388:1388:1388) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\altera_reserved_tdo\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1398:1398:1398) (1398:1398:1398))
      )
    )
  )
)
