module led_top
    (
        input logic clk,
        input logic rst,

        output logic led_r,
        output logic led_g,
        output logic led_b,

        input logic rx,
        output logic tx
    );
    // TODO
<<<<<<< HEAD
	assign led_r = 1'b1;
=======
    assign led_r = 1;
    //assign led_g = 1;
    // assign led_b = clk & 1;
>>>>>>> 5b46d5074052e3418b03a56efa421503e6f54125
endmodule
