Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate P:\ECE-222\LogicalStep_RISCV_V3\QD1.qsys --block-symbol-file --output-directory=P:\ECE-222\LogicalStep_RISCV_V3\QD1 --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading LogicalStep_RISCV_V3/QD1.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module button_pio
Progress: Adding led_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module led_pio
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding switch_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module switch_pio
Progress: Adding the_altpll [altpll 15.1]
Progress: Parameterizing module the_altpll
Progress: Adding the_clk [clock_source 15.1]
Progress: Parameterizing module the_clk
Progress: Adding the_jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module the_jtag_uart
Progress: Adding the_master [altera_jtag_avalon_master 15.1]
Progress: Parameterizing module the_master
Progress: Adding the_memory_mapped_reset [memory_mapped_reset 1.0]
Progress: Parameterizing module the_memory_mapped_reset
Progress: Adding the_mm_clock_crossing_bridge [altera_avalon_mm_clock_crossing_bridge 15.1]
Progress: Parameterizing module the_mm_clock_crossing_bridge
Progress: Adding the_onchip_memory2 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module the_onchip_memory2
Progress: Adding the_orca_timer [orca_timer 1.0]
Progress: Parameterizing module the_orca_timer
Progress: Adding the_vectorblox_orca [vectorblox_orca 1.0]
Progress: Parameterizing module the_vectorblox_orca
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QD1.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QD1.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate P:\ECE-222\LogicalStep_RISCV_V3\QD1.qsys --synthesis=VHDL --output-directory=P:\ECE-222\LogicalStep_RISCV_V3\QD1\synthesis --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading LogicalStep_RISCV_V3/QD1.qsys
Progress: Reading input file
Progress: Adding button_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module button_pio
Progress: Adding led_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module led_pio
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding switch_pio [altera_avalon_pio 15.1]
Progress: Parameterizing module switch_pio
Progress: Adding the_altpll [altpll 15.1]
Progress: Parameterizing module the_altpll
Progress: Adding the_clk [clock_source 15.1]
Progress: Parameterizing module the_clk
Progress: Adding the_jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module the_jtag_uart
Progress: Adding the_master [altera_jtag_avalon_master 15.1]
Progress: Parameterizing module the_master
Progress: Adding the_memory_mapped_reset [memory_mapped_reset 1.0]
Progress: Parameterizing module the_memory_mapped_reset
Progress: Adding the_mm_clock_crossing_bridge [altera_avalon_mm_clock_crossing_bridge 15.1]
Progress: Parameterizing module the_mm_clock_crossing_bridge
Progress: Adding the_onchip_memory2 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module the_onchip_memory2
Progress: Adding the_orca_timer [orca_timer 1.0]
Progress: Parameterizing module the_orca_timer
Progress: Adding the_vectorblox_orca [vectorblox_orca 1.0]
Progress: Parameterizing module the_vectorblox_orca
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QD1.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QD1.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QD1: Generating QD1 "QD1" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_010.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_002.sink0
Info: Interconnect is inserted between master the_vectorblox_orca.instruction and slave the_onchip_memory2.s1 because the master has address signal 32 bit wide, but the slave is 13 bit wide.
Info: Interconnect is inserted between master the_vectorblox_orca.instruction and slave the_onchip_memory2.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master the_vectorblox_orca.instruction and slave the_onchip_memory2.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master the_vectorblox_orca.instruction and slave the_onchip_memory2.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: button_pio: Starting RTL generation for module 'QD1_button_pio'
Info: button_pio:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QD1_button_pio --dir=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0001_button_pio_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0001_button_pio_gen//QD1_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'QD1_button_pio'
Info: button_pio: "QD1" instantiated altera_avalon_pio "button_pio"
Info: led_pio: Starting RTL generation for module 'QD1_led_pio'
Info: led_pio:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QD1_led_pio --dir=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0002_led_pio_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0002_led_pio_gen//QD1_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'QD1_led_pio'
Info: led_pio: "QD1" instantiated altera_avalon_pio "led_pio"
Info: sdram: Starting RTL generation for module 'QD1_sdram'
Info: sdram:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=QD1_sdram --dir=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0003_sdram_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0003_sdram_gen//QD1_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'QD1_sdram'
Info: sdram: "QD1" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switch_pio: Starting RTL generation for module 'QD1_switch_pio'
Info: switch_pio:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QD1_switch_pio --dir=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0004_switch_pio_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0004_switch_pio_gen//QD1_switch_pio_component_configuration.pl  --do_build_sim=0  ]
Info: switch_pio: Done RTL generation for module 'QD1_switch_pio'
Info: switch_pio: "QD1" instantiated altera_avalon_pio "switch_pio"
Info: the_altpll: "QD1" instantiated altpll "the_altpll"
Info: the_jtag_uart: Starting RTL generation for module 'QD1_the_jtag_uart'
Info: the_jtag_uart:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=QD1_the_jtag_uart --dir=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0007_the_jtag_uart_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0007_the_jtag_uart_gen//QD1_the_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: the_jtag_uart: Done RTL generation for module 'QD1_the_jtag_uart'
Info: the_jtag_uart: "QD1" instantiated altera_avalon_jtag_uart "the_jtag_uart"
Info: the_master: "QD1" instantiated altera_jtag_avalon_master "the_master"
Info: the_memory_mapped_reset: "QD1" instantiated memory_mapped_reset "the_memory_mapped_reset"
Info: the_mm_clock_crossing_bridge: "QD1" instantiated altera_avalon_mm_clock_crossing_bridge "the_mm_clock_crossing_bridge"
Info: the_onchip_memory2: Starting RTL generation for module 'QD1_the_onchip_memory2'
Info: the_onchip_memory2:   Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=QD1_the_onchip_memory2 --dir=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0009_the_onchip_memory2_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/maimelmo/AppData/Local/Temp/alt7919_6206303373904872997.dir/0009_the_onchip_memory2_gen//QD1_the_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: the_onchip_memory2: Done RTL generation for module 'QD1_the_onchip_memory2'
Info: the_onchip_memory2: "QD1" instantiated altera_avalon_onchip_memory2 "the_onchip_memory2"
Info: the_orca_timer: "QD1" instantiated orca_timer "the_orca_timer"
Info: the_vectorblox_orca: "QD1" instantiated vectorblox_orca "the_vectorblox_orca"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "QD1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "QD1" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "QD1" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "QD1" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "QD1" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "the_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Warning: Overwriting different file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: timing_adt: "the_master" instantiated timing_adapter "timing_adt"
Info: fifo: "the_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "the_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "the_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "the_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "the_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "the_master" instantiated channel_adapter "p2b_adapter"
Info: the_vectorblox_orca_data_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "the_vectorblox_orca_data_translator"
Info: the_mm_clock_crossing_bridge_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "the_mm_clock_crossing_bridge_s0_translator"
Info: the_mm_clock_crossing_bridge_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "the_mm_clock_crossing_bridge_m0_agent"
Info: the_orca_timer_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "the_orca_timer_slave_agent"
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_sc_fifo.v
Info: the_onchip_memory2_s2_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "the_onchip_memory2_s2_agent"
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: the_mm_clock_crossing_bridge_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "the_mm_clock_crossing_bridge_m0_limiter"
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_avalon_st_pipeline_base.v
Warning: Overwriting different file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_std_synchronizer_nocut.v
Warning: Overwriting different file P:/ECE-222/LogicalStep_RISCV_V3/QD1/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: QD1: Done "QD1" with 56 modules, 110 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
