/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 232 264 432 280)
	(text "INPUT" (rect 157 0 198 10)(font "Arial" (font_size 6)))
	(text "fpga_reset_n" (rect 5 0 104 11)(font "Arial" ))
	(pt 200 8)
	(drawing
		(line (pt 116 12)(pt 141 12))
		(line (pt 116 4)(pt 141 4))
		(line (pt 145 8)(pt 200 8))
		(line (pt 116 12)(pt 116 4))
		(line (pt 141 4)(pt 145 8))
		(line (pt 141 12)(pt 145 8))
	)
	(text "VCC" (rect 160 7 184 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 152 280 232 312))
)
(pin
	(input)
	(rect 264 224 432 240)
	(text "INPUT" (rect 125 0 166 10)(font "Arial" (font_size 6)))
	(text "clock_50" (rect 5 0 72 11)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 192 240 264 272))
)
(symbol
	(rect 432 160 656 304)
	(text "soc_design" (rect 79 -1 208 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 128 41 139)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clock_clk" (rect 0 0 95 14)(font "Arial" (font_size 8)))
		(text "clock_clk" (rect 4 61 99 75)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 80 72))
	)
	(port
		(pt 0 112)
		(input)
		(text "fpga_reset_n" (rect 0 0 127 14)(font "Arial" (font_size 8)))
		(text "fpga_reset_n" (rect 4 101 131 115)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 80 112))
	)
	(drawing
		(text "clock" (rect 52 43 111 59)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 85 67 109 78)(font "Arial" (color 0 0 0)))
		(text "fpga" (rect 55 83 102 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 85 107 142 118)(font "Arial" (color 0 0 0)))
		(text " soc_design " (rect 173 128 272 139)(font "Arial" ))
		(line (pt 80 32)(pt 144 32))
		(line (pt 144 32)(pt 144 128))
		(line (pt 80 128)(pt 144 128))
		(line (pt 80 32)(pt 80 128))
		(line (pt 81 52)(pt 81 76))
		(line (pt 82 52)(pt 82 76))
		(line (pt 81 92)(pt 81 116))
		(line (pt 82 92)(pt 82 116))
		(line (pt 0 0)(pt 224 0))
		(line (pt 224 0)(pt 224 144))
		(line (pt 0 144)(pt 224 144))
		(line (pt 0 0)(pt 0 144))
	)
)
