
---------- Begin Simulation Statistics ----------
final_tick                                   68221000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80077                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714048                       # Number of bytes of host memory used
host_op_rate                                   165332                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.15                       # Real time elapsed on the host
host_tick_rate                              289911882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       12309                       # Number of instructions simulated
sim_ops                                         25426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000045                       # Number of seconds simulated
sim_ticks                                    44588500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           768                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         1161                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted         7701                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits          762                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups         4455                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         3693                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups          9337                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS           629                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          667                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads           20111                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes          11193                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         1163                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches             2661                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events          895                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           19                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts        31243                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts        10591                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps        22295                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples        47718                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.467224                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.462773                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0        41034     85.99%     85.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1         1913      4.01%     90.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2         1341      2.81%     92.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3         1004      2.10%     94.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4          807      1.69%     96.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5          260      0.54%     97.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6          248      0.52%     97.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7          216      0.45%     98.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8          895      1.88%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total        47718                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             1224                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          168                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts           21244                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                2428                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          446      2.00%      2.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu        16917     75.88%     77.88% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           13      0.06%     77.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           53      0.24%     78.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           13      0.06%     78.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     78.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     78.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     78.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     78.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     78.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     78.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     78.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           78      0.35%     78.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     78.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          160      0.72%     79.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          210      0.94%     80.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          196      0.88%     81.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     81.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     81.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift           33      0.15%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         2202      9.88%     91.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite         1462      6.56%     97.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          226      1.01%     98.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          286      1.28%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total        22295                       # Class of committed instruction
system.switch_cpus_1.commit.refs                 4176                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts             10591                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps               22295                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     8.420074                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               8.420074                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles        25778                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts        68428                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles          16651                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles            7178                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         1187                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles         1959                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses              5030                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                 239                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses              2567                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                  58                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches              9337                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines            4753                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles               34791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          507                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts                41591                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          2374                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.104702                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles        16748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches         1391                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.466387                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples        52760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.556539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.029200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0          40570     76.90%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1            564      1.07%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2            642      1.22%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3            493      0.93%     80.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4            474      0.90%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5            509      0.96%     81.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6            596      1.13%     83.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7            517      0.98%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8           8395     15.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total        52760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads            3118                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           1664                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 36417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts         1597                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches           4019                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.455555                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs               7594                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores             2565                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles          6901                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts         6755                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           28                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           33                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts         3762                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts        54256                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts         5029                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         2551                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts        40625                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           30                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         1187                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         1171                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          212                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads         4322                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         2012                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect           14                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers           46081                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count               39592                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.614765                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers           28329                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.443971                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                40307                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads          53386                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes         31573                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.118764                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.118764                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          930      2.15%      2.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu        32463     75.18%     77.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           38      0.09%     77.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           81      0.19%     77.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          111      0.26%     77.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     77.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          124      0.29%     78.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          379      0.88%     79.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     79.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          372      0.86%     79.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          237      0.55%     80.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     80.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     80.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift           93      0.22%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     80.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead         4916     11.38%     92.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite         2433      5.63%     97.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          640      1.48%     99.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          364      0.84%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total        43181                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          2389                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         4764                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         2079                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes         5026                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt               878                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.020333                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           775     88.27%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     88.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           12      1.37%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            4      0.46%     90.09% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            3      0.34%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead           45      5.13%     95.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           21      2.39%     97.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            2      0.23%     98.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           16      1.82%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses        40740                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads       135746                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses        37513                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes        81166                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded            54228                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued           43181                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           28                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined        31927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          515                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined        44796                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples        52760                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.818442                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.899610                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0        42036     79.67%     79.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1         1896      3.59%     83.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2         1447      2.74%     86.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3         1212      2.30%     88.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4         1662      3.15%     91.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5         1415      2.68%     94.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6         1418      2.69%     96.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7          868      1.65%     98.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8          806      1.53%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total        52760                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.484217                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses              4757                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  54                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads           20                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            8                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads         6755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores         3762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads         16823                       # number of misc regfile reads
system.switch_cpus_1.numCycles                  89177                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles         11951                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps        25241                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents          311                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles          17398                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents            3                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          115                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups       158781                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts        63382                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands        71017                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles            8300                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents        11241                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         1187                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles        11746                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps          45738                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups         5457                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups        91233                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2171                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           36                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts            3373                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads             100114                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes            112240                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          914                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests          769                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                619                       # Transaction distribution
system.membus.trans_dist::ReadExReq               149                       # Transaction distribution
system.membus.trans_dist::ReadExResp              149                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           619                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         1536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         1536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               768                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     768    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 768                       # Request fanout histogram
system.membus.reqLayer2.occupancy              968500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4072000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF     68221000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF     68221000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          109                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           480                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          147                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        19456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  57024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              777                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002574                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050702                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    775     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                777                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             574000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            444000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            717000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data            2                       # number of demand (read+write) hits
system.l2.demand_hits::total                        6                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            4                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data            2                       # number of overall hits
system.l2.overall_hits::total                       6                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          476                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data          294                       # number of demand (read+write) misses
system.l2.demand_misses::total                    770                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          476                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data          294                       # number of overall misses
system.l2.overall_misses::total                   770                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     42310500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data     26551000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         68861500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     42310500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data     26551000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        68861500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data          296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  776                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data          296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 776                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.991667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.993243                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992268                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.991667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.993243                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992268                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 88887.605042                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 90309.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89430.519481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 88887.605042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 90309.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89430.519481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus_1.inst          476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data          294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               770                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data          294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              770                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     39940500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data     25081000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     65021500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     39940500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data     25081000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     65021500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.991667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.993243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992268                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.991667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.993243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992268                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83908.613445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 85309.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84443.506494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83908.613445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 85309.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84443.506494                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                8                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              108                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          108                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus_1.data          149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 149                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data     13396000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13396000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 89906.040268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89906.040268                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data          149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     12651000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12651000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 84906.040268                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84906.040268                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     42310500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42310500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.991667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88887.605042                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88887.605042                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          476                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          476                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     39940500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39940500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.991667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83908.613445                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83908.613445                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data     13155000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13155000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.986395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 90724.137931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90724.137931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     12430000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12430000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.986395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.986395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 85724.137931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85724.137931                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   608.996408                       # Cycle average of tags in use
system.l2.tags.total_refs                        1101                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       959                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.148071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.330478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.270585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst           81                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data          108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   273.360176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   146.035169                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.019775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.026367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.066738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.035653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.148681                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          821                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.233887                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8073                       # Number of tag accesses
system.l2.tags.data_accesses                     8073                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                       911                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims               769                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                            913                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.l3.demand_misses::.switch_cpus_1.inst          475                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data          294                       # number of demand (read+write) misses
system.l3.demand_misses::total                    769                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          475                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data          294                       # number of overall misses
system.l3.overall_misses::total                   769                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     37096500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data     23317000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         60413500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     37096500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data     23317000                       # number of overall miss cycles
system.l3.overall_miss_latency::total        60413500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          475                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data          294                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  769                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          475                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data          294                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 769                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 78097.894737                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79309.523810                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 78561.118336                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 78097.894737                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79309.523810                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 78561.118336                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus_1.inst          475                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data          294                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               769                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          475                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data          294                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              769                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     32356500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data     20377000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     52733500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     32356500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data     20377000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     52733500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 68118.947368                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69309.523810                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 68574.122237                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 68118.947368                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69309.523810                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 68574.122237                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.l3.ReadExReq_misses::.switch_cpus_1.data          149                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 149                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data     11757000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      11757000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data          149                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               149                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 78906.040268                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 78906.040268                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data          149                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            149                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     10267000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     10267000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 68906.040268                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 68906.040268                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst          475                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data          145                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             620                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst     37096500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data     11560000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     48656500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst          475                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data          145                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           620                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 78097.894737                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 79724.137931                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 78478.225806                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst          475                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data          145                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          620                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst     32356500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     10110000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     42466500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 68118.947368                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 69724.137931                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 68494.354839                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                   609.576199                       # Cycle average of tags in use
system.l3.tags.total_refs                         958                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                       958                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.inst                1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst           81                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data          108                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   273.471797                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data   146.104402                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.002472                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.003296                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.008346                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.004459                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.018603                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024           958                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          821                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.029236                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     13072                       # Number of tag accesses
system.l3.tags.data_accesses                    13072                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                       768                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims               768                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                            769                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp               619                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              149                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             149                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          620                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side         1537                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side        49152                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              769                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    769    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                769                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             384500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           1152000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        30336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        18816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        30336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30336                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 768                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst    680354800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    421992218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1102347018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst    680354800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        680354800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst    680354800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    421992218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1102347018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000540500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1528                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         768                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       768                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6749500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21149500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8788.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27538.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      630                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   768                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.201550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   223.641490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.504593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38     29.46%     29.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           27     20.93%     50.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           13     10.08%     60.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      9.30%     69.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      7.75%     77.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      6.20%     83.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      3.88%     87.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.55%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14     10.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          129                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  49152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   49152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1102.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1102.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      50187500                       # Total gap between requests
system.mem_ctrls.avgGap                      65348.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        30336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        18816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 680354800.004485487938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 421992217.724301099777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     12882500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data      8267000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27178.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28119.05                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               614040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               307395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3320100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         19713450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           521280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           27549465                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.860323                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1094750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     42193750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               371280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               182160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2163420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         19357200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           821280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           25968540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.404432                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1999500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     41289000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst         2161                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst         3961                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6122                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst         2161                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst         3961                       # number of overall hits
system.cpu.icache.overall_hits::total            6122                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           81                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          792                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           81                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          792                       # number of overall misses
system.cpu.icache.overall_misses::total           874                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7231000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     62767500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69998500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7231000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     62767500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69998500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst         2242                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst         4753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst         2242                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst         4753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.036128                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.166632                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.124929                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.036128                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.166632                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.124929                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 89271.604938                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 79251.893939                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80089.816934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 89271.604938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 79251.893939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80089.816934                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.icache.writebacks::total               109                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          312                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          312                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          312                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          312                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           81                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           81                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          561                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      7190500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     42819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50010000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      7190500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     42819500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50010000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.036128                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.100989                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080189                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.036128                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.100989                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080189                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88771.604938                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89207.291667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89144.385027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88771.604938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89207.291667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89144.385027                       # average overall mshr miss latency
system.cpu.icache.replacements                    109                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst         2161                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst         3961                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6122                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           81                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          792                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           874                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7231000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     62767500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69998500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst         2242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst         4753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.036128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.166632                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.124929                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 89271.604938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 79251.893939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80089.816934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          312                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          312                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           81                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      7190500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     42819500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50010000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.036128                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.100989                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88771.604938                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89207.291667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89144.385027                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           226.239504                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6682                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               560                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.932143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.783996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    57.938215                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   167.517293                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.113161                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.327182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.441874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             28544                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            28544                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse              6682                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims          560                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan                   6996                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data          501                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data         5832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6333                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data          501                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data         5832                       # number of overall hits
system.cpu.dcache.overall_hits::total            6333                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data          108                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data          532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            640                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data          108                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data          532                       # number of overall misses
system.cpu.dcache.overall_misses::total           640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      9472000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data     44825000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54297000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      9472000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data     44825000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54297000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data          609                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data         6364                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         6973                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data          609                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data         6364                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         6973                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.177340                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.083595                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.091783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.177340                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.083595                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.091783                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87703.703704                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 84257.518797                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84839.062500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87703.703704                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 84257.518797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84839.062500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          108                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data          296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          108                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data          296                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      9418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data     26859500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36277500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      9418000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data     26859500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36277500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.177340                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.046512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.177340                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.046512                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057938                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87203.703704                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 90741.554054                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89795.792079                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87203.703704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 90741.554054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89795.792079                       # average overall mshr miss latency
system.cpu.dcache.replacements                     29                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data          336                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data         4234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           51                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data          382                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      4587500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     31184500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     35772000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data          387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data         4616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.131783                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.082756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.086548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89950.980392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 81634.816754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82614.318707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           51                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      4562000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     13314500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17876500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.131783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.031846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89450.980392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 90574.829932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90285.353535                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data         1598                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           57                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data          150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      4884500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data     13640500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18525000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data          222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data         1748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.256757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.085812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.105076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85692.982456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 90936.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89492.753623                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data          149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      4856000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data     13545000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18401000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.256757                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.085240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.104569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85192.982456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 90906.040268                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89325.242718                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           189.426953                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6737                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               404                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.675743                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    94.134826                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    95.292127                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.183857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.186117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.369975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             28296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            28296                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse              6737                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims          404                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan                   6973                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     68221000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::OFF     68221000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
