0.7
2020.2
May  7 2023
15:24:31
D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfDflipflop/VerificationOfDflipflop.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfDflipflop/VerificationOfDflipflop.srcs/sim_1/new/tb.sv,1697942146,systemVerilog,,,,tb,,uvm,,,,,,
D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfDflipflop/VerificationOfDflipflop.srcs/sources_1/new/dff.sv,1697941560,systemVerilog,D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfDflipflop/VerificationOfDflipflop.srcs/sim_1/new/tb.sv,D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfDflipflop/VerificationOfDflipflop.srcs/sim_1/new/tb.sv,,$unit_dff_sv_413037204;dff;dff_if,,uvm,,,,,,
