{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1438310220831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438310220832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 10:37:00 2015 " "Processing started: Fri Jul 31 10:37:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438310220832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1438310220832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nyuzi -c Nyuzi " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nyuzi -c Nyuzi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1438310220832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1438310221144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/writeback_stage.sv 2 2 " "Found 2 design units, including 2 entities, in source file rtl/core/writeback_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi4_interface " "Found entity 1: axi4_interface" {  } { { "rtl/core/defines.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221207 ""} { "Info" "ISGN_ENTITY_NAME" "2 writeback_stage " "Found entity 2: writeback_stage" {  } { { "rtl/core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/thread_select_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/thread_select_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 thread_select_stage " "Found entity 1: thread_select_stage" {  } { { "rtl/core/thread_select_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/sync_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/sync_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/sram_2r1w.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/sram_2r1w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_2r1w " "Found entity 1: sram_2r1w" {  } { { "rtl/core/sram_2r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/sram_1r1w.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/sram_1r1w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_1r1w " "Found entity 1: sram_1r1w" {  } { { "rtl/core/sram_1r1w.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/reciprocal_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/reciprocal_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal_rom " "Found entity 1: reciprocal_rom" {  } { { "rtl/core/reciprocal_rom.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/performance_counters.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/performance_counters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 performance_counters " "Found entity 1: performance_counters" {  } { { "rtl/core/performance_counters.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/performance_counters.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/operand_fetch_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/operand_fetch_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operand_fetch_stage " "Found entity 1: operand_fetch_stage" {  } { { "rtl/core/operand_fetch_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/operand_fetch_stage.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/oh_to_idx.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/oh_to_idx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oh_to_idx " "Found entity 1: oh_to_idx" {  } { { "rtl/core/oh_to_idx.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/oh_to_idx.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/nyuzi.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/nyuzi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nyuzi " "Found entity 1: nyuzi" {  } { { "rtl/core/nyuzi.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/l2_cache_update.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/l2_cache_update.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_update " "Found entity 1: l2_cache_update" {  } { { "rtl/core/l2_cache_update.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_update.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/l2_cache_tag.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/l2_cache_tag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_tag " "Found entity 1: l2_cache_tag" {  } { { "rtl/core/l2_cache_tag.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/l2_cache_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/l2_cache_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_read " "Found entity 1: l2_cache_read" {  } { { "rtl/core/l2_cache_read.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_read.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/l2_cache_pending_miss_cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/l2_cache_pending_miss_cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_pending_miss_cam " "Found entity 1: l2_cache_pending_miss_cam" {  } { { "rtl/core/l2_cache_pending_miss_cam.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/l2_cache_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/l2_cache_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_interface " "Found entity 1: l2_cache_interface" {  } { { "rtl/core/l2_cache_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/l2_cache_arb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/l2_cache_arb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_arb " "Found entity 1: l2_cache_arb" {  } { { "rtl/core/l2_cache_arb.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_arb.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/l2_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/l2_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache " "Found entity 1: l2_cache" {  } { { "rtl/core/l2_cache.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/l2_axi_bus_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/l2_axi_bus_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_axi_bus_interface " "Found entity 1: l2_axi_bus_interface" {  } { { "rtl/core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/l1_store_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/l1_store_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_store_queue " "Found entity 1: l1_store_queue" {  } { { "rtl/core/l1_store_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l1_store_queue.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/l1_load_miss_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/l1_load_miss_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_load_miss_queue " "Found entity 1: l1_load_miss_queue" {  } { { "rtl/core/l1_load_miss_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l1_load_miss_queue.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/io_request_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/io_request_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_request_queue " "Found entity 1: io_request_queue" {  } { { "rtl/core/io_request_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_request_queue.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/io_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/io_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_arbiter " "Found entity 1: io_arbiter" {  } { { "rtl/core/io_arbiter.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_arbiter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/int_execute_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/int_execute_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_execute_stage " "Found entity 1: int_execute_stage" {  } { { "rtl/core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/instruction_decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/instruction_decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode_stage " "Found entity 1: instruction_decode_stage" {  } { { "rtl/core/instruction_decode_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/instruction_decode_stage.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/ifetch_tag_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/ifetch_tag_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifetch_tag_stage " "Found entity 1: ifetch_tag_stage" {  } { { "rtl/core/ifetch_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/ifetch_data_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/ifetch_data_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ifetch_data_stage " "Found entity 1: ifetch_data_stage" {  } { { "rtl/core/ifetch_data_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_data_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/idx_to_oh.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/idx_to_oh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 idx_to_oh " "Found entity 1: idx_to_oh" {  } { { "rtl/core/idx_to_oh.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/idx_to_oh.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/fp_execute_stage5.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/fp_execute_stage5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage5 " "Found entity 1: fp_execute_stage5" {  } { { "rtl/core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/fp_execute_stage4.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/fp_execute_stage4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage4 " "Found entity 1: fp_execute_stage4" {  } { { "rtl/core/fp_execute_stage4.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage4.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/fp_execute_stage3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/fp_execute_stage3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage3 " "Found entity 1: fp_execute_stage3" {  } { { "rtl/core/fp_execute_stage3.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage3.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/fp_execute_stage2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/fp_execute_stage2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage2 " "Found entity 1: fp_execute_stage2" {  } { { "rtl/core/fp_execute_stage2.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/fp_execute_stage1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/fp_execute_stage1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_execute_stage1 " "Found entity 1: fp_execute_stage1" {  } { { "rtl/core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file rtl/core/defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/dcache_tag_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/dcache_tag_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dcache_tag_stage " "Found entity 1: dcache_tag_stage" {  } { { "rtl/core/dcache_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_tag_stage.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/dcache_data_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/dcache_data_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dcache_data_stage " "Found entity 1: dcache_data_stage" {  } { { "rtl/core/dcache_data_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_data_stage.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "rtl/core/core.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/control_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/control_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_registers " "Found entity 1: control_registers" {  } { { "rtl/core/control_registers.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/control_registers.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/config.sv 0 0 " "Found 0 design units, including 0 entities, in source file rtl/core/config.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/cam.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/cam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam " "Found entity 1: cam" {  } { { "rtl/core/cam.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cam.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/cache_lru.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/cache_lru.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_lru " "Found entity 1: cache_lru" {  } { { "rtl/core/cache_lru.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "rtl/core/arbiter.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/arbiter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438310221394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438310221394 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "defines.sv(250) " "Verilog HDL or VHDL warning at defines.sv(250): conditional expression evaluates to a constant" {  } { { "rtl/core/defines.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv" 250 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438310221396 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "l2_cache_arb.sv(63) " "Verilog HDL or VHDL warning at l2_cache_arb.sv(63): conditional expression evaluates to a constant" {  } { { "rtl/core/l2_cache_arb.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_arb.sv" 63 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438310221421 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "io_arbiter.sv(56) " "Verilog HDL or VHDL warning at io_arbiter.sv(56): conditional expression evaluates to a constant" {  } { { "rtl/core/io_arbiter.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_arbiter.sv" 56 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1438310221425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nyuzi " "Elaborating entity \"nyuzi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1438310221483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_gen\[0\].core " "Elaborating entity \"core\" for hierarchy \"core:core_gen\[0\].core\"" {  } { { "rtl/core/nyuzi.sv" "core_gen\[0\].core" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310221528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifetch_tag_stage core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage " "Elaborating entity \"ifetch_tag_stage\" for hierarchy \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\"" {  } { { "rtl/core/core.sv" "ifetch_tag_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310221950 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ifetch_tag_stage.sv(215) " "Verilog HDL warning at ifetch_tag_stage.sv(215): ignoring unsupported system task" {  } { { "rtl/core/ifetch_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 215 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1438310221970 "|nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|arbiter:arbiter_thread_select " "Elaborating entity \"arbiter\" for hierarchy \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|arbiter:arbiter_thread_select\"" {  } { { "rtl/core/ifetch_tag_stage.sv" "arbiter_thread_select" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|oh_to_idx:oh_to_idx_selected_thread " "Elaborating entity \"oh_to_idx\" for hierarchy \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|oh_to_idx:oh_to_idx_selected_thread\"" {  } { { "rtl/core/ifetch_tag_stage.sv" "oh_to_idx_selected_thread" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags " "Elaborating entity \"sram_1r1w\" for hierarchy \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\"" {  } { { "rtl/core/ifetch_tag_stage.sv" "way_tag_gen\[0\].sram_tags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_lru core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru " "Elaborating entity \"cache_lru\" for hierarchy \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\"" {  } { { "rtl/core/ifetch_tag_stage.sv" "cache_lru" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "was_access cache_lru.sv(77) " "Verilog HDL or VHDL warning at cache_lru.sv(77): object \"was_access\" assigned a value but never read" {  } { { "rtl/core/cache_lru.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438310222109 "|nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\"" {  } { { "rtl/core/cache_lru.sv" "lru_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_to_oh core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|idx_to_oh:idx_to_oh_miss_thread " "Elaborating entity \"idx_to_oh\" for hierarchy \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|idx_to_oh:idx_to_oh_miss_thread\"" {  } { { "rtl/core/ifetch_tag_stage.sv" "idx_to_oh_miss_thread" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifetch_data_stage core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage " "Elaborating entity \"ifetch_data_stage\" for hierarchy \"core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\"" {  } { { "rtl/core/core.sv" "ifetch_data_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\"" {  } { { "rtl/core/ifetch_data_stage.sv" "sram_l1i_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_data_stage.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode_stage core:core_gen\[0\].core\|instruction_decode_stage:instruction_decode_stage " "Elaborating entity \"instruction_decode_stage\" for hierarchy \"core:core_gen\[0\].core\|instruction_decode_stage:instruction_decode_stage\"" {  } { { "rtl/core/core.sv" "instruction_decode_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 instruction_decode_stage.sv(312) " "Verilog HDL assignment warning at instruction_decode_stage.sv(312): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/instruction_decode_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/instruction_decode_stage.sv" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310222419 "|nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thread_select_stage core:core_gen\[0\].core\|thread_select_stage:thread_select_stage " "Elaborating entity \"thread_select_stage\" for hierarchy \"core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\"" {  } { { "rtl/core/core.sv" "thread_select_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 thread_select_stage.sv(310) " "Verilog HDL assignment warning at thread_select_stage.sv(310): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/thread_select_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310222476 "|nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "thread_select_stage.sv(346) " "Verilog HDL Case Statement warning at thread_select_stage.sv(346): incomplete case statement has no default case item" {  } { { "rtl/core/thread_select_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 346 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1438310222528 "|nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\"" {  } { { "rtl/core/thread_select_stage.sv" "thread_logic_gen\[0\].instruction_fifo" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(115) " "Verilog HDL assignment warning at sync_fifo.sv(115): truncated value with size 32 to match size of target (3)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310222883 "|nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(122) " "Verilog HDL assignment warning at sync_fifo.sv(122): truncated value with size 32 to match size of target (3)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310222883 "|nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(126) " "Verilog HDL assignment warning at sync_fifo.sv(126): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310222883 "|nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(128) " "Verilog HDL assignment warning at sync_fifo.sv(128): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310222884 "|nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_fetch_stage core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage " "Elaborating entity \"operand_fetch_stage\" for hierarchy \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\"" {  } { { "rtl/core/core.sv" "operand_fetch_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310222911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_2r1w core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers " "Elaborating entity \"sram_2r1w\" for hierarchy \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\"" {  } { { "rtl/core/operand_fetch_stage.sv" "scalar_registers" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/operand_fetch_stage.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310223207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache_data_stage core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage " "Elaborating entity \"dcache_data_stage\" for hierarchy \"core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\"" {  } { { "rtl/core/core.sv" "dcache_data_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310223253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_to_oh core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\|idx_to_oh:idx_to_oh_subcycle " "Elaborating entity \"idx_to_oh\" for hierarchy \"core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\|idx_to_oh:idx_to_oh_subcycle\"" {  } { { "rtl/core/dcache_data_stage.sv" "idx_to_oh_subcycle" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_data_stage.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310223405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache_tag_stage core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage " "Elaborating entity \"dcache_tag_stage\" for hierarchy \"core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\"" {  } { { "rtl/core/core.sv" "dcache_tag_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310223421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_2r1w core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags " "Elaborating entity \"sram_2r1w\" for hierarchy \"core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags\"" {  } { { "rtl/core/dcache_tag_stage.sv" "way_tag_gen\[0\].sram_tags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_tag_stage.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310223545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_execute_stage core:core_gen\[0\].core\|int_execute_stage:int_execute_stage " "Elaborating entity \"int_execute_stage\" for hierarchy \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\"" {  } { { "rtl/core/core.sv" "int_execute_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310223570 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "int_execute_stage.sv(93) " "Verilog HDL Case Statement warning at int_execute_stage.sv(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "rtl/core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438310223592 "|nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "int_execute_stage.sv(134) " "Verilog HDL Case Statement warning at int_execute_stage.sv(134): can't check case statement for completeness because the case expression has too many possible states" {  } { { "rtl/core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 134 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438310223594 "|nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 int_execute_stage.sv(174) " "Verilog HDL assignment warning at int_execute_stage.sv(174): truncated value with size 64 to match size of target (32)" {  } { { "rtl/core/int_execute_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310223595 "|nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciprocal_rom core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom " "Elaborating entity \"reciprocal_rom\" for hierarchy \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom\"" {  } { { "rtl/core/int_execute_stage.sv" "lane_alu_gen\[0\].rom" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310224162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage1 core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1 " "Elaborating entity \"fp_execute_stage1\" for hierarchy \"core:core_gen\[0\].core\|fp_execute_stage1:fp_execute_stage1\"" {  } { { "rtl/core/core.sv" "fp_execute_stage1" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310224196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(139) " "Verilog HDL assignment warning at fp_execute_stage1.sv(139): truncated value with size 8 to match size of target (6)" {  } { { "rtl/core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310224214 "|nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(227) " "Verilog HDL assignment warning at fp_execute_stage1.sv(227): truncated value with size 8 to match size of target (6)" {  } { { "rtl/core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310224216 "|nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 fp_execute_stage1.sv(234) " "Verilog HDL assignment warning at fp_execute_stage1.sv(234): truncated value with size 8 to match size of target (6)" {  } { { "rtl/core/fp_execute_stage1.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310224216 "|nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage2 core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2 " "Elaborating entity \"fp_execute_stage2\" for hierarchy \"core:core_gen\[0\].core\|fp_execute_stage2:fp_execute_stage2\"" {  } { { "rtl/core/core.sv" "fp_execute_stage2" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310224585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage3 core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3 " "Elaborating entity \"fp_execute_stage3\" for hierarchy \"core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\"" {  } { { "rtl/core/core.sv" "fp_execute_stage3" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310224867 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ignore fp_execute_stage3.sv(96) " "Verilog HDL or VHDL warning at fp_execute_stage3.sv(96): object \"_ignore\" assigned a value but never read" {  } { { "rtl/core/fp_execute_stage3.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage3.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438310224872 "|nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage4 core:core_gen\[0\].core\|fp_execute_stage4:fp_execute_stage4 " "Elaborating entity \"fp_execute_stage4\" for hierarchy \"core:core_gen\[0\].core\|fp_execute_stage4:fp_execute_stage4\"" {  } { { "rtl/core/core.sv" "fp_execute_stage4" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310225089 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fp_execute_stage4.sv(93) " "Verilog HDL Case Statement warning at fp_execute_stage4.sv(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "rtl/core/fp_execute_stage4.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage4.sv" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1438310225098 "|nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fp_execute_stage4.sv(134) " "Verilog HDL assignment warning at fp_execute_stage4.sv(134): truncated value with size 32 to match size of target (6)" {  } { { "rtl/core/fp_execute_stage4.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage4.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310225099 "|nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_execute_stage5 core:core_gen\[0\].core\|fp_execute_stage5:fp_execute_stage5 " "Elaborating entity \"fp_execute_stage5\" for hierarchy \"core:core_gen\[0\].core\|fp_execute_stage5:fp_execute_stage5\"" {  } { { "rtl/core/core.sv" "fp_execute_stage5" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310225363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(100) " "Verilog HDL assignment warning at fp_execute_stage5.sv(100): truncated value with size 32 to match size of target (8)" {  } { { "rtl/core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310225377 "|nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(110) " "Verilog HDL assignment warning at fp_execute_stage5.sv(110): truncated value with size 32 to match size of target (8)" {  } { { "rtl/core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310225377 "|nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_execute_stage5.sv(167) " "Verilog HDL assignment warning at fp_execute_stage5.sv(167): truncated value with size 32 to match size of target (8)" {  } { { "rtl/core/fp_execute_stage5.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310225379 "|nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_stage core:core_gen\[0\].core\|writeback_stage:writeback_stage " "Elaborating entity \"writeback_stage\" for hierarchy \"core:core_gen\[0\].core\|writeback_stage:writeback_stage\"" {  } { { "rtl/core/core.sv" "writeback_stage" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310225682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_wb_pc writeback_stage.sv(133) " "Verilog HDL or VHDL warning at writeback_stage.sv(133): object \"__debug_wb_pc\" assigned a value but never read" {  } { { "rtl/core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438310225689 "|nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_wb_pipeline writeback_stage.sv(134) " "Verilog HDL or VHDL warning at writeback_stage.sv(134): object \"__debug_wb_pipeline\" assigned a value but never read" {  } { { "rtl/core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438310225689 "|nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__debug_is_sync_store writeback_stage.sv(135) " "Verilog HDL or VHDL warning at writeback_stage.sv(135): object \"__debug_is_sync_store\" assigned a value but never read" {  } { { "rtl/core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438310225689 "|nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 writeback_stage.sv(272) " "Verilog HDL assignment warning at writeback_stage.sv(272): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/writeback_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310225696 "|nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_registers core:core_gen\[0\].core\|control_registers:control_registers " "Elaborating entity \"control_registers\" for hierarchy \"core:core_gen\[0\].core\|control_registers:control_registers\"" {  } { { "rtl/core/core.sv" "control_registers" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310226087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_registers.sv(110) " "Verilog HDL assignment warning at control_registers.sv(110): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/control_registers.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/control_registers.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310226089 "|nyuzi|core:core_gen[0].core|control_registers:control_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_interface core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface " "Elaborating entity \"l2_cache_interface\" for hierarchy \"core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\"" {  } { { "rtl/core/core.sv" "l2_cache_interface" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310226130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 l2_cache_interface.sv(376) " "Verilog HDL assignment warning at l2_cache_interface.sv(376): truncated value with size 32 to match size of target (1)" {  } { { "rtl/core/l2_cache_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310226155 "|nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_store_queue core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_store_queue:l1_store_queue " "Elaborating entity \"l1_store_queue\" for hierarchy \"core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_store_queue:l1_store_queue\"" {  } { { "rtl/core/l2_cache_interface.sv" "l1_store_queue" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310226347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_load_miss_queue core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_load_miss_queue:l1_load_miss_queue_dcache " "Elaborating entity \"l1_load_miss_queue\" for hierarchy \"core:core_gen\[0\].core\|l2_cache_interface:l2_cache_interface\|l1_load_miss_queue:l1_load_miss_queue_dcache\"" {  } { { "rtl/core/l2_cache_interface.sv" "l1_load_miss_queue_dcache" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310227029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l1_load_miss_queue.sv(85) " "Verilog HDL assignment warning at l1_load_miss_queue.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/l1_load_miss_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l1_load_miss_queue.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310227031 "|nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_request_queue core:core_gen\[0\].core\|io_request_queue:io_request_queue " "Elaborating entity \"io_request_queue\" for hierarchy \"core:core_gen\[0\].core\|io_request_queue:io_request_queue\"" {  } { { "rtl/core/core.sv" "io_request_queue" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310227078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_request_queue.sv(124) " "Verilog HDL assignment warning at io_request_queue.sv(124): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/io_request_queue.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_request_queue.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310227085 "|nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache l2_cache:l2_cache " "Elaborating entity \"l2_cache\" for hierarchy \"l2_cache:l2_cache\"" {  } { { "rtl/core/nyuzi.sv" "l2_cache" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310227139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_arb l2_cache:l2_cache\|l2_cache_arb:l2_cache_arb " "Elaborating entity \"l2_cache_arb\" for hierarchy \"l2_cache:l2_cache\|l2_cache_arb:l2_cache_arb\"" {  } { { "rtl/core/l2_cache.sv" "l2_cache_arb" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310227288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_tag l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag " "Elaborating entity \"l2_cache_tag\" for hierarchy \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\"" {  } { { "rtl/core/l2_cache.sv" "l2_cache_tag" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310227453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_lru l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru " "Elaborating entity \"cache_lru\" for hierarchy \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\"" {  } { { "rtl/core/l2_cache_tag.sv" "cache_lru" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310227979 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "was_access cache_lru.sv(77) " "Verilog HDL or VHDL warning at cache_lru.sv(77): object \"was_access\" assigned a value but never read" {  } { { "rtl/core/cache_lru.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1438310227979 "|nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\"" {  } { { "rtl/core/cache_lru.sv" "lru_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310227992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags " "Elaborating entity \"sram_1r1w\" for hierarchy \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\"" {  } { { "rtl/core/l2_cache_tag.sv" "way_tags_gen\[0\].sram_tags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310228004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags " "Elaborating entity \"sram_1r1w\" for hierarchy \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\"" {  } { { "rtl/core/l2_cache_tag.sv" "way_tags_gen\[0\].sram_dirty_flags" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310228024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_read l2_cache:l2_cache\|l2_cache_read:l2_cache_read " "Elaborating entity \"l2_cache_read\" for hierarchy \"l2_cache:l2_cache\|l2_cache_read:l2_cache_read\"" {  } { { "rtl/core/l2_cache.sv" "l2_cache_read" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310228058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|oh_to_idx:oh_to_idx_hit_way " "Elaborating entity \"oh_to_idx\" for hierarchy \"l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|oh_to_idx:oh_to_idx_hit_way\"" {  } { { "rtl/core/l2_cache_read.sv" "oh_to_idx_hit_way" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_read.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310228212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_1r1w l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data " "Elaborating entity \"sram_1r1w\" for hierarchy \"l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\"" {  } { { "rtl/core/l2_cache_read.sv" "sram_l2_data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_read.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310228221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_update l2_cache:l2_cache\|l2_cache_update:l2_cache_update " "Elaborating entity \"l2_cache_update\" for hierarchy \"l2_cache:l2_cache\|l2_cache_update:l2_cache_update\"" {  } { { "rtl/core/l2_cache.sv" "l2_cache_update" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310229401 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 l2_cache_update.sv(111) " "Verilog HDL assignment warning at l2_cache_update.sv(111): truncated value with size 32 to match size of target (1)" {  } { { "rtl/core/l2_cache_update.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_update.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229415 "|nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_axi_bus_interface l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface " "Elaborating entity \"l2_axi_bus_interface\" for hierarchy \"l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\"" {  } { { "rtl/core/l2_cache.sv" "l2_axi_bus_interface" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310229507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 l2_axi_bus_interface.sv(161) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(161): truncated value with size 32 to match size of target (8)" {  } { { "rtl/core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229516 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 l2_axi_bus_interface.sv(162) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(162): truncated value with size 32 to match size of target (8)" {  } { { "rtl/core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229516 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 l2_axi_bus_interface.sv(166) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(166): truncated value with size 32 to match size of target (3)" {  } { { "rtl/core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229516 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l2_axi_bus_interface.sv(256) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(256): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229520 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 l2_axi_bus_interface.sv(274) " "Verilog HDL assignment warning at l2_axi_bus_interface.sv(274): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/l2_axi_bus_interface.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229520 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_pending_miss_cam l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam " "Elaborating entity \"l2_cache_pending_miss_cam\" for hierarchy \"l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\"" {  } { { "rtl/core/l2_axi_bus_interface.sv" "l2_cache_pending_miss_cam" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310229718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 l2_cache_pending_miss_cam.sv(53) " "Verilog HDL assignment warning at l2_cache_pending_miss_cam.sv(53): truncated value with size 32 to match size of target (16)" {  } { { "rtl/core/l2_cache_pending_miss_cam.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229719 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oh_to_idx l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|oh_to_idx:oh_to_idx_next_empty " "Elaborating entity \"oh_to_idx\" for hierarchy \"l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|oh_to_idx:oh_to_idx_next_empty\"" {  } { { "rtl/core/l2_cache_pending_miss_cam.sv" "oh_to_idx_next_empty" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310229732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|cam:cam_pending_miss " "Elaborating entity \"cam\" for hierarchy \"l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam\|cam:cam_pending_miss\"" {  } { { "rtl/core/l2_cache_pending_miss_cam.sv" "cam_pending_miss" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310229743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback " "Elaborating entity \"sync_fifo\" for hierarchy \"l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\"" {  } { { "rtl/core/l2_axi_bus_interface.sv" "sync_fifo_pending_writeback" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310229814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(115) " "Verilog HDL assignment warning at sync_fifo.sv(115): truncated value with size 32 to match size of target (3)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229819 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(122) " "Verilog HDL assignment warning at sync_fifo.sv(122): truncated value with size 32 to match size of target (3)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229819 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(126) " "Verilog HDL assignment warning at sync_fifo.sv(126): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229819 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(128) " "Verilog HDL assignment warning at sync_fifo.sv(128): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229819 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load " "Elaborating entity \"sync_fifo\" for hierarchy \"l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\"" {  } { { "rtl/core/l2_axi_bus_interface.sv" "sync_fifo_pending_load" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310229876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(115) " "Verilog HDL assignment warning at sync_fifo.sv(115): truncated value with size 32 to match size of target (3)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229882 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_fifo.sv(122) " "Verilog HDL assignment warning at sync_fifo.sv(122): truncated value with size 32 to match size of target (3)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229882 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(126) " "Verilog HDL assignment warning at sync_fifo.sv(126): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229882 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.sv(128) " "Verilog HDL assignment warning at sync_fifo.sv(128): truncated value with size 32 to match size of target (4)" {  } { { "rtl/core/sync_fifo.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1438310229882 "|nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_arbiter io_arbiter:io_arbiter " "Elaborating entity \"io_arbiter\" for hierarchy \"io_arbiter:io_arbiter\"" {  } { { "rtl/core/nyuzi.sv" "io_arbiter" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310229948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "performance_counters performance_counters:performance_counters " "Elaborating entity \"performance_counters\" for hierarchy \"performance_counters:performance_counters\"" {  } { { "rtl/core/nyuzi.sv" "performance_counters" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438310229964 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "performance_counters " "Entity \"performance_counters\" contains only dangling pins" {  } { { "rtl/core/nyuzi.sv" "performance_counters" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv" 103 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1438310229980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1438310251185 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_load\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251232 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_axi_bus_interface:l2_axi_bus_interface\|sync_fifo:sync_fifo_pending_writeback\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251250 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[7\].sram_dirty_flags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[7\].sram_dirty_flags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251265 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[7\].sram_tags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[7\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251265 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[6\].sram_dirty_flags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[6\].sram_dirty_flags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251266 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[6\].sram_tags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[6\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251266 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[5\].sram_dirty_flags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[5\].sram_dirty_flags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251267 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[5\].sram_tags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[5\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251268 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[4\].sram_dirty_flags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[4\].sram_dirty_flags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251269 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[4\].sram_tags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[4\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251270 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[3\].sram_dirty_flags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[3\].sram_dirty_flags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251271 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[3\].sram_tags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[3\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251271 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[2\].sram_dirty_flags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[2\].sram_dirty_flags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251272 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[2\].sram_tags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[2\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251272 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[1\].sram_dirty_flags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[1\].sram_dirty_flags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251273 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[1\].sram_tags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[1\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251274 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_dirty_flags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251275 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|sram_1r1w:way_tags_gen\[0\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251275 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|data_rtl_0 " "Inferred RAM node \"l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|cache_lru:cache_lru\|sram_1r1w:lru_data\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251276 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|control_registers:control_registers\|fault_access_addr_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|control_registers:control_registers\|fault_access_addr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251277 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[3\].sram_tags\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[3\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251278 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[2\].sram_tags\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[2\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251278 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[1\].sram_tags\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[1\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251279 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251280 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[15\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[15\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251281 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[15\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[15\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251282 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[14\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[14\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251284 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[14\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[14\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251285 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[13\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[13\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251286 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[13\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[13\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251287 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[12\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[12\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251288 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[12\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[12\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251289 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[11\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[11\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251290 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[11\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[11\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251291 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[10\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[10\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251292 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[10\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[10\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251293 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[9\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[9\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251294 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[9\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[9\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251295 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[8\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[8\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251297 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[8\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[8\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251298 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[7\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[7\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251300 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[7\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[7\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251301 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[6\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[6\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251302 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[6\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[6\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251303 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[5\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[5\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251304 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[5\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[5\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251305 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[4\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[4\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251307 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[4\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[4\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251308 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[3\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[3\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251309 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[3\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[3\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251310 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[2\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[2\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251312 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[2\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[2\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251313 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[1\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[1\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251314 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[1\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[1\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251315 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[0\].vector_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[0\].vector_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251317 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[0\].vector_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:vector_lane_gen\[0\].vector_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251318 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251329 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|data_rtl_1 " "Inferred RAM node \"core:core_gen\[0\].core\|operand_fetch_stage:operand_fetch_stage\|sram_2r1w:scalar_registers\|data_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251330 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[3\].instruction_fifo\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[3\].instruction_fifo\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251332 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[2\].instruction_fifo\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[2\].instruction_fifo\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251336 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[1\].instruction_fifo\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[1\].instruction_fifo\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251339 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|data_rtl_0 " "Inferred RAM node \"core:core_gen\[0\].core\|thread_select_stage:thread_select_stage\|sync_fifo:thread_logic_gen\[0\].instruction_fifo\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1438310251343 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "29 " "Found 29 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|data " "RAM logic \"l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|sram_1r1w:sram_l2_data\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_1r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 99 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[15\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[15\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[14\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[14\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[13\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[13\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[12\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[12\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[11\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[11\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[10\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[10\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[9\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[9\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[8\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[8\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[7\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[7\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[6\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[6\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[5\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[5\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[4\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[4\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[3\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[3\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[2\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[2\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[1\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[1\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom\|Ram0 " "RAM logic \"core:core_gen\[0\].core\|int_execute_stage:int_execute_stage\|reciprocal_rom:lane_alu_gen\[0\].rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "rtl/core/reciprocal_rom.sv" "Ram0" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|cache_lru:lru\|sram_1r1w:lru_data\|data " "RAM logic \"core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|cache_lru:lru\|sram_1r1w:lru_data\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_1r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 99 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[3\].sram_tags\|data " "RAM logic \"core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[3\].sram_tags\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_2r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 124 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[2\].sram_tags\|data " "RAM logic \"core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[2\].sram_tags\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_2r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 124 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[1\].sram_tags\|data " "RAM logic \"core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[1\].sram_tags\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_2r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 124 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags\|data " "RAM logic \"core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|sram_2r1w:way_tag_gen\[0\].sram_tags\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_2r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv" 124 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\|sram_1r1w:l1d_data\|data " "RAM logic \"core:core_gen\[0\].core\|dcache_data_stage:dcache_data_stage\|sram_1r1w:l1d_data\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_1r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 99 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|data " "RAM logic \"core:core_gen\[0\].core\|ifetch_data_stage:ifetch_data_stage\|sram_1r1w:sram_l1i_data\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_1r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 99 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|data " "RAM logic \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|cache_lru:cache_lru\|sram_1r1w:lru_data\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_1r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 99 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[3\].sram_tags\|data " "RAM logic \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[3\].sram_tags\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_1r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 99 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[2\].sram_tags\|data " "RAM logic \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[2\].sram_tags\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_1r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 99 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[1\].sram_tags\|data " "RAM logic \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[1\].sram_tags\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_1r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 99 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|data " "RAM logic \"core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|sram_1r1w:way_tag_gen\[0\].sram_tags\|data\" is uninferred due to asynchronous read logic" {  } { { "rtl/core/sram_1r1w.sv" "data" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv" 99 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1438310251354 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1438310251354 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1438310314478 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  111 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 111 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438310315459 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 31 10:38:35 2015 " "Processing ended: Fri Jul 31 10:38:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438310315459 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438310315459 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438310315459 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438310315459 ""}
