{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540790900652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540790900662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 23:28:20 2018 " "Processing started: Sun Oct 28 23:28:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540790900662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540790900662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PS-2_Controller -c PS-2_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off PS-2_Controller -c PS-2_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540790900663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540790901604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540790901605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/documents/tec/taller/7segmentdisplay/sevensegmentdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/chris/documents/tec/taller/7segmentdisplay/sevensegmentdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentDisplay " "Found entity 1: sevenSegmentDisplay" {  } { { "../../7SegmentDisplay/sevenSegmentDisplay.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/7SegmentDisplay/sevenSegmentDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540790921655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540790921655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller " "Found entity 1: keyboard_controller" {  } { { "keyboard_controller.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/Proyecto/PS-2_Controller/keyboard_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540790921663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540790921663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testkeyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file testkeyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testKeyboard " "Found entity 1: testKeyboard" {  } { { "testKeyboard.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/Proyecto/PS-2_Controller/testKeyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540790921676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540790921676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file kb_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kb_controller_tb " "Found entity 1: kb_controller_tb" {  } { { "kb_controller_tb.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/Proyecto/PS-2_Controller/kb_controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540790921686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540790921686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testKeyboard " "Elaborating entity \"testKeyboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540790921753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller keyboard_controller:keyboard_controller_F " "Elaborating entity \"keyboard_controller\" for hierarchy \"keyboard_controller:keyboard_controller_F\"" {  } { { "testKeyboard.sv" "keyboard_controller_F" { Text "C:/Users/Chris/Documents/TEC/Taller/Proyecto/PS-2_Controller/testKeyboard.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540790921774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard_controller.sv(32) " "Verilog HDL assignment warning at keyboard_controller.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "keyboard_controller.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/Proyecto/PS-2_Controller/keyboard_controller.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540790921775 "|testKeyboard|keyboard_controller:keyboard_controller_F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentDisplay sevenSegmentDisplay:sevenSegmentDisplay_F_1 " "Elaborating entity \"sevenSegmentDisplay\" for hierarchy \"sevenSegmentDisplay:sevenSegmentDisplay_F_1\"" {  } { { "testKeyboard.sv" "sevenSegmentDisplay_F_1" { Text "C:/Users/Chris/Documents/TEC/Taller/Proyecto/PS-2_Controller/testKeyboard.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540790921836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540790923867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540790924591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540790924591 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "testKeyboard.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/Proyecto/PS-2_Controller/testKeyboard.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540790924772 "|testKeyboard|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540790924772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540790924773 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540790924773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540790924773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540790924773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540790924861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 23:28:44 2018 " "Processing ended: Sun Oct 28 23:28:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540790924861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540790924861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540790924861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540790924861 ""}
