ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 70 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 70 3 view .LVU3
ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 3


  46 0008 0C4B     		ldr	r3, .L3
  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 70 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 70 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 71 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 71 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 71 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 71 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 73 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 80 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE130:
  91              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_TIM_Base_MspInit
ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 4


  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	HAL_TIM_Base_MspInit:
  99              	.LVL1:
 100              	.LFB131:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 101              		.loc 1 89 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 8
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		@ link register save eliminated.
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 106              		.loc 1 90 3 view .LVU16
 107              		.loc 1 90 15 is_stmt 0 view .LVU17
 108 0000 0268     		ldr	r2, [r0]
 109              		.loc 1 90 5 view .LVU18
 110 0002 094B     		ldr	r3, .L12
 111 0004 9A42     		cmp	r2, r3
 112 0006 00D0     		beq	.L11
 113 0008 7047     		bx	lr
 114              	.L11:
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 115              		.loc 1 89 1 view .LVU19
 116 000a 82B0     		sub	sp, sp, #8
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 8
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 119              		.loc 1 96 5 is_stmt 1 view .LVU20
 120              	.LBB4:
 121              		.loc 1 96 5 view .LVU21
 122 000c 0023     		movs	r3, #0
 123 000e 0193     		str	r3, [sp, #4]
 124              		.loc 1 96 5 view .LVU22
 125 0010 064B     		ldr	r3, .L12+4
 126 0012 1A6C     		ldr	r2, [r3, #64]
 127 0014 42F00202 		orr	r2, r2, #2
 128 0018 1A64     		str	r2, [r3, #64]
 129              		.loc 1 96 5 view .LVU23
 130 001a 1B6C     		ldr	r3, [r3, #64]
 131 001c 03F00203 		and	r3, r3, #2
 132 0020 0193     		str	r3, [sp, #4]
 133              		.loc 1 96 5 view .LVU24
 134 0022 019B     		ldr	r3, [sp, #4]
ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 5


 135              	.LBE4:
 136              		.loc 1 96 5 discriminator 1 view .LVU25
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 100:Core/Src/stm32f4xx_hal_msp.c ****   }
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c **** }
 137              		.loc 1 102 1 is_stmt 0 view .LVU26
 138 0024 02B0     		add	sp, sp, #8
 139              	.LCFI4:
 140              		.cfi_def_cfa_offset 0
 141              		@ sp needed
 142 0026 7047     		bx	lr
 143              	.L13:
 144              		.align	2
 145              	.L12:
 146 0028 00040040 		.word	1073742848
 147 002c 00380240 		.word	1073887232
 148              		.cfi_endproc
 149              	.LFE131:
 151              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 152              		.align	1
 153              		.global	HAL_TIM_Base_MspDeInit
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 158              	HAL_TIM_Base_MspDeInit:
 159              	.LVL2:
 160              	.LFB132:
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c **** /**
 105:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 106:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 107:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 108:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 109:Core/Src/stm32f4xx_hal_msp.c **** */
 110:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 111:Core/Src/stm32f4xx_hal_msp.c **** {
 161              		.loc 1 111 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 112:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 166              		.loc 1 112 3 view .LVU28
 167              		.loc 1 112 15 is_stmt 0 view .LVU29
 168 0000 0268     		ldr	r2, [r0]
 169              		.loc 1 112 5 view .LVU30
 170 0002 054B     		ldr	r3, .L17
 171 0004 9A42     		cmp	r2, r3
 172 0006 00D0     		beq	.L16
 173              	.L14:
 113:Core/Src/stm32f4xx_hal_msp.c ****   {
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 6


 117:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 118:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 122:Core/Src/stm32f4xx_hal_msp.c ****   }
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c **** }
 174              		.loc 1 124 1 view .LVU31
 175 0008 7047     		bx	lr
 176              	.L16:
 118:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 177              		.loc 1 118 5 is_stmt 1 view .LVU32
 178 000a 044A     		ldr	r2, .L17+4
 179 000c 136C     		ldr	r3, [r2, #64]
 180 000e 23F00203 		bic	r3, r3, #2
 181 0012 1364     		str	r3, [r2, #64]
 182              		.loc 1 124 1 is_stmt 0 view .LVU33
 183 0014 F8E7     		b	.L14
 184              	.L18:
 185 0016 00BF     		.align	2
 186              	.L17:
 187 0018 00040040 		.word	1073742848
 188 001c 00380240 		.word	1073887232
 189              		.cfi_endproc
 190              	.LFE132:
 192              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 193              		.align	1
 194              		.global	HAL_UART_MspInit
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	HAL_UART_MspInit:
 200              	.LVL3:
 201              	.LFB133:
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c **** /**
 127:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 128:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 129:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 130:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 131:Core/Src/stm32f4xx_hal_msp.c **** */
 132:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 133:Core/Src/stm32f4xx_hal_msp.c **** {
 202              		.loc 1 133 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 32
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		.loc 1 133 1 is_stmt 0 view .LVU35
 207 0000 00B5     		push	{lr}
 208              	.LCFI5:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 14, -4
 211 0002 89B0     		sub	sp, sp, #36
 212              	.LCFI6:
 213              		.cfi_def_cfa_offset 40
 134:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 7


 214              		.loc 1 134 3 is_stmt 1 view .LVU36
 215              		.loc 1 134 20 is_stmt 0 view .LVU37
 216 0004 0023     		movs	r3, #0
 217 0006 0393     		str	r3, [sp, #12]
 218 0008 0493     		str	r3, [sp, #16]
 219 000a 0593     		str	r3, [sp, #20]
 220 000c 0693     		str	r3, [sp, #24]
 221 000e 0793     		str	r3, [sp, #28]
 135:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 222              		.loc 1 135 3 is_stmt 1 view .LVU38
 223              		.loc 1 135 11 is_stmt 0 view .LVU39
 224 0010 0268     		ldr	r2, [r0]
 225              		.loc 1 135 5 view .LVU40
 226 0012 144B     		ldr	r3, .L23
 227 0014 9A42     		cmp	r2, r3
 228 0016 02D0     		beq	.L22
 229              	.LVL4:
 230              	.L19:
 136:Core/Src/stm32f4xx_hal_msp.c ****   {
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 140:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 141:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 144:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 145:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 146:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 147:Core/Src/stm32f4xx_hal_msp.c ****     */
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 152:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 153:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 158:Core/Src/stm32f4xx_hal_msp.c ****   }
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c **** }
 231              		.loc 1 160 1 view .LVU41
 232 0018 09B0     		add	sp, sp, #36
 233              	.LCFI7:
 234              		.cfi_remember_state
 235              		.cfi_def_cfa_offset 4
 236              		@ sp needed
 237 001a 5DF804FB 		ldr	pc, [sp], #4
 238              	.LVL5:
 239              	.L22:
 240              	.LCFI8:
 241              		.cfi_restore_state
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 242              		.loc 1 141 5 is_stmt 1 view .LVU42
 243              	.LBB5:
ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 8


 141:Core/Src/stm32f4xx_hal_msp.c **** 
 244              		.loc 1 141 5 view .LVU43
 245 001e 0021     		movs	r1, #0
 246 0020 0191     		str	r1, [sp, #4]
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 247              		.loc 1 141 5 view .LVU44
 248 0022 03F5FA33 		add	r3, r3, #128000
 249 0026 1A6C     		ldr	r2, [r3, #64]
 250 0028 42F40032 		orr	r2, r2, #131072
 251 002c 1A64     		str	r2, [r3, #64]
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 252              		.loc 1 141 5 view .LVU45
 253 002e 1A6C     		ldr	r2, [r3, #64]
 254 0030 02F40032 		and	r2, r2, #131072
 255 0034 0192     		str	r2, [sp, #4]
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 256              		.loc 1 141 5 view .LVU46
 257 0036 019A     		ldr	r2, [sp, #4]
 258              	.LBE5:
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 259              		.loc 1 141 5 view .LVU47
 143:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 260              		.loc 1 143 5 view .LVU48
 261              	.LBB6:
 143:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 262              		.loc 1 143 5 view .LVU49
 263 0038 0291     		str	r1, [sp, #8]
 143:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 264              		.loc 1 143 5 view .LVU50
 265 003a 1A6B     		ldr	r2, [r3, #48]
 266 003c 42F00102 		orr	r2, r2, #1
 267 0040 1A63     		str	r2, [r3, #48]
 143:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 268              		.loc 1 143 5 view .LVU51
 269 0042 1B6B     		ldr	r3, [r3, #48]
 270 0044 03F00103 		and	r3, r3, #1
 271 0048 0293     		str	r3, [sp, #8]
 143:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 272              		.loc 1 143 5 view .LVU52
 273 004a 029B     		ldr	r3, [sp, #8]
 274              	.LBE6:
 143:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 275              		.loc 1 143 5 view .LVU53
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 276              		.loc 1 148 5 view .LVU54
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 277              		.loc 1 148 25 is_stmt 0 view .LVU55
 278 004c 0C23     		movs	r3, #12
 279 004e 0393     		str	r3, [sp, #12]
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 280              		.loc 1 149 5 is_stmt 1 view .LVU56
 149:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 281              		.loc 1 149 26 is_stmt 0 view .LVU57
 282 0050 0223     		movs	r3, #2
 283 0052 0493     		str	r3, [sp, #16]
 150:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 284              		.loc 1 150 5 is_stmt 1 view .LVU58
ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 9


 151:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 285              		.loc 1 151 5 view .LVU59
 152:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 286              		.loc 1 152 5 view .LVU60
 152:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 287              		.loc 1 152 31 is_stmt 0 view .LVU61
 288 0054 0723     		movs	r3, #7
 289 0056 0793     		str	r3, [sp, #28]
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 290              		.loc 1 153 5 is_stmt 1 view .LVU62
 291 0058 03A9     		add	r1, sp, #12
 292 005a 0348     		ldr	r0, .L23+4
 293              	.LVL6:
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 294              		.loc 1 153 5 is_stmt 0 view .LVU63
 295 005c FFF7FEFF 		bl	HAL_GPIO_Init
 296              	.LVL7:
 297              		.loc 1 160 1 view .LVU64
 298 0060 DAE7     		b	.L19
 299              	.L24:
 300 0062 00BF     		.align	2
 301              	.L23:
 302 0064 00440040 		.word	1073759232
 303 0068 00000240 		.word	1073872896
 304              		.cfi_endproc
 305              	.LFE133:
 307              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 308              		.align	1
 309              		.global	HAL_UART_MspDeInit
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	HAL_UART_MspDeInit:
 315              	.LVL8:
 316              	.LFB134:
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c **** /**
 163:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 164:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 165:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 166:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 167:Core/Src/stm32f4xx_hal_msp.c **** */
 168:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 169:Core/Src/stm32f4xx_hal_msp.c **** {
 317              		.loc 1 169 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		.loc 1 169 1 is_stmt 0 view .LVU66
 322 0000 08B5     		push	{r3, lr}
 323              	.LCFI9:
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 3, -8
 326              		.cfi_offset 14, -4
 170:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 327              		.loc 1 170 3 is_stmt 1 view .LVU67
 328              		.loc 1 170 11 is_stmt 0 view .LVU68
ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 10


 329 0002 0268     		ldr	r2, [r0]
 330              		.loc 1 170 5 view .LVU69
 331 0004 064B     		ldr	r3, .L29
 332 0006 9A42     		cmp	r2, r3
 333 0008 00D0     		beq	.L28
 334              	.LVL9:
 335              	.L25:
 171:Core/Src/stm32f4xx_hal_msp.c ****   {
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 176:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 179:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 180:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 181:Core/Src/stm32f4xx_hal_msp.c ****     */
 182:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 187:Core/Src/stm32f4xx_hal_msp.c ****   }
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c **** }
 336              		.loc 1 189 1 view .LVU70
 337 000a 08BD     		pop	{r3, pc}
 338              	.LVL10:
 339              	.L28:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 340              		.loc 1 176 5 is_stmt 1 view .LVU71
 341 000c 054A     		ldr	r2, .L29+4
 342 000e 136C     		ldr	r3, [r2, #64]
 343 0010 23F40033 		bic	r3, r3, #131072
 344 0014 1364     		str	r3, [r2, #64]
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 345              		.loc 1 182 5 view .LVU72
 346 0016 0C21     		movs	r1, #12
 347 0018 0348     		ldr	r0, .L29+8
 348              	.LVL11:
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 349              		.loc 1 182 5 is_stmt 0 view .LVU73
 350 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 351              	.LVL12:
 352              		.loc 1 189 1 view .LVU74
 353 001e F4E7     		b	.L25
 354              	.L30:
 355              		.align	2
 356              	.L29:
 357 0020 00440040 		.word	1073759232
 358 0024 00380240 		.word	1073887232
 359 0028 00000240 		.word	1073872896
 360              		.cfi_endproc
 361              	.LFE134:
 363              		.text
 364              	.Letext0:
ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 11


 365              		.file 2 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 366              		.file 3 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 367              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 368              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 369              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 370              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 371              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 372              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 373              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:21     .text.HAL_MspInit:00000000 $t
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:87     .text.HAL_MspInit:0000003c $d
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:92     .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:98     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:146    .text.HAL_TIM_Base_MspInit:00000028 $d
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:152    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:158    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:187    .text.HAL_TIM_Base_MspDeInit:00000018 $d
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:193    .text.HAL_UART_MspInit:00000000 $t
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:199    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:302    .text.HAL_UART_MspInit:00000064 $d
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:308    .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:314    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/cw/k6tfyvgd5zl5rgc2myn0jq5h0000gn/T//ccSygMdH.s:357    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
