NUM_BANKS=2
NUM_ROWS=4096	
NUM_COLS=1024
DEVICE_WIDTH=8
;
;2 banks/rank => 1 bit for bank
;32768 = 15 row bits (2 ranks/channel => 1 rank bit), 16384 = 14 row bits (4 ranks/channel => 2 rank bits), 4096 = 12 row bits 
;1024 = 10 col bits
;
;in nanoseconds
;#define REFRESH_PERIOD 7800
REFRESH_PERIOD=7800; //7800
tCK=1.25 ; // 1.25

CL=11;
AL=0;
;AL=3; needs to be tRCD-1 or 0
;RL=(CL+AL)
;WL=(RL-1)
BL=8; // For 64B data transfer. Use 4 for 32B data transfer
tRAS=28; //34 
tRCD=11;  //12
tRRD=5;  //8
tRC=39;  //49
tRP=11;   //12
tCCD=4;  //3 
tRTP=6;  //6
tWTR=6;  //8
tWR=12;   //20
tRTRS=0; -- RANK PARAMETER, TODO 
tRFC=128; //72
tFAW=40;  //48 Limitation in older DRAM systems. Not in 3D
tCKE=12; //12
tXP=6;   //6

tCMD=1;

;TODO reducing TSV current is important & remaining 
IDD0=85;    	-- 	ACT-PRE	75
IDD1=95;    	-- 	ACT-RD-PRE	
IDD2P=2.6	 	;12/2 	-- 	PRE-DWN	6
IDD2Q=20 	;40/2; 	-- 	PRE-QSTBY
IDD2N=8		;42/2; 	-- 	PRE-STBY	21
IDD3Pf=23	;45/2	--	ACT-PDN-FAST	23
IDD3Ps=8	;15/2;	-- 	ACT-PDN-SLOW	8
IDD3N=12	;50/2; 	-- 	ACT-STBY	25
IDD4W=73	;145-25;  	-- 	BURST-WR	-- They are subtracted by IDD3N/2 as read write currents are (this-IDD3N)	120
IDD4R=66	;145-25;	--	BURST-RD	120	
IDD5=50	;190-25;	--	BURST-REFR	165
IDD6=1.1;	--	SELF-REFR	12
IDD6L=16;	--	SELF-REFR	16
IDD7=220	;245-25;	--	BNK-INTRLV-RD	220

;same bank
;READ_TO_PRE_DELAY=(AL+BL/2+max(tRTP,2)-2)
;WRITE_TO_PRE_DELAY=(WL+BL/2+tWR)
;READ_TO_WRITE_DELAY=(RL+BL/2+tRTRS-WL)
;READ_AUTOPRE_DELAY=(AL+tRTP+tRP)
;WRITE_AUTOPRE_DELAY=(WL+BL/2+tWR+tRP)
;WRITE_TO_READ_DELAY_B=(WL+BL/2+tWTR);interbank
;WRITE_TO_READ_DELAY_R=(WL+BL/2+tRTRS-RL);interrank

Vdd=1.1 ; TODO: double check this
