
---------- Begin Simulation Statistics ----------
final_tick                               1764357090500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195999                       # Simulator instruction rate (inst/s)
host_mem_usage                                4605652                       # Number of bytes of host memory used
host_op_rate                                   328999                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10459.25                       # Real time elapsed on the host
host_tick_rate                               51000706                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3441082228                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.533429                       # Number of seconds simulated
sim_ticks                                533428906250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5020399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10040819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        10532                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      1270567                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1257366                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1257688                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          322                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       1270769                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         6288697                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       38415924                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        10532                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          1250333                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    115023293                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      1364755                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1584747972                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1066667371                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.485700                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.738933                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    750021469     70.31%     70.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     55036411      5.16%     75.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     31196092      2.92%     78.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     28276796      2.65%     81.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     26763900      2.51%     83.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     24386668      2.29%     85.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     18425489      1.73%     87.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     17537253      1.64%     89.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    115023293     10.78%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1066667371                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts       1452333631                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       610441528                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           430941180                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         5246      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    341737216     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          301      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    179881217     11.35%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     19397194      1.22%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    287018073     18.11%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       605293      0.04%     52.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    211344661     13.34%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56009895      3.53%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     10716443      0.68%     69.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    374931285     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite    103101148      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1584747972                       # Class of committed instruction
system.switch_cpus_1.commit.refs            544758771                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1584747972                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.066858                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.066858                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    752224083                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1586410862                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       84965557                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       203713174                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        30004                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     25924944                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431376394                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               58866                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         113975179                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               38048                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           1270769                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       101543669                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           965273335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         5140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1001628893                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         60008                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001191                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    101554472                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1257366                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.938859                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1066857811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.487706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.949824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      820248521     76.88%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       20233708      1.90%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       14295338      1.34%     80.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        7834729      0.73%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8392692      0.79%     81.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       13996280      1.31%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       13482100      1.26%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       16597883      1.56%     85.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      151776560     14.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1066857811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      2191736978                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes     1349855209                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                     1                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        10616                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        1259858                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.512880                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          573540462                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        113975179                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      86696352                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431420480                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    114031654                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1586094674                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    459565283                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        56160                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1614027860                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1809854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    169690773                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        30004                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    173263544                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      4234264                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27140144                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        13440                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       479299                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       214062                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        13440                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          235                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1766334410                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1585756182                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628932                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1110904890                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.486380                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1585788836                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1199759357                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     120693628                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.937332                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.937332                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         5297      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    341903636     21.18%     21.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          344      0.00%     21.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    180036493     11.15%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     19419048      1.20%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    287108599     17.79%     51.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       605293      0.04%     51.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    211427109     13.10%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     63466647      3.93%     68.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     10721702      0.66%     69.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    396127829     24.54%     93.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite    103262025      6.40%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1614084022                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses    1487465498                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   2961570568                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses   1453084435                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes   1454404244                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          18389886                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011393                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           779      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       153520      0.83%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       490447      2.67%      3.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      3.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      3.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      3.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      3.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      3.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       255105      1.39%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      4.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      4479818     24.36%     29.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       544898      2.96%     32.22% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     12281864     66.79%     99.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       183455      1.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    145003113                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1351854600                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    132671747                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    133050499                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1586094674                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1614084022                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1346673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         9429                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       997504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1066857811                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.512933                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.339960                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    655155357     61.41%     61.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     69977647      6.56%     67.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     69018331      6.47%     74.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     50909496      4.77%     79.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     57214215      5.36%     84.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     50914163      4.77%     89.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53852703      5.05%     94.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     31729860      2.97%     97.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     28086039      2.63%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1066857811                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.512933                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         101543669                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      9730490                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4112723                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431420480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    114031654                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     600913021                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1066857812                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     275293448                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1508028937                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     32156417                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       96692523                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    217251897                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        81375                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3915283079                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1586251122                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1509351848                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       216851900                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    232191897                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        30004                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    477989888                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        1322860                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   2192247770                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1143802339                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       161793752                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2537662451                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3172416058                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14264080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        60813                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     28492193                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          60813                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     13340455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       221186                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     26680603                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         221186                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            3560799                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1474944                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3545455                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1459621                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1459621                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3560799                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     15061239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     15061239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15061239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    415703296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    415703296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               415703296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5020420                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5020420    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5020420                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16930300500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27490418000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1764357090500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1764357090500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12063608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3669897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12248816                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           35967                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35967                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2164505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2164505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12063608                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     42756252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              42756273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1051429696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1051430592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1690607                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94042496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15954687                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003812                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061620                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15893874     99.62%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  60813      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15954687                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16446586500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21360142500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       887965                       # number of demand (read+write) hits
system.l2.demand_hits::total                   887965                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       887965                       # number of overall hits
system.l2.overall_hits::total                  887965                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     13340141                       # number of demand (read+write) misses
system.l2.demand_misses::total               13340148                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     13340141                       # number of overall misses
system.l2.overall_misses::total              13340148                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       732500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 822879366000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     822880098500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       732500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 822879366000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    822880098500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     14228106                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14228113                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     14228106                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14228113                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.937591                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.937591                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.937591                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.937591                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 104642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 61684.457908                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61684.480450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 104642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 61684.457908                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61684.480450                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1469414                       # number of writebacks
system.l2.writebacks::total                   1469414                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     13340141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13340148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     13340141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13340148                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       662500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 689477956000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 689478618500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       662500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 689477956000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 689478618500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.937591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.937591                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.937591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.937591                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94642.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 51684.457908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51684.480450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94642.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 51684.457908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51684.480450                       # average overall mshr miss latency
system.l2.replacements                        1469421                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2200483                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2200483                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2200483                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2200483                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     11870715                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      11870715                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        35648                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                35648                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          319                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                319                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        35967                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            35967                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.008869                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008869                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          319                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           319                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      5265000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5265000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.008869                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008869                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16504.702194                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16504.702194                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       695412                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                695412                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1469093                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1469093                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 156967675000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  156967675000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2164505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2164505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.678720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.678720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 106846.656406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106846.656406                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1469093                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1469093                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 142276745000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 142276745000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.678720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.678720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 96846.656406                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96846.656406                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       192553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             192553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     11871048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         11871055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       732500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 665911691000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 665912423500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     12063601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12063608                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.984039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 104642.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 56095.442542                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 56095.471169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     11871048                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     11871055                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       662500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 547201211000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 547201873500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.984039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94642.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 46095.442542                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 46095.471169                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4081.781926                       # Cycle average of tags in use
system.l2.tags.total_refs                     3285543                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2204559                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.490340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4081.781926                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996529                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4078                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2892                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995605                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 230138034                       # Number of tag accesses
system.l2.tags.data_accesses                230138034                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      8319728                       # number of demand (read+write) hits
system.l3.demand_hits::total                  8319728                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      8319728                       # number of overall hits
system.l3.overall_hits::total                 8319728                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      5020413                       # number of demand (read+write) misses
system.l3.demand_misses::total                5020420                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      5020413                       # number of overall misses
system.l3.overall_misses::total               5020420                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       620500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 504182196500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     504182817000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       620500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 504182196500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    504182817000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     13340141                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             13340148                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     13340141                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            13340148                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.376339                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.376339                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.376339                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.376339                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88642.857143                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 100426.438323                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 100426.421893                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88642.857143                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 100426.438323                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 100426.421893                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             1474944                       # number of writebacks
system.l3.writebacks::total                   1474944                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      5020413                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           5020420                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      5020413                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          5020420                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       550500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 453978066500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 453978617000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       550500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 453978066500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 453978617000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.376339                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.376339                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.376339                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.376339                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78642.857143                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 90426.438323                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 90426.421893                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78642.857143                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 90426.438323                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 90426.421893                       # average overall mshr miss latency
system.l3.replacements                        5200902                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1469414                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1469414                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1469414                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1469414                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        40683                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         40683                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data          319                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                  319                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data          319                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              319                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data         9472                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  9472                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1459621                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1459621                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 133342259000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  133342259000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1469093                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1469093                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.993552                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993552                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 91354.028888                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 91354.028888                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1459621                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1459621                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 118746049000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 118746049000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.993552                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993552                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 81354.028888                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 81354.028888                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      8310256                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            8310256                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      3560792                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          3560799                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       620500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 370839937500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 370840558000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     11871048                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       11871055                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.299956                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.299956                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88642.857143                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 104145.352354                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 104145.321879                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3560792                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      3560799                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       550500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 335232017500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 335232568000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.299956                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.299956                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78642.857143                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 94145.352354                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 94145.321879                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    26810239                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   5233670                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.122646                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     768.296930                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   142.456290                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.044624                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 31856.202156                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.023447                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.004347                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000001                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.972174                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          717                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         7217                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        24671                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 432090550                       # Number of tag accesses
system.l3.tags.data_accesses                432090550                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          11871055                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2944358                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        15596680                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             319                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            319                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1469093                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1469093                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      11871055                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     40021070                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    947811968                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         5200902                       # Total snoops (count)
system.tol3bus.snoopTraffic                  94396416                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         18541369                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.011929                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.108568                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               18320183     98.81%     98.81% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 221186      1.19%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           18541369                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        14809715500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       20010381500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    321306432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          321306880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94396416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94396416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      5020413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5020420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1474944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1474944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    602341621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             602342461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176961569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176961569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176961569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    602341621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            779304029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1474944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   5020110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000306890500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        89049                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        89049                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10689316                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1388203                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5020420                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1474944                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5020420                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1474944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    303                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            304750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            309103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            311926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            311999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            314836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            319304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            313435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            310304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            310092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            309594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           309992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           327279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           325396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           318095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           313808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           310204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            96143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            95342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91230                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 152847411000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25100585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            246974604750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30446.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49196.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1404519                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  972915                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 27.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5020420                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1474944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2718514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1556060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  569053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  176490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  87440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  93895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  93974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  91430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  90910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  91150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  91763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  91801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  91150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  89267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4117600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.952539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.416940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    87.287889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3000725     72.88%     72.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       782031     18.99%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       231912      5.63%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49658      1.21%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29210      0.71%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18471      0.45%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2676      0.06%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1695      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1222      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4117600                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        89049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.374187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.884111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.413964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          64386     72.30%     72.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        20194     22.68%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3390      3.81%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          635      0.71%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          224      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           96      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           42      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           14      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           12      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           11      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           12      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           12      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         89049                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        89049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.562982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.530836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            67973     76.33%     76.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              396      0.44%     76.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14295     16.05%     92.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4611      5.18%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1606      1.80%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              136      0.15%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         89049                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              321287488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94394688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               321306880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94396416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       602.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    602.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  533445372500                       # Total gap between requests
system.mem_ctrls.avgGap                      82127.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    321287040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94394688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 839.849499625800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 602305267.366638898849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176958329.205655068159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      5020413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1474944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       259000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 246974345750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12986601328000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     49194.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8804809.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    36.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14760307800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7845289650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18024644400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3871747080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42108371760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     233639810850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8087385600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       328337557140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.522618                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  17596441000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17812340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 498020125250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14639356200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7781002350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17818990980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3827319660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42108371760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     233688710010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8046207360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       327909958320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.721014                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17527188250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17812340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 498089378000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380409335                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653833                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    101543658                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1565606826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380409335                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653833                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    101543658                       # number of overall hits
system.cpu.icache.overall_hits::total      1565606826                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20990                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           11                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20990                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           11                       # number of overall misses
system.cpu.icache.overall_misses::total         21001                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      1156000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1156000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      1156000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1156000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380430325                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653833                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    101543669                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1565627827                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380430325                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653833                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    101543669                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1565627827                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 105090.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    55.044998                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 105090.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    55.044998                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20485                       # number of writebacks
system.cpu.icache.writebacks::total             20485                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       744000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       744000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       744000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       744000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 106285.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106285.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 106285.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106285.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                  20485                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380409335                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653833                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    101543658                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1565606826                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20990                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           11                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21001                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      1156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380430325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    101543669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1565627827                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 105090.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    55.044998                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       744000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       744000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 106285.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106285.714286                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.986580                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1565627823                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          74564.357908                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.874880                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     2.111700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.004124                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6262532305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6262532305                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391677616                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26416260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    500884849                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        918978725                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    391677616                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26416260                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    500884849                       # number of overall hits
system.cpu.dcache.overall_hits::total       918978725                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22264611                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       787375                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     17164869                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       40216855                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22264611                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       787375                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     17164869                       # number of overall misses
system.cpu.dcache.overall_misses::total      40216855                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  42094109000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 945435868734                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 987529977734                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  42094109000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 945435868734                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 987529977734                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413942227                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203635                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    518049718                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    959195580                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413942227                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    518049718                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    959195580                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053787                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.033134                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041928                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028944                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.033134                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041928                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 53461.322750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 55079.701962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24555.126892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 53461.322750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 55079.701962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24555.126892                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    212594064                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4428162                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.009550                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     17725650                       # number of writebacks
system.cpu.dcache.writebacks::total          17725650                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2900796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2900796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2900796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2900796                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       787375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     14264073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15051448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       787375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     14264073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15051448                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  41306734000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 858987739234                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 900294473234                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41306734000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 858987739234                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 900294473234                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.028944                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027534                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.028944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027534                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015692                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 52461.322750                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 60220.368981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59814.475872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 52461.322750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 60220.368981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59814.475872                       # average overall mshr miss latency
system.cpu.dcache.replacements               37269190                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    284826319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20898497                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    389267752                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       694992568                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6895778                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       630980                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     14964397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      22491155                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33501061000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 770831729000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 804332790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291722097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    404232149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    717483723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023638                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.037019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53093.697106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 51511.045116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35762.182511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2900795                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2900795                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       630980                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     12063602                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12694582                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  32870081000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 686584084500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 719454165500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.029843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52093.697106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 56913.688341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56674.112271                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106851297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5517763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    111617097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      223986157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15368833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       156395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2200472                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     17725700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8593048000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 174604139734                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 183197187734                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122220130                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674158                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    113817569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    241711857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.019333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54944.518687                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 79348.494202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10335.117244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       156395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2200471                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2356866                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8436653000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 172403654734                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 180840307734                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.027563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.019333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53944.518687                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 78348.523900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76729.142740                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993904                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           956306071                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          37269702                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.659075                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   313.343405                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    43.891914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   154.758584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.611999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.085726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.302263                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3874052022                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3874052022                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1764357090500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753440500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 685603650000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
