<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPUInstructionSelector.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUInstructionSelector_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AMDGPUInstructionSelector.cpp ----------------------------*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// This file implements the targeting of the InstructionSelector class for</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// AMDGPU.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// \todo This should be generated by TableGen.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="InstructionSelector_8h.html">llvm/CodeGen/GlobalISel/InstructionSelector.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="InstructionSelectorImpl_8h.html">llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   35</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-isel&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="keyword">using namespace </span>MIPatternMatch;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#ae706a3af700f8ed432e93918d7601d5a">   40</a></span><span class="preprocessor">#define GET_GLOBALISEL_IMPL</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a12978c1b87569c406b81c0ff721d418a">   41</a></span><span class="preprocessor">#define AMDGPUSubtarget GCNSubtarget</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &quot;AMDGPUGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#undef GET_GLOBALISEL_IMPL</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#undef AMDGPUSubtarget</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstructionSelector.html#a203023216032eb2fbf52960b97876e8b">   46</a></span><a class="code hl_function" href="classllvm_1_1AMDGPUInstructionSelector.html#a203023216032eb2fbf52960b97876e8b">AMDGPUInstructionSelector::AMDGPUInstructionSelector</a>(</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;TM)</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    : <a class="code hl_class" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a>(), <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(*STI.getInstrInfo()),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>      <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(*STI.getRegisterInfo()), RBI(RBI), TM(TM),</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>      STI(STI),</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>      EnableLateStructurizeCFG(<a class="code hl_class" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a>::EnableLateStructurizeCFG),</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>#define <a class="code hl_define" href="AMDGPUInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>#include <span class="stringliteral">&quot;AMDGPUGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>#undef <a class="code hl_define" href="AMDGPUInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>#define <a class="code hl_define" href="AMDGPUInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>#include <span class="stringliteral">&quot;AMDGPUGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>#undef <a class="code hl_define" href="AMDGPUInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>{</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>}</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1AMDGPUInstructionSelector.html#a31d8f3539028d6af3bbcd78745ea50bf">AMDGPUInstructionSelector::getName</a>() { <span class="keywordflow">return</span> <a class="code hl_define" href="BlockFrequencyInfoImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>; }</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#af551074df43c6ce2a1402eee47af1566">   64</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#af551074df43c6ce2a1402eee47af1566">isSCC</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(Reg))</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="keywordflow">return</span> Reg == AMDGPU::SCC;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  <span class="keyword">auto</span> &amp;RegClassOrBank = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(Reg);</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>      RegClassOrBank.dyn_cast&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*&gt;();</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  <span class="keywordflow">if</span> (RC) {</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="comment">// FIXME: This is ambiguous for wave32. This could be SCC or VCC, but the</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="comment">// context of the register bank has been lost.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="keywordflow">if</span> (RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>() != AMDGPU::SReg_32_XM0RegClassID)</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="keywordflow">return</span> Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() &amp;&amp; Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 1;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  }</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB = RegClassOrBank.get&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="keywordflow">return</span> RB-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SCCRegBankID;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>}</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isVCC(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>                                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(Reg))</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <span class="keywordflow">return</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> == TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">getVCC</a>();</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keyword">auto</span> &amp;RegClassOrBank = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(Reg);</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>      RegClassOrBank.dyn_cast&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*&gt;();</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="keywordflow">if</span> (RC) {</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg);</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="keywordflow">return</span> RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>()) &amp;&amp;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>           Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() &amp;&amp; Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 1;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  }</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB = RegClassOrBank.get&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="keywordflow">return</span> RB-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>}</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectCOPY(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(TargetOpcode::COPY));</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0);</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = Dst.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = Src.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="keywordflow">if</span> (isVCC(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="keywordflow">if</span> (SrcReg == AMDGPU::SCC) {</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>        = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>      <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>      <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    }</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="keywordflow">if</span> (!isVCC(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>      <span class="comment">// TODO: Should probably leave the copy and let copyPhysReg expand it.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>      <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::V_CMP_NE_U32_e64), DstReg)</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg);</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrNull(SrcReg))</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(SrcReg, TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>));</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    }</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>      TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="keywordflow">if</span> (RC &amp;&amp; !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="comment">// Don&#39;t constrain the source register to a class so the def instruction</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <span class="comment">// handles it (unless it&#39;s undef).</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="comment">// FIXME: This is a hack. When selecting the def, we neeed to know</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="comment">// specifically know that the result is VCCRegBank, and not just an SGPR</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="comment">// with size 1. An SReg_32 with size 1 is ambiguous with wave32.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <span class="keywordflow">if</span> (Src.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>()) {</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC =</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>      <span class="keywordflow">if</span> (SrcRC &amp;&amp; !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *SrcRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    }</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  }</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.operands()) {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(MO.getReg()))</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>            TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(MO, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(MO.getReg(), *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  }</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>}</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectPHI(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DefReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DefTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DefReg);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="comment">// TODO: Verify this doesn&#39;t have insane operands (i.e. VGPR to SGPR copy)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1PointerUnion.html">RegClassOrRegBank</a> &amp;RegClassOrBank =</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(DefReg);</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    = RegClassOrBank.<a class="code hl_function" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;();</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="keywordflow">if</span> (!DefRC) {</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="keywordflow">if</span> (!DefTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>()) {</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has no type, not a gvreg?\n&quot;</span>);</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    }</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB = *RegClassOrBank.<a class="code hl_function" href="classllvm_1_1PointerUnion.html#a47a37d4a29c6d015b0ec9b0e722110fe">get</a>&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="keywordflow">if</span> (RB.<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SCCRegBankID) {</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;illegal scc phi\n&quot;</span>);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    }</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    DefRC = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8bebeaaa44e5522df8b680612d239980">getRegClassForTypeOnBank</a>(DefTy, RB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <span class="keywordflow">if</span> (!DefRC) {</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has unexpected size/bank\n&quot;</span>);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    }</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  }</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(TargetOpcode::PHI));</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DefReg, *DefRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>}</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>AMDGPUInstructionSelector::getSubOperand64(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;SubRC,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>                                           <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;SubRC);</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <span class="keywordtype">unsigned</span> ComposedSubIdx = TRI.composeSubRegIndices(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>(), SubIdx);</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc(), TII.get(AMDGPU::COPY), DstReg)</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg, 0, ComposedSubIdx);</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineOperand.html#a2f9eb80fcb6bb6b765539193fb51d651">MachineOperand::CreateReg</a>(DstReg, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>(), MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>(),</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>                                     MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(), MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>(), MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>(),</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>                                     MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">isEarlyClobber</a>(), 0, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>(),</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>                                     MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">isInternalRead</a>());</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  }</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>());</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> Imm(64, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="keywordflow">switch</span> (SubIdx) {</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;do not know to split immediate with this sub index.&quot;</span>);</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="keywordflow">case</span> AMDGPU::sub0:</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Imm.getLoBits(32).getSExtValue());</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="keywordflow">case</span> AMDGPU::sub1:</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Imm.getHiBits(32).getSExtValue());</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  }</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>}</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#adf8f8de7b090de4f07197cfd2c8e400d">  247</a></span><span class="keyword">static</span> int64_t <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#adf8f8de7b090de4f07197cfd2c8e400d">getConstant</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getCImm()-&gt;getSExtValue();</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>}</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">  251</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> Is64) {</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="keywordflow">case</span> AMDGPU::G_AND:</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <span class="keywordflow">return</span> Is64 ? AMDGPU::S_AND_B64 : AMDGPU::S_AND_B32;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordflow">case</span> AMDGPU::G_OR:</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    <span class="keywordflow">return</span> Is64 ? AMDGPU::S_OR_B64 : AMDGPU::S_OR_B32;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="keywordflow">case</span> AMDGPU::G_XOR:</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    <span class="keywordflow">return</span> Is64 ? AMDGPU::S_XOR_B64 : AMDGPU::S_XOR_B32;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not a bit op&quot;</span>);</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  }</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>}</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_AND_OR_XOR(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0);</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2);</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = Dst.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="keywordflow">if</span> (DstRB-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VCCRegBankID) {</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>();</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    <span class="keywordtype">unsigned</span> InstOpc = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode(),</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                                           RC == &amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(InstOpc));</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    <span class="comment">// FIXME: Hack to avoid turning the register bank into a register class.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    <span class="comment">// The selector for G_ICMP relies on seeing the register bank for the result</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    <span class="comment">// is VCC. In wave32 if we constrain the registers to SReg_32 here, it will</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="comment">// be ambiguous whether it&#39;s a scalar or vector bool.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <span class="keywordflow">if</span> (Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrNull(Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), RC);</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <span class="keywordflow">if</span> (Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrNull(Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), RC);</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  }</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="comment">// TODO: Should this allow an SCC bank result, and produce a copy from SCC for</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="comment">// the result?</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="keywordflow">if</span> (DstRB-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID) {</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    <span class="keywordtype">unsigned</span> InstOpc = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode(), <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> &gt; 32);</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(InstOpc));</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>      = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &amp;&amp;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>           RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src0.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &amp;&amp;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>           RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src1.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  }</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>}</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_ADD_SUB(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsSALU = DstRB-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> Sub = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_SUB;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32) {</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="keywordflow">if</span> (IsSALU) {</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = Sub ? AMDGPU::S_SUB_U32 : AMDGPU::S_ADD_U32;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a> =</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(Opc), DstReg)</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1))</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2));</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Add, TII, TRI, RBI);</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    }</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">hasAddNoCarry</a>()) {</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = Sub ? AMDGPU::V_SUB_U32_e64 : AMDGPU::V_ADD_U32_e64;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(Opc));</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(*MF, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(*MF, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#a2f9eb80fcb6bb6b765539193fb51d651">MachineOperand::CreateReg</a>(AMDGPU::EXEC, <span class="keyword">false</span>, <span class="keyword">true</span>));</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TII, TRI, RBI);</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    }</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = Sub ? AMDGPU::V_SUB_I32_e64 : AMDGPU::V_ADD_I32_e64;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> UnusedCarry = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>());</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>      = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(Opc), DstReg)</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a3b0f019566986d3aa4354efd254b7f0c">addDef</a>(UnusedCarry, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1))</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Add, TII, TRI, RBI);</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  }</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Sub &amp;&amp; <span class="stringliteral">&quot;illegal sub should not reach here&quot;</span>);</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    = IsSALU ? AMDGPU::SReg_64_XEXECRegClass : AMDGPU::VReg_64RegClass;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;HalfRC</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    = IsSALU ? AMDGPU::SReg_32RegClass : AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Lo1(getSubOperand64(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1), HalfRC, AMDGPU::sub0));</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Lo2(getSubOperand64(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2), HalfRC, AMDGPU::sub0));</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Hi1(getSubOperand64(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1), HalfRC, AMDGPU::sub1));</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> Hi2(getSubOperand64(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2), HalfRC, AMDGPU::sub1));</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstLo = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;HalfRC);</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstHi = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;HalfRC);</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="keywordflow">if</span> (IsSALU) {</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::S_ADD_U32), DstLo)</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Lo1)</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Lo2);</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::S_ADDC_U32), DstHi)</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Hi1)</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Hi2);</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *CarryRC = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>();</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CarryReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(CarryRC);</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::V_ADD_I32_e64), DstLo)</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a3b0f019566986d3aa4354efd254b7f0c">addDef</a>(CarryReg)</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Lo1)</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Lo2)</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Addc = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::V_ADDC_U32_e64), DstHi)</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a3b0f019566986d3aa4354efd254b7f0c">addDef</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(CarryRC), <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Hi1)</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Hi2)</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(CarryReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Addc, TII, TRI, RBI))</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  }</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::REG_SEQUENCE), DstReg)</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(DstLo)</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(DstHi)</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>}</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_EXTRACT(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getImm() % 32 == 0);</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = TRI.<a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a90d31dc23df03e49ebb4fc9632f50636">getSubRegFromChannel</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getImm() / 32);</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(TargetOpcode::COPY),</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>                               <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>                               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg(), 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a>-&gt;operands()) {</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>            TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(MO, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  }</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>}</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_MERGE_VALUES(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="keywordflow">if</span> (SrcSize &lt; 32)</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstBank = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(DstSize, *DstBank, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="keywordflow">if</span> (!DstRC)</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SubRegs = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(DstRC, SrcSize / 8);</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, TII.get(TargetOpcode::REG_SEQUENCE), DstReg);</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() - 1; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1);</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Src.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_function" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(Src.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>()));</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(SubRegs[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>      = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Src, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>    <span class="keywordflow">if</span> (SrcRC &amp;&amp; !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *SrcRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  }</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>}</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_UNMERGE_VALUES(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> NumDst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() - 1;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(NumDst);</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = Src.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg0);</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC =</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(SrcSize, *SrcBank, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="keywordflow">if</span> (!SrcRC || !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *SrcRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcFlags = <a class="code hl_function" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(Src.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>());</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <span class="comment">// Note we could have mixed SGPR and VGPR destination banks for an SGPR</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="comment">// source, and this relies on the fact that the same subregister indices are</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="comment">// used for both.</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> SubRegs = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(SrcRC, DstSize / 8);</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = NumDst; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DL, TII.get(TargetOpcode::COPY), Dst.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg, SrcFlags, SubRegs[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>      TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    <span class="keywordflow">if</span> (DstRC &amp;&amp; !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *DstRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  }</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>}</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_GEP(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="keywordflow">return</span> selectG_ADD_SUB(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>}</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_IMPLICIT_DEF(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0);</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <span class="comment">// FIXME: Interface for getConstrainedRegClassForOperand needs work. The</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="comment">// regbank check here is to know why getConstrainedRegClassForOperand failed.</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(MO, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="keywordflow">if</span> ((!RC &amp;&amp; !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegBankOrNull(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) ||</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>      (RC &amp;&amp; RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))) {</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(TargetOpcode::IMPLICIT_DEF));</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  }</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>}</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_INSERT(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = TRI.<a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a90d31dc23df03e49ebb4fc9632f50636">getSubRegFromChannel</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getImm() / 32);</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(TargetOpcode::INSERT_SUBREG))</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>                               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a3b0f019566986d3aa4354efd254b7f0c">addDef</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>                               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg())</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>                               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg())</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>                               .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>-&gt;operands()) {</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>            TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(MO, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>    <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *RC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  }</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>}</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_INTRINSIC(</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1CodeGenCoverage.html">CodeGenCoverage</a> &amp;CoverageInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <span class="keywordtype">unsigned</span> IntrinsicID =  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getNumExplicitDefs()).getIntrinsicID();</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  <span class="keywordflow">switch</span> (IntrinsicID) {</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  <span class="keywordflow">case</span> Intrinsic::maxnum:</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  <span class="keywordflow">case</span> Intrinsic::minnum:</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_cvt_pkrtz:</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CoverageInfo);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_if_break: {</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>    <span class="comment">// FIXME: Manually selecting to avoid dealiing with the SReg_1 trick</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>    <span class="comment">// SelectionDAG uses for wave32 vs wave64.</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(), TII.get(AMDGPU::SI_IF_BREAK))</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0))</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3));</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src0Reg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src1Reg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span> </div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg : { DstReg, Src0Reg, Src1Reg }) {</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrNull(Reg))</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(Reg, TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>());</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    }</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  }</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CoverageInfo);</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  }</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>}</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">  604</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">getV_CMPOpcode</a>(<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> != 32 &amp;&amp; <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> != 64)</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown condition code!&quot;</span>);</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32 ? AMDGPU::V_CMP_NE_U32_e64 : AMDGPU::V_CMP_NE_U64_e64;</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32 ? AMDGPU::V_CMP_EQ_U32_e64 : AMDGPU::V_CMP_EQ_U64_e64;</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>:</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32 ? AMDGPU::V_CMP_GT_I32_e64 : AMDGPU::V_CMP_GT_I64_e64;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>:</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32 ? AMDGPU::V_CMP_GE_I32_e64 : AMDGPU::V_CMP_GE_I64_e64;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>:</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32 ? AMDGPU::V_CMP_LT_I32_e64 : AMDGPU::V_CMP_LT_I64_e64;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a>:</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32 ? AMDGPU::V_CMP_LE_I32_e64 : AMDGPU::V_CMP_LE_I64_e64;</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>:</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32 ? AMDGPU::V_CMP_GT_U32_e64 : AMDGPU::V_CMP_GT_U64_e64;</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a573bcd571c938fce863525330bbfc4b8">CmpInst::ICMP_UGE</a>:</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32 ? AMDGPU::V_CMP_GE_U32_e64 : AMDGPU::V_CMP_GE_U64_e64;</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>:</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32 ? AMDGPU::V_CMP_LT_U32_e64 : AMDGPU::V_CMP_LT_U64_e64;</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a>:</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32 ? AMDGPU::V_CMP_LE_U32_e64 : AMDGPU::V_CMP_LE_U64_e64;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  }</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>}</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="keywordtype">int</span> AMDGPUInstructionSelector::getS_CMPOpcode(<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>                                              <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 64) {</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    <span class="keywordflow">if</span> (!STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">hasScalarCompareEq64</a>())</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>      <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    <span class="keywordflow">switch</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>      <span class="keywordflow">return</span> AMDGPU::S_CMP_LG_U64;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>      <span class="keywordflow">return</span> AMDGPU::S_CMP_EQ_U64;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>      <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>    }</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  }</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> != 32)</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_LG_U32;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_EQ_U32;</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>:</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_GT_I32;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>:</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_GE_I32;</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>:</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_LT_I32;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a>:</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_LE_I32;</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>:</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_GT_U32;</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a573bcd571c938fce863525330bbfc4b8">CmpInst::ICMP_UGE</a>:</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_GE_U32;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>:</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_LT_U32;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a>:</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_LE_U32;</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown condition code!&quot;</span>);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  }</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>}</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_ICMP(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <span class="keywordtype">unsigned</span> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="keyword">auto</span> Pred = (<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a>)<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getPredicate();</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="keywordtype">unsigned</span> CCReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#af551074df43c6ce2a1402eee47af1566">isSCC</a>(CCReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>    <span class="keywordtype">int</span> Opcode = getS_CMPOpcode(Pred, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>    <span class="keywordflow">if</span> (Opcode == -1)</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ICmp = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(Opcode))</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3));</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::COPY), CCReg)</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(AMDGPU::SCC);</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>    <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> =</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>        <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ICmp, TII, TRI, RBI) &amp;&amp;</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>        RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(CCReg, AMDGPU::SReg_32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  }</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <span class="keywordtype">int</span> Opcode = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">getV_CMPOpcode</a>(Pred, <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <span class="keywordflow">if</span> (Opcode == -1)</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ICmp = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(Opcode),</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>            <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3));</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(ICmp-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>                               *TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ICmp, TII, TRI, RBI);</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>}</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a3d9c3b32c8587bf6039cd8a5faee1bf8">  722</a></span><a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a3d9c3b32c8587bf6039cd8a5faee1bf8">buildEXP</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Insert, <span class="keywordtype">unsigned</span> Tgt,</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>         <span class="keywordtype">unsigned</span> Reg0, <span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2, <span class="keywordtype">unsigned</span> Reg3,</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>         <span class="keywordtype">unsigned</span> VM, <span class="keywordtype">bool</span> Compr, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a>, <span class="keywordtype">bool</span> Done) {</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = Insert-&gt;getDebugLoc();</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB = *Insert-&gt;getParent();</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <span class="keywordtype">unsigned</span> Opcode = Done ? AMDGPU::EXP_DONE : AMDGPU::EXP;</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(BB, Insert, DL, <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.get(Opcode))</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Tgt)</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg0)</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg1)</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg2)</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Reg3)</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(VM)</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Compr)</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a>);</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>}</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span> </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_INTRINSIC_W_SIDE_EFFECTS(</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_class" href="classllvm_1_1CodeGenCoverage.html">CodeGenCoverage</a> &amp;CoverageInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  <span class="keywordtype">unsigned</span> IntrinsicID = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getIntrinsicID();</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  <span class="keywordflow">switch</span> (IntrinsicID) {</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_exp: {</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>    int64_t Tgt = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#adf8f8de7b090de4f07197cfd2c8e400d">getConstant</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg()));</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>    int64_t <a class="code hl_variable" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#adf8f8de7b090de4f07197cfd2c8e400d">getConstant</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg()));</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>    int64_t Done = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#adf8f8de7b090de4f07197cfd2c8e400d">getConstant</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(7).getReg()));</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    int64_t VM = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#adf8f8de7b090de4f07197cfd2c8e400d">getConstant</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(8).getReg()));</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span> </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#a3fd487d9643d814ffb8ef37443e70a27acad39a154bffb61175f674d6eefaf6d0">Exp</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a3d9c3b32c8587bf6039cd8a5faee1bf8">buildEXP</a>(TII, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Tgt, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg(),</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>                                 <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(4).getReg(),</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>                                 <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(5).getReg(),</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>                                 <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(6).getReg(),</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>                                 VM, <span class="keyword">false</span>, <a class="code hl_variable" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a>, Done);</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Exp, TII, TRI, RBI);</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  }</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_exp_compr: {</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>    int64_t Tgt = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#adf8f8de7b090de4f07197cfd2c8e400d">getConstant</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg()));</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>    int64_t <a class="code hl_variable" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#adf8f8de7b090de4f07197cfd2c8e400d">getConstant</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg()));</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>    <span class="keywordtype">unsigned</span> Reg0 = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>    <span class="keywordtype">unsigned</span> Reg1 = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(4).getReg();</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>    <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7ab502f975742e9bff6d6dd7b49439b806">Undef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>    int64_t Done = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#adf8f8de7b090de4f07197cfd2c8e400d">getConstant</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(5).getReg()));</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>    int64_t VM = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#adf8f8de7b090de4f07197cfd2c8e400d">getConstant</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(6).getReg()));</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::IMPLICIT_DEF), Undef);</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#a3fd487d9643d814ffb8ef37443e70a27acad39a154bffb61175f674d6eefaf6d0">Exp</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a3d9c3b32c8587bf6039cd8a5faee1bf8">buildEXP</a>(TII, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Tgt, Reg0, Reg1, Undef, Undef, VM,</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>                                 <span class="keyword">true</span>,  <a class="code hl_variable" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a>, Done);</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Exp, TII, TRI, RBI);</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  }</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_end_cf: {</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>    <span class="comment">// FIXME: Manually selecting to avoid dealiing with the SReg_1 trick</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>    <span class="comment">// SelectionDAG uses for wave32 vs wave64.</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(),</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>            TII.get(AMDGPU::SI_END_CF))</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1));</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumeration" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrNull(Reg))</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(Reg, TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>());</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  }</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CoverageInfo);</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  }</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>}</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_SELECT(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <span class="keywordtype">unsigned</span> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> &lt;= 32 || <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 64);</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CCOp = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  <span class="keywordtype">unsigned</span> CCReg = CCOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#af551074df43c6ce2a1402eee47af1566">isSCC</a>(CCReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>    <span class="keywordtype">unsigned</span> SelectOpcode = <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 64 ? AMDGPU::S_CSELECT_B64 :</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>                                         AMDGPU::S_CSELECT_B32;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CopySCC = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::COPY), AMDGPU::SCC)</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(CCReg);</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>    <span class="comment">// The generic constrainSelectedInstRegOperands doesn&#39;t work for the scc register</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>    <span class="comment">// bank, because it does not cover the register class that we used to represent</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>    <span class="comment">// for it.  So we need to manually set the register class here.</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrNull(CCReg))</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(CCReg, TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(CCOp, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>));</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(SelectOpcode), DstReg)</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3));</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>    <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Select, TII, TRI, RBI) |</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>               <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*CopySCC, TII, TRI, RBI);</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  }</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  <span class="comment">// Wide VGPR select should have been split in RegBankSelect.</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> &gt; 32)</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a> =</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3))</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1));</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Select, TII, TRI, RBI);</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>}</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_STORE(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>  <span class="keywordtype">unsigned</span> PtrSize = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <span class="keywordflow">if</span> (PtrSize != 64) {</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled address space\n&quot;</span>);</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>  }</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span> </div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  <span class="keywordtype">unsigned</span> StoreSize = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  <span class="keywordtype">unsigned</span> Opcode;</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  <span class="comment">// FIXME: Remove this when integers &gt; s32 naturally selected.</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  <span class="keywordflow">switch</span> (StoreSize) {</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>    Opcode = AMDGPU::FLAT_STORE_DWORD;</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>    Opcode = AMDGPU::FLAT_STORE_DWORDX2;</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  <span class="keywordflow">case</span> 96:</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>    Opcode = AMDGPU::FLAT_STORE_DWORDX3;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>    Opcode = AMDGPU::FLAT_STORE_DWORDX4;</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  }</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Flat = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(Opcode))</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1))</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0))</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// offset</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// glc</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)  <span class="comment">// slc</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); <span class="comment">// dlc</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span> </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span> </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  <span class="comment">// Now that we selected an opcode, we need to constrain the register</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  <span class="comment">// operands to use appropriate classes.</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Flat, TII, TRI, RBI);</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>}</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">  896</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>    <span class="keywordflow">return</span> AMDGPU::sub0;</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>    <span class="keywordflow">return</span> AMDGPU::sub0_sub1;</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <span class="keywordflow">case</span> 96:</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>    <span class="keywordflow">return</span> AMDGPU::sub0_sub1_sub2;</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>    <span class="keywordflow">return</span> AMDGPU::sub0_sub1_sub2_sub3;</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>    <span class="keywordflow">return</span> AMDGPU::sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7;</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> &lt; 32)</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>      <span class="keywordflow">return</span> AMDGPU::sub0;</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> &gt; 256)</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>      <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a>(<a class="code hl_function" href="namespacellvm.html#a5542d44947f8d964b5ce3b20ea719b44">PowerOf2Ceil</a>(<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>));</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  }</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>}</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_TRUNC(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>  <span class="keywordtype">unsigned</span> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  <span class="keywordtype">unsigned</span> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  <span class="keywordflow">if</span> (!DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>())</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span> </div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcRB = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  <span class="keywordflow">if</span> (SrcRB != DstRB)</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span> </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>    = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(SrcSize, *SrcRB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>    = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(DstSize, *DstRB, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span> </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  <span class="keywordflow">if</span> (SrcSize &gt; 32) {</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>    <span class="keywordtype">int</span> SubRegIdx = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a>(DstSize);</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>    <span class="keywordflow">if</span> (SubRegIdx == -1)</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>    <span class="comment">// Deal with weird cases where the class only partially supports the subreg</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>    <span class="comment">// index.</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>    SrcRC = TRI.getSubClassWithSubReg(SrcRC, SubRegIdx);</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>    <span class="keywordflow">if</span> (!SrcRC)</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span> </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).setSubReg(SubRegIdx);</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  }</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span> </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *SrcRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) ||</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain G_TRUNC\n&quot;</span>);</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  }</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(TargetOpcode::COPY));</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>}</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"></span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment">/// \returns true if a bitmask for \p Size bits will be an inline immediate.</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">  967</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> &amp;Mask) {</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  Mask = maskTrailingOnes&lt;unsigned&gt;(<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  <span class="keywordtype">int</span> SignedMask = <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(Mask);</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <span class="keywordflow">return</span> SignedMask &gt;= -16 &amp;&amp; SignedMask &lt;= 64;</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>}</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_SZA_EXT(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>  <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == AMDGPU::G_SEXT;</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span> </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> DstTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg);</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(SrcReg);</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S1 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1);</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="keywordflow">if</span> (!DstTy.<a class="code hl_function" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>())</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcBank = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <span class="keywordflow">if</span> (SrcBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SCCRegBankID) {</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>    <span class="keywordflow">if</span> (SrcTy != S1 || DstSize &gt; 64) <span class="comment">// Invalid</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>    <span class="keywordtype">unsigned</span> Opcode =</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>        DstSize &gt; 32 ? AMDGPU::S_CSELECT_B64 : AMDGPU::S_CSELECT_B32;</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>        DstSize &gt; 32 ? &amp;AMDGPU::SReg_64RegClass : &amp;AMDGPU::SReg_32RegClass;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>    <span class="comment">// FIXME: Create an extra copy to avoid incorrectly constraining the result</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>    <span class="comment">// of the scc producer.</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>    <span class="keywordtype">unsigned</span> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::COPY), TmpReg)</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg);</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::COPY), AMDGPU::SCC)</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(TmpReg);</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    <span class="comment">// The instruction operands are backwards from what you would expect.</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(Opcode), DstReg)</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? -1 : 1);</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>    <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  }</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  <span class="keywordflow">if</span> (SrcBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VCCRegBankID &amp;&amp; DstSize &lt;= 32) {</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    <span class="keywordflow">if</span> (SrcTy != S1) <span class="comment">// Invalid</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtI =</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)               <span class="comment">// src0_modifiers</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)               <span class="comment">// src0</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)               <span class="comment">// src1_modifiers</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? -1 : 1) <span class="comment">// src1</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a62388b0a897b786dc5ea232c7b926bff">addUse</a>(SrcReg);</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ExtI, TII, TRI, RBI);</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  }</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == AMDGPU::G_ANYEXT)</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>    <span class="keywordflow">return</span> selectCOPY(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <span class="keywordflow">if</span> (SrcBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID &amp;&amp; DstSize &lt;= 32) {</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    <span class="comment">// 64-bit should have been split up in RegBankSelect</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    <span class="comment">// Try to use an and with a mask if it will save code size.</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a85e405f5f0d856ce5ee948ebf81a0df5">Mask</a>;</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> &amp;&amp; <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a>(SrcSize, Mask)) {</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtI =</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::V_AND_B32_e32), DstReg)</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mask)</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg);</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ExtI, TII, TRI, RBI);</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>    }</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BFE = <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? AMDGPU::V_BFE_I32 : AMDGPU::V_BFE_U32;</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtI =</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(BFE), DstReg)</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// Offset</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(SrcSize); <span class="comment">// Width</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ExtI, TII, TRI, RBI);</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  }</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  <span class="keywordflow">if</span> (SrcBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID &amp;&amp; DstSize &lt;= 64) {</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>    <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, AMDGPU::SReg_32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> &amp;&amp; DstSize == 32 &amp;&amp; (SrcSize == 8 || SrcSize == 16)) {</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SextOpc = SrcSize == 8 ?</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>        AMDGPU::S_SEXT_I32_I8 : AMDGPU::S_SEXT_I32_I16;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(SextOpc), DstReg)</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg);</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>      <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::SReg_32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>    }</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BFE64 = <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? AMDGPU::S_BFE_I64 : AMDGPU::S_BFE_U64;</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BFE32 = <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? AMDGPU::S_BFE_I32 : AMDGPU::S_BFE_U32;</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span> </div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>    <span class="comment">// Scalar BFE is encoded as S1[5:0] = offset, S1[22:16]= width.</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    <span class="keywordflow">if</span> (DstSize &gt; 32 &amp;&amp; SrcSize &lt;= 32) {</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>      <span class="comment">// We need a 64-bit register source, but the high bits don&#39;t matter.</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>      <span class="keywordtype">unsigned</span> ExtReg</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>        = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>      <span class="keywordtype">unsigned</span> UndefReg</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>        = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::IMPLICIT_DEF), UndefReg);</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::REG_SEQUENCE), ExtReg)</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(UndefReg)</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(BFE64), DstReg)</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(ExtReg)</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(SrcSize &lt;&lt; 16);</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span> </div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>      <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::SReg_64RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>    }</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#a85e405f5f0d856ce5ee948ebf81a0df5">Mask</a>;</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> &amp;&amp; <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a>(SrcSize, Mask)) {</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::S_AND_B32), DstReg)</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mask);</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(BFE32), DstReg)</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SrcReg)</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(SrcSize &lt;&lt; 16);</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>    }</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>    <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::SReg_32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  }</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span> </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>}</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span> </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_CONSTANT(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmOp = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <span class="comment">// The AMDGPU backend only supports Imm operands and not CImm or FPImm.</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  <span class="keywordflow">if</span> (ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">isFPImm</a>()) {</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm = ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aee59c647052fc9557561e596681da3c0">getFPImm</a>()-&gt;<a class="code hl_function" href="classllvm_1_1ConstantFP.html#a32aa14715eeb813d764fcf20f161f0a1">getValueAPF</a>().<a class="code hl_function" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>();</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>    ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Imm.<a class="code hl_function" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>());</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">isCImm</a>()) {</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>    ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a29e05cd075864928ae65e1751fdc346e">getCImm</a>()-&gt;<a class="code hl_function" href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">getZExtValue</a>());</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  }</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <span class="keywordtype">unsigned</span> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>  <span class="keywordtype">bool</span> IsSgpr;</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RB = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegBankOrNull(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg());</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  <span class="keywordflow">if</span> (RB) {</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>    IsSgpr = RB-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>    <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(DstReg).getSizeInBits();</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, DstReg);</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>    IsSgpr = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC);</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>    <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = TRI.getRegSizeInBits(*RC);</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  }</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> != 32 &amp;&amp; <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> != 64)</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span> </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>  <span class="keywordtype">unsigned</span> Opcode = IsSgpr ? AMDGPU::S_MOV_B32 : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> == 32) {</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(Opcode));</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addImplicitDefUseOperands(*MF);</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TII, TRI, RBI);</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  }</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span> </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = IsSgpr ? &amp;AMDGPU::SReg_32_XM0RegClass :</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>                                           &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <span class="keywordtype">unsigned</span> LoReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RC);</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>  <span class="keywordtype">unsigned</span> HiReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(RC);</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm = <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a>(<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm());</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(Opcode), LoReg)</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Imm.<a class="code hl_function" href="classllvm_1_1APInt.html#a317c64fd4cfebc88e79387b3821a629d">trunc</a>(32).<a class="code hl_function" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>());</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(Opcode), HiReg)</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Imm.<a class="code hl_function" href="classllvm_1_1APInt.html#ab6006923d1a3139d70abc8f6552a7960">ashr</a>(32).<a class="code hl_function" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>());</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span> </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RS =</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::REG_SEQUENCE), DstReg)</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(LoReg)</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(HiReg)</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span> </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  <span class="comment">// We can&#39;t call constrainSelectedInstRegOperands here, because it doesn&#39;t</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  <span class="comment">// work for target independent opcodes</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC =</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>      TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(RS-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  <span class="keywordflow">if</span> (!DstRC)</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *DstRC, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>}</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span> </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de"> 1175</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT;</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>}</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="keywordtype">void</span> AMDGPUInstructionSelector::getAddrModeInfo(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Load,</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;GEPInfo&gt;</a> &amp;AddrInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span> </div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PtrMI = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getUniqueVRegDef(<a class="code hl_enumvalue" href="namespacellvm_1_1SPII.html#aa759229a77183cda0eeedf6a37ecc651a5069619ca8fdce305534f3fe85091a0f">Load</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PtrMI);</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <span class="keywordflow">if</span> (PtrMI-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != TargetOpcode::G_GEP)</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>  GEPInfo GEPInfo(*PtrMI);</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span> </div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = 3; i &lt; e; ++i) {</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;GEPOp = PtrMI-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(i);</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OpDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getUniqueVRegDef(GEPOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpDef);</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a>(*OpDef)) {</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>      <span class="comment">// FIXME: Is it possible to have multiple Imm parts?  Maybe if we</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>      <span class="comment">// are lacking other optimizations.</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(GEPInfo.Imm == 0);</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>      GEPInfo.Imm = OpDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a29e05cd075864928ae65e1751fdc346e">getCImm</a>()-&gt;<a class="code hl_function" href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">getSExtValue</a>();</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>    }</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *OpBank = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(GEPOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <span class="keywordflow">if</span> (OpBank-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>      GEPInfo.SgprParts.push_back(GEPOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>      GEPInfo.VgprParts.push_back(GEPOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>  }</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>  AddrInfo.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(GEPInfo);</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  getAddrModeInfo(*PtrMI, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AddrInfo);</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>}</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span> </div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isInstrUniform(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasOneMemOperand())</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span> </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin();</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *Ptr = MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#add9e6ff8fe1923cb64757a6dbcd61676">getValue</a>();</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  <span class="comment">// UndefValue means this is a load of a kernel input.  These are uniform.</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>  <span class="comment">// Sometimes LDS instructions have constant pointers.</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  <span class="comment">// If Ptr is null, then that means this mem operand contains a</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  <span class="comment">// PseudoSourceValue like GOT.</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  <span class="keywordflow">if</span> (!Ptr || isa&lt;UndefValue&gt;(Ptr) || isa&lt;Argument&gt;(Ptr) ||</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>      isa&lt;Constant&gt;(Ptr) || isa&lt;GlobalValue&gt;(Ptr))</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span> </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>  <span class="keywordflow">if</span> (MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">getAddrSpace</a>() == <a class="code hl_enumvalue" href="namespaceAMDGPUAS.html#a9b5baff3eb2c6535f262cd6b7fe292e7abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>)</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span> </div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = dyn_cast&lt;Instruction&gt;(Ptr);</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getMetadata(<span class="stringliteral">&quot;amdgpu.uniform&quot;</span>);</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>}</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span> </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::hasVgprParts(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;GEPInfo&gt;</a> AddrInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> GEPInfo &amp;GEPInfo : AddrInfo) {</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>    <span class="keywordflow">if</span> (!GEPInfo.VgprParts.empty())</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>  }</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>}</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span> </div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_LOAD(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>  <span class="comment">// TODO: Can/should we insert m0 initialization here for DS instructions and</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>  <span class="comment">// call the normal selector?</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>}</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span> </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_BRCOND(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CondOp = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0);</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg = CondOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span> </div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>  <span class="keywordtype">unsigned</span> BrOpcode;</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondPhysReg;</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ConstrainRC;</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>  <span class="comment">// In SelectionDAG, we inspect the IR block for uniformity metadata to decide</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>  <span class="comment">// whether the branch is uniform when selecting the instruction. In</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>  <span class="comment">// GlobalISel, we should push that decision into RegBankSelect. Assume for now</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  <span class="comment">// RegBankSelect knows what it&#39;s doing if the branch condition is scc, even</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>  <span class="comment">// though it currently does not.</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#af551074df43c6ce2a1402eee47af1566">isSCC</a>(CondReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>    CondPhysReg = AMDGPU::SCC;</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>    BrOpcode = AMDGPU::S_CBRANCH_SCC1;</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>    ConstrainRC = &amp;AMDGPU::SReg_32_XM0RegClass;</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isVCC(CondReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>    <span class="comment">// FIXME: Do we have to insert an and with exec here, like in SelectionDAG?</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>    <span class="comment">// We sort of know that a VCC producer based on the register bank, that ands</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>    <span class="comment">// inactive lanes with 0. What if there was a logical operation with vcc</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>    <span class="comment">// producers in different blocks/with different exec masks?</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>    <span class="comment">// FIXME: Should scc-&gt;vcc copies and with exec?</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>    CondPhysReg = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">getVCC</a>();</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>    BrOpcode = AMDGPU::S_CBRANCH_VCCNZ;</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>    ConstrainRC = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>();</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  } <span class="keywordflow">else</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span> </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrNull(CondReg))</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegClass(CondReg, ConstrainRC);</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(AMDGPU::COPY), CondPhysReg)</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(CondReg);</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*BB, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, DL, TII.get(BrOpcode))</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a4d5cadc953c8b076bd0b5a62c5cd2358">addMBB</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getMBB());</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>}</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span> </div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_FRAME_INDEX(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getParent();</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = BB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span> </div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, TRI);</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsVGPR = DstRB-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(IsVGPR ? AMDGPU::V_MOV_B32_e32 : AMDGPU::S_MOV_B32));</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  <span class="keywordflow">if</span> (IsVGPR)</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(*MF, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#a2f9eb80fcb6bb6b765539193fb51d651">MachineOperand::CreateReg</a>(AMDGPU::EXEC, <span class="keyword">false</span>, <span class="keyword">true</span>));</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span> </div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>    DstReg, IsVGPR ? AMDGPU::VGPR_32RegClass : AMDGPU::SReg_32RegClass, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>}</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span> </div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstructionSelector.html#a169f33e795d72126135590083229fbe0"> 1310</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1mca_1_1Scheduler.html#a0113fd8e2f25ac69b90b9ac8ded672f6">AMDGPUInstructionSelector::select</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>                                       <a class="code hl_class" href="classllvm_1_1CodeGenCoverage.html">CodeGenCoverage</a> &amp;CoverageInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isPHI())</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>    <span class="keywordflow">return</span> selectPHI(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span> </div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">isPreISelGenericOpcode</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode())) {</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isCopy())</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>      <span class="keywordflow">return</span> selectCOPY(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  }</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode()) {</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  <span class="keywordflow">case</span> TargetOpcode::G_AND:</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  <span class="keywordflow">case</span> TargetOpcode::G_XOR:</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>    <span class="keywordflow">if</span> (selectG_AND_OR_XOR(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CoverageInfo);</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  <span class="keywordflow">case</span> TargetOpcode::G_ADD:</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>  <span class="keywordflow">case</span> TargetOpcode::G_SUB:</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>    <span class="keywordflow">if</span> (selectG_ADD_SUB(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>    <a class="code hl_define" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CoverageInfo);</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTTOPTR:</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST:</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>    <span class="keywordflow">return</span> selectCOPY(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT:</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>    <span class="keywordflow">return</span> selectG_CONSTANT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT:</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>    <span class="keywordflow">return</span> selectG_EXTRACT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>  <span class="keywordflow">case</span> TargetOpcode::G_MERGE_VALUES:</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>  <span class="keywordflow">case</span> TargetOpcode::G_BUILD_VECTOR:</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>  <span class="keywordflow">case</span> TargetOpcode::G_CONCAT_VECTORS:</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>    <span class="keywordflow">return</span> selectG_MERGE_VALUES(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  <span class="keywordflow">case</span> TargetOpcode::G_UNMERGE_VALUES:</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>    <span class="keywordflow">return</span> selectG_UNMERGE_VALUES(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>  <span class="keywordflow">case</span> TargetOpcode::G_GEP:</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>    <span class="keywordflow">return</span> selectG_GEP(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>  <span class="keywordflow">case</span> TargetOpcode::G_IMPLICIT_DEF:</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>    <span class="keywordflow">return</span> selectG_IMPLICIT_DEF(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  <span class="keywordflow">case</span> TargetOpcode::G_INSERT:</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>    <span class="keywordflow">return</span> selectG_INSERT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC:</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>    <span class="keywordflow">return</span> selectG_INTRINSIC(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CoverageInfo);</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS:</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>    <span class="keywordflow">return</span> selectG_INTRINSIC_W_SIDE_EFFECTS(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CoverageInfo);</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  <span class="keywordflow">case</span> TargetOpcode::G_ICMP:</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>    <span class="keywordflow">if</span> (selectG_ICMP(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CoverageInfo);</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CoverageInfo);</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>  <span class="keywordflow">case</span> TargetOpcode::G_SELECT:</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>    <span class="keywordflow">return</span> selectG_SELECT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>  <span class="keywordflow">case</span> TargetOpcode::G_STORE:</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>    <span class="keywordflow">if</span> (selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, CoverageInfo))</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>    <span class="keywordflow">return</span> selectG_STORE(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>  <span class="keywordflow">case</span> TargetOpcode::G_TRUNC:</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>    <span class="keywordflow">return</span> selectG_TRUNC(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>  <span class="keywordflow">case</span> TargetOpcode::G_SEXT:</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>  <span class="keywordflow">case</span> TargetOpcode::G_ZEXT:</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>  <span class="keywordflow">case</span> TargetOpcode::G_ANYEXT:</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>    <span class="keywordflow">if</span> (selectG_SZA_EXT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>    }</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span> </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>  <span class="keywordflow">case</span> TargetOpcode::G_BRCOND:</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>    <span class="keywordflow">return</span> selectG_BRCOND(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>  <span class="keywordflow">case</span> TargetOpcode::G_FRAME_INDEX:</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>    <span class="keywordflow">return</span> selectG_FRAME_INDEX(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>  <span class="keywordflow">case</span> TargetOpcode::G_FENCE:</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>    <span class="comment">// FIXME: Tablegen importer doesn&#39;t handle the imm operands correctly, and</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>    <span class="comment">// is checking for G_CONSTANT</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(AMDGPU::ATOMIC_FENCE));</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>  }</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>}</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>AMDGPUInstructionSelector::selectVCSRC(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Root); }</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>  }};</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span> </div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>}</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>std::pair&lt;Register, unsigned&gt;</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>AMDGPUInstructionSelector::selectVOP3ModsImpl(</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>  <span class="keywordtype">unsigned</span> Mods = 0;</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Src);</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span> </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::G_FNEG) {</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>    Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>    Mods |= <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#ac1a0af9416eb906d60a36072baaa8f3caf1ceb53a1b47dab205dc19070b47a1a6">SISrcMods::NEG</a>;</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Src);</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  }</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span> </div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::G_FABS) {</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>    Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>    Mods |= <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#ac1a0af9416eb906d60a36072baaa8f3ca1be8a1ab79f4d1830526cc8d48960168">SISrcMods::ABS</a>;</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  }</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>  <span class="keywordflow">return</span> std::make_pair(Src, Mods);</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>}</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment"></span> </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">///</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">/// This will select either an SGPR or VGPR operand and will save us from</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment">/// having to write an extra tablegen pattern.</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>AMDGPUInstructionSelector::selectVSRC0(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Root); }</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>  }};</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>}</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>AMDGPUInstructionSelector::selectVOP3Mods0(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>    = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span> </div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src;</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>  <span class="keywordtype">unsigned</span> Mods;</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>  std::tie(Src, Mods) = selectVOP3ModsImpl(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span> </div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Src); },</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mods); }, <span class="comment">// src0_mods</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); },    <span class="comment">// clamp</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); }     <span class="comment">// omod</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>  }};</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>}</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>AMDGPUInstructionSelector::selectVOP3OMods(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Root); },</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); }, <span class="comment">// clamp</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); }  <span class="comment">// omod</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>  }};</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>}</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span> </div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>AMDGPUInstructionSelector::selectVOP3Mods(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>    = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span> </div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src;</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>  <span class="keywordtype">unsigned</span> Mods;</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>  std::tie(Src, Mods) = selectVOP3ModsImpl(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span> </div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Src); },</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mods); }  <span class="comment">// src_mods</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>  }};</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>}</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span> </div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>AMDGPUInstructionSelector::selectSmrdImm(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> =</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>      Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span> </div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;GEPInfo, 4&gt;</a> AddrInfo;</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>  getAddrModeInfo(*Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AddrInfo);</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span> </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>  <span class="keywordflow">if</span> (AddrInfo.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>() || AddrInfo[0].SgprParts.size() != 1)</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span> </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>  <span class="keyword">const</span> GEPInfo &amp;GEPInfo = AddrInfo[0];</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span> </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">AMDGPU::isLegalSMRDImmOffset</a>(STI, GEPInfo.Imm))</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span> </div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <span class="keywordtype">unsigned</span> PtrReg = GEPInfo.SgprParts[0];</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>  int64_t EncodedImm = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">AMDGPU::getSMRDEncodedOffset</a>(STI, GEPInfo.Imm);</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(PtrReg); },</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(EncodedImm); }</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>  }};</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>}</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span> </div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>AMDGPUInstructionSelector::selectSmrdImm32(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> =</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>      Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span> </div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;GEPInfo, 4&gt;</a> AddrInfo;</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>  getAddrModeInfo(*Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AddrInfo);</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span> </div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  <span class="keywordflow">if</span> (AddrInfo.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>() || AddrInfo[0].SgprParts.size() != 1)</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span> </div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>  <span class="keyword">const</span> GEPInfo &amp;GEPInfo = AddrInfo[0];</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>  <span class="keywordtype">unsigned</span> PtrReg = GEPInfo.SgprParts[0];</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>  int64_t EncodedImm = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">AMDGPU::getSMRDEncodedOffset</a>(STI, GEPInfo.Imm);</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(EncodedImm))</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(PtrReg); },</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(EncodedImm); }</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>  }};</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>}</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span> </div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>AMDGPUInstructionSelector::selectSmrdSgpr(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span> </div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;GEPInfo, 4&gt;</a> AddrInfo;</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  getAddrModeInfo(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, AddrInfo);</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span> </div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>  <span class="comment">// FIXME: We should shrink the GEP if the offset is known to be &lt;= 32-bits,</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>  <span class="comment">// then we can select all ptr + 32-bit offsets not just immediate offsets.</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>  <span class="keywordflow">if</span> (AddrInfo.<a class="code hl_function" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>() || AddrInfo[0].SgprParts.size() != 1)</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span> </div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>  <span class="keyword">const</span> GEPInfo &amp;GEPInfo = AddrInfo[0];</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>  <span class="keywordflow">if</span> (!GEPInfo.Imm || !<a class="code hl_function" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(GEPInfo.Imm))</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span> </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  <span class="comment">// If we make it this far we have a load with an 32-bit immediate offset.</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  <span class="comment">// It is OK to select this using a sgpr offset, because we have already</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  <span class="comment">// failed trying to select this load into one of the _IMM variants since</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  <span class="comment">// the _IMM Patterns are considered before the _SGPR patterns.</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  <span class="keywordtype">unsigned</span> PtrReg = GEPInfo.SgprParts[0];</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  <span class="keywordtype">unsigned</span> OffsetReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32_XM0RegClass);</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc(), TII.get(AMDGPU::S_MOV_B32), OffsetReg)</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(GEPInfo.Imm);</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(PtrReg); },</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(OffsetReg); }</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  }};</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>}</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span> </div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="keyword">template</span> &lt;<span class="keywordtype">bool</span> Signed&gt;</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>AMDGPUInstructionSelector::selectFlatOffsetImpl(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span> </div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>  <a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a> <a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a> = {{</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()); },</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); },  <span class="comment">// offset</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); }  <span class="comment">// slc</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>    }};</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span> </div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>  <span class="keywordflow">if</span> (!STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1b42b67d0df8ad1a351bbdc503c115a1">hasFlatInstOffsets</a>())</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span> </div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OpDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>  <span class="keywordflow">if</span> (!OpDef || OpDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::G_GEP)</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span> </div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>  <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> =</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>    <a class="code hl_function" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(OpDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(2).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>  <span class="keywordflow">if</span> (!<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>.hasValue())</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span> </div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>  <span class="keywordtype">unsigned</span> AddrSpace = (*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;memoperands_begin())-&gt;<a class="code hl_function" href="DataLayout_8cpp.html#a2bd8372460a72cab8cbb74b616db6880">getAddrSpace</a>();</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>  <span class="keywordflow">if</span> (!TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0ec4ca72e0920bcfea55c4f848f31c6b">isLegalFLATOffset</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>.getValue(), AddrSpace, <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>))</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">Default</a>;</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span> </div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#aa8c11d016a2dd473a4cf0ed1da777f5ea67f23a49a4828b272554feea07834f7d">BasePtr</a> = OpDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span> </div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(BasePtr); },</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>.getValue()); },</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); }  <span class="comment">// slc</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>    }};</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>}</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span> </div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>AMDGPUInstructionSelector::selectFlatOffset(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>  <span class="keywordflow">return</span> selectFlatOffsetImpl&lt;false&gt;(Root);</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>}</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span> </div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>AMDGPUInstructionSelector::selectFlatOffsetSigned(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>  <span class="keywordflow">return</span> selectFlatOffsetImpl&lt;true&gt;(Root);</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>}</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span> </div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment">// FIXME: Implement</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a25575556445bf2e9813f6b8072ffcc4d"> 1601</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a25575556445bf2e9813f6b8072ffcc4d">signBitIsZero</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op,</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>}</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span> </div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a4c8635ae6e8dd81e588dfd7c6a18df21"> 1606</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a4c8635ae6e8dd81e588dfd7c6a18df21">isStackPtrRelative</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;PtrInfo) {</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>  <span class="keyword">auto</span> PSV = PtrInfo.<a class="code hl_variable" href="structllvm_1_1MachinePointerInfo.html#a80f65d6bf5e507ea21658108377b48e0">V</a>.<a class="code hl_function" href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">dyn_cast</a>&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a> *&gt;();</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>  <span class="keywordflow">return</span> PSV &amp;&amp; PSV-&gt;<a class="code hl_function" href="classllvm_1_1PseudoSourceValue.html#a9960e9de1538cbfcc9cc426c9b1c2cf7">isStack</a>();</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>}</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span> </div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>AMDGPUInstructionSelector::selectMUBUFScratchOffen(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span> </div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>  int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = 0;</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a7504c9d8d905ecd2b46f192cbd9fb9a9">mi_match</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(Offset))) {</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> HighBits = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span> </div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>    <span class="comment">// TODO: Should this be inside the render function? The iterator seems to</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>    <span class="comment">// move.</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc(), TII.get(AMDGPU::V_MOV_B32_e32),</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>            HighBits)</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset &amp; ~4095);</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span> </div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>    <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// rsrc</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getScratchRSrcReg());</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>             },</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>             [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// vaddr</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(HighBits);</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>             },</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>             [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;memoperands_begin();</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>               <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;PtrInfo = MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#aaf6610b5b6565e4f1b56ca78c804654f">getPointerInfo</a>();</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span> </div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SOffsetReg = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a4c8635ae6e8dd81e588dfd7c6a18df21">isStackPtrRelative</a>(PtrInfo)</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>                                         ? <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getStackPtrOffsetReg()</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>                                         : <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getScratchWaveOffsetReg();</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SOffsetReg);</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>             },</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>             [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// offset</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset &amp; 4095);</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>             }}};</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>  }</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span> </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Offset == 0);</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span> </div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>  <span class="comment">// Try to fold a frame index directly into the MUBUF vaddr field, and any</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>  <span class="comment">// offsets.</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>  <a class="code hl_class" href="classllvm_1_1Optional.html">Optional&lt;int&gt;</a> FI;</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VAddr = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RootDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1InstructionSelector.html#a2cd7728e702b1492235a5b8968ecb59d">isBaseWithConstantOffset</a>(Root, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LHS = RootDef-&gt;getOperand(1);</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS = RootDef-&gt;getOperand(2);</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LHSDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(LHS.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RHSDef = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(RHS.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>      <span class="keywordflow">if</span> (LHSDef &amp;&amp; RHSDef) {</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>        int64_t PossibleOffset =</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>            RHSDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a29e05cd075864928ae65e1751fdc346e">getCImm</a>()-&gt;<a class="code hl_function" href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">getSExtValue</a>();</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(PossibleOffset) &amp;&amp;</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>            (!STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3c9cd4a438837eb5883a8b62107e8219">privateMemoryResourceIsRangeChecked</a>() ||</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>             <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a25575556445bf2e9813f6b8072ffcc4d">signBitIsZero</a>(LHS, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))) {</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>          <span class="keywordflow">if</span> (LHSDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_FRAME_INDEX)</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>            FI = LHSDef-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>            VAddr = LHS.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>          <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = PossibleOffset;</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>        }</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>      }</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RootDef-&gt;getOpcode() == AMDGPU::G_FRAME_INDEX) {</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>      FI = RootDef-&gt;getOperand(1).getIndex();</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>    }</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  }</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span> </div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  <span class="comment">// If we don&#39;t know this private access is a local stack object, it needs to</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>  <span class="comment">// be relative to the entry point&#39;s scratch wave offset register.</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  <span class="comment">// TODO: Should split large offsets that don&#39;t fit like above.</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>  <span class="comment">// TODO: Don&#39;t use scratch wave offset just because the offset didn&#39;t fit.</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SOffset = FI.<a class="code hl_function" href="classllvm_1_1Optional.html#aa03af50526469136312b496ed6b05863">hasValue</a>() ? <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getStackPtrOffsetReg()</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>                                   : <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getScratchWaveOffsetReg();</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span> </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// rsrc</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>             MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getScratchRSrcReg());</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>           },</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// vaddr</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>             <span class="keywordflow">if</span> (FI.<a class="code hl_function" href="classllvm_1_1Optional.html#aa03af50526469136312b496ed6b05863">hasValue</a>())</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FI.<a class="code hl_function" href="classllvm_1_1Optional.html#ad5fb58896a075795aad44a6bacdeb995">getValue</a>());</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>             <span class="keywordflow">else</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(VAddr);</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>           },</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>             MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SOffset);</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>           },</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// offset</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>             MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset);</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>           }}};</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>}</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span> </div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><a class="code hl_class" href="classllvm_1_1Optional.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>AMDGPUInstructionSelector::selectMUBUFScratchOffset(</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span> </div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>  int64_t <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = 0;</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a7504c9d8d905ecd2b46f192cbd9fb9a9">mi_match</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">m_ICst</a>(Offset)) ||</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>      !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(Offset))</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span> </div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;memoperands_begin();</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;PtrInfo = MMO-&gt;getPointerInfo();</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span> </div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SOffsetReg = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a4c8635ae6e8dd81e588dfd7c6a18df21">isStackPtrRelative</a>(PtrInfo)</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>                            ? <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getStackPtrOffsetReg()</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>                            : <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getScratchWaveOffsetReg();</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getScratchRSrcReg());</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>      },                                                         <span class="comment">// rsrc</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">addReg</a>(SOffsetReg); }, <span class="comment">// soffset</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Offset); }      <span class="comment">// offset</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>  }};</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs.</div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a1ab538c256c3204b950075744d5b2b16"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_PREDICATES_INIT</div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a1cd36a579f079f7f4506d9d097b2f0a8"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_TEMPORARIES_INIT</div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a25575556445bf2e9813f6b8072ffcc4d"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a25575556445bf2e9813f6b8072ffcc4d">signBitIsZero</a></div><div class="ttdeci">static bool signBitIsZero(const MachineOperand &amp;Op, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l01601">AMDGPUInstructionSelector.cpp:1601</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a3d9c3b32c8587bf6039cd8a5faee1bf8"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a3d9c3b32c8587bf6039cd8a5faee1bf8">buildEXP</a></div><div class="ttdeci">static MachineInstr * buildEXP(const TargetInstrInfo &amp;TII, MachineInstr *Insert, unsigned Tgt, unsigned Reg0, unsigned Reg1, unsigned Reg2, unsigned Reg3, unsigned VM, bool Compr, unsigned Enabled, bool Done)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00722">AMDGPUInstructionSelector.cpp:722</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a45196db8d0526bb15f9684498739ce42"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a></div><div class="ttdeci">static bool shouldUseAndMask(unsigned Size, unsigned &amp;Mask)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00967">AMDGPUInstructionSelector.cpp:967</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a4c8635ae6e8dd81e588dfd7c6a18df21"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a4c8635ae6e8dd81e588dfd7c6a18df21">isStackPtrRelative</a></div><div class="ttdeci">static bool isStackPtrRelative(const MachinePointerInfo &amp;PtrInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l01606">AMDGPUInstructionSelector.cpp:1606</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a6dee2d9e1e2a288de903228075ac71de"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a></div><div class="ttdeci">static bool isConstant(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l01175">AMDGPUInstructionSelector.cpp:1175</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a765767c2535b2960404e43ac06025b75"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a></div><div class="ttdeci">static int sizeToSubRegIndex(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00896">AMDGPUInstructionSelector.cpp:896</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_aaab739d5e76cedd61b85b54d0bdc63c1"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a></div><div class="ttdeci">static unsigned getLogicalBitOpcode(unsigned Opc, bool Is64)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00251">AMDGPUInstructionSelector.cpp:251</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_aab0b8fe13f031662fdeeaecf918ac245"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">getV_CMPOpcode</a></div><div class="ttdeci">static int getV_CMPOpcode(CmpInst::Predicate P, unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00604">AMDGPUInstructionSelector.cpp:604</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_adf8f8de7b090de4f07197cfd2c8e400d"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#adf8f8de7b090de4f07197cfd2c8e400d">getConstant</a></div><div class="ttdeci">static int64_t getConstant(const MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00247">AMDGPUInstructionSelector.cpp:247</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_af551074df43c6ce2a1402eee47af1566"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#af551074df43c6ce2a1402eee47af1566">isSCC</a></div><div class="ttdeci">static bool isSCC(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00064">AMDGPUInstructionSelector.cpp:64</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8h_html"><div class="ttname"><a href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a></div><div class="ttdoc">This file declares the targeting of the InstructionSelector class for AMDGPU.</div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AMDGPU.</div></div>
<div class="ttc" id="aAMDGPURegisterInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a></div><div class="ttdoc">TargetRegisterInfo interface that is implemented by all hw codegen targets.</div></div>
<div class="ttc" id="aAMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget.</div></div>
<div class="ttc" id="aAMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets.</div></div>
<div class="ttc" id="aBlockFrequencyInfoImpl_8h_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="BlockFrequencyInfoImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="BlockFrequencyInfoImpl_8h_source.html#l00047">BlockFrequencyInfoImpl.h:47</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00021">CSEInfo.cpp:21</a></div></div>
<div class="ttc" id="aCompiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements.</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00250">Compiler.h:250</a></div></div>
<div class="ttc" id="aDataLayout_8cpp_html_a2bd8372460a72cab8cbb74b616db6880"><div class="ttname"><a href="DataLayout_8cpp.html#a2bd8372460a72cab8cbb74b616db6880">getAddrSpace</a></div><div class="ttdeci">static unsigned getAddrSpace(StringRef R)</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8cpp_source.html#l00229">DataLayout.cpp:229</a></div></div>
<div class="ttc" id="aDebug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aInstructionSelectorImpl_8h_html"><div class="ttname"><a href="InstructionSelectorImpl_8h.html">InstructionSelectorImpl.h</a></div></div>
<div class="ttc" id="aInstructionSelector_8h_html"><div class="ttname"><a href="InstructionSelector_8h.html">InstructionSelector.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04569">NVPTXISelLowering.cpp:4569</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aStatistic_8cpp_html_a558f5c44426d0eb7abb82a65e8892d9a"><div class="ttname"><a href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a></div><div class="ttdeci">static bool Enabled</div><div class="ttdef"><b>Definition:</b> <a href="Statistic_8cpp_source.html#l00050">Statistic.cpp:50</a></div></div>
<div class="ttc" id="aType_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstructionSelector_html_a203023216032eb2fbf52960b97876e8b"><div class="ttname"><a href="classllvm_1_1AMDGPUInstructionSelector.html#a203023216032eb2fbf52960b97876e8b">llvm::AMDGPUInstructionSelector::AMDGPUInstructionSelector</a></div><div class="ttdeci">AMDGPUInstructionSelector(const GCNSubtarget &amp;STI, const AMDGPURegisterBankInfo &amp;RBI, const AMDGPUTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00046">AMDGPUInstructionSelector.cpp:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstructionSelector_html_a31d8f3539028d6af3bbcd78745ea50bf"><div class="ttname"><a href="classllvm_1_1AMDGPUInstructionSelector.html#a31d8f3539028d6af3bbcd78745ea50bf">llvm::AMDGPUInstructionSelector::getName</a></div><div class="ttdeci">static const char * getName()</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00038">AMDGPURegisterBankInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetMachine_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html">llvm::AMDGPUTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00032">AMDGPUTargetMachine.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html_a9c5a2112c559ffbe2c7bbf5698b6482f"><div class="ttname"><a href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">llvm::APFloat::bitcastToAPInt</a></div><div class="ttdeci">APInt bitcastToAPInt() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01104">APFloat.h:1104</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a217e0207d9cc8e046c2dccbf0e4bb198"><div class="ttname"><a href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Get zero extended value.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01562">APInt.h:1562</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a317c64fd4cfebc88e79387b3821a629d"><div class="ttname"><a href="classllvm_1_1APInt.html#a317c64fd4cfebc88e79387b3821a629d">llvm::APInt::trunc</a></div><div class="ttdeci">APInt trunc(unsigned width) const</div><div class="ttdoc">Truncate to new width.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00813">APInt.cpp:813</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_ab6006923d1a3139d70abc8f6552a7960"><div class="ttname"><a href="classllvm_1_1APInt.html#ab6006923d1a3139d70abc8f6552a7960">llvm::APInt::ashr</a></div><div class="ttdeci">APInt ashr(unsigned ShiftAmt) const</div><div class="ttdoc">Arithmetic right-shift function.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00946">APInt.h:946</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00732">InstrTypes.h:732</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">llvm::CmpInst::ICMP_SLT</a></div><div class="ttdeci">@ ICMP_SLT</div><div class="ttdoc">signed less than</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00761">InstrTypes.h:761</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a2751d6136a2819749dcef65dc19a4246"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a2751d6136a2819749dcef65dc19a4246">llvm::CmpInst::ICMP_SLE</a></div><div class="ttdeci">@ ICMP_SLE</div><div class="ttdoc">signed less or equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00762">InstrTypes.h:762</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a573bcd571c938fce863525330bbfc4b8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a573bcd571c938fce863525330bbfc4b8">llvm::CmpInst::ICMP_UGE</a></div><div class="ttdeci">@ ICMP_UGE</div><div class="ttdoc">unsigned greater or equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00756">InstrTypes.h:756</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a607cecdc5172814382033e001ed11fad">llvm::CmpInst::ICMP_UGT</a></div><div class="ttdeci">@ ICMP_UGT</div><div class="ttdoc">unsigned greater than</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00755">InstrTypes.h:755</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">llvm::CmpInst::ICMP_SGT</a></div><div class="ttdeci">@ ICMP_SGT</div><div class="ttdoc">signed greater than</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00759">InstrTypes.h:759</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a91d86a4753c8bd7624e01bf565d87f8e">llvm::CmpInst::ICMP_ULT</a></div><div class="ttdeci">@ ICMP_ULT</div><div class="ttdoc">unsigned less than</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00757">InstrTypes.h:757</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">llvm::CmpInst::ICMP_EQ</a></div><div class="ttdeci">@ ICMP_EQ</div><div class="ttdoc">equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00753">InstrTypes.h:753</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">llvm::CmpInst::ICMP_NE</a></div><div class="ttdeci">@ ICMP_NE</div><div class="ttdoc">not equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00754">InstrTypes.h:754</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ac1aa7b798ba11d2e497d5cce6ce6d3dc"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac1aa7b798ba11d2e497d5cce6ce6d3dc">llvm::CmpInst::ICMP_SGE</a></div><div class="ttdeci">@ ICMP_SGE</div><div class="ttdoc">signed greater or equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00760">InstrTypes.h:760</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ad92f160316221fd4090520bb2b3cefc5"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ad92f160316221fd4090520bb2b3cefc5">llvm::CmpInst::ICMP_ULE</a></div><div class="ttdeci">@ ICMP_ULE</div><div class="ttdoc">unsigned less or equal</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00758">InstrTypes.h:758</a></div></div>
<div class="ttc" id="aclassllvm_1_1CodeGenCoverage_html"><div class="ttname"><a href="classllvm_1_1CodeGenCoverage.html">llvm::CodeGenCoverage</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGenCoverage_8h_source.html#l00020">CodeGenCoverage.h:20</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html_a32aa14715eeb813d764fcf20f161f0a1"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#a32aa14715eeb813d764fcf20f161f0a1">llvm::ConstantFP::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00302">Constants.h:302</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html_aa8f4be0661aa64f5b1f20b15e93bb403"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">llvm::ConstantInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdoc">Return the constant as a 64-bit integer value after it has been sign extended as appropriate for the ...</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00156">Constants.h:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html_ac09a21c371a9c535cbc13e8f82503aec"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#ac09a21c371a9c535cbc13e8f82503aec">llvm::ConstantInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Return the constant as a 64-bit unsigned integer value after it has been zero extended as appropriate...</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00148">Constants.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00246">AMDGPUSubtarget.h:247</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a0c71068f31a85453c97cfb17a44746b0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">llvm::GCNSubtarget::hasScalarCompareEq64</a></div><div class="ttdeci">bool hasScalarCompareEq64() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00927">AMDGPUSubtarget.h:927</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a1b42b67d0df8ad1a351bbdc503c115a1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1b42b67d0df8ad1a351bbdc503c115a1">llvm::GCNSubtarget::hasFlatInstOffsets</a></div><div class="ttdeci">bool hasFlatInstOffsets() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00682">AMDGPUSubtarget.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a3c9cd4a438837eb5883a8b62107e8219"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3c9cd4a438837eb5883a8b62107e8219">llvm::GCNSubtarget::privateMemoryResourceIsRangeChecked</a></div><div class="ttdeci">bool privateMemoryResourceIsRangeChecked() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00631">AMDGPUSubtarget.h:631</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ae431b2e8fc0aee94b01cece42984d2dd"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">llvm::GCNSubtarget::hasAddNoCarry</a></div><div class="ttdeci">bool hasAddNoCarry() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00738">AMDGPUSubtarget.h:738</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html">llvm::InstructionSelector</a></div><div class="ttdoc">Provides the logic to select generic machine instructions.</div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00354">InstructionSelector.h:354</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html_a2cd7728e702b1492235a5b8968ecb59d"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a2cd7728e702b1492235a5b8968ecb59d">llvm::InstructionSelector::isBaseWithConstantOffset</a></div><div class="ttdeci">bool isBaseWithConstantOffset(const MachineOperand &amp;Root, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">Return true if the specified operand is a G_GEP with a G_CONSTANT on the right-hand side.</div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8cpp_source.html#l00057">InstructionSelector.cpp:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a06556397154ef3800c57f0e8dc4b602a"><div class="ttname"><a href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">llvm::LLT::isScalar</a></div><div class="ttdeci">bool isScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00091">LowLevelTypeImpl.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a66e6c2873abeda6a86256fd571f3bac0"><div class="ttname"><a href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">llvm::LLT::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00089">LowLevelTypeImpl.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acf6442108e21e7e5379feb8962de65b7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00474">MachineFunction.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00558">MachineFunction.h:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a3b0f019566986d3aa4354efd254b7f0c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a3b0f019566986d3aa4354efd254b7f0c">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(unsigned RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00107">MachineInstrBuilder.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a4d5cadc953c8b076bd0b5a62c5cd2358"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4d5cadc953c8b076bd0b5a62c5cd2358">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned char TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a62388b0a897b786dc5ea232c7b926bff"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a62388b0a897b786dc5ea232c7b926bff">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(unsigned RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00114">MachineInstrBuilder.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a713eab58694282971c413a0d6de5975c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a86a93dd8ddbce120d8c3101c16bc3cc6"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a96e5a87aa1f2294a2ba1189047987083"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a96e5a87aa1f2294a2ba1189047987083">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00427">MachineInstr.h:427</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1e855100f407ca4be098d0050be403b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00272">MachineInstr.h:272</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00432">MachineInstr.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a3f583e2bb417139560bde043214d064a"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">llvm::MachineMemOperand::getAddrSpace</a></div><div class="ttdeci">unsigned getAddrSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00218">MachineMemOperand.h:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaf6610b5b6565e4f1b56ca78c804654f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaf6610b5b6565e4f1b56ca78c804654f">llvm::MachineMemOperand::getPointerInfo</a></div><div class="ttdeci">const MachinePointerInfo &amp; getPointerInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00191">MachineMemOperand.h:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_add9e6ff8fe1923cb64757a6dbcd61676"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#add9e6ff8fe1923cb64757a6dbcd61676">llvm::MachineMemOperand::getValue</a></div><div class="ttdeci">const Value * getValue() const</div><div class="ttdoc">Return the base address of the memory access.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00200">MachineMemOperand.h:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00354">MachineOperand.h:354</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00384">MachineOperand.h:384</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a29e05cd075864928ae65e1751fdc346e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a29e05cd075864928ae65e1751fdc346e">llvm::MachineOperand::getCImm</a></div><div class="ttdeci">const ConstantInt * getCImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00531">MachineOperand.h:531</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a2f9eb80fcb6bb6b765539193fb51d651"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2f9eb80fcb6bb6b765539193fb51d651">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00765">MachineOperand.h:765</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a32ea768fbb182d6bbe3ff85ae1eb7031"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">llvm::MachineOperand::isCImm</a></div><div class="ttdeci">bool isCImm() const</div><div class="ttdoc">isCImm - Test if this is a MO_CImmediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00315">MachineOperand.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00526">MachineOperand.h:526</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00379">MachineOperand.h:379</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00311">MachineOperand.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00364">MachineOperand.h:364</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00313">MachineOperand.h:313</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a9719077fcba2cd439e84897257a47bb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00232">MachineOperand.h:232</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aa2d3a60e597b4a6cf24ee4ac12d2cdbf"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">llvm::MachineOperand::isDebug</a></div><div class="ttdeci">bool isDebug() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00435">MachineOperand.h:435</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00153">MachineOperand.cpp:153</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00546">MachineOperand.h:546</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00374">MachineOperand.h:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00747">MachineOperand.h:747</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_abd6aa9da048ef7a4faeaac6484d5c9a6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">llvm::MachineOperand::isEarlyClobber</a></div><div class="ttdeci">bool isEarlyClobber() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00425">MachineOperand.h:425</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00349">MachineOperand.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad3008c73231cdb4922d197fe56525364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">llvm::MachineOperand::isInternalRead</a></div><div class="ttdeci">bool isInternalRead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00420">MachineOperand.h:420</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aee59c647052fc9557561e596681da3c0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aee59c647052fc9557561e596681da3c0">llvm::MachineOperand::getFPImm</a></div><div class="ttdeci">const ConstantFP * getFPImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00536">MachineOperand.h:536</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_afcb818bd3e34498f8f72ca555a36d5eb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const</div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00317">MachineOperand.h:317</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00215">Optional.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1Optional_html_aa03af50526469136312b496ed6b05863"><div class="ttname"><a href="classllvm_1_1Optional.html#aa03af50526469136312b496ed6b05863">llvm::Optional::hasValue</a></div><div class="ttdeci">bool hasValue() const</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00259">Optional.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1Optional_html_ad5fb58896a075795aad44a6bacdeb995"><div class="ttname"><a href="classllvm_1_1Optional.html#ad5fb58896a075795aad44a6bacdeb995">llvm::Optional::getValue</a></div><div class="ttdeci">const T &amp; getValue() const LLVM_LVALUE_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00255">Optional.h:255</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerUnion_html"><div class="ttname"><a href="classllvm_1_1PointerUnion.html">llvm::PointerUnion</a></div><div class="ttdoc">A discriminated union of two or more pointer types, with the discriminator in the low bit of the poin...</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00163">PointerUnion.h:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerUnion_html_a47a37d4a29c6d015b0ec9b0e722110fe"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a47a37d4a29c6d015b0ec9b0e722110fe">llvm::PointerUnion::get</a></div><div class="ttdeci">T get() const</div><div class="ttdoc">Returns the value of the specified pointer type.</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00205">PointerUnion.h:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1PointerUnion_html_a9147352f78d98ee246f25d3300e0aaba"><div class="ttname"><a href="classllvm_1_1PointerUnion.html#a9147352f78d98ee246f25d3300e0aaba">llvm::PointerUnion::dyn_cast</a></div><div class="ttdeci">T dyn_cast() const</div><div class="ttdoc">Returns the current pointer if it is of the specified pointer type, otherwises returns null.</div><div class="ttdef"><b>Definition:</b> <a href="PointerUnion_8h_source.html#l00212">PointerUnion.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1PseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html">llvm::PseudoSourceValue</a></div><div class="ttdoc">Special value supplied for machine level alias analysis.</div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00035">PseudoSourceValue.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1PseudoSourceValue_html_a9960e9de1538cbfcc9cc426c9b1c2cf7"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9960e9de1538cbfcc9cc426c9b1c2cf7">llvm::PseudoSourceValue::isStack</a></div><div class="ttdeci">bool isStack() const</div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00067">PseudoSourceValue.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a03400563b62282df90443c4893d1f0e9"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">llvm::RegisterBankInfo::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00489">RegisterBankInfo.cpp:489</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a1cfd8b1df608cb89b0acb94d29d447b3"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">llvm::RegisterBankInfo::constrainGenericRegister</a></div><div class="ttdeci">static const TargetRegisterClass * constrainGenericRegister(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Constrain the (possibly generic) virtual register Reg to RC.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00127">RegisterBankInfo.cpp:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_ab5092c9e3173624b66ddbec3e360101d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00430">RegisterBankInfo.h:430</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00018">Register.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0ec4ca72e0920bcfea55c4f848f31c6b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0ec4ca72e0920bcfea55c4f848f31c6b">llvm::SIInstrInfo::isLegalFLATOffset</a></div><div class="ttdeci">bool isLegalFLATOffset(int64_t Offset, unsigned AddrSpace, bool Signed) const</div><div class="ttdoc">Returns if Offset is legal for the subtarget as the offset to a FLAT encoded instruction.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06121">SIInstrInfo.cpp:6121</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6f42f246e7fe1f60196d02fd63890a13"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">llvm::SIInstrInfo::isLegalMUBUFImmOffset</a></div><div class="ttdeci">static bool isLegalMUBUFImmOffset(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00969">SIInstrInfo.h:969</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00312">SIMachineFunctionInfo.h:312</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a24ef14454eac4654a32170729e897ff0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">llvm::SIRegisterInfo::getRegClassForReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForReg(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01803">SIRegisterInfo.cpp:1803</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4b7ead7725a07da4240f0edea1e4a2d6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">llvm::SIRegisterInfo::getRegSplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; getRegSplitParts(const TargetRegisterClass *RC, unsigned EltSize) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01628">SIRegisterInfo.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a627e6584be398e0555f4b38d8f26f546"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">llvm::SIRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01942">SIRegisterInfo.cpp:1942</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8970a99110a2d04fd4c39c47919068f0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00133">SIRegisterInfo.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8bebeaaa44e5522df8b680612d239980"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8bebeaaa44e5522df8b680612d239980">llvm::SIRegisterInfo::getRegClassForTypeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForTypeOnBank(LLT Ty, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00262">SIRegisterInfo.h:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a905ab9a0629b7a9e2e6191462cdddfd7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">llvm::SIRegisterInfo::getRegClassForSizeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForSizeOnBank(unsigned Size, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01891">SIRegisterInfo.cpp:1891</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ab4c5b0703011de771253a0a29f38fb41"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">llvm::SIRegisterInfo::getVCC</a></div><div class="ttdeci">unsigned getVCC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01949">SIRegisterInfo.cpp:1949</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac3849d39b02d4071b4fca54e2c7f49c7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">llvm::SIRegisterInfo::getBoolRC</a></div><div class="ttdeci">const TargetRegisterClass * getBoolRC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00272">SIRegisterInfo.h:272</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae13a2d4e77a20d7844faee6e8cbcec42"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00277">SIRegisterInfo.h:277</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00126">TargetRegisterInfo.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00072">Value.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Scheduler_html_a0113fd8e2f25ac69b90b9ac8ded672f6"><div class="ttname"><a href="classllvm_1_1mca_1_1Scheduler.html#a0113fd8e2f25ac69b90b9ac8ded672f6">llvm::mca::Scheduler::select</a></div><div class="ttdeci">InstRef select()</div><div class="ttdoc">Select the next instruction to issue from the ReadySet.</div><div class="ttdef"><b>Definition:</b> <a href="Scheduler_8cpp_source.html#l00193">Scheduler.cpp:193</a></div></div>
<div class="ttc" id="allvm_2CodeGen_2GlobalISel_2Utils_8h_html"><div class="ttname"><a href="llvm_2CodeGen_2GlobalISel_2Utils_8h.html">Utils.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespaceAMDGPUAS_html_a9b5baff3eb2c6535f262cd6b7fe292e7abd16fac39b8769260b5e448d3bd5a58f"><div class="ttname"><a href="namespaceAMDGPUAS.html#a9b5baff3eb2c6535f262cd6b7fe292e7abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a></div><div class="ttdeci">@ CONSTANT_ADDRESS_32BIT</div><div class="ttdoc">Address space for 32-bit constant memory.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00273">AMDGPU.h:273</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00339">SIDefines.h:339</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7ff290402c84552fd9fd3caedb9b00e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">llvm::AMDGPU::isLegalSMRDImmOffset</a></div><div class="ttdeci">bool isLegalSMRDImmOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01207">AMDGPUBaseInfo.cpp:1207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aedabe9a341c4f2ec7f3604472d597651"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">llvm::AMDGPU::getSMRDEncodedOffset</a></div><div class="ttdeci">int64_t getSMRDEncodedOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01201">AMDGPUBaseInfo.cpp:1201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a85e405f5f0d856ce5ee948ebf81a0df5"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a85e405f5f0d856ce5ee948ebf81a0df5">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">llvm::MCID::Add</a></div><div class="ttdeci">@ Add</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00153">MCInstrDesc.h:153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">llvm::MCID::Select</a></div><div class="ttdeci">@ Select</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00132">MCInstrDesc.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a04d383e8f4a37abbd0f5e1b2870e1da3"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a04d383e8f4a37abbd0f5e1b2870e1da3">llvm::MIPatternMatch::m_ICst</a></div><div class="ttdeci">ConstantMatch m_ICst(int64_t &amp;Cst)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00055">MIPatternMatch.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a7504c9d8d905ecd2b46f192cbd9fb9a9"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a7504c9d8d905ecd2b46f192cbd9fb9a9">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="MIPatternMatch_8h_source.html#l00024">MIPatternMatch.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdeci">@ Ret</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00118">MipsISelLowering.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdeci">@ Ins</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7a2fee1a7db4e84247a193a9af1f907013"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a2fee1a7db4e84247a193a9af1f907013">llvm::RegState::Dead</a></div><div class="ttdeci">@ Dead</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00047">MachineInstrBuilder.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a01ac90f45467b542efe5d3f1d4f129c7ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a01ac90f45467b542efe5d3f1d4f129c7ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdeci">@ Undef</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_ac1a0af9416eb906d60a36072baaa8f3ca1be8a1ab79f4d1830526cc8d48960168"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#ac1a0af9416eb906d60a36072baaa8f3ca1be8a1ab79f4d1830526cc8d48960168">llvm::SISrcMods::ABS</a></div><div class="ttdeci">@ ABS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00180">SIDefines.h:180</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_ac1a0af9416eb906d60a36072baaa8f3caf1ceb53a1b47dab205dc19070b47a1a6"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#ac1a0af9416eb906d60a36072baaa8f3caf1ceb53a1b47dab205dc19070b47a1a6">llvm::SISrcMods::NEG</a></div><div class="ttdeci">@ NEG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00179">SIDefines.h:179</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPII_html_aa759229a77183cda0eeedf6a37ecc651a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#aa759229a77183cda0eeedf6a37ecc651a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdeci">@ Load</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00457">X86DisassemblerDecoder.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_a3fd487d9643d814ffb8ef37443e70a27acad39a154bffb61175f674d6eefaf6d0"><div class="ttname"><a href="namespacellvm_1_1codeview.html#a3fd487d9643d814ffb8ef37443e70a27acad39a154bffb61175f674d6eefaf6d0">llvm::codeview::CompileSym3Flags::Exp</a></div><div class="ttdeci">@ Exp</div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_aa8c11d016a2dd473a4cf0ed1da777f5ea67f23a49a4828b272554feea07834f7d"><div class="ttname"><a href="namespacellvm_1_1codeview.html#aa8c11d016a2dd473a4cf0ed1da777f5ea67f23a49a4828b272554feea07834f7d">llvm::codeview::EncodedFramePtrReg::BasePtr</a></div><div class="ttdeci">@ BasePtr</div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea"><div class="ttname"><a href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">llvm::codeview::FrameCookieKind::Copy</a></div><div class="ttdeci">@ Copy</div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a7a1920d61156abc05a60135aefe8bc67">llvm::ThreadPriority::Default</a></div><div class="ttdeci">@ Default</div></div>
<div class="ttc" id="anamespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00113">Utils.cpp:113</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2cdb63ce3baf9ea9a1f86aed27f40fe8"><div class="ttname"><a href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">llvm::isPreISelGenericOpcode</a></div><div class="ttdeci">bool isPreISelGenericOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a generic opcode that is not supposed to appear after ISel.</div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00030">TargetOpcodes.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_html_a443819cdc54f775be2d0836c16d3661e"><div class="ttname"><a href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">llvm::isUInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 32 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00348">MathExtras.h:348</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5542d44947f8d964b5ce3b20ea719b44"><div class="ttname"><a href="namespacellvm.html#a5542d44947f8d964b5ce3b20ea719b44">llvm::PowerOf2Ceil</a></div><div class="ttdeci">uint64_t PowerOf2Ceil(uint64_t A)</div><div class="ttdoc">Returns the power of two which is greater than or equal to the given value.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00663">MathExtras.h:663</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6497a581a4f7152729c29a368ac7d7be"><div class="ttname"><a href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">llvm::None</a></div><div class="ttdeci">const NoneType None</div><div class="ttdef"><b>Definition:</b> <a href="None_8h_source.html#l00023">None.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00477">MachineInstrBuilder.h:477</a></div></div>
<div class="ttc" id="anamespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00311">MachineInstrBuilder.h:311</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae7011440259cbae2e89a2a2c9bb93b74"><div class="ttname"><a href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">llvm::getConstantVRegVal</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getConstantVRegVal(unsigned VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00210">Utils.cpp:210</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterInfo_html_a90d31dc23df03e49ebb4fc9632f50636"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a90d31dc23df03e49ebb4fc9632f50636">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00029">AMDGPURegisterInfo.cpp:29</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_a80f65d6bf5e507ea21658108377b48e0"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a80f65d6bf5e507ea21658108377b48e0">llvm::MachinePointerInfo::V</a></div><div class="ttdeci">PointerUnion&lt; const Value *, const PseudoSourceValue * &gt; V</div><div class="ttdoc">This is the IR pointer value for the access, or it is null if unknown.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00040">MachineMemOperand.h:40</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:36 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
