{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 11:59:43 2006 " "Info: Processing started: Mon Jan 30 11:59:43 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex6_VHDL_flipflop -c ex6_VHDL_flipflop " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex6_VHDL_flipflop -c ex6_VHDL_flipflop" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex6_VHDL_flipflop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex6_VHDL_flipflop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex6_VHDL_flipflop " "Info: Found entity 1: ex6_VHDL_flipflop" {  } { { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Latch_VHDL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Latch_VHDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch_VHDL-Latch_VHDL_architecture " "Info: Found design unit 1: Latch_VHDL-Latch_VHDL_architecture" {  } { { "Latch_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/Latch_VHDL.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Latch_VHDL " "Info: Found entity 1: Latch_VHDL" {  } { { "Latch_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/Latch_VHDL.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_ff_VHDL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file D_ff_VHDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_ff_VHDL-D_ff_VHDL_architecture " "Info: Found design unit 1: D_ff_VHDL-D_ff_VHDL_architecture" {  } { { "D_ff_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/D_ff_VHDL.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 D_ff_VHDL " "Info: Found entity 1: D_ff_VHDL" {  } { { "D_ff_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/D_ff_VHDL.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_ff_set_reset_VHDL.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file D_ff_set_reset_VHDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_ff_set_reset_VHDL-D_ff_set_reset_VHDL_architecture " "Info: Found design unit 1: D_ff_set_reset_VHDL-D_ff_set_reset_VHDL_architecture" {  } { { "D_ff_set_reset_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/D_ff_set_reset_VHDL.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 D_ff_set_reset_VHDL " "Info: Found entity 1: D_ff_set_reset_VHDL" {  } { { "D_ff_set_reset_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/D_ff_set_reset_VHDL.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex6_VHDL_flipflop " "Info: Elaborating entity \"ex6_VHDL_flipflop\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED4 " "Warning: Pin \"LED4\" is missing source" {  } { { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 448 568 744 464 "LED4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED5 " "Warning: Pin \"LED5\" is missing source" {  } { { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 496 568 744 512 "LED5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED6 " "Warning: Pin \"LED6\" is missing source" {  } { { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 472 568 744 488 "LED6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED7 " "Warning: Pin \"LED7\" is missing source" {  } { { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 520 568 744 536 "LED7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_VHDL Latch_VHDL:inst " "Info: Elaborating entity \"Latch_VHDL\" for hierarchy \"Latch_VHDL:inst\"" {  } { { "ex6_VHDL_flipflop.bdf" "inst" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 136 336 464 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q Latch_VHDL.vhd(49) " "Warning (10631): VHDL Process Statement warning at Latch_VHDL.vhd(49): signal or variable \"Q\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"Q\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "Latch_VHDL.vhd" "" { Text "C:/altera/FPGA_course/ex6/Latch_VHDL.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: signal or variable \"%1!s!\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_ff_VHDL D_ff_VHDL:inst1 " "Info: Elaborating entity \"D_ff_VHDL\" for hierarchy \"D_ff_VHDL:inst1\"" {  } { { "ex6_VHDL_flipflop.bdf" "inst1" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 256 336 464 360 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_ff_set_reset_VHDL D_ff_set_reset_VHDL:inst2 " "Info: Elaborating entity \"D_ff_set_reset_VHDL\" for hierarchy \"D_ff_set_reset_VHDL:inst2\"" {  } { { "ex6_VHDL_flipflop.bdf" "inst2" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 384 336 464 520 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED4 GND " "Warning: Pin \"LED4\" stuck at GND" {  } { { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 448 568 744 464 "LED4" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED5 GND " "Warning: Pin \"LED5\" stuck at GND" {  } { { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 496 568 744 512 "LED5" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED6 GND " "Warning: Pin \"LED6\" stuck at GND" {  } { { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 472 568 744 488 "LED6" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7 GND " "Warning: Pin \"LED7\" stuck at GND" {  } { { "ex6_VHDL_flipflop.bdf" "" { Schematic "C:/altera/FPGA_course/ex6/ex6_VHDL_flipflop.bdf" { { 520 568 744 536 "LED7" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 11:59:45 2006 " "Info: Processing ended: Mon Jan 30 11:59:45 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
