Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 70c319b2dcc44b6eaf27ec4e978a0821 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXIInjector_behav xil_defaultlib.tb_AXIInjector xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.axisampler_fifo_elegant_pkg
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling architecture behavioral of entity xil_defaultlib.fifo_injector [fifo_injector_default]
Compiling architecture arch_imp of entity xil_defaultlib.TestMultiReg_v1_0_S00_AXI [testmultireg_v1_0_s00_axi_defaul...]
Compiling architecture arch_imp of entity xil_defaultlib.TestMultiReg_v1_0 [testmultireg_v1_0_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_axiinjector
Built simulation snapshot tb_AXIInjector_behav
