# Reading X:/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# do HW2RAMVHDLProject_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying X:/Quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {HW2RAMVHDLProject_7_1200mv_125c_slow.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:25:11 on Sep 20,2023
# vcom -reportprogress 300 -93 -work work HW2RAMVHDLProject_7_1200mv_125c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity altsyncramVHDL
# -- Compiling architecture structure of altsyncramVHDL
# End time: 17:25:11 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.altsyncramvhdl
# vsim work.altsyncramvhdl 
# Start time: 17:25:29 on Sep 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.altsyncramvhdl(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
vsim work.altsyncramvhdl
# End time: 17:25:37 on Sep 20,2023, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim work.altsyncramvhdl 
# Start time: 17:25:37 on Sep 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.altsyncramvhdl(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
add wave -position end  sim:/altsyncramvhdl/clock
add wave -position end  sim:/altsyncramvhdl/data
add wave -position end  sim:/altsyncramvhdl/rdaddress
add wave -position end  sim:/altsyncramvhdl/wraddress
add wave -position end  sim:/altsyncramvhdl/wren
add wave -position end  sim:/altsyncramvhdl/q
# End time: 17:40:36 on Sep 20,2023, Elapsed time: 0:14:59
# Errors: 0, Warnings: 0
