<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.5 SP1 (Version 12.900.11.2)</text>
<text>Date: Tue Feb  8 01:35:28 2022
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF300TS</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>IND</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>test2</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\Kai\Desktop\test2_RP\synthesis\test2.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>3823</cell>
 <cell>299544</cell>
 <cell>1.28</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>2592</cell>
 <cell>299544</cell>
 <cell>0.87</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1536</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>407</cell>
 <cell>512</cell>
 <cell>79.49</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>407</cell>
 <cell>512</cell>
 <cell>79.49</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>256</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>0</cell>
 <cell>2772</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>72</cell>
 <cell>952</cell>
 <cell>7.56</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>924</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>1</cell>
 <cell>48</cell>
 <cell>2.08</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>16</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>1231</cell>
 <cell>0</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>2592</cell>
 <cell>2592</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>3823</cell>
 <cell>2592</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>183</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>224</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>144</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ERRr_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: de_v1_0/de1/ERRr</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[8]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[7]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[6]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[5]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[4]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[3]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[2]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[1]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[0]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ERRr_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: de_v1_0/de1/ERRr</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[8]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[7]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[6]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[5]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[4]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[3]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[2]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[1]</cell>
</row>
<row>
 <cell>73</cell>
 <cell>INT_NET</cell>
 <cell>Net   : R_ADDR_c[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: R_ADDR_ibuf[0]</cell>
</row>
</table>
</doc>
