INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench_modified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath_modified
