Loading plugins phase: Elapsed time ==> 0s.436ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\LCD_display.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.722ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.085ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LCD_display.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\LCD_display.cyprj -dcpsoc3 LCD_display.v -verilog
======================================================================

======================================================================
Compiling:  LCD_display.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\LCD_display.cyprj -dcpsoc3 LCD_display.v -verilog
======================================================================

======================================================================
Compiling:  LCD_display.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\LCD_display.cyprj -dcpsoc3 -verilog LCD_display.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Mar 31 15:13:59 2020


======================================================================
Compiling:  LCD_display.v
Program  :   vpp
Options  :    -yv2 -q10 LCD_display.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Mar 31 15:13:59 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LCD_display.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  LCD_display.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\LCD_display.cyprj -dcpsoc3 -verilog LCD_display.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Mar 31 15:14:00 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\codegentemp\LCD_display.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\codegentemp\LCD_display.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  LCD_display.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\LCD_display.cyprj -dcpsoc3 -verilog LCD_display.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Mar 31 15:14:00 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\codegentemp\LCD_display.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\codegentemp\LCD_display.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C_1:udb_clk\
	Net_5
	\I2C_1:Net_973\
	Net_6
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_11
	\I2C_1:Net_975\
	Net_9
	Net_10
	\Timer_Stopur:Net_260\
	Net_15
	\Timer_Stopur:TimerUDB:ctrl_ten\
	\Timer_Stopur:TimerUDB:ctrl_cmode_0\
	\Timer_Stopur:TimerUDB:ctrl_tmode_1\
	\Timer_Stopur:TimerUDB:ctrl_tmode_0\
	\Timer_Stopur:TimerUDB:ctrl_ic_1\
	\Timer_Stopur:TimerUDB:ctrl_ic_0\
	Net_19
	\Timer_Stopur:TimerUDB:zeros_3\
	\Timer_Stopur:TimerUDB:zeros_2\
	\Timer_Stopur:Net_102\
	\Timer_Stopur:Net_266\
	\Timer_LCD:Net_260\
	Net_25
	\Timer_LCD:TimerUDB:ctrl_ten\
	\Timer_LCD:TimerUDB:ctrl_cmode_0\
	\Timer_LCD:TimerUDB:ctrl_tmode_1\
	\Timer_LCD:TimerUDB:ctrl_tmode_0\
	\Timer_LCD:TimerUDB:ctrl_ic_1\
	\Timer_LCD:TimerUDB:ctrl_ic_0\
	Net_29
	\Timer_LCD:TimerUDB:zeros_3\
	\Timer_LCD:TimerUDB:zeros_2\
	\Timer_LCD:Net_102\
	\Timer_LCD:Net_266\


Deleted 36 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C_1:Net_968\ to \I2C_1:Net_969\
Aliasing tmpOE__SDA_pin_net_0 to \I2C_1:Net_969\
Aliasing one to \I2C_1:Net_969\
Aliasing tmpOE__SCL_pin_net_0 to \I2C_1:Net_969\
Aliasing Net_14 to zero
Aliasing \Timer_Stopur:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_Stopur:TimerUDB:trigger_enable\ to \I2C_1:Net_969\
Aliasing \Timer_Stopur:TimerUDB:status_6\ to zero
Aliasing \Timer_Stopur:TimerUDB:status_5\ to zero
Aliasing \Timer_Stopur:TimerUDB:status_4\ to zero
Aliasing \Timer_Stopur:TimerUDB:status_0\ to \Timer_Stopur:TimerUDB:tc_i\
Aliasing Net_24 to zero
Aliasing \Timer_LCD:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_LCD:TimerUDB:trigger_enable\ to \I2C_1:Net_969\
Aliasing \Timer_LCD:TimerUDB:status_6\ to zero
Aliasing \Timer_LCD:TimerUDB:status_5\ to zero
Aliasing \Timer_LCD:TimerUDB:status_4\ to zero
Aliasing \Timer_LCD:TimerUDB:status_0\ to \Timer_LCD:TimerUDB:tc_i\
Aliasing \Timer_Stopur:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_Stopur:TimerUDB:hwEnable_reg\\D\ to \Timer_Stopur:TimerUDB:run_mode\
Aliasing \Timer_Stopur:TimerUDB:capture_out_reg_i\\D\ to \Timer_Stopur:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_LCD:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_LCD:TimerUDB:hwEnable_reg\\D\ to \Timer_LCD:TimerUDB:run_mode\
Aliasing \Timer_LCD:TimerUDB:capture_out_reg_i\\D\ to \Timer_LCD:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire \I2C_1:sda_x_wire\[0] = \I2C_1:Net_643_1\[1]
Removing Rhs of wire \I2C_1:Net_697\[3] = \I2C_1:Net_643_2\[9]
Removing Rhs of wire \I2C_1:Net_1109_0\[6] = \I2C_1:scl_yfb\[19]
Removing Rhs of wire \I2C_1:Net_1109_1\[7] = \I2C_1:sda_yfb\[20]
Removing Lhs of wire \I2C_1:scl_x_wire\[10] = \I2C_1:Net_643_0\[8]
Removing Lhs of wire \I2C_1:Net_968\[12] = \I2C_1:Net_969\[11]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[22] = \I2C_1:Net_969\[11]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[25] = \I2C_1:Net_969\[11]
Removing Rhs of wire tmpOE__SDA_pin_net_0[33] = \I2C_1:Net_969\[11]
Removing Lhs of wire one[37] = tmpOE__SDA_pin_net_0[33]
Removing Lhs of wire tmpOE__SCL_pin_net_0[40] = tmpOE__SDA_pin_net_0[33]
Removing Lhs of wire Net_14[46] = zero[34]
Removing Rhs of wire Net_23[50] = \Timer_Stopur:Net_53\[51]
Removing Rhs of wire Net_23[50] = \Timer_Stopur:TimerUDB:tc_reg_i\[83]
Removing Lhs of wire \Timer_Stopur:TimerUDB:ctrl_enable\[65] = \Timer_Stopur:TimerUDB:control_7\[57]
Removing Lhs of wire \Timer_Stopur:TimerUDB:ctrl_cmode_1\[67] = zero[34]
Removing Rhs of wire \Timer_Stopur:TimerUDB:timer_enable\[76] = \Timer_Stopur:TimerUDB:runmode_enable\[88]
Removing Rhs of wire \Timer_Stopur:TimerUDB:run_mode\[77] = \Timer_Stopur:TimerUDB:hwEnable\[78]
Removing Lhs of wire \Timer_Stopur:TimerUDB:run_mode\[77] = \Timer_Stopur:TimerUDB:control_7\[57]
Removing Lhs of wire \Timer_Stopur:TimerUDB:trigger_enable\[80] = tmpOE__SDA_pin_net_0[33]
Removing Lhs of wire \Timer_Stopur:TimerUDB:tc_i\[82] = \Timer_Stopur:TimerUDB:status_tc\[79]
Removing Lhs of wire \Timer_Stopur:TimerUDB:capt_fifo_load_int\[87] = \Timer_Stopur:TimerUDB:capt_fifo_load\[75]
Removing Lhs of wire \Timer_Stopur:TimerUDB:status_6\[90] = zero[34]
Removing Lhs of wire \Timer_Stopur:TimerUDB:status_5\[91] = zero[34]
Removing Lhs of wire \Timer_Stopur:TimerUDB:status_4\[92] = zero[34]
Removing Lhs of wire \Timer_Stopur:TimerUDB:status_0\[93] = \Timer_Stopur:TimerUDB:status_tc\[79]
Removing Lhs of wire \Timer_Stopur:TimerUDB:status_1\[94] = \Timer_Stopur:TimerUDB:capt_fifo_load\[75]
Removing Rhs of wire \Timer_Stopur:TimerUDB:status_2\[95] = \Timer_Stopur:TimerUDB:fifo_full\[96]
Removing Rhs of wire \Timer_Stopur:TimerUDB:status_3\[97] = \Timer_Stopur:TimerUDB:fifo_nempty\[98]
Removing Lhs of wire \Timer_Stopur:TimerUDB:cs_addr_2\[100] = zero[34]
Removing Lhs of wire \Timer_Stopur:TimerUDB:cs_addr_1\[101] = \Timer_Stopur:TimerUDB:trig_reg\[89]
Removing Lhs of wire \Timer_Stopur:TimerUDB:cs_addr_0\[102] = \Timer_Stopur:TimerUDB:per_zero\[81]
Removing Lhs of wire Net_24[188] = zero[34]
Removing Rhs of wire Net_34[192] = \Timer_LCD:Net_53\[193]
Removing Rhs of wire Net_34[192] = \Timer_LCD:TimerUDB:tc_reg_i\[225]
Removing Lhs of wire \Timer_LCD:TimerUDB:ctrl_enable\[207] = \Timer_LCD:TimerUDB:control_7\[199]
Removing Lhs of wire \Timer_LCD:TimerUDB:ctrl_cmode_1\[209] = zero[34]
Removing Rhs of wire \Timer_LCD:TimerUDB:timer_enable\[218] = \Timer_LCD:TimerUDB:runmode_enable\[230]
Removing Rhs of wire \Timer_LCD:TimerUDB:run_mode\[219] = \Timer_LCD:TimerUDB:hwEnable\[220]
Removing Lhs of wire \Timer_LCD:TimerUDB:run_mode\[219] = \Timer_LCD:TimerUDB:control_7\[199]
Removing Lhs of wire \Timer_LCD:TimerUDB:trigger_enable\[222] = tmpOE__SDA_pin_net_0[33]
Removing Lhs of wire \Timer_LCD:TimerUDB:tc_i\[224] = \Timer_LCD:TimerUDB:status_tc\[221]
Removing Lhs of wire \Timer_LCD:TimerUDB:capt_fifo_load_int\[229] = \Timer_LCD:TimerUDB:capt_fifo_load\[217]
Removing Lhs of wire \Timer_LCD:TimerUDB:status_6\[232] = zero[34]
Removing Lhs of wire \Timer_LCD:TimerUDB:status_5\[233] = zero[34]
Removing Lhs of wire \Timer_LCD:TimerUDB:status_4\[234] = zero[34]
Removing Lhs of wire \Timer_LCD:TimerUDB:status_0\[235] = \Timer_LCD:TimerUDB:status_tc\[221]
Removing Lhs of wire \Timer_LCD:TimerUDB:status_1\[236] = \Timer_LCD:TimerUDB:capt_fifo_load\[217]
Removing Rhs of wire \Timer_LCD:TimerUDB:status_2\[237] = \Timer_LCD:TimerUDB:fifo_full\[238]
Removing Rhs of wire \Timer_LCD:TimerUDB:status_3\[239] = \Timer_LCD:TimerUDB:fifo_nempty\[240]
Removing Lhs of wire \Timer_LCD:TimerUDB:cs_addr_2\[242] = zero[34]
Removing Lhs of wire \Timer_LCD:TimerUDB:cs_addr_1\[243] = \Timer_LCD:TimerUDB:trig_reg\[231]
Removing Lhs of wire \Timer_LCD:TimerUDB:cs_addr_0\[244] = \Timer_LCD:TimerUDB:per_zero\[223]
Removing Lhs of wire \Timer_Stopur:TimerUDB:capture_last\\D\[328] = zero[34]
Removing Lhs of wire \Timer_Stopur:TimerUDB:tc_reg_i\\D\[329] = \Timer_Stopur:TimerUDB:status_tc\[79]
Removing Lhs of wire \Timer_Stopur:TimerUDB:hwEnable_reg\\D\[330] = \Timer_Stopur:TimerUDB:control_7\[57]
Removing Lhs of wire \Timer_Stopur:TimerUDB:capture_out_reg_i\\D\[331] = \Timer_Stopur:TimerUDB:capt_fifo_load\[75]
Removing Lhs of wire \Timer_LCD:TimerUDB:capture_last\\D\[332] = zero[34]
Removing Lhs of wire \Timer_LCD:TimerUDB:tc_reg_i\\D\[333] = \Timer_LCD:TimerUDB:status_tc\[221]
Removing Lhs of wire \Timer_LCD:TimerUDB:hwEnable_reg\\D\[334] = \Timer_LCD:TimerUDB:control_7\[199]
Removing Lhs of wire \Timer_LCD:TimerUDB:capture_out_reg_i\\D\[335] = \Timer_LCD:TimerUDB:capt_fifo_load\[217]

------------------------------------------------------
Aliased 0 equations, 61 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SDA_pin_net_0' (cost = 0):
tmpOE__SDA_pin_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Stopur:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_Stopur:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Stopur:TimerUDB:timer_enable\' (cost = 0):
\Timer_Stopur:TimerUDB:timer_enable\ <= (\Timer_Stopur:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_LCD:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_LCD:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_LCD:TimerUDB:timer_enable\' (cost = 0):
\Timer_LCD:TimerUDB:timer_enable\ <= (\Timer_LCD:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 6 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_Stopur:TimerUDB:capt_fifo_load\ to zero
Aliasing \Timer_LCD:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Timer_Stopur:TimerUDB:capt_fifo_load\[75] = zero[34]
Removing Lhs of wire \Timer_Stopur:TimerUDB:trig_reg\[89] = \Timer_Stopur:TimerUDB:control_7\[57]
Removing Lhs of wire \Timer_LCD:TimerUDB:capt_fifo_load\[217] = zero[34]
Removing Lhs of wire \Timer_LCD:TimerUDB:trig_reg\[231] = \Timer_LCD:TimerUDB:control_7\[199]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\LCD_display.cyprj -dcpsoc3 LCD_display.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.341ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 31 March 2020 15:14:01
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Morten\Desktop\LCD_displayMedTimer\LCD_display.cydsn\LCD_display.cyprj -d CY8C5888LTI-LP097 LCD_display.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer_Stopur:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Stopur:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer_LCD:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_LCD:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_12
    Digital Clock 1: Automatic-assigning  clock 'timer_clock_1'. Fanout=2, Signal=Net_21
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_Stopur:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Stopur:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_LCD:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_LCD:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SDA_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_pin(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            pin_input => \I2C_1:sda_x_wire\ ,
            pad => SDA_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_pin(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            pin_input => \I2C_1:Net_643_0\ ,
            pad => SCL_pin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_Stopur:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Stopur:TimerUDB:control_7\ * 
              \Timer_Stopur:TimerUDB:per_zero\
        );
        Output = \Timer_Stopur:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_LCD:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_LCD:TimerUDB:control_7\ * \Timer_LCD:TimerUDB:per_zero\
        );
        Output = \Timer_LCD:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Stopur:TimerUDB:control_7\ * 
              \Timer_Stopur:TimerUDB:per_zero\
        );
        Output = Net_23 (fanout=1)

    MacroCell: Name=Net_34, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_LCD:TimerUDB:control_7\ * \Timer_LCD:TimerUDB:per_zero\
        );
        Output = Net_34 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_Stopur:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_12 ,
            cs_addr_1 => \Timer_Stopur:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Stopur:TimerUDB:per_zero\ ,
            chain_out => \Timer_Stopur:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Stopur:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Stopur:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_12 ,
            cs_addr_1 => \Timer_Stopur:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Stopur:TimerUDB:per_zero\ ,
            z0_comb => \Timer_Stopur:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Stopur:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Stopur:TimerUDB:status_2\ ,
            chain_in => \Timer_Stopur:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Stopur:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_LCD:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_21 ,
            cs_addr_1 => \Timer_LCD:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_LCD:TimerUDB:per_zero\ ,
            chain_out => \Timer_LCD:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_LCD:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_LCD:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_21 ,
            cs_addr_1 => \Timer_LCD:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_LCD:TimerUDB:per_zero\ ,
            z0_comb => \Timer_LCD:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_LCD:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_LCD:TimerUDB:status_2\ ,
            chain_in => \Timer_LCD:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_LCD:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_Stopur:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_12 ,
            status_3 => \Timer_Stopur:TimerUDB:status_3\ ,
            status_2 => \Timer_Stopur:TimerUDB:status_2\ ,
            status_0 => \Timer_Stopur:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_LCD:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_21 ,
            status_3 => \Timer_LCD:TimerUDB:status_3\ ,
            status_2 => \Timer_LCD:TimerUDB:status_2\ ,
            status_0 => \Timer_LCD:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_Stopur:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_12 ,
            control_7 => \Timer_Stopur:TimerUDB:control_7\ ,
            control_6 => \Timer_Stopur:TimerUDB:control_6\ ,
            control_5 => \Timer_Stopur:TimerUDB:control_5\ ,
            control_4 => \Timer_Stopur:TimerUDB:control_4\ ,
            control_3 => \Timer_Stopur:TimerUDB:control_3\ ,
            control_2 => \Timer_Stopur:TimerUDB:control_2\ ,
            control_1 => \Timer_Stopur:TimerUDB:control_1\ ,
            control_0 => \Timer_Stopur:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_LCD:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_21 ,
            control_7 => \Timer_LCD:TimerUDB:control_7\ ,
            control_6 => \Timer_LCD:TimerUDB:control_6\ ,
            control_5 => \Timer_LCD:TimerUDB:control_5\ ,
            control_4 => \Timer_LCD:TimerUDB:control_4\ ,
            control_3 => \Timer_LCD:TimerUDB:control_3\ ,
            control_2 => \Timer_LCD:TimerUDB:control_2\ ,
            control_1 => \Timer_LCD:TimerUDB:control_1\ ,
            control_0 => \Timer_LCD:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_refreshrate_LCD
        PORT MAP (
            interrupt => Net_34 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :    5 :   43 :   48 : 10.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    4 :  188 :  192 :  2.08 %
  Unique P-terms              :    2 :  382 :  384 :  0.52 %
  Total P-terms               :    4 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.201ms
Tech Mapping phase: Elapsed time ==> 0s.334ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(12)][IoId=(4)] : SCL_pin(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_pin(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.863ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :   46 :   48 :   4.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            1.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       1.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_34, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_21) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_LCD:TimerUDB:control_7\ * \Timer_LCD:TimerUDB:per_zero\
        );
        Output = Net_34 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_LCD:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_LCD:TimerUDB:control_7\ * \Timer_LCD:TimerUDB:per_zero\
        );
        Output = \Timer_LCD:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_LCD:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_21 ,
        cs_addr_1 => \Timer_LCD:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_LCD:TimerUDB:per_zero\ ,
        z0_comb => \Timer_LCD:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_LCD:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_LCD:TimerUDB:status_2\ ,
        chain_in => \Timer_LCD:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_LCD:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_LCD:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_21 ,
        status_3 => \Timer_LCD:TimerUDB:status_3\ ,
        status_2 => \Timer_LCD:TimerUDB:status_2\ ,
        status_0 => \Timer_LCD:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_LCD:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_21 ,
        control_7 => \Timer_LCD:TimerUDB:control_7\ ,
        control_6 => \Timer_LCD:TimerUDB:control_6\ ,
        control_5 => \Timer_LCD:TimerUDB:control_5\ ,
        control_4 => \Timer_LCD:TimerUDB:control_4\ ,
        control_3 => \Timer_LCD:TimerUDB:control_3\ ,
        control_2 => \Timer_LCD:TimerUDB:control_2\ ,
        control_1 => \Timer_LCD:TimerUDB:control_1\ ,
        control_0 => \Timer_LCD:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
datapathcell: Name =\Timer_Stopur:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_12 ,
        cs_addr_1 => \Timer_Stopur:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Stopur:TimerUDB:per_zero\ ,
        chain_out => \Timer_Stopur:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Stopur:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
datapathcell: Name =\Timer_LCD:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_21 ,
        cs_addr_1 => \Timer_LCD:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_LCD:TimerUDB:per_zero\ ,
        chain_out => \Timer_LCD:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_LCD:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_12) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Stopur:TimerUDB:control_7\ * 
              \Timer_Stopur:TimerUDB:per_zero\
        );
        Output = Net_23 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Stopur:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Stopur:TimerUDB:control_7\ * 
              \Timer_Stopur:TimerUDB:per_zero\
        );
        Output = \Timer_Stopur:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Stopur:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_12 ,
        cs_addr_1 => \Timer_Stopur:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Stopur:TimerUDB:per_zero\ ,
        z0_comb => \Timer_Stopur:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Stopur:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Stopur:TimerUDB:status_2\ ,
        chain_in => \Timer_Stopur:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Stopur:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_Stopur:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_12 ,
        status_3 => \Timer_Stopur:TimerUDB:status_3\ ,
        status_2 => \Timer_Stopur:TimerUDB:status_2\ ,
        status_0 => \Timer_Stopur:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Stopur:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_12 ,
        control_7 => \Timer_Stopur:TimerUDB:control_7\ ,
        control_6 => \Timer_Stopur:TimerUDB:control_6\ ,
        control_5 => \Timer_Stopur:TimerUDB:control_5\ ,
        control_4 => \Timer_Stopur:TimerUDB:control_4\ ,
        control_3 => \Timer_Stopur:TimerUDB:control_3\ ,
        control_2 => \Timer_Stopur:TimerUDB:control_2\ ,
        control_1 => \Timer_Stopur:TimerUDB:control_1\ ,
        control_0 => \Timer_Stopur:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_refreshrate_LCD
        PORT MAP (
            interrupt => Net_34 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCL_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_pin(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        pin_input => \I2C_1:Net_643_0\ ,
        pad => SCL_pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_pin(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        pin_input => \I2C_1:sda_x_wire\ ,
        pad => SDA_pin(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_12 ,
            dclk_0 => Net_12_local ,
            dclk_glb_1 => Net_21 ,
            dclk_1 => Net_21_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+-----------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO | SCL_pin(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | SDA_pin(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
---------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.039ms
Digital Placement phase: Elapsed time ==> 2s.227ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "LCD_display_r.vh2" --pcf-path "LCD_display.pco" --des-name "LCD_display" --dsf-path "LCD_display.dsf" --sdc-path "LCD_display.sdc" --lib-path "LCD_display_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.534ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.351ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.074ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in LCD_display_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.819ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.297ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.625ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.626ms
API generation phase: Elapsed time ==> 1s.567ms
Dependency generation phase: Elapsed time ==> 0s.036ms
Cleanup phase: Elapsed time ==> 0s.006ms
