---
type: "manual"
title: "LD (nn), s"
linkTitle: "LD (nn), s"
description: "Store register into memory via address"
code_source: ""
code_destination: ""
code_includeop: true
code_source: ""
code_destination: ""
code_format: "LD %[2]s, %[3]s"
code_axis:
  - A
  - B
  - C
  - D
  - E
  - H
  - L
  - "(HL)"
  - "(BC)"
  - "(DE)"
# Hack to show second HL instruction. A is in this row as well so we have 3 byte ops on one and 4 byte on the other
  - "(nn) "
  - "(nn)"
  - "(IX+d)"
  - "(IY+d)"
  - "n"
  - "nn"
  - BC
  - DE
  - HL
  - IX
  - IY
  - SP
  - I
  - R
codes:

  - op: "LD (nn), A"
    match: "LD (nn) , A"
    code: "32nnnn"
    colour: yellow
    size: 3
    cycles: 4,3,3,3

# Use hack to show second HL instruction
  - op: "LD (nn), HL"
    match: "LD (nn) , HL"
    code: "22nnnn"
    colour: yellow
    size: 3
    cycles: 4,3,3,3,3

  - op: "LD (nn), BC"
    code: "ED43nnnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3
  - op: "LD (nn), DE"
    code: "ED53nnnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3
  - op: "LD (nn), HL"
    code: "ED63nnnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3
  - op: "LD (nn), SP"
    code: "ED73nnnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3
  - op: "LD (nn), IX"
    code: "DD22nnnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3
  - op: "LD (nn), IY"
    code: "FD22nnnn"
    colour: yellow
    size: 4
    cycles: 4,4,3,3,3,3

---
{{< z80/instruction
def="/q (nn) \longleftarrow A/l LD (nn), A/00110010 32/(nn)//q (nn+1) \longleftarrow dd_h, (nn) \longleftarrow dd_l/l LD (nn), dd/11101101 ED/01d0011/(nn)//q (nn+1) \longleftarrow H, (nn) \longleftarrow L/l LD (nn), HL/00100010 22/(nn)//q (nn+1) \longleftarrow IX_h, (nn) \longleftarrow IX_l/l LD (nn), IX/11011101 DD/00100010 22/(nn)//q (nn+1) \longleftarrow IY_h, (nn) \longleftarrow IY_l/l LD (nn), IY/11111101 FD/00100010 22/(nn)"
>}}
{{< /z80/instruction >}}

