@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: FX271 :"c:\dl-labosi\lab6\upravljac.vhd":29:1:29:2|Replicating instance I_upravljac.R_AddrB[0] (in view: work.datapath(x)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\dl-labosi\lab6\aloo.vhd":43:3:43:5|Replicating instance I_alu.g0_1 (in view: work.datapath(x)) with 4 loads 3 time(s) to improve timing.
@N: FX271 :"c:\dl-labosi\lab6\aloo.vhd":43:3:43:5|Replicating instance I_alu.g0 (in view: work.datapath(x)) with 4 loads 3 time(s) to improve timing.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: C:\DL-labosi\lab6\impl1\plac6_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock upravljac|R_keys_last_derived_clock[3] with period 5.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
