<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>pentek.com</spirit:vendor>
  <spirit:library>px_ip</spirit:library>
  <spirit:name>px_vctr_2to1mux</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.clk" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.has_clk&apos;)) = true">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>px_vctr_2to1mux</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>03949c13</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>px_vctr_2to1mux</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>03949c13</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cb113657</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_productguide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_productguide_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a0e0bd0f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_versioninformation</spirit:name>
        <spirit:displayName>Version Information</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.versioninfo</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_versioninformation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>a_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.vctr_width&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.vctr_width&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.vctr_width&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.clk" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.has_clk&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="boolean">
        <spirit:name>has_clk</spirit:name>
        <spirit:displayName>Has Clk</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.has_clk">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>vctr_width</spirit:name>
        <spirit:displayName>Vctr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.vctr_width">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>px_vctr_2to1mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_03949c13</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>px_vctr_2to1mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/px_vctr_2to1mux_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cb113657</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_productguide_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../doc/px_vctr_2to1mux.pdf</spirit:name>
        <spirit:userFileType>pdf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_versioninformation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../doc/px_vctr_2to1mux_changelog.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Vector 2:1 Multiplexer</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>has_clk</spirit:name>
      <spirit:displayName>Has Clk</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.has_clk">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>vctr_width</spirit:name>
      <spirit:displayName>Vctr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.vctr_width">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">px_vctr_2to1mux_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/PentekIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>px_vctr_2to1mux_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>Pentek, Inc.</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.pentek.com</xilinx:vendorURL>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-11-12T16:13:14Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="pentek.com:px_ip:px_vctr_2to1mux:1.0_ARCHIVE_LOCATION">c:/Pentek/IP/2018.1/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4369d2c7_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126124ae_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b7e19e_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc6d8b6_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49815b8f_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7092c548_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ef302f_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a838cbe_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7ef084_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea25c29_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477fb815_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff28b88_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3337e0_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5baf55_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46453360_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dafb38c_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb12a21_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e808572_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_2to1mux/px_vctr_2to1mux.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="98910dc9"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4215dcc1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e54b9a15"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="24a4f699"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5c87351a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
