Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate A:\Pulpit\SyswbLab1\SyswbLab1.qsys --block-symbol-file --output-directory=A:\Pulpit\SyswbLab1\SyswbLab1 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading SyswbLab1/SyswbLab1.qsys
Progress: Reading input file
Progress: Adding HEX [SEG7_IF 1.0]
Progress: Parameterizing module HEX
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding NIOS_II_Processor [altera_nios2_gen2 17.1]
Progress: Parameterizing module NIOS_II_Processor
Progress: Adding OnChip_Memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module OnChip_Memory
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding leds [altera_avalon_pio 17.1]
Progress: Parameterizing module leds
Progress: Adding pushbutton [altera_avalon_pio 17.1]
Progress: Parameterizing module pushbutton
Progress: Adding sw_sliders [altera_avalon_pio 17.1]
Progress: Parameterizing module sw_sliders
Progress: Adding timer_0 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SyswbLab1.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SyswbLab1.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SyswbLab1.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: SyswbLab1.timer_0: Period validation cannot be done because input clock is unknown.
Warning: SyswbLab1.timer_0: timer_0.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate A:\Pulpit\SyswbLab1\SyswbLab1.qsys --synthesis=VERILOG --output-directory=A:\Pulpit\SyswbLab1\SyswbLab1\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading SyswbLab1/SyswbLab1.qsys
Progress: Reading input file
Progress: Adding HEX [SEG7_IF 1.0]
Progress: Parameterizing module HEX
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding NIOS_II_Processor [altera_nios2_gen2 17.1]
Progress: Parameterizing module NIOS_II_Processor
Progress: Adding OnChip_Memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module OnChip_Memory
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding leds [altera_avalon_pio 17.1]
Progress: Parameterizing module leds
Progress: Adding pushbutton [altera_avalon_pio 17.1]
Progress: Parameterizing module pushbutton
Progress: Adding sw_sliders [altera_avalon_pio 17.1]
Progress: Parameterizing module sw_sliders
Progress: Adding timer_0 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SyswbLab1.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SyswbLab1.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SyswbLab1.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: SyswbLab1.timer_0: Period validation cannot be done because input clock is unknown.
Warning: SyswbLab1.timer_0: timer_0.s1 must be connected to an Avalon-MM master
Info: SyswbLab1: Generating SyswbLab1 "SyswbLab1" for QUARTUS_SYNTH
Error: Cannot find clock for timer_0.clk. If timer_0.clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_003, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_003 in the generated RTL.
Error: Generation stopped, 15 or more modules remaining
Info: SyswbLab1: Done "SyswbLab1" with 13 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings
Info: Finished: Create HDL design files for synthesis
