<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: directive.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.0.5</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_45e3ea34f8a3d0f10d903c0d85b95d4a.html">ilang</a></li><li class="navelem"><a class="el" href="dir_a32565401a088b1e3847ad9da183c480.html">vtarget-out</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">directive.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// --- Hongce Zhang</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#ifndef ILANG_VTARGET_OUT_DIRECTIVE_H__</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#define ILANG_VTARGET_OUT_DIRECTIVE_H__</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;functional&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;tuple&gt;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;ilang/verilog-in/verilog_analysis_wrapper.h&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="verilog__gen_8h.html">ilang/verilog-out/verilog_gen.h</a>&gt;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;ilang/vtarget-out/absmem.h&gt;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceilang.html">ilang</a> {</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**CLOCK**</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**RESET**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**KEEP**</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**NC**</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**MEM** rdata/raddr/ren/wdata/waddr/wen.?</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html">   28</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_inteface_directive_recorder.html">IntefaceDirectiveRecorder</a> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a3b79e730a544f1de45ffdc9fca3d00f6">   31</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    KEEP = 0,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    NC <span class="comment">/*not connected*/</span>,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    SO <span class="comment">/*state out*/</span>,</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    INPUT <span class="comment">/*general input*/</span>,</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    RESET,</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    CLOCK,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    MEM_R_A,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    MEM_R_D,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    MEM_R_EN,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    MEM_W_A,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    MEM_W_D,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    MEM_W_EN,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    START</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  } <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a3b79e730a544f1de45ffdc9fca3d00f6">inf_dir_t</a>;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a1f21ced0a56391d728c8e61c3d323f16">   47</a></span>&#160;  <span class="keyword">typedef</span> std::pair&lt;inf_dir_t, std::string&gt; <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a1f21ced0a56391d728c8e61c3d323f16">inf_connector_t</a>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a30bfb068ef49b6f35fd34f2847b6d1bf">   49</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, inf_connector_t&gt; <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a30bfb068ef49b6f35fd34f2847b6d1bf">mod_inst_rec_t</a>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a1af26c1153324abfa9fa1e0d3acd86fb">   51</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a1af26c1153324abfa9fa1e0d3acd86fb">vlg_sig_t</a> = <a class="code" href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">VerilogGeneratorBase::vlg_sig_t</a>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a37e5c826f0024e2ae3627148abc991be">   53</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a37e5c826f0024e2ae3627148abc991be">vlg_sig_vec_t</a> = <a class="code" href="classilang_1_1_verilog_generator_base.html#a25fb99f0974b13a4b64af69c063fdac3">VerilogGeneratorBase::vlg_sigs_t</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keyword">typedef</span> std::function&lt;bool(const std::string&amp;, const SignalInfoBase&amp;)&gt;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a9363a8ddf35e4305696775afa110ce0f">   56</a></span>&#160;      <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a9363a8ddf35e4305696775afa110ce0f">ila_input_checker_t</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keyword">typedef</span> std::function&lt;std::pair&lt;unsigned, unsigned&gt;(<span class="keyword">const</span> std::string&amp;)&gt;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a16b0f0328b01f43fc2ff16b7aec50c0a">   59</a></span>&#160;      <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a16b0f0328b01f43fc2ff16b7aec50c0a">ila_mem_checker_t</a>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a1bafc5b43c2f77a0077931ac8f42c7fe">   61</a></span>&#160;  <span class="keyword">typedef</span> std::function&lt;void(const std::string&amp;)&gt; <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a1bafc5b43c2f77a0077931ac8f42c7fe">assmpt_inserter_t</a>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#aa67e6463ada92b0f9cb7668d87e44b4d">   63</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1rport__t.html">rport_t</a> = <a class="code" href="structilang_1_1_verilog_generator_base_1_1rport__t.html">VerilogGeneratorBase::rport_t</a>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a14e730b81597ec5f096289e503eacdf7">   65</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1wport__t.html">wport_t</a> = <a class="code" href="structilang_1_1_verilog_generator_base_1_1wport__t.html">VerilogGeneratorBase::wport_t</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#aaf29dfd3f5e470243c8e5894e491b0f9">beginsWith</a>(<span class="keyword">const</span> std::string&amp; c, <span class="keyword">const</span> std::string&amp; s);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a2c77607dcb7fbfe39690b0e84cc4e810">isSpecialInputDir</a>(<span class="keyword">const</span> std::string&amp; c);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a5afd2330f8d14c8d19b75564d9d3235b">isSpecialInputDirCompatibleWith</a>(<span class="keyword">const</span> std::string&amp; c,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a>&amp; vlg_sig);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">// static bool interfaceDeclareTop(const std::string &amp; c);</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// --- more to added</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">// -------------------- CONSTRUCTOR ---------------------------- //</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a86bc2e7e1ee09ea4c9cf367532055402">   81</a></span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a86bc2e7e1ee09ea4c9cf367532055402">IntefaceDirectiveRecorder</a>(<span class="keywordtype">bool</span> reset_vlg) : <a class="code" href="classilang_1_1_inteface_directive_recorder.html#ae01cff7fbf1e8938304520218d72aa3a">_reset_vlg</a>(reset_vlg) {}</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// ------------------------ MEMBERS ------------------------ //</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a7ef88335bba15aa21d08373a3ca94988">Clear</a>(<span class="keywordtype">bool</span> reset_vlg);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  std::string <a class="code" href="classilang_1_1_inteface_directive_recorder.html#ab2af398a38b2b376d4f9645a51a368cc">GetVlgModInstString</a>(<a class="code" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a>&amp; gen) <span class="keyword">const</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a97d538ea8bc2292e0133837a1d997701">VlgAddTopInteface</a>(<a class="code" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a>&amp; gen) <span class="keyword">const</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a4a8beaabef21c6e1dce93dc179337c3d">RegisterInterface</a>(<span class="keyword">const</span> <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a>&amp; vlg_sig,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                         <span class="keyword">const</span> std::string&amp; refstr, <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a9363a8ddf35e4305696775afa110ce0f">ila_input_checker_t</a> chk,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                         <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a16b0f0328b01f43fc2ff16b7aec50c0a">ila_mem_checker_t</a> mget);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#aca701749d707c529e99104b70fc25555">RegisterExtraWire</a>(<span class="keyword">const</span> std::string&amp; io_name,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                         <span class="keyword">const</span> std::string&amp; outside_name);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  std::string <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a9562f61b5aa72b1c2445895937d8812c">ConnectMemory</a>(<span class="keyword">const</span> std::string&amp; directive,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                            <span class="keyword">const</span> std::string&amp; ila_state_name,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                            <span class="keyword">const</span> std::map&lt;unsigned, rport_t&gt;&amp; rports,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                            <span class="keyword">const</span> std::map&lt;unsigned, wport_t&gt;&amp; wports,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                            <span class="keywordtype">int</span> ila_addr_width, <span class="keywordtype">int</span> ila_data_width,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                            <span class="keywordtype">bool</span> abs_read);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a7ef98cd0ac3393351b28a05b6c5c024a">InsertAbsMemAssmpt</a>(assmpt_inserter_t inserter);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a1c33c8890b1419ce36db4d4b031bbc42">SetMemName</a>(<span class="keyword">const</span> std::string&amp; directive,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                  <span class="keyword">const</span> std::string&amp; ila_state_name, <span class="keywordtype">bool</span> abs_read);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a51c33c3a7446405ed65260566ba3229c">SetMemNameAndWidth</a>(<span class="keyword">const</span> std::string&amp; directive,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                          <span class="keyword">const</span> std::string&amp; ila_state_name, <span class="keywordtype">bool</span> abs_read, <span class="keywordtype">int</span>,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                          <span class="keywordtype">int</span>);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  std::string <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a2baf7fd0b0a15465b75c930afc2b8eb5">GetAbsMemInstString</a>(<a class="code" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a>&amp; gen,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                  <span class="keyword">const</span> std::string&amp; endCond);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  std::pair&lt;std::string, unsigned int&gt;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a924d644ac2ad71b58c1f3c8c926c4e86">KeepMemoryPorts</a>(<span class="keyword">const</span> std::string&amp; mem_name, <span class="keyword">const</span> std::string&amp; port_name,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                  <span class="keywordtype">bool</span> caller_build_wire);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#aa522eccc34c46235ef60ba8576576d2e">ModuleInstSanityCheck</a>(<a class="code" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a>&amp; gen) <span class="keyword">const</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a60dd9fe638786b40e566763e4203f8c3">ConnectModuleInputAddWire</a>(<span class="keyword">const</span> std::string&amp; short_name, <span class="keywordtype">unsigned</span> width);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#aff6f1921f7d190bda6b628c5599d1b8c">ConnectModuleOutputAddWire</a>(<span class="keyword">const</span> std::string&amp; short_name,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                  <span class="keywordtype">unsigned</span> width);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a08d64dd60cc7be5f97f8233fe22d650c">  143</a></span>&#160;  mod_inst_rec_t <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a08d64dd60cc7be5f97f8233fe22d650c">mod_inst_rec</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// a wire will not appear in two or more of the category</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a9aefe44dc8ed675206d7c35024d16547">  146</a></span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a37e5c826f0024e2ae3627148abc991be">vlg_sig_vec_t</a> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a9aefe44dc8ed675206d7c35024d16547">input_wires</a>;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a38b2e61fcaa952ca4c309b9641886c67">  148</a></span>&#160;  <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a37e5c826f0024e2ae3627148abc991be">vlg_sig_vec_t</a> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a38b2e61fcaa952ca4c309b9641886c67">output_wires</a>;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#ac69c2d97fea5b04783b8730b0668bcab">  150</a></span>&#160;  <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a37e5c826f0024e2ae3627148abc991be">vlg_sig_vec_t</a> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#ac69c2d97fea5b04783b8730b0668bcab">internal_wires</a>;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#a4f1dc705ec64405f29c2a37cff836385">  152</a></span>&#160;  std::map&lt;std::string, VlgAbsMem&gt; <a class="code" href="classilang_1_1_inteface_directive_recorder.html#a4f1dc705ec64405f29c2a37cff836385">abs_mems</a>;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classilang_1_1_inteface_directive_recorder.html#ae01cff7fbf1e8938304520218d72aa3a">  154</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_inteface_directive_recorder.html#ae01cff7fbf1e8938304520218d72aa3a">_reset_vlg</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;}; <span class="comment">// class IntefaceDirectiveRecorder</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">**MEM**.?</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classilang_1_1_state_mapping_directive_recorder.html">  164</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_state_mapping_directive_recorder.html">StateMappingDirectiveRecorder</a> {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// ------------------------------ HELPER</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// ------------------------------------//</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> isSpecialStateDir(<span class="keyword">const</span> std::string&amp; c);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> isSpecialStateDirMem(<span class="keyword">const</span> std::string&amp; c);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> isSpecialUnknownFunctionName(<span class="keyword">const</span> std::string &amp;funcname);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> isSpecialUnknownFunction(<span class="keyword">const</span> <a class="code" href="namespaceilang.html#a6140a3823254564a0e81db8b3afea25c">FuncPtr</a> &amp;func_ptr);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}; <span class="comment">// class StateMappingDirectiveRecorder</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;}; <span class="comment">// namespace ilang</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#endif // ILANG_VTARGET_OUT_DIRECTIVE_H__</span></div><div class="ttc" id="structilang_1_1_verilog_generator_base_1_1wport__t_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1wport__t.html">ilang::VerilogGeneratorBase::wport_t</a></div><div class="ttdoc">type of write port </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:57</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_ae01cff7fbf1e8938304520218d72aa3a"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#ae01cff7fbf1e8938304520218d72aa3a">ilang::IntefaceDirectiveRecorder::_reset_vlg</a></div><div class="ttdeci">bool _reset_vlg</div><div class="ttdoc">whether to reset this vlg (reset to rst or dummy_reset) </div><div class="ttdef"><b>Definition:</b> directive.h:154</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html">ilang::IntefaceDirectiveRecorder</a></div><div class="ttdoc">Used in Verilog Verification Target Generation for dealing with interface directives. </div><div class="ttdef"><b>Definition:</b> directive.h:28</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_aca701749d707c529e99104b70fc25555"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#aca701749d707c529e99104b70fc25555">ilang::IntefaceDirectiveRecorder::RegisterExtraWire</a></div><div class="ttdeci">void RegisterExtraWire(const std::string &amp;io_name, const std::string &amp;outside_name)</div><div class="ttdoc">Register the extra wire to connect (for extra wire) </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_a25fb99f0974b13a4b64af69c063fdac3"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#a25fb99f0974b13a4b64af69c063fdac3">ilang::VerilogGeneratorBase::vlg_sigs_t</a></div><div class="ttdeci">std::vector&lt; vlg_sig_t &gt; vlg_sigs_t</div><div class="ttdoc">Type of Verilog signals (a vector) </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:83</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a1bafc5b43c2f77a0077931ac8f42c7fe"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a1bafc5b43c2f77a0077931ac8f42c7fe">ilang::IntefaceDirectiveRecorder::assmpt_inserter_t</a></div><div class="ttdeci">std::function&lt; void(const std::string &amp;)&gt; assmpt_inserter_t</div><div class="ttdoc">Type of call back function to insert assumptions. </div><div class="ttdef"><b>Definition:</b> directive.h:61</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a08d64dd60cc7be5f97f8233fe22d650c"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a08d64dd60cc7be5f97f8233fe22d650c">ilang::IntefaceDirectiveRecorder::mod_inst_rec</a></div><div class="ttdeci">mod_inst_rec_t mod_inst_rec</div><div class="ttdoc">a map of port-name -&gt; (tp, signal name) </div><div class="ttdef"><b>Definition:</b> directive.h:143</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a1c33c8890b1419ce36db4d4b031bbc42"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a1c33c8890b1419ce36db4d4b031bbc42">ilang::IntefaceDirectiveRecorder::SetMemName</a></div><div class="ttdeci">void SetMemName(const std::string &amp;directive, const std::string &amp;ila_state_name, bool abs_read)</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1rport__t_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1rport__t.html">ilang::VerilogGeneratorBase::rport_t</a></div><div class="ttdoc">type of read port </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:48</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a4a8beaabef21c6e1dce93dc179337c3d"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a4a8beaabef21c6e1dce93dc179337c3d">ilang::IntefaceDirectiveRecorder::RegisterInterface</a></div><div class="ttdeci">void RegisterInterface(const SignalInfoBase &amp;vlg_sig, const std::string &amp;refstr, ila_input_checker_t chk, ila_mem_checker_t mget)</div><div class="ttdoc">Used to tell this module about the refinement relations. </div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a51c33c3a7446405ed65260566ba3229c"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a51c33c3a7446405ed65260566ba3229c">ilang::IntefaceDirectiveRecorder::SetMemNameAndWidth</a></div><div class="ttdeci">void SetMemNameAndWidth(const std::string &amp;directive, const std::string &amp;ila_state_name, bool abs_read, int, int)</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a38b2e61fcaa952ca4c309b9641886c67"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a38b2e61fcaa952ca4c309b9641886c67">ilang::IntefaceDirectiveRecorder::output_wires</a></div><div class="ttdeci">vlg_sig_vec_t output_wires</div><div class="ttdoc">wires to be declared as output and wire </div><div class="ttdef"><b>Definition:</b> directive.h:148</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a9aefe44dc8ed675206d7c35024d16547"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a9aefe44dc8ed675206d7c35024d16547">ilang::IntefaceDirectiveRecorder::input_wires</a></div><div class="ttdeci">vlg_sig_vec_t input_wires</div><div class="ttdoc">wires to be declared as input and wire </div><div class="ttdef"><b>Definition:</b> directive.h:146</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a1f21ced0a56391d728c8e61c3d323f16"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a1f21ced0a56391d728c8e61c3d323f16">ilang::IntefaceDirectiveRecorder::inf_connector_t</a></div><div class="ttdeci">std::pair&lt; inf_dir_t, std::string &gt; inf_connector_t</div><div class="ttdoc">Type of interface connector. </div><div class="ttdef"><b>Definition:</b> directive.h:47</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a16b0f0328b01f43fc2ff16b7aec50c0a"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a16b0f0328b01f43fc2ff16b7aec50c0a">ilang::IntefaceDirectiveRecorder::ila_mem_checker_t</a></div><div class="ttdeci">std::function&lt; std::pair&lt; unsigned, unsigned &gt;const std::string &amp;)&gt; ila_mem_checker_t</div><div class="ttdoc">Type of call back function to find information about a memory. </div><div class="ttdef"><b>Definition:</b> directive.h:59</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a60dd9fe638786b40e566763e4203f8c3"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a60dd9fe638786b40e566763e4203f8c3">ilang::IntefaceDirectiveRecorder::ConnectModuleInputAddWire</a></div><div class="ttdeci">void ConnectModuleInputAddWire(const std::string &amp;short_name, unsigned width)</div><div class="ttdoc">a shortcut to connect module and add wire </div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a1af26c1153324abfa9fa1e0d3acd86fb"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a1af26c1153324abfa9fa1e0d3acd86fb">ilang::IntefaceDirectiveRecorder::vlg_sig_t</a></div><div class="ttdeci">VerilogGeneratorBase::vlg_sig_t vlg_sig_t</div><div class="ttdoc">Using vlg-out&amp;#39;s signal type. </div><div class="ttdef"><b>Definition:</b> directive.h:51</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a4f1dc705ec64405f29c2a37cff836385"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a4f1dc705ec64405f29c2a37cff836385">ilang::IntefaceDirectiveRecorder::abs_mems</a></div><div class="ttdeci">std::map&lt; std::string, VlgAbsMem &gt; abs_mems</div><div class="ttdoc">ila-mem-name -&gt; abs </div><div class="ttdef"><b>Definition:</b> directive.h:152</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a2baf7fd0b0a15465b75c930afc2b8eb5"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a2baf7fd0b0a15465b75c930afc2b8eb5">ilang::IntefaceDirectiveRecorder::GetAbsMemInstString</a></div><div class="ttdeci">std::string GetAbsMemInstString(VerilogGeneratorBase &amp;gen, const std::string &amp;endCond)</div><div class="ttdoc">Return the memory instantiation string. </div></div>
<div class="ttc" id="verilog__gen_8h_html"><div class="ttname"><a href="verilog__gen_8h.html">verilog_gen.h</a></div></div>
<div class="ttc" id="namespaceilang_html_a6140a3823254564a0e81db8b3afea25c"><div class="ttname"><a href="namespaceilang.html#a6140a3823254564a0e81db8b3afea25c">ilang::FuncPtr</a></div><div class="ttdeci">Func::FuncPtr FuncPtr</div><div class="ttdoc">Pointer type for normal use of Func. </div><div class="ttdef"><b>Definition:</b> func.h:79</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a97d538ea8bc2292e0133837a1d997701"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a97d538ea8bc2292e0133837a1d997701">ilang::IntefaceDirectiveRecorder::VlgAddTopInteface</a></div><div class="ttdeci">void VlgAddTopInteface(VerilogGeneratorBase &amp;gen) const</div><div class="ttdoc">Add signals to the wrapper_generator. </div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_ab2af398a38b2b376d4f9645a51a368cc"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#ab2af398a38b2b376d4f9645a51a368cc">ilang::IntefaceDirectiveRecorder::GetVlgModInstString</a></div><div class="ttdeci">std::string GetVlgModInstString(VerilogGeneratorBase &amp;gen) const</div><div class="ttdoc">Return a string used for instantiating. </div></div>
<div class="ttc" id="namespaceilang_html"><div class="ttname"><a href="namespaceilang.html">ilang</a></div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a86bc2e7e1ee09ea4c9cf367532055402"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a86bc2e7e1ee09ea4c9cf367532055402">ilang::IntefaceDirectiveRecorder::IntefaceDirectiveRecorder</a></div><div class="ttdeci">IntefaceDirectiveRecorder(bool reset_vlg)</div><div class="ttdoc">Check if an interface needs to be declare as top module I/O. </div><div class="ttdef"><b>Definition:</b> directive.h:81</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_aaf29dfd3f5e470243c8e5894e491b0f9"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#aaf29dfd3f5e470243c8e5894e491b0f9">ilang::IntefaceDirectiveRecorder::beginsWith</a></div><div class="ttdeci">static bool beginsWith(const std::string &amp;c, const std::string &amp;s)</div><div class="ttdoc">Return if a string &amp;#39;c&amp;#39; begins with string &amp;#39;s&amp;#39;. </div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a2c77607dcb7fbfe39690b0e84cc4e810"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a2c77607dcb7fbfe39690b0e84cc4e810">ilang::IntefaceDirectiveRecorder::isSpecialInputDir</a></div><div class="ttdeci">static bool isSpecialInputDir(const std::string &amp;c)</div><div class="ttdoc">Return true if &amp;#39;c&amp;#39; is special input directive. </div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a7ef88335bba15aa21d08373a3ca94988"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a7ef88335bba15aa21d08373a3ca94988">ilang::IntefaceDirectiveRecorder::Clear</a></div><div class="ttdeci">void Clear(bool reset_vlg)</div><div class="ttdoc">clear all internal storage </div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_aff6f1921f7d190bda6b628c5599d1b8c"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#aff6f1921f7d190bda6b628c5599d1b8c">ilang::IntefaceDirectiveRecorder::ConnectModuleOutputAddWire</a></div><div class="ttdeci">void ConnectModuleOutputAddWire(const std::string &amp;short_name, unsigned width)</div><div class="ttdoc">a shortcut to connect module and add wire </div></div>
<div class="ttc" id="classilang_1_1_signal_info_base_html"><div class="ttname"><a href="classilang_1_1_signal_info_base.html">ilang::SignalInfoBase</a></div><div class="ttdoc">Class to hold signal info. </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:112</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html">ilang::VerilogGeneratorBase</a></div><div class="ttdoc">Base class of VerilogGenerator. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:31</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a9363a8ddf35e4305696775afa110ce0f"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a9363a8ddf35e4305696775afa110ce0f">ilang::IntefaceDirectiveRecorder::ila_input_checker_t</a></div><div class="ttdeci">std::function&lt; bool(const std::string &amp;, const SignalInfoBase &amp;)&gt; ila_input_checker_t</div><div class="ttdoc">ILA input compatible checker type. </div><div class="ttdef"><b>Definition:</b> directive.h:56</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a5afd2330f8d14c8d19b75564d9d3235b"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a5afd2330f8d14c8d19b75564d9d3235b">ilang::IntefaceDirectiveRecorder::isSpecialInputDirCompatibleWith</a></div><div class="ttdeci">static bool isSpecialInputDirCompatibleWith(const std::string &amp;c, const SignalInfoBase &amp;vlg_sig)</div><div class="ttdoc">Check for compatibility. </div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a7ef98cd0ac3393351b28a05b6c5c024a"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a7ef98cd0ac3393351b28a05b6c5c024a">ilang::IntefaceDirectiveRecorder::InsertAbsMemAssmpt</a></div><div class="ttdeci">void InsertAbsMemAssmpt(assmpt_inserter_t inserter)</div><div class="ttdoc">Insert memory abstractions&amp;#39; assumptions. </div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a924d644ac2ad71b58c1f3c8c926c4e86"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a924d644ac2ad71b58c1f3c8c926c4e86">ilang::IntefaceDirectiveRecorder::KeepMemoryPorts</a></div><div class="ttdeci">std::pair&lt; std::string, unsigned int &gt; KeepMemoryPorts(const std::string &amp;mem_name, const std::string &amp;port_name, bool caller_build_wire)</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a9562f61b5aa72b1c2445895937d8812c"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a9562f61b5aa72b1c2445895937d8812c">ilang::IntefaceDirectiveRecorder::ConnectMemory</a></div><div class="ttdeci">std::string ConnectMemory(const std::string &amp;directive, const std::string &amp;ila_state_name, const std::map&lt; unsigned, rport_t &gt; &amp;rports, const std::map&lt; unsigned, wport_t &gt; &amp;wports, int ila_addr_width, int ila_data_width, bool abs_read)</div><div class="ttdoc">Register the connection of signals related to a memory. </div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a3b79e730a544f1de45ffdc9fca3d00f6"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a3b79e730a544f1de45ffdc9fca3d00f6">ilang::IntefaceDirectiveRecorder::inf_dir_t</a></div><div class="ttdeci">inf_dir_t</div><div class="ttdoc">Type interface directives. </div><div class="ttdef"><b>Definition:</b> directive.h:31</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_aa522eccc34c46235ef60ba8576576d2e"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#aa522eccc34c46235ef60ba8576576d2e">ilang::IntefaceDirectiveRecorder::ModuleInstSanityCheck</a></div><div class="ttdeci">void ModuleInstSanityCheck(VerilogGeneratorBase &amp;gen) const</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a30bfb068ef49b6f35fd34f2847b6d1bf"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a30bfb068ef49b6f35fd34f2847b6d1bf">ilang::IntefaceDirectiveRecorder::mod_inst_rec_t</a></div><div class="ttdeci">std::map&lt; std::string, inf_connector_t &gt; mod_inst_rec_t</div><div class="ttdoc">Type of interface connector storage. </div><div class="ttdef"><b>Definition:</b> directive.h:49</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_ac69c2d97fea5b04783b8730b0668bcab"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#ac69c2d97fea5b04783b8730b0668bcab">ilang::IntefaceDirectiveRecorder::internal_wires</a></div><div class="ttdeci">vlg_sig_vec_t internal_wires</div><div class="ttdoc">wires to be declared as just wire </div><div class="ttdef"><b>Definition:</b> directive.h:150</div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html_ab55e1ab8de66bcf66a24b8db5070775c"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">ilang::VerilogGeneratorBase::vlg_sig_t</a></div><div class="ttdeci">std::pair&lt; vlg_name_t, int &gt; vlg_sig_t</div><div class="ttdoc">Type of Verilog signal, name &amp; bw. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:81</div></div>
<div class="ttc" id="classilang_1_1_state_mapping_directive_recorder_html"><div class="ttname"><a href="classilang_1_1_state_mapping_directive_recorder.html">ilang::StateMappingDirectiveRecorder</a></div><div class="ttdoc">a class to handle state-mapping directives in the refinement relations </div><div class="ttdef"><b>Definition:</b> directive.h:164</div></div>
<div class="ttc" id="classilang_1_1_inteface_directive_recorder_html_a37e5c826f0024e2ae3627148abc991be"><div class="ttname"><a href="classilang_1_1_inteface_directive_recorder.html#a37e5c826f0024e2ae3627148abc991be">ilang::IntefaceDirectiveRecorder::vlg_sig_vec_t</a></div><div class="ttdeci">VerilogGeneratorBase::vlg_sigs_t vlg_sig_vec_t</div><div class="ttdoc">Using vlg-out&amp;#39;s signal vector type. </div><div class="ttdef"><b>Definition:</b> directive.h:53</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
