
time_interrupt2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bcc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003c8c  08003c8c  00004c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ccc  08003ccc  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003ccc  08003ccc  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ccc  08003ccc  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ccc  08003ccc  00004ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003cd0  08003cd0  00004cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003cd4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c8  2000000c  08003ce0  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  08003ce0  000054d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016f87  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002eff  00000000  00000000  0001bfbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  0001eec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001036  00000000  00000000  00020350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b9d6  00000000  00000000  00021386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019e37  00000000  00000000  0003cd5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a21f6  00000000  00000000  00056b93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8d89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b20  00000000  00000000  000f8dcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000fd8ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003c74 	.word	0x08003c74

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003c74 	.word	0x08003c74

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fce8 	bl	8000bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f848 	bl	80002bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 fa06 	bl	800063c <MX_GPIO_Init>
  MX_I2C2_Init();
 8000230:	f000 f8ae 	bl	8000390 <MX_I2C2_Init>
  MX_SPI2_Init();
 8000234:	f000 f8ec 	bl	8000410 <MX_SPI2_Init>
  MX_TSC_Init();
 8000238:	f000 f966 	bl	8000508 <MX_TSC_Init>
  MX_USB_PCD_Init();
 800023c:	f000 f9d8 	bl	80005f0 <MX_USB_PCD_Init>
  MX_TIM6_Init();
 8000240:	f000 f924 	bl	800048c <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8000244:	f000 f9a4 	bl	8000590 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

HAL_TIM_Base_Start_IT(&htim6);//start timer for interrupt mode
 8000248:	4b06      	ldr	r3, [pc, #24]	@ (8000264 <main+0x44>)
 800024a:	0018      	movs	r0, r3
 800024c:	f002 f9bc 	bl	80025c8 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      HAL_GPIO_TogglePin(GPIOC, LD6_Pin);//for test
 8000250:	4b05      	ldr	r3, [pc, #20]	@ (8000268 <main+0x48>)
 8000252:	2180      	movs	r1, #128	@ 0x80
 8000254:	0018      	movs	r0, r3
 8000256:	f001 f848 	bl	80012ea <HAL_GPIO_TogglePin>
      HAL_Delay(250);
 800025a:	20fa      	movs	r0, #250	@ 0xfa
 800025c:	f000 fd30 	bl	8000cc0 <HAL_Delay>
      HAL_GPIO_TogglePin(GPIOC, LD6_Pin);//for test
 8000260:	46c0      	nop			@ (mov r8, r8)
 8000262:	e7f5      	b.n	8000250 <main+0x30>
 8000264:	200000e0 	.word	0x200000e0
 8000268:	48000800 	.word	0x48000800

0800026c <SendPongMessage>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SendPongMessage(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
    uint8_t pongMessage[5] = "pong\n"; // "pong" message with line ending
 8000272:	003b      	movs	r3, r7
 8000274:	4a07      	ldr	r2, [pc, #28]	@ (8000294 <SendPongMessage+0x28>)
 8000276:	6811      	ldr	r1, [r2, #0]
 8000278:	6019      	str	r1, [r3, #0]
 800027a:	7912      	ldrb	r2, [r2, #4]
 800027c:	711a      	strb	r2, [r3, #4]
    HAL_UART_Transmit(&huart1, pongMessage, 5, HAL_MAX_DELAY);
 800027e:	2301      	movs	r3, #1
 8000280:	425b      	negs	r3, r3
 8000282:	0039      	movs	r1, r7
 8000284:	4804      	ldr	r0, [pc, #16]	@ (8000298 <SendPongMessage+0x2c>)
 8000286:	2205      	movs	r2, #5
 8000288:	f002 fcf4 	bl	8002c74 <HAL_UART_Transmit>
}
 800028c:	46c0      	nop			@ (mov r8, r8)
 800028e:	46bd      	mov	sp, r7
 8000290:	b002      	add	sp, #8
 8000292:	bd80      	pop	{r7, pc}
 8000294:	08003c8c 	.word	0x08003c8c
 8000298:	2000016c 	.word	0x2000016c

0800029c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
	if (htim==&htim6)
 80002a4:	687a      	ldr	r2, [r7, #4]
 80002a6:	4b04      	ldr	r3, [pc, #16]	@ (80002b8 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 80002a8:	429a      	cmp	r2, r3
 80002aa:	d101      	bne.n	80002b0 <HAL_TIM_PeriodElapsedCallback+0x14>
	{
      SendPongMessage();
 80002ac:	f7ff ffde 	bl	800026c <SendPongMessage>
	}

}
 80002b0:	46c0      	nop			@ (mov r8, r8)
 80002b2:	46bd      	mov	sp, r7
 80002b4:	b002      	add	sp, #8
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	200000e0 	.word	0x200000e0

080002bc <SystemClock_Config>:


void SystemClock_Config(void)
{
 80002bc:	b590      	push	{r4, r7, lr}
 80002be:	b099      	sub	sp, #100	@ 0x64
 80002c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c2:	242c      	movs	r4, #44	@ 0x2c
 80002c4:	193b      	adds	r3, r7, r4
 80002c6:	0018      	movs	r0, r3
 80002c8:	2334      	movs	r3, #52	@ 0x34
 80002ca:	001a      	movs	r2, r3
 80002cc:	2100      	movs	r1, #0
 80002ce:	f003 fca5 	bl	8003c1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d2:	231c      	movs	r3, #28
 80002d4:	18fb      	adds	r3, r7, r3
 80002d6:	0018      	movs	r0, r3
 80002d8:	2310      	movs	r3, #16
 80002da:	001a      	movs	r2, r3
 80002dc:	2100      	movs	r1, #0
 80002de:	f003 fc9d 	bl	8003c1c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002e2:	003b      	movs	r3, r7
 80002e4:	0018      	movs	r0, r3
 80002e6:	231c      	movs	r3, #28
 80002e8:	001a      	movs	r2, r3
 80002ea:	2100      	movs	r1, #0
 80002ec:	f003 fc96 	bl	8003c1c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80002f0:	0021      	movs	r1, r4
 80002f2:	187b      	adds	r3, r7, r1
 80002f4:	2222      	movs	r2, #34	@ 0x22
 80002f6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	2201      	movs	r2, #1
 80002fc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80002fe:	187b      	adds	r3, r7, r1
 8000300:	2201      	movs	r2, #1
 8000302:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000304:	187b      	adds	r3, r7, r1
 8000306:	2210      	movs	r2, #16
 8000308:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800030a:	187b      	adds	r3, r7, r1
 800030c:	2202      	movs	r2, #2
 800030e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000310:	187b      	adds	r3, r7, r1
 8000312:	2280      	movs	r2, #128	@ 0x80
 8000314:	0212      	lsls	r2, r2, #8
 8000316:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000318:	187b      	adds	r3, r7, r1
 800031a:	2280      	movs	r2, #128	@ 0x80
 800031c:	0352      	lsls	r2, r2, #13
 800031e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000320:	187b      	adds	r3, r7, r1
 8000322:	2200      	movs	r2, #0
 8000324:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000326:	187b      	adds	r3, r7, r1
 8000328:	0018      	movs	r0, r3
 800032a:	f001 fa55 	bl	80017d8 <HAL_RCC_OscConfig>
 800032e:	1e03      	subs	r3, r0, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000332:	f000 f9ff 	bl	8000734 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000336:	211c      	movs	r1, #28
 8000338:	187b      	adds	r3, r7, r1
 800033a:	2207      	movs	r2, #7
 800033c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800033e:	187b      	adds	r3, r7, r1
 8000340:	2202      	movs	r2, #2
 8000342:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000344:	187b      	adds	r3, r7, r1
 8000346:	2200      	movs	r2, #0
 8000348:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800034a:	187b      	adds	r3, r7, r1
 800034c:	2200      	movs	r2, #0
 800034e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000350:	187b      	adds	r3, r7, r1
 8000352:	2101      	movs	r1, #1
 8000354:	0018      	movs	r0, r3
 8000356:	f001 fdc5 	bl	8001ee4 <HAL_RCC_ClockConfig>
 800035a:	1e03      	subs	r3, r0, #0
 800035c:	d001      	beq.n	8000362 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800035e:	f000 f9e9 	bl	8000734 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1;
 8000362:	003b      	movs	r3, r7
 8000364:	4a09      	ldr	r2, [pc, #36]	@ (800038c <SystemClock_Config+0xd0>)
 8000366:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000368:	003b      	movs	r3, r7
 800036a:	2200      	movs	r2, #0
 800036c:	609a      	str	r2, [r3, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800036e:	003b      	movs	r3, r7
 8000370:	2200      	movs	r2, #0
 8000372:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000374:	003b      	movs	r3, r7
 8000376:	0018      	movs	r0, r3
 8000378:	f001 ff20 	bl	80021bc <HAL_RCCEx_PeriphCLKConfig>
 800037c:	1e03      	subs	r3, r0, #0
 800037e:	d001      	beq.n	8000384 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000380:	f000 f9d8 	bl	8000734 <Error_Handler>
  }
}
 8000384:	46c0      	nop			@ (mov r8, r8)
 8000386:	46bd      	mov	sp, r7
 8000388:	b019      	add	sp, #100	@ 0x64
 800038a:	bd90      	pop	{r4, r7, pc}
 800038c:	00020001 	.word	0x00020001

08000390 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000394:	4b1b      	ldr	r3, [pc, #108]	@ (8000404 <MX_I2C2_Init+0x74>)
 8000396:	4a1c      	ldr	r2, [pc, #112]	@ (8000408 <MX_I2C2_Init+0x78>)
 8000398:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 800039a:	4b1a      	ldr	r3, [pc, #104]	@ (8000404 <MX_I2C2_Init+0x74>)
 800039c:	4a1b      	ldr	r2, [pc, #108]	@ (800040c <MX_I2C2_Init+0x7c>)
 800039e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80003a0:	4b18      	ldr	r3, [pc, #96]	@ (8000404 <MX_I2C2_Init+0x74>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003a6:	4b17      	ldr	r3, [pc, #92]	@ (8000404 <MX_I2C2_Init+0x74>)
 80003a8:	2201      	movs	r2, #1
 80003aa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003ac:	4b15      	ldr	r3, [pc, #84]	@ (8000404 <MX_I2C2_Init+0x74>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80003b2:	4b14      	ldr	r3, [pc, #80]	@ (8000404 <MX_I2C2_Init+0x74>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80003b8:	4b12      	ldr	r3, [pc, #72]	@ (8000404 <MX_I2C2_Init+0x74>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003be:	4b11      	ldr	r3, [pc, #68]	@ (8000404 <MX_I2C2_Init+0x74>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000404 <MX_I2C2_Init+0x74>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80003ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000404 <MX_I2C2_Init+0x74>)
 80003cc:	0018      	movs	r0, r3
 80003ce:	f000 ffa7 	bl	8001320 <HAL_I2C_Init>
 80003d2:	1e03      	subs	r3, r0, #0
 80003d4:	d001      	beq.n	80003da <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80003d6:	f000 f9ad 	bl	8000734 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003da:	4b0a      	ldr	r3, [pc, #40]	@ (8000404 <MX_I2C2_Init+0x74>)
 80003dc:	2100      	movs	r1, #0
 80003de:	0018      	movs	r0, r3
 80003e0:	f001 f844 	bl	800146c <HAL_I2CEx_ConfigAnalogFilter>
 80003e4:	1e03      	subs	r3, r0, #0
 80003e6:	d001      	beq.n	80003ec <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80003e8:	f000 f9a4 	bl	8000734 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80003ec:	4b05      	ldr	r3, [pc, #20]	@ (8000404 <MX_I2C2_Init+0x74>)
 80003ee:	2100      	movs	r1, #0
 80003f0:	0018      	movs	r0, r3
 80003f2:	f001 f887 	bl	8001504 <HAL_I2CEx_ConfigDigitalFilter>
 80003f6:	1e03      	subs	r3, r0, #0
 80003f8:	d001      	beq.n	80003fe <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80003fa:	f000 f99b 	bl	8000734 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80003fe:	46c0      	nop			@ (mov r8, r8)
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	20000028 	.word	0x20000028
 8000408:	40005800 	.word	0x40005800
 800040c:	20303e5d 	.word	0x20303e5d

08000410 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000414:	4b1b      	ldr	r3, [pc, #108]	@ (8000484 <MX_SPI2_Init+0x74>)
 8000416:	4a1c      	ldr	r2, [pc, #112]	@ (8000488 <MX_SPI2_Init+0x78>)
 8000418:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800041a:	4b1a      	ldr	r3, [pc, #104]	@ (8000484 <MX_SPI2_Init+0x74>)
 800041c:	2282      	movs	r2, #130	@ 0x82
 800041e:	0052      	lsls	r2, r2, #1
 8000420:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000422:	4b18      	ldr	r3, [pc, #96]	@ (8000484 <MX_SPI2_Init+0x74>)
 8000424:	2200      	movs	r2, #0
 8000426:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000428:	4b16      	ldr	r3, [pc, #88]	@ (8000484 <MX_SPI2_Init+0x74>)
 800042a:	22c0      	movs	r2, #192	@ 0xc0
 800042c:	0092      	lsls	r2, r2, #2
 800042e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000430:	4b14      	ldr	r3, [pc, #80]	@ (8000484 <MX_SPI2_Init+0x74>)
 8000432:	2200      	movs	r2, #0
 8000434:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000436:	4b13      	ldr	r3, [pc, #76]	@ (8000484 <MX_SPI2_Init+0x74>)
 8000438:	2200      	movs	r2, #0
 800043a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800043c:	4b11      	ldr	r3, [pc, #68]	@ (8000484 <MX_SPI2_Init+0x74>)
 800043e:	2280      	movs	r2, #128	@ 0x80
 8000440:	0092      	lsls	r2, r2, #2
 8000442:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000444:	4b0f      	ldr	r3, [pc, #60]	@ (8000484 <MX_SPI2_Init+0x74>)
 8000446:	2208      	movs	r2, #8
 8000448:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800044a:	4b0e      	ldr	r3, [pc, #56]	@ (8000484 <MX_SPI2_Init+0x74>)
 800044c:	2200      	movs	r2, #0
 800044e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000450:	4b0c      	ldr	r3, [pc, #48]	@ (8000484 <MX_SPI2_Init+0x74>)
 8000452:	2200      	movs	r2, #0
 8000454:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000456:	4b0b      	ldr	r3, [pc, #44]	@ (8000484 <MX_SPI2_Init+0x74>)
 8000458:	2200      	movs	r2, #0
 800045a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800045c:	4b09      	ldr	r3, [pc, #36]	@ (8000484 <MX_SPI2_Init+0x74>)
 800045e:	2207      	movs	r2, #7
 8000460:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000462:	4b08      	ldr	r3, [pc, #32]	@ (8000484 <MX_SPI2_Init+0x74>)
 8000464:	2200      	movs	r2, #0
 8000466:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000468:	4b06      	ldr	r3, [pc, #24]	@ (8000484 <MX_SPI2_Init+0x74>)
 800046a:	2208      	movs	r2, #8
 800046c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800046e:	4b05      	ldr	r3, [pc, #20]	@ (8000484 <MX_SPI2_Init+0x74>)
 8000470:	0018      	movs	r0, r3
 8000472:	f001 ffa1 	bl	80023b8 <HAL_SPI_Init>
 8000476:	1e03      	subs	r3, r0, #0
 8000478:	d001      	beq.n	800047e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800047a:	f000 f95b 	bl	8000734 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800047e:	46c0      	nop			@ (mov r8, r8)
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	2000007c 	.word	0x2000007c
 8000488:	40003800 	.word	0x40003800

0800048c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000492:	003b      	movs	r3, r7
 8000494:	0018      	movs	r0, r3
 8000496:	2308      	movs	r3, #8
 8000498:	001a      	movs	r2, r3
 800049a:	2100      	movs	r1, #0
 800049c:	f003 fbbe 	bl	8003c1c <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80004a0:	4b15      	ldr	r3, [pc, #84]	@ (80004f8 <MX_TIM6_Init+0x6c>)
 80004a2:	4a16      	ldr	r2, [pc, #88]	@ (80004fc <MX_TIM6_Init+0x70>)
 80004a4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 999;
 80004a6:	4b14      	ldr	r3, [pc, #80]	@ (80004f8 <MX_TIM6_Init+0x6c>)
 80004a8:	4a15      	ldr	r2, [pc, #84]	@ (8000500 <MX_TIM6_Init+0x74>)
 80004aa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004ac:	4b12      	ldr	r3, [pc, #72]	@ (80004f8 <MX_TIM6_Init+0x6c>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 47999;
 80004b2:	4b11      	ldr	r3, [pc, #68]	@ (80004f8 <MX_TIM6_Init+0x6c>)
 80004b4:	4a13      	ldr	r2, [pc, #76]	@ (8000504 <MX_TIM6_Init+0x78>)
 80004b6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004b8:	4b0f      	ldr	r3, [pc, #60]	@ (80004f8 <MX_TIM6_Init+0x6c>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80004be:	4b0e      	ldr	r3, [pc, #56]	@ (80004f8 <MX_TIM6_Init+0x6c>)
 80004c0:	0018      	movs	r0, r3
 80004c2:	f002 f831 	bl	8002528 <HAL_TIM_Base_Init>
 80004c6:	1e03      	subs	r3, r0, #0
 80004c8:	d001      	beq.n	80004ce <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80004ca:	f000 f933 	bl	8000734 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004ce:	003b      	movs	r3, r7
 80004d0:	2200      	movs	r2, #0
 80004d2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004d4:	003b      	movs	r3, r7
 80004d6:	2200      	movs	r2, #0
 80004d8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80004da:	003a      	movs	r2, r7
 80004dc:	4b06      	ldr	r3, [pc, #24]	@ (80004f8 <MX_TIM6_Init+0x6c>)
 80004de:	0011      	movs	r1, r2
 80004e0:	0018      	movs	r0, r3
 80004e2:	f002 fa5f 	bl	80029a4 <HAL_TIMEx_MasterConfigSynchronization>
 80004e6:	1e03      	subs	r3, r0, #0
 80004e8:	d001      	beq.n	80004ee <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 80004ea:	f000 f923 	bl	8000734 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80004ee:	46c0      	nop			@ (mov r8, r8)
 80004f0:	46bd      	mov	sp, r7
 80004f2:	b002      	add	sp, #8
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	46c0      	nop			@ (mov r8, r8)
 80004f8:	200000e0 	.word	0x200000e0
 80004fc:	40001000 	.word	0x40001000
 8000500:	000003e7 	.word	0x000003e7
 8000504:	0000bb7f 	.word	0x0000bb7f

08000508 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0

  /* USER CODE END TSC_Init 1 */

  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 800050c:	4b1e      	ldr	r3, [pc, #120]	@ (8000588 <MX_TSC_Init+0x80>)
 800050e:	4a1f      	ldr	r2, [pc, #124]	@ (800058c <MX_TSC_Init+0x84>)
 8000510:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 8000512:	4b1d      	ldr	r3, [pc, #116]	@ (8000588 <MX_TSC_Init+0x80>)
 8000514:	2280      	movs	r2, #128	@ 0x80
 8000516:	0552      	lsls	r2, r2, #21
 8000518:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 800051a:	4b1b      	ldr	r3, [pc, #108]	@ (8000588 <MX_TSC_Init+0x80>)
 800051c:	2280      	movs	r2, #128	@ 0x80
 800051e:	0452      	lsls	r2, r2, #17
 8000520:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 8000522:	4b19      	ldr	r3, [pc, #100]	@ (8000588 <MX_TSC_Init+0x80>)
 8000524:	2200      	movs	r2, #0
 8000526:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8000528:	4b17      	ldr	r3, [pc, #92]	@ (8000588 <MX_TSC_Init+0x80>)
 800052a:	2201      	movs	r2, #1
 800052c:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 800052e:	4b16      	ldr	r3, [pc, #88]	@ (8000588 <MX_TSC_Init+0x80>)
 8000530:	2200      	movs	r2, #0
 8000532:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8000534:	4b14      	ldr	r3, [pc, #80]	@ (8000588 <MX_TSC_Init+0x80>)
 8000536:	2280      	movs	r2, #128	@ 0x80
 8000538:	0192      	lsls	r2, r2, #6
 800053a:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 800053c:	4b12      	ldr	r3, [pc, #72]	@ (8000588 <MX_TSC_Init+0x80>)
 800053e:	22a0      	movs	r2, #160	@ 0xa0
 8000540:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 8000542:	4b11      	ldr	r3, [pc, #68]	@ (8000588 <MX_TSC_Init+0x80>)
 8000544:	2200      	movs	r2, #0
 8000546:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8000548:	4b0f      	ldr	r3, [pc, #60]	@ (8000588 <MX_TSC_Init+0x80>)
 800054a:	2200      	movs	r2, #0
 800054c:	625a      	str	r2, [r3, #36]	@ 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 800054e:	4b0e      	ldr	r3, [pc, #56]	@ (8000588 <MX_TSC_Init+0x80>)
 8000550:	2200      	movs	r2, #0
 8000552:	629a      	str	r2, [r3, #40]	@ 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 8000554:	4b0c      	ldr	r3, [pc, #48]	@ (8000588 <MX_TSC_Init+0x80>)
 8000556:	222c      	movs	r2, #44	@ 0x2c
 8000558:	2100      	movs	r1, #0
 800055a:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 800055c:	4b0a      	ldr	r3, [pc, #40]	@ (8000588 <MX_TSC_Init+0x80>)
 800055e:	2291      	movs	r2, #145	@ 0x91
 8000560:	0092      	lsls	r2, r2, #2
 8000562:	631a      	str	r2, [r3, #48]	@ 0x30
  htsc.Init.ShieldIOs = 0;
 8000564:	4b08      	ldr	r3, [pc, #32]	@ (8000588 <MX_TSC_Init+0x80>)
 8000566:	2200      	movs	r2, #0
 8000568:	635a      	str	r2, [r3, #52]	@ 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 800056a:	4b07      	ldr	r3, [pc, #28]	@ (8000588 <MX_TSC_Init+0x80>)
 800056c:	2291      	movs	r2, #145	@ 0x91
 800056e:	00d2      	lsls	r2, r2, #3
 8000570:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 8000572:	4b05      	ldr	r3, [pc, #20]	@ (8000588 <MX_TSC_Init+0x80>)
 8000574:	0018      	movs	r0, r3
 8000576:	f002 fa83 	bl	8002a80 <HAL_TSC_Init>
 800057a:	1e03      	subs	r3, r0, #0
 800057c:	d001      	beq.n	8000582 <MX_TSC_Init+0x7a>
  {
    Error_Handler();
 800057e:	f000 f8d9 	bl	8000734 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 8000582:	46c0      	nop			@ (mov r8, r8)
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20000128 	.word	0x20000128
 800058c:	40024000 	.word	0x40024000

08000590 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000594:	4b14      	ldr	r3, [pc, #80]	@ (80005e8 <MX_USART1_UART_Init+0x58>)
 8000596:	4a15      	ldr	r2, [pc, #84]	@ (80005ec <MX_USART1_UART_Init+0x5c>)
 8000598:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800059a:	4b13      	ldr	r3, [pc, #76]	@ (80005e8 <MX_USART1_UART_Init+0x58>)
 800059c:	2296      	movs	r2, #150	@ 0x96
 800059e:	0212      	lsls	r2, r2, #8
 80005a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005a2:	4b11      	ldr	r3, [pc, #68]	@ (80005e8 <MX_USART1_UART_Init+0x58>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005a8:	4b0f      	ldr	r3, [pc, #60]	@ (80005e8 <MX_USART1_UART_Init+0x58>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005ae:	4b0e      	ldr	r3, [pc, #56]	@ (80005e8 <MX_USART1_UART_Init+0x58>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005b4:	4b0c      	ldr	r3, [pc, #48]	@ (80005e8 <MX_USART1_UART_Init+0x58>)
 80005b6:	220c      	movs	r2, #12
 80005b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ba:	4b0b      	ldr	r3, [pc, #44]	@ (80005e8 <MX_USART1_UART_Init+0x58>)
 80005bc:	2200      	movs	r2, #0
 80005be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005c0:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <MX_USART1_UART_Init+0x58>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005c6:	4b08      	ldr	r3, [pc, #32]	@ (80005e8 <MX_USART1_UART_Init+0x58>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005cc:	4b06      	ldr	r3, [pc, #24]	@ (80005e8 <MX_USART1_UART_Init+0x58>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005d2:	4b05      	ldr	r3, [pc, #20]	@ (80005e8 <MX_USART1_UART_Init+0x58>)
 80005d4:	0018      	movs	r0, r3
 80005d6:	f002 faf9 	bl	8002bcc <HAL_UART_Init>
 80005da:	1e03      	subs	r3, r0, #0
 80005dc:	d001      	beq.n	80005e2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80005de:	f000 f8a9 	bl	8000734 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80005e2:	46c0      	nop			@ (mov r8, r8)
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	2000016c 	.word	0x2000016c
 80005ec:	40013800 	.word	0x40013800

080005f0 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80005f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000634 <MX_USB_PCD_Init+0x44>)
 80005f6:	4a10      	ldr	r2, [pc, #64]	@ (8000638 <MX_USB_PCD_Init+0x48>)
 80005f8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80005fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000634 <MX_USB_PCD_Init+0x44>)
 80005fc:	2208      	movs	r2, #8
 80005fe:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000600:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <MX_USB_PCD_Init+0x44>)
 8000602:	2202      	movs	r2, #2
 8000604:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000606:	4b0b      	ldr	r3, [pc, #44]	@ (8000634 <MX_USB_PCD_Init+0x44>)
 8000608:	2202      	movs	r2, #2
 800060a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800060c:	4b09      	ldr	r3, [pc, #36]	@ (8000634 <MX_USB_PCD_Init+0x44>)
 800060e:	2200      	movs	r2, #0
 8000610:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000612:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <MX_USB_PCD_Init+0x44>)
 8000614:	2200      	movs	r2, #0
 8000616:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000618:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <MX_USB_PCD_Init+0x44>)
 800061a:	2200      	movs	r2, #0
 800061c:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800061e:	4b05      	ldr	r3, [pc, #20]	@ (8000634 <MX_USB_PCD_Init+0x44>)
 8000620:	0018      	movs	r0, r3
 8000622:	f000 ffbb 	bl	800159c <HAL_PCD_Init>
 8000626:	1e03      	subs	r3, r0, #0
 8000628:	d001      	beq.n	800062e <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 800062a:	f000 f883 	bl	8000734 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	200001f4 	.word	0x200001f4
 8000638:	40005c00 	.word	0x40005c00

0800063c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800063c:	b590      	push	{r4, r7, lr}
 800063e:	b089      	sub	sp, #36	@ 0x24
 8000640:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000642:	240c      	movs	r4, #12
 8000644:	193b      	adds	r3, r7, r4
 8000646:	0018      	movs	r0, r3
 8000648:	2314      	movs	r3, #20
 800064a:	001a      	movs	r2, r3
 800064c:	2100      	movs	r1, #0
 800064e:	f003 fae5 	bl	8003c1c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000652:	4b35      	ldr	r3, [pc, #212]	@ (8000728 <MX_GPIO_Init+0xec>)
 8000654:	695a      	ldr	r2, [r3, #20]
 8000656:	4b34      	ldr	r3, [pc, #208]	@ (8000728 <MX_GPIO_Init+0xec>)
 8000658:	2180      	movs	r1, #128	@ 0x80
 800065a:	0309      	lsls	r1, r1, #12
 800065c:	430a      	orrs	r2, r1
 800065e:	615a      	str	r2, [r3, #20]
 8000660:	4b31      	ldr	r3, [pc, #196]	@ (8000728 <MX_GPIO_Init+0xec>)
 8000662:	695a      	ldr	r2, [r3, #20]
 8000664:	2380      	movs	r3, #128	@ 0x80
 8000666:	031b      	lsls	r3, r3, #12
 8000668:	4013      	ands	r3, r2
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800066e:	4b2e      	ldr	r3, [pc, #184]	@ (8000728 <MX_GPIO_Init+0xec>)
 8000670:	695a      	ldr	r2, [r3, #20]
 8000672:	4b2d      	ldr	r3, [pc, #180]	@ (8000728 <MX_GPIO_Init+0xec>)
 8000674:	2180      	movs	r1, #128	@ 0x80
 8000676:	0289      	lsls	r1, r1, #10
 8000678:	430a      	orrs	r2, r1
 800067a:	615a      	str	r2, [r3, #20]
 800067c:	4b2a      	ldr	r3, [pc, #168]	@ (8000728 <MX_GPIO_Init+0xec>)
 800067e:	695a      	ldr	r2, [r3, #20]
 8000680:	2380      	movs	r3, #128	@ 0x80
 8000682:	029b      	lsls	r3, r3, #10
 8000684:	4013      	ands	r3, r2
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800068a:	4b27      	ldr	r3, [pc, #156]	@ (8000728 <MX_GPIO_Init+0xec>)
 800068c:	695a      	ldr	r2, [r3, #20]
 800068e:	4b26      	ldr	r3, [pc, #152]	@ (8000728 <MX_GPIO_Init+0xec>)
 8000690:	2180      	movs	r1, #128	@ 0x80
 8000692:	02c9      	lsls	r1, r1, #11
 8000694:	430a      	orrs	r2, r1
 8000696:	615a      	str	r2, [r3, #20]
 8000698:	4b23      	ldr	r3, [pc, #140]	@ (8000728 <MX_GPIO_Init+0xec>)
 800069a:	695a      	ldr	r2, [r3, #20]
 800069c:	2380      	movs	r3, #128	@ 0x80
 800069e:	02db      	lsls	r3, r3, #11
 80006a0:	4013      	ands	r3, r2
 80006a2:	603b      	str	r3, [r7, #0]
 80006a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|EXT_RESET_Pin|LD3_Pin|LD6_Pin
 80006a6:	4921      	ldr	r1, [pc, #132]	@ (800072c <MX_GPIO_Init+0xf0>)
 80006a8:	4b21      	ldr	r3, [pc, #132]	@ (8000730 <MX_GPIO_Init+0xf4>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	0018      	movs	r0, r3
 80006ae:	f000 fdff 	bl	80012b0 <HAL_GPIO_WritePin>
                          |LD4_Pin|LD5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin EXT_RESET_Pin LD3_Pin LD6_Pin
                           LD4_Pin LD5_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|EXT_RESET_Pin|LD3_Pin|LD6_Pin
 80006b2:	193b      	adds	r3, r7, r4
 80006b4:	4a1d      	ldr	r2, [pc, #116]	@ (800072c <MX_GPIO_Init+0xf0>)
 80006b6:	601a      	str	r2, [r3, #0]
                          |LD4_Pin|LD5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b8:	193b      	adds	r3, r7, r4
 80006ba:	2201      	movs	r2, #1
 80006bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	193b      	adds	r3, r7, r4
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c4:	193b      	adds	r3, r7, r4
 80006c6:	2200      	movs	r2, #0
 80006c8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ca:	193b      	adds	r3, r7, r4
 80006cc:	4a18      	ldr	r2, [pc, #96]	@ (8000730 <MX_GPIO_Init+0xf4>)
 80006ce:	0019      	movs	r1, r3
 80006d0:	0010      	movs	r0, r2
 80006d2:	f000 fc75 	bl	8000fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin;
 80006d6:	0021      	movs	r1, r4
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	2206      	movs	r2, #6
 80006dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	2290      	movs	r2, #144	@ 0x90
 80006e2:	0352      	lsls	r2, r2, #13
 80006e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ec:	000c      	movs	r4, r1
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	4a0f      	ldr	r2, [pc, #60]	@ (8000730 <MX_GPIO_Init+0xf4>)
 80006f2:	0019      	movs	r1, r3
 80006f4:	0010      	movs	r0, r2
 80006f6:	f000 fc63 	bl	8000fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006fa:	0021      	movs	r1, r4
 80006fc:	187b      	adds	r3, r7, r1
 80006fe:	2201      	movs	r2, #1
 8000700:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2290      	movs	r2, #144	@ 0x90
 8000706:	0352      	lsls	r2, r2, #13
 8000708:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000710:	187a      	adds	r2, r7, r1
 8000712:	2390      	movs	r3, #144	@ 0x90
 8000714:	05db      	lsls	r3, r3, #23
 8000716:	0011      	movs	r1, r2
 8000718:	0018      	movs	r0, r3
 800071a:	f000 fc51 	bl	8000fc0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800071e:	46c0      	nop			@ (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	b009      	add	sp, #36	@ 0x24
 8000724:	bd90      	pop	{r4, r7, pc}
 8000726:	46c0      	nop			@ (mov r8, r8)
 8000728:	40021000 	.word	0x40021000
 800072c:	000003e1 	.word	0x000003e1
 8000730:	48000800 	.word	0x48000800

08000734 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000738:	b672      	cpsid	i
}
 800073a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800073c:	46c0      	nop			@ (mov r8, r8)
 800073e:	e7fd      	b.n	800073c <Error_Handler+0x8>

08000740 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000746:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <HAL_MspInit+0x44>)
 8000748:	699a      	ldr	r2, [r3, #24]
 800074a:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <HAL_MspInit+0x44>)
 800074c:	2101      	movs	r1, #1
 800074e:	430a      	orrs	r2, r1
 8000750:	619a      	str	r2, [r3, #24]
 8000752:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <HAL_MspInit+0x44>)
 8000754:	699b      	ldr	r3, [r3, #24]
 8000756:	2201      	movs	r2, #1
 8000758:	4013      	ands	r3, r2
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800075e:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <HAL_MspInit+0x44>)
 8000760:	69da      	ldr	r2, [r3, #28]
 8000762:	4b08      	ldr	r3, [pc, #32]	@ (8000784 <HAL_MspInit+0x44>)
 8000764:	2180      	movs	r1, #128	@ 0x80
 8000766:	0549      	lsls	r1, r1, #21
 8000768:	430a      	orrs	r2, r1
 800076a:	61da      	str	r2, [r3, #28]
 800076c:	4b05      	ldr	r3, [pc, #20]	@ (8000784 <HAL_MspInit+0x44>)
 800076e:	69da      	ldr	r2, [r3, #28]
 8000770:	2380      	movs	r3, #128	@ 0x80
 8000772:	055b      	lsls	r3, r3, #21
 8000774:	4013      	ands	r3, r2
 8000776:	603b      	str	r3, [r7, #0]
 8000778:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	b002      	add	sp, #8
 8000780:	bd80      	pop	{r7, pc}
 8000782:	46c0      	nop			@ (mov r8, r8)
 8000784:	40021000 	.word	0x40021000

08000788 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000788:	b590      	push	{r4, r7, lr}
 800078a:	b08b      	sub	sp, #44	@ 0x2c
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000790:	2414      	movs	r4, #20
 8000792:	193b      	adds	r3, r7, r4
 8000794:	0018      	movs	r0, r3
 8000796:	2314      	movs	r3, #20
 8000798:	001a      	movs	r2, r3
 800079a:	2100      	movs	r1, #0
 800079c:	f003 fa3e 	bl	8003c1c <memset>
  if(hi2c->Instance==I2C2)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a1c      	ldr	r2, [pc, #112]	@ (8000818 <HAL_I2C_MspInit+0x90>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d132      	bne.n	8000810 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007aa:	4b1c      	ldr	r3, [pc, #112]	@ (800081c <HAL_I2C_MspInit+0x94>)
 80007ac:	695a      	ldr	r2, [r3, #20]
 80007ae:	4b1b      	ldr	r3, [pc, #108]	@ (800081c <HAL_I2C_MspInit+0x94>)
 80007b0:	2180      	movs	r1, #128	@ 0x80
 80007b2:	02c9      	lsls	r1, r1, #11
 80007b4:	430a      	orrs	r2, r1
 80007b6:	615a      	str	r2, [r3, #20]
 80007b8:	4b18      	ldr	r3, [pc, #96]	@ (800081c <HAL_I2C_MspInit+0x94>)
 80007ba:	695a      	ldr	r2, [r3, #20]
 80007bc:	2380      	movs	r3, #128	@ 0x80
 80007be:	02db      	lsls	r3, r3, #11
 80007c0:	4013      	ands	r3, r2
 80007c2:	613b      	str	r3, [r7, #16]
 80007c4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 80007c6:	193b      	adds	r3, r7, r4
 80007c8:	22c0      	movs	r2, #192	@ 0xc0
 80007ca:	0112      	lsls	r2, r2, #4
 80007cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007ce:	0021      	movs	r1, r4
 80007d0:	187b      	adds	r3, r7, r1
 80007d2:	2212      	movs	r2, #18
 80007d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007d6:	187b      	adds	r3, r7, r1
 80007d8:	2201      	movs	r2, #1
 80007da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	2203      	movs	r2, #3
 80007e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C2;
 80007e2:	187b      	adds	r3, r7, r1
 80007e4:	2201      	movs	r2, #1
 80007e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	4a0d      	ldr	r2, [pc, #52]	@ (8000820 <HAL_I2C_MspInit+0x98>)
 80007ec:	0019      	movs	r1, r3
 80007ee:	0010      	movs	r0, r2
 80007f0:	f000 fbe6 	bl	8000fc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80007f4:	4b09      	ldr	r3, [pc, #36]	@ (800081c <HAL_I2C_MspInit+0x94>)
 80007f6:	69da      	ldr	r2, [r3, #28]
 80007f8:	4b08      	ldr	r3, [pc, #32]	@ (800081c <HAL_I2C_MspInit+0x94>)
 80007fa:	2180      	movs	r1, #128	@ 0x80
 80007fc:	03c9      	lsls	r1, r1, #15
 80007fe:	430a      	orrs	r2, r1
 8000800:	61da      	str	r2, [r3, #28]
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <HAL_I2C_MspInit+0x94>)
 8000804:	69da      	ldr	r2, [r3, #28]
 8000806:	2380      	movs	r3, #128	@ 0x80
 8000808:	03db      	lsls	r3, r3, #15
 800080a:	4013      	ands	r3, r2
 800080c:	60fb      	str	r3, [r7, #12]
 800080e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000810:	46c0      	nop			@ (mov r8, r8)
 8000812:	46bd      	mov	sp, r7
 8000814:	b00b      	add	sp, #44	@ 0x2c
 8000816:	bd90      	pop	{r4, r7, pc}
 8000818:	40005800 	.word	0x40005800
 800081c:	40021000 	.word	0x40021000
 8000820:	48000400 	.word	0x48000400

08000824 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000824:	b590      	push	{r4, r7, lr}
 8000826:	b08b      	sub	sp, #44	@ 0x2c
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082c:	2414      	movs	r4, #20
 800082e:	193b      	adds	r3, r7, r4
 8000830:	0018      	movs	r0, r3
 8000832:	2314      	movs	r3, #20
 8000834:	001a      	movs	r2, r3
 8000836:	2100      	movs	r1, #0
 8000838:	f003 f9f0 	bl	8003c1c <memset>
  if(hspi->Instance==SPI2)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a1c      	ldr	r2, [pc, #112]	@ (80008b4 <HAL_SPI_MspInit+0x90>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d132      	bne.n	80008ac <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000846:	4b1c      	ldr	r3, [pc, #112]	@ (80008b8 <HAL_SPI_MspInit+0x94>)
 8000848:	69da      	ldr	r2, [r3, #28]
 800084a:	4b1b      	ldr	r3, [pc, #108]	@ (80008b8 <HAL_SPI_MspInit+0x94>)
 800084c:	2180      	movs	r1, #128	@ 0x80
 800084e:	01c9      	lsls	r1, r1, #7
 8000850:	430a      	orrs	r2, r1
 8000852:	61da      	str	r2, [r3, #28]
 8000854:	4b18      	ldr	r3, [pc, #96]	@ (80008b8 <HAL_SPI_MspInit+0x94>)
 8000856:	69da      	ldr	r2, [r3, #28]
 8000858:	2380      	movs	r3, #128	@ 0x80
 800085a:	01db      	lsls	r3, r3, #7
 800085c:	4013      	ands	r3, r2
 800085e:	613b      	str	r3, [r7, #16]
 8000860:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000862:	4b15      	ldr	r3, [pc, #84]	@ (80008b8 <HAL_SPI_MspInit+0x94>)
 8000864:	695a      	ldr	r2, [r3, #20]
 8000866:	4b14      	ldr	r3, [pc, #80]	@ (80008b8 <HAL_SPI_MspInit+0x94>)
 8000868:	2180      	movs	r1, #128	@ 0x80
 800086a:	02c9      	lsls	r1, r1, #11
 800086c:	430a      	orrs	r2, r1
 800086e:	615a      	str	r2, [r3, #20]
 8000870:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <HAL_SPI_MspInit+0x94>)
 8000872:	695a      	ldr	r2, [r3, #20]
 8000874:	2380      	movs	r3, #128	@ 0x80
 8000876:	02db      	lsls	r3, r3, #11
 8000878:	4013      	ands	r3, r2
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_MISO_Pin|SPI2_MOSI_Pin;
 800087e:	193b      	adds	r3, r7, r4
 8000880:	22e0      	movs	r2, #224	@ 0xe0
 8000882:	0212      	lsls	r2, r2, #8
 8000884:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000886:	0021      	movs	r1, r4
 8000888:	187b      	adds	r3, r7, r1
 800088a:	2202      	movs	r2, #2
 800088c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2200      	movs	r2, #0
 8000892:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2203      	movs	r2, #3
 8000898:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800089a:	187b      	adds	r3, r7, r1
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	4a06      	ldr	r2, [pc, #24]	@ (80008bc <HAL_SPI_MspInit+0x98>)
 80008a4:	0019      	movs	r1, r3
 80008a6:	0010      	movs	r0, r2
 80008a8:	f000 fb8a 	bl	8000fc0 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80008ac:	46c0      	nop			@ (mov r8, r8)
 80008ae:	46bd      	mov	sp, r7
 80008b0:	b00b      	add	sp, #44	@ 0x2c
 80008b2:	bd90      	pop	{r4, r7, pc}
 80008b4:	40003800 	.word	0x40003800
 80008b8:	40021000 	.word	0x40021000
 80008bc:	48000400 	.word	0x48000400

080008c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000904 <HAL_TIM_Base_MspInit+0x44>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d113      	bne.n	80008fa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80008d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000908 <HAL_TIM_Base_MspInit+0x48>)
 80008d4:	69da      	ldr	r2, [r3, #28]
 80008d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000908 <HAL_TIM_Base_MspInit+0x48>)
 80008d8:	2110      	movs	r1, #16
 80008da:	430a      	orrs	r2, r1
 80008dc:	61da      	str	r2, [r3, #28]
 80008de:	4b0a      	ldr	r3, [pc, #40]	@ (8000908 <HAL_TIM_Base_MspInit+0x48>)
 80008e0:	69db      	ldr	r3, [r3, #28]
 80008e2:	2210      	movs	r2, #16
 80008e4:	4013      	ands	r3, r2
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	2100      	movs	r1, #0
 80008ee:	2011      	movs	r0, #17
 80008f0:	f000 fab6 	bl	8000e60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80008f4:	2011      	movs	r0, #17
 80008f6:	f000 fac8 	bl	8000e8a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 80008fa:	46c0      	nop			@ (mov r8, r8)
 80008fc:	46bd      	mov	sp, r7
 80008fe:	b004      	add	sp, #16
 8000900:	bd80      	pop	{r7, pc}
 8000902:	46c0      	nop			@ (mov r8, r8)
 8000904:	40001000 	.word	0x40001000
 8000908:	40021000 	.word	0x40021000

0800090c <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 800090c:	b590      	push	{r4, r7, lr}
 800090e:	b08b      	sub	sp, #44	@ 0x2c
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000914:	2414      	movs	r4, #20
 8000916:	193b      	adds	r3, r7, r4
 8000918:	0018      	movs	r0, r3
 800091a:	2314      	movs	r3, #20
 800091c:	001a      	movs	r2, r3
 800091e:	2100      	movs	r1, #0
 8000920:	f003 f97c 	bl	8003c1c <memset>
  if(htsc->Instance==TSC)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a44      	ldr	r2, [pc, #272]	@ (8000a3c <HAL_TSC_MspInit+0x130>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d000      	beq.n	8000930 <HAL_TSC_MspInit+0x24>
 800092e:	e080      	b.n	8000a32 <HAL_TSC_MspInit+0x126>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8000930:	4b43      	ldr	r3, [pc, #268]	@ (8000a40 <HAL_TSC_MspInit+0x134>)
 8000932:	695a      	ldr	r2, [r3, #20]
 8000934:	4b42      	ldr	r3, [pc, #264]	@ (8000a40 <HAL_TSC_MspInit+0x134>)
 8000936:	2180      	movs	r1, #128	@ 0x80
 8000938:	0449      	lsls	r1, r1, #17
 800093a:	430a      	orrs	r2, r1
 800093c:	615a      	str	r2, [r3, #20]
 800093e:	4b40      	ldr	r3, [pc, #256]	@ (8000a40 <HAL_TSC_MspInit+0x134>)
 8000940:	695a      	ldr	r2, [r3, #20]
 8000942:	2380      	movs	r3, #128	@ 0x80
 8000944:	045b      	lsls	r3, r3, #17
 8000946:	4013      	ands	r3, r2
 8000948:	613b      	str	r3, [r7, #16]
 800094a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094c:	4b3c      	ldr	r3, [pc, #240]	@ (8000a40 <HAL_TSC_MspInit+0x134>)
 800094e:	695a      	ldr	r2, [r3, #20]
 8000950:	4b3b      	ldr	r3, [pc, #236]	@ (8000a40 <HAL_TSC_MspInit+0x134>)
 8000952:	2180      	movs	r1, #128	@ 0x80
 8000954:	0289      	lsls	r1, r1, #10
 8000956:	430a      	orrs	r2, r1
 8000958:	615a      	str	r2, [r3, #20]
 800095a:	4b39      	ldr	r3, [pc, #228]	@ (8000a40 <HAL_TSC_MspInit+0x134>)
 800095c:	695a      	ldr	r2, [r3, #20]
 800095e:	2380      	movs	r3, #128	@ 0x80
 8000960:	029b      	lsls	r3, r3, #10
 8000962:	4013      	ands	r3, r2
 8000964:	60fb      	str	r3, [r7, #12]
 8000966:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000968:	4b35      	ldr	r3, [pc, #212]	@ (8000a40 <HAL_TSC_MspInit+0x134>)
 800096a:	695a      	ldr	r2, [r3, #20]
 800096c:	4b34      	ldr	r3, [pc, #208]	@ (8000a40 <HAL_TSC_MspInit+0x134>)
 800096e:	2180      	movs	r1, #128	@ 0x80
 8000970:	02c9      	lsls	r1, r1, #11
 8000972:	430a      	orrs	r2, r1
 8000974:	615a      	str	r2, [r3, #20]
 8000976:	4b32      	ldr	r3, [pc, #200]	@ (8000a40 <HAL_TSC_MspInit+0x134>)
 8000978:	695a      	ldr	r2, [r3, #20]
 800097a:	2380      	movs	r3, #128	@ 0x80
 800097c:	02db      	lsls	r3, r3, #11
 800097e:	4013      	ands	r3, r2
 8000980:	60bb      	str	r3, [r7, #8]
 8000982:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TSC_G2_IO3
    PA7     ------> TSC_G2_IO4
    PB0     ------> TSC_G3_IO2
    PB1     ------> TSC_G3_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000984:	193b      	adds	r3, r7, r4
 8000986:	2244      	movs	r2, #68	@ 0x44
 8000988:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098a:	193b      	adds	r3, r7, r4
 800098c:	2202      	movs	r2, #2
 800098e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	193b      	adds	r3, r7, r4
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	193b      	adds	r3, r7, r4
 8000998:	2200      	movs	r2, #0
 800099a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 800099c:	193b      	adds	r3, r7, r4
 800099e:	2203      	movs	r2, #3
 80009a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a2:	193a      	adds	r2, r7, r4
 80009a4:	2390      	movs	r3, #144	@ 0x90
 80009a6:	05db      	lsls	r3, r3, #23
 80009a8:	0011      	movs	r1, r2
 80009aa:	0018      	movs	r0, r3
 80009ac:	f000 fb08 	bl	8000fc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 80009b0:	193b      	adds	r3, r7, r4
 80009b2:	2288      	movs	r2, #136	@ 0x88
 80009b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009b6:	193b      	adds	r3, r7, r4
 80009b8:	2212      	movs	r2, #18
 80009ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009bc:	193b      	adds	r3, r7, r4
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c2:	193b      	adds	r3, r7, r4
 80009c4:	2200      	movs	r2, #0
 80009c6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80009c8:	193b      	adds	r3, r7, r4
 80009ca:	2203      	movs	r2, #3
 80009cc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ce:	193a      	adds	r2, r7, r4
 80009d0:	2390      	movs	r3, #144	@ 0x90
 80009d2:	05db      	lsls	r3, r3, #23
 80009d4:	0011      	movs	r1, r2
 80009d6:	0018      	movs	r0, r3
 80009d8:	f000 faf2 	bl	8000fc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009dc:	193b      	adds	r3, r7, r4
 80009de:	2201      	movs	r2, #1
 80009e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e2:	193b      	adds	r3, r7, r4
 80009e4:	2202      	movs	r2, #2
 80009e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	193b      	adds	r3, r7, r4
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	2200      	movs	r2, #0
 80009f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80009f4:	193b      	adds	r3, r7, r4
 80009f6:	2203      	movs	r2, #3
 80009f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009fa:	193b      	adds	r3, r7, r4
 80009fc:	4a11      	ldr	r2, [pc, #68]	@ (8000a44 <HAL_TSC_MspInit+0x138>)
 80009fe:	0019      	movs	r1, r3
 8000a00:	0010      	movs	r0, r2
 8000a02:	f000 fadd 	bl	8000fc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a06:	0021      	movs	r1, r4
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	2202      	movs	r2, #2
 8000a0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a0e:	187b      	adds	r3, r7, r1
 8000a10:	2212      	movs	r2, #18
 8000a12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	2203      	movs	r2, #3
 8000a24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	4a06      	ldr	r2, [pc, #24]	@ (8000a44 <HAL_TSC_MspInit+0x138>)
 8000a2a:	0019      	movs	r1, r3
 8000a2c:	0010      	movs	r0, r2
 8000a2e:	f000 fac7 	bl	8000fc0 <HAL_GPIO_Init>

  /* USER CODE END TSC_MspInit 1 */

  }

}
 8000a32:	46c0      	nop			@ (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b00b      	add	sp, #44	@ 0x2c
 8000a38:	bd90      	pop	{r4, r7, pc}
 8000a3a:	46c0      	nop			@ (mov r8, r8)
 8000a3c:	40024000 	.word	0x40024000
 8000a40:	40021000 	.word	0x40021000
 8000a44:	48000400 	.word	0x48000400

08000a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a48:	b590      	push	{r4, r7, lr}
 8000a4a:	b08b      	sub	sp, #44	@ 0x2c
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	2414      	movs	r4, #20
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	0018      	movs	r0, r3
 8000a56:	2314      	movs	r3, #20
 8000a58:	001a      	movs	r2, r3
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	f003 f8de 	bl	8003c1c <memset>
  if(huart->Instance==USART1)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a21      	ldr	r2, [pc, #132]	@ (8000aec <HAL_UART_MspInit+0xa4>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d13b      	bne.n	8000ae2 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a6a:	4b21      	ldr	r3, [pc, #132]	@ (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a6c:	699a      	ldr	r2, [r3, #24]
 8000a6e:	4b20      	ldr	r3, [pc, #128]	@ (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a70:	2180      	movs	r1, #128	@ 0x80
 8000a72:	01c9      	lsls	r1, r1, #7
 8000a74:	430a      	orrs	r2, r1
 8000a76:	619a      	str	r2, [r3, #24]
 8000a78:	4b1d      	ldr	r3, [pc, #116]	@ (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a7a:	699a      	ldr	r2, [r3, #24]
 8000a7c:	2380      	movs	r3, #128	@ 0x80
 8000a7e:	01db      	lsls	r3, r3, #7
 8000a80:	4013      	ands	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
 8000a84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	4b1a      	ldr	r3, [pc, #104]	@ (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a88:	695a      	ldr	r2, [r3, #20]
 8000a8a:	4b19      	ldr	r3, [pc, #100]	@ (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a8c:	2180      	movs	r1, #128	@ 0x80
 8000a8e:	0289      	lsls	r1, r1, #10
 8000a90:	430a      	orrs	r2, r1
 8000a92:	615a      	str	r2, [r3, #20]
 8000a94:	4b16      	ldr	r3, [pc, #88]	@ (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a96:	695a      	ldr	r2, [r3, #20]
 8000a98:	2380      	movs	r3, #128	@ 0x80
 8000a9a:	029b      	lsls	r3, r3, #10
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000aa2:	193b      	adds	r3, r7, r4
 8000aa4:	22c0      	movs	r2, #192	@ 0xc0
 8000aa6:	00d2      	lsls	r2, r2, #3
 8000aa8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	0021      	movs	r1, r4
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2202      	movs	r2, #2
 8000ab0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	2203      	movs	r2, #3
 8000abc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000abe:	187b      	adds	r3, r7, r1
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac4:	187a      	adds	r2, r7, r1
 8000ac6:	2390      	movs	r3, #144	@ 0x90
 8000ac8:	05db      	lsls	r3, r3, #23
 8000aca:	0011      	movs	r1, r2
 8000acc:	0018      	movs	r0, r3
 8000ace:	f000 fa77 	bl	8000fc0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	201b      	movs	r0, #27
 8000ad8:	f000 f9c2 	bl	8000e60 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000adc:	201b      	movs	r0, #27
 8000ade:	f000 f9d4 	bl	8000e8a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000ae2:	46c0      	nop			@ (mov r8, r8)
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	b00b      	add	sp, #44	@ 0x2c
 8000ae8:	bd90      	pop	{r4, r7, pc}
 8000aea:	46c0      	nop			@ (mov r8, r8)
 8000aec:	40013800 	.word	0x40013800
 8000af0:	40021000 	.word	0x40021000

08000af4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a0a      	ldr	r2, [pc, #40]	@ (8000b2c <HAL_PCD_MspInit+0x38>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d10d      	bne.n	8000b22 <HAL_PCD_MspInit+0x2e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000b06:	4b0a      	ldr	r3, [pc, #40]	@ (8000b30 <HAL_PCD_MspInit+0x3c>)
 8000b08:	69da      	ldr	r2, [r3, #28]
 8000b0a:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <HAL_PCD_MspInit+0x3c>)
 8000b0c:	2180      	movs	r1, #128	@ 0x80
 8000b0e:	0409      	lsls	r1, r1, #16
 8000b10:	430a      	orrs	r2, r1
 8000b12:	61da      	str	r2, [r3, #28]
 8000b14:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <HAL_PCD_MspInit+0x3c>)
 8000b16:	69da      	ldr	r2, [r3, #28]
 8000b18:	2380      	movs	r3, #128	@ 0x80
 8000b1a:	041b      	lsls	r3, r3, #16
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	60fb      	str	r3, [r7, #12]
 8000b20:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_MspInit 1 */

  }

}
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	46bd      	mov	sp, r7
 8000b26:	b004      	add	sp, #16
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	46c0      	nop			@ (mov r8, r8)
 8000b2c:	40005c00 	.word	0x40005c00
 8000b30:	40021000 	.word	0x40021000

08000b34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b38:	46c0      	nop			@ (mov r8, r8)
 8000b3a:	e7fd      	b.n	8000b38 <NMI_Handler+0x4>

08000b3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b40:	46c0      	nop			@ (mov r8, r8)
 8000b42:	e7fd      	b.n	8000b40 <HardFault_Handler+0x4>

08000b44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b48:	46c0      	nop			@ (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}

08000b4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b52:	46c0      	nop			@ (mov r8, r8)
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b5c:	f000 f894 	bl	8000c88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b60:	46c0      	nop			@ (mov r8, r8)
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000b6c:	4b03      	ldr	r3, [pc, #12]	@ (8000b7c <TIM6_DAC_IRQHandler+0x14>)
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f001 fd7c 	bl	800266c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000b74:	46c0      	nop			@ (mov r8, r8)
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	46c0      	nop			@ (mov r8, r8)
 8000b7c:	200000e0 	.word	0x200000e0

08000b80 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b84:	4b03      	ldr	r3, [pc, #12]	@ (8000b94 <USART1_IRQHandler+0x14>)
 8000b86:	0018      	movs	r0, r3
 8000b88:	f002 f914 	bl	8002db4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b8c:	46c0      	nop			@ (mov r8, r8)
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	46c0      	nop			@ (mov r8, r8)
 8000b94:	2000016c 	.word	0x2000016c

08000b98 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000b9c:	46c0      	nop			@ (mov r8, r8)
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ba4:	480d      	ldr	r0, [pc, #52]	@ (8000bdc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ba6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ba8:	f7ff fff6 	bl	8000b98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bac:	480c      	ldr	r0, [pc, #48]	@ (8000be0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bae:	490d      	ldr	r1, [pc, #52]	@ (8000be4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8000be8 <LoopForever+0xe>)
  movs r3, #0
 8000bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb4:	e002      	b.n	8000bbc <LoopCopyDataInit>

08000bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bba:	3304      	adds	r3, #4

08000bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc0:	d3f9      	bcc.n	8000bb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bec <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bc4:	4c0a      	ldr	r4, [pc, #40]	@ (8000bf0 <LoopForever+0x16>)
  movs r3, #0
 8000bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bc8:	e001      	b.n	8000bce <LoopFillZerobss>

08000bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bcc:	3204      	adds	r2, #4

08000bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd0:	d3fb      	bcc.n	8000bca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bd2:	f003 f82b 	bl	8003c2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bd6:	f7ff fb23 	bl	8000220 <main>

08000bda <LoopForever>:

LoopForever:
    b LoopForever
 8000bda:	e7fe      	b.n	8000bda <LoopForever>
  ldr   r0, =_estack
 8000bdc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000be0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000be8:	08003cd4 	.word	0x08003cd4
  ldr r2, =_sbss
 8000bec:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000bf0:	200004d4 	.word	0x200004d4

08000bf4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bf4:	e7fe      	b.n	8000bf4 <ADC1_COMP_IRQHandler>
	...

08000bf8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bfc:	4b07      	ldr	r3, [pc, #28]	@ (8000c1c <HAL_Init+0x24>)
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	4b06      	ldr	r3, [pc, #24]	@ (8000c1c <HAL_Init+0x24>)
 8000c02:	2110      	movs	r1, #16
 8000c04:	430a      	orrs	r2, r1
 8000c06:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c08:	2000      	movs	r0, #0
 8000c0a:	f000 f809 	bl	8000c20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c0e:	f7ff fd97 	bl	8000740 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c12:	2300      	movs	r3, #0
}
 8000c14:	0018      	movs	r0, r3
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	46c0      	nop			@ (mov r8, r8)
 8000c1c:	40022000 	.word	0x40022000

08000c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c28:	4b14      	ldr	r3, [pc, #80]	@ (8000c7c <HAL_InitTick+0x5c>)
 8000c2a:	681c      	ldr	r4, [r3, #0]
 8000c2c:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <HAL_InitTick+0x60>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	0019      	movs	r1, r3
 8000c32:	23fa      	movs	r3, #250	@ 0xfa
 8000c34:	0098      	lsls	r0, r3, #2
 8000c36:	f7ff fa67 	bl	8000108 <__udivsi3>
 8000c3a:	0003      	movs	r3, r0
 8000c3c:	0019      	movs	r1, r3
 8000c3e:	0020      	movs	r0, r4
 8000c40:	f7ff fa62 	bl	8000108 <__udivsi3>
 8000c44:	0003      	movs	r3, r0
 8000c46:	0018      	movs	r0, r3
 8000c48:	f000 f92f 	bl	8000eaa <HAL_SYSTICK_Config>
 8000c4c:	1e03      	subs	r3, r0, #0
 8000c4e:	d001      	beq.n	8000c54 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c50:	2301      	movs	r3, #1
 8000c52:	e00f      	b.n	8000c74 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2b03      	cmp	r3, #3
 8000c58:	d80b      	bhi.n	8000c72 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c5a:	6879      	ldr	r1, [r7, #4]
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	425b      	negs	r3, r3
 8000c60:	2200      	movs	r2, #0
 8000c62:	0018      	movs	r0, r3
 8000c64:	f000 f8fc 	bl	8000e60 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c68:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <HAL_InitTick+0x64>)
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e000      	b.n	8000c74 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c72:	2301      	movs	r3, #1
}
 8000c74:	0018      	movs	r0, r3
 8000c76:	46bd      	mov	sp, r7
 8000c78:	b003      	add	sp, #12
 8000c7a:	bd90      	pop	{r4, r7, pc}
 8000c7c:	20000000 	.word	0x20000000
 8000c80:	20000008 	.word	0x20000008
 8000c84:	20000004 	.word	0x20000004

08000c88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ca4 <HAL_IncTick+0x1c>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	001a      	movs	r2, r3
 8000c92:	4b05      	ldr	r3, [pc, #20]	@ (8000ca8 <HAL_IncTick+0x20>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	18d2      	adds	r2, r2, r3
 8000c98:	4b03      	ldr	r3, [pc, #12]	@ (8000ca8 <HAL_IncTick+0x20>)
 8000c9a:	601a      	str	r2, [r3, #0]
}
 8000c9c:	46c0      	nop			@ (mov r8, r8)
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	46c0      	nop			@ (mov r8, r8)
 8000ca4:	20000008 	.word	0x20000008
 8000ca8:	200004d0 	.word	0x200004d0

08000cac <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb0:	4b02      	ldr	r3, [pc, #8]	@ (8000cbc <HAL_GetTick+0x10>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
}
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	200004d0 	.word	0x200004d0

08000cc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cc8:	f7ff fff0 	bl	8000cac <HAL_GetTick>
 8000ccc:	0003      	movs	r3, r0
 8000cce:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	d005      	beq.n	8000ce6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cda:	4b0a      	ldr	r3, [pc, #40]	@ (8000d04 <HAL_Delay+0x44>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	001a      	movs	r2, r3
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	189b      	adds	r3, r3, r2
 8000ce4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000ce6:	46c0      	nop			@ (mov r8, r8)
 8000ce8:	f7ff ffe0 	bl	8000cac <HAL_GetTick>
 8000cec:	0002      	movs	r2, r0
 8000cee:	68bb      	ldr	r3, [r7, #8]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	68fa      	ldr	r2, [r7, #12]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d8f7      	bhi.n	8000ce8 <HAL_Delay+0x28>
  {
  }
}
 8000cf8:	46c0      	nop			@ (mov r8, r8)
 8000cfa:	46c0      	nop			@ (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	b004      	add	sp, #16
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	46c0      	nop			@ (mov r8, r8)
 8000d04:	20000008 	.word	0x20000008

08000d08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	0002      	movs	r2, r0
 8000d10:	1dfb      	adds	r3, r7, #7
 8000d12:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d14:	1dfb      	adds	r3, r7, #7
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d1a:	d809      	bhi.n	8000d30 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d1c:	1dfb      	adds	r3, r7, #7
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	001a      	movs	r2, r3
 8000d22:	231f      	movs	r3, #31
 8000d24:	401a      	ands	r2, r3
 8000d26:	4b04      	ldr	r3, [pc, #16]	@ (8000d38 <__NVIC_EnableIRQ+0x30>)
 8000d28:	2101      	movs	r1, #1
 8000d2a:	4091      	lsls	r1, r2
 8000d2c:	000a      	movs	r2, r1
 8000d2e:	601a      	str	r2, [r3, #0]
  }
}
 8000d30:	46c0      	nop			@ (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	b002      	add	sp, #8
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	e000e100 	.word	0xe000e100

08000d3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d3c:	b590      	push	{r4, r7, lr}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	0002      	movs	r2, r0
 8000d44:	6039      	str	r1, [r7, #0]
 8000d46:	1dfb      	adds	r3, r7, #7
 8000d48:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d4a:	1dfb      	adds	r3, r7, #7
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d50:	d828      	bhi.n	8000da4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d52:	4a2f      	ldr	r2, [pc, #188]	@ (8000e10 <__NVIC_SetPriority+0xd4>)
 8000d54:	1dfb      	adds	r3, r7, #7
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	b25b      	sxtb	r3, r3
 8000d5a:	089b      	lsrs	r3, r3, #2
 8000d5c:	33c0      	adds	r3, #192	@ 0xc0
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	589b      	ldr	r3, [r3, r2]
 8000d62:	1dfa      	adds	r2, r7, #7
 8000d64:	7812      	ldrb	r2, [r2, #0]
 8000d66:	0011      	movs	r1, r2
 8000d68:	2203      	movs	r2, #3
 8000d6a:	400a      	ands	r2, r1
 8000d6c:	00d2      	lsls	r2, r2, #3
 8000d6e:	21ff      	movs	r1, #255	@ 0xff
 8000d70:	4091      	lsls	r1, r2
 8000d72:	000a      	movs	r2, r1
 8000d74:	43d2      	mvns	r2, r2
 8000d76:	401a      	ands	r2, r3
 8000d78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	019b      	lsls	r3, r3, #6
 8000d7e:	22ff      	movs	r2, #255	@ 0xff
 8000d80:	401a      	ands	r2, r3
 8000d82:	1dfb      	adds	r3, r7, #7
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	0018      	movs	r0, r3
 8000d88:	2303      	movs	r3, #3
 8000d8a:	4003      	ands	r3, r0
 8000d8c:	00db      	lsls	r3, r3, #3
 8000d8e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d90:	481f      	ldr	r0, [pc, #124]	@ (8000e10 <__NVIC_SetPriority+0xd4>)
 8000d92:	1dfb      	adds	r3, r7, #7
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	b25b      	sxtb	r3, r3
 8000d98:	089b      	lsrs	r3, r3, #2
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	33c0      	adds	r3, #192	@ 0xc0
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000da2:	e031      	b.n	8000e08 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000da4:	4a1b      	ldr	r2, [pc, #108]	@ (8000e14 <__NVIC_SetPriority+0xd8>)
 8000da6:	1dfb      	adds	r3, r7, #7
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	0019      	movs	r1, r3
 8000dac:	230f      	movs	r3, #15
 8000dae:	400b      	ands	r3, r1
 8000db0:	3b08      	subs	r3, #8
 8000db2:	089b      	lsrs	r3, r3, #2
 8000db4:	3306      	adds	r3, #6
 8000db6:	009b      	lsls	r3, r3, #2
 8000db8:	18d3      	adds	r3, r2, r3
 8000dba:	3304      	adds	r3, #4
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	1dfa      	adds	r2, r7, #7
 8000dc0:	7812      	ldrb	r2, [r2, #0]
 8000dc2:	0011      	movs	r1, r2
 8000dc4:	2203      	movs	r2, #3
 8000dc6:	400a      	ands	r2, r1
 8000dc8:	00d2      	lsls	r2, r2, #3
 8000dca:	21ff      	movs	r1, #255	@ 0xff
 8000dcc:	4091      	lsls	r1, r2
 8000dce:	000a      	movs	r2, r1
 8000dd0:	43d2      	mvns	r2, r2
 8000dd2:	401a      	ands	r2, r3
 8000dd4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	019b      	lsls	r3, r3, #6
 8000dda:	22ff      	movs	r2, #255	@ 0xff
 8000ddc:	401a      	ands	r2, r3
 8000dde:	1dfb      	adds	r3, r7, #7
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	0018      	movs	r0, r3
 8000de4:	2303      	movs	r3, #3
 8000de6:	4003      	ands	r3, r0
 8000de8:	00db      	lsls	r3, r3, #3
 8000dea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dec:	4809      	ldr	r0, [pc, #36]	@ (8000e14 <__NVIC_SetPriority+0xd8>)
 8000dee:	1dfb      	adds	r3, r7, #7
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	001c      	movs	r4, r3
 8000df4:	230f      	movs	r3, #15
 8000df6:	4023      	ands	r3, r4
 8000df8:	3b08      	subs	r3, #8
 8000dfa:	089b      	lsrs	r3, r3, #2
 8000dfc:	430a      	orrs	r2, r1
 8000dfe:	3306      	adds	r3, #6
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	18c3      	adds	r3, r0, r3
 8000e04:	3304      	adds	r3, #4
 8000e06:	601a      	str	r2, [r3, #0]
}
 8000e08:	46c0      	nop			@ (mov r8, r8)
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	b003      	add	sp, #12
 8000e0e:	bd90      	pop	{r4, r7, pc}
 8000e10:	e000e100 	.word	0xe000e100
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	1e5a      	subs	r2, r3, #1
 8000e24:	2380      	movs	r3, #128	@ 0x80
 8000e26:	045b      	lsls	r3, r3, #17
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d301      	bcc.n	8000e30 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e010      	b.n	8000e52 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e30:	4b0a      	ldr	r3, [pc, #40]	@ (8000e5c <SysTick_Config+0x44>)
 8000e32:	687a      	ldr	r2, [r7, #4]
 8000e34:	3a01      	subs	r2, #1
 8000e36:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e38:	2301      	movs	r3, #1
 8000e3a:	425b      	negs	r3, r3
 8000e3c:	2103      	movs	r1, #3
 8000e3e:	0018      	movs	r0, r3
 8000e40:	f7ff ff7c 	bl	8000d3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e44:	4b05      	ldr	r3, [pc, #20]	@ (8000e5c <SysTick_Config+0x44>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e4a:	4b04      	ldr	r3, [pc, #16]	@ (8000e5c <SysTick_Config+0x44>)
 8000e4c:	2207      	movs	r2, #7
 8000e4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	0018      	movs	r0, r3
 8000e54:	46bd      	mov	sp, r7
 8000e56:	b002      	add	sp, #8
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	46c0      	nop			@ (mov r8, r8)
 8000e5c:	e000e010 	.word	0xe000e010

08000e60 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60b9      	str	r1, [r7, #8]
 8000e68:	607a      	str	r2, [r7, #4]
 8000e6a:	210f      	movs	r1, #15
 8000e6c:	187b      	adds	r3, r7, r1
 8000e6e:	1c02      	adds	r2, r0, #0
 8000e70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e72:	68ba      	ldr	r2, [r7, #8]
 8000e74:	187b      	adds	r3, r7, r1
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	b25b      	sxtb	r3, r3
 8000e7a:	0011      	movs	r1, r2
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	f7ff ff5d 	bl	8000d3c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000e82:	46c0      	nop			@ (mov r8, r8)
 8000e84:	46bd      	mov	sp, r7
 8000e86:	b004      	add	sp, #16
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b082      	sub	sp, #8
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	0002      	movs	r2, r0
 8000e92:	1dfb      	adds	r3, r7, #7
 8000e94:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e96:	1dfb      	adds	r3, r7, #7
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	b25b      	sxtb	r3, r3
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	f7ff ff33 	bl	8000d08 <__NVIC_EnableIRQ>
}
 8000ea2:	46c0      	nop			@ (mov r8, r8)
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	b002      	add	sp, #8
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b082      	sub	sp, #8
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	f7ff ffaf 	bl	8000e18 <SysTick_Config>
 8000eba:	0003      	movs	r3, r0
}
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b002      	add	sp, #8
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2221      	movs	r2, #33	@ 0x21
 8000ed0:	5c9b      	ldrb	r3, [r3, r2]
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	d008      	beq.n	8000eea <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2204      	movs	r2, #4
 8000edc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2220      	movs	r2, #32
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e020      	b.n	8000f2c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	210e      	movs	r1, #14
 8000ef6:	438a      	bics	r2, r1
 8000ef8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2101      	movs	r1, #1
 8000f06:	438a      	bics	r2, r1
 8000f08:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f12:	2101      	movs	r1, #1
 8000f14:	4091      	lsls	r1, r2
 8000f16:	000a      	movs	r2, r1
 8000f18:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2221      	movs	r2, #33	@ 0x21
 8000f1e:	2101      	movs	r1, #1
 8000f20:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2220      	movs	r2, #32
 8000f26:	2100      	movs	r1, #0
 8000f28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000f2a:	2300      	movs	r3, #0
}
 8000f2c:	0018      	movs	r0, r3
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	b002      	add	sp, #8
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f3c:	210f      	movs	r1, #15
 8000f3e:	187b      	adds	r3, r7, r1
 8000f40:	2200      	movs	r2, #0
 8000f42:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2221      	movs	r2, #33	@ 0x21
 8000f48:	5c9b      	ldrb	r3, [r3, r2]
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	2b02      	cmp	r3, #2
 8000f4e:	d006      	beq.n	8000f5e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2204      	movs	r2, #4
 8000f54:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000f56:	187b      	adds	r3, r7, r1
 8000f58:	2201      	movs	r2, #1
 8000f5a:	701a      	strb	r2, [r3, #0]
 8000f5c:	e028      	b.n	8000fb0 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	210e      	movs	r1, #14
 8000f6a:	438a      	bics	r2, r1
 8000f6c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2101      	movs	r1, #1
 8000f7a:	438a      	bics	r2, r1
 8000f7c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f86:	2101      	movs	r1, #1
 8000f88:	4091      	lsls	r1, r2
 8000f8a:	000a      	movs	r2, r1
 8000f8c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2221      	movs	r2, #33	@ 0x21
 8000f92:	2101      	movs	r1, #1
 8000f94:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2220      	movs	r2, #32
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d004      	beq.n	8000fb0 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	0010      	movs	r0, r2
 8000fae:	4798      	blx	r3
    }
  }
  return status;
 8000fb0:	230f      	movs	r3, #15
 8000fb2:	18fb      	adds	r3, r7, r3
 8000fb4:	781b      	ldrb	r3, [r3, #0]
}
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b004      	add	sp, #16
 8000fbc:	bd80      	pop	{r7, pc}
	...

08000fc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fce:	e155      	b.n	800127c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	697a      	ldr	r2, [r7, #20]
 8000fd8:	4091      	lsls	r1, r2
 8000fda:	000a      	movs	r2, r1
 8000fdc:	4013      	ands	r3, r2
 8000fde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d100      	bne.n	8000fe8 <HAL_GPIO_Init+0x28>
 8000fe6:	e146      	b.n	8001276 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	2203      	movs	r2, #3
 8000fee:	4013      	ands	r3, r2
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d005      	beq.n	8001000 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	2203      	movs	r2, #3
 8000ffa:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d130      	bne.n	8001062 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	2203      	movs	r2, #3
 800100c:	409a      	lsls	r2, r3
 800100e:	0013      	movs	r3, r2
 8001010:	43da      	mvns	r2, r3
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	4013      	ands	r3, r2
 8001016:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	68da      	ldr	r2, [r3, #12]
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	409a      	lsls	r2, r3
 8001022:	0013      	movs	r3, r2
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	4313      	orrs	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001036:	2201      	movs	r2, #1
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	409a      	lsls	r2, r3
 800103c:	0013      	movs	r3, r2
 800103e:	43da      	mvns	r2, r3
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	091b      	lsrs	r3, r3, #4
 800104c:	2201      	movs	r2, #1
 800104e:	401a      	ands	r2, r3
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	409a      	lsls	r2, r3
 8001054:	0013      	movs	r3, r2
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	4313      	orrs	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2203      	movs	r2, #3
 8001068:	4013      	ands	r3, r2
 800106a:	2b03      	cmp	r3, #3
 800106c:	d017      	beq.n	800109e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	68db      	ldr	r3, [r3, #12]
 8001072:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	2203      	movs	r2, #3
 800107a:	409a      	lsls	r2, r3
 800107c:	0013      	movs	r3, r2
 800107e:	43da      	mvns	r2, r3
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	4013      	ands	r3, r2
 8001084:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	689a      	ldr	r2, [r3, #8]
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	409a      	lsls	r2, r3
 8001090:	0013      	movs	r3, r2
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	4313      	orrs	r3, r2
 8001096:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	2203      	movs	r2, #3
 80010a4:	4013      	ands	r3, r2
 80010a6:	2b02      	cmp	r3, #2
 80010a8:	d123      	bne.n	80010f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	08da      	lsrs	r2, r3, #3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	3208      	adds	r2, #8
 80010b2:	0092      	lsls	r2, r2, #2
 80010b4:	58d3      	ldr	r3, [r2, r3]
 80010b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	2207      	movs	r2, #7
 80010bc:	4013      	ands	r3, r2
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	220f      	movs	r2, #15
 80010c2:	409a      	lsls	r2, r3
 80010c4:	0013      	movs	r3, r2
 80010c6:	43da      	mvns	r2, r3
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	4013      	ands	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	691a      	ldr	r2, [r3, #16]
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	2107      	movs	r1, #7
 80010d6:	400b      	ands	r3, r1
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	409a      	lsls	r2, r3
 80010dc:	0013      	movs	r3, r2
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	08da      	lsrs	r2, r3, #3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3208      	adds	r2, #8
 80010ec:	0092      	lsls	r2, r2, #2
 80010ee:	6939      	ldr	r1, [r7, #16]
 80010f0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	2203      	movs	r2, #3
 80010fe:	409a      	lsls	r2, r3
 8001100:	0013      	movs	r3, r2
 8001102:	43da      	mvns	r2, r3
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	4013      	ands	r3, r2
 8001108:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	2203      	movs	r2, #3
 8001110:	401a      	ands	r2, r3
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	409a      	lsls	r2, r3
 8001118:	0013      	movs	r3, r2
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	4313      	orrs	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685a      	ldr	r2, [r3, #4]
 800112a:	23c0      	movs	r3, #192	@ 0xc0
 800112c:	029b      	lsls	r3, r3, #10
 800112e:	4013      	ands	r3, r2
 8001130:	d100      	bne.n	8001134 <HAL_GPIO_Init+0x174>
 8001132:	e0a0      	b.n	8001276 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001134:	4b57      	ldr	r3, [pc, #348]	@ (8001294 <HAL_GPIO_Init+0x2d4>)
 8001136:	699a      	ldr	r2, [r3, #24]
 8001138:	4b56      	ldr	r3, [pc, #344]	@ (8001294 <HAL_GPIO_Init+0x2d4>)
 800113a:	2101      	movs	r1, #1
 800113c:	430a      	orrs	r2, r1
 800113e:	619a      	str	r2, [r3, #24]
 8001140:	4b54      	ldr	r3, [pc, #336]	@ (8001294 <HAL_GPIO_Init+0x2d4>)
 8001142:	699b      	ldr	r3, [r3, #24]
 8001144:	2201      	movs	r2, #1
 8001146:	4013      	ands	r3, r2
 8001148:	60bb      	str	r3, [r7, #8]
 800114a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800114c:	4a52      	ldr	r2, [pc, #328]	@ (8001298 <HAL_GPIO_Init+0x2d8>)
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	089b      	lsrs	r3, r3, #2
 8001152:	3302      	adds	r3, #2
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	589b      	ldr	r3, [r3, r2]
 8001158:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	2203      	movs	r2, #3
 800115e:	4013      	ands	r3, r2
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	220f      	movs	r2, #15
 8001164:	409a      	lsls	r2, r3
 8001166:	0013      	movs	r3, r2
 8001168:	43da      	mvns	r2, r3
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	4013      	ands	r3, r2
 800116e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	2390      	movs	r3, #144	@ 0x90
 8001174:	05db      	lsls	r3, r3, #23
 8001176:	429a      	cmp	r2, r3
 8001178:	d019      	beq.n	80011ae <HAL_GPIO_Init+0x1ee>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a47      	ldr	r2, [pc, #284]	@ (800129c <HAL_GPIO_Init+0x2dc>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d013      	beq.n	80011aa <HAL_GPIO_Init+0x1ea>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a46      	ldr	r2, [pc, #280]	@ (80012a0 <HAL_GPIO_Init+0x2e0>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d00d      	beq.n	80011a6 <HAL_GPIO_Init+0x1e6>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a45      	ldr	r2, [pc, #276]	@ (80012a4 <HAL_GPIO_Init+0x2e4>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d007      	beq.n	80011a2 <HAL_GPIO_Init+0x1e2>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a44      	ldr	r2, [pc, #272]	@ (80012a8 <HAL_GPIO_Init+0x2e8>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d101      	bne.n	800119e <HAL_GPIO_Init+0x1de>
 800119a:	2304      	movs	r3, #4
 800119c:	e008      	b.n	80011b0 <HAL_GPIO_Init+0x1f0>
 800119e:	2305      	movs	r3, #5
 80011a0:	e006      	b.n	80011b0 <HAL_GPIO_Init+0x1f0>
 80011a2:	2303      	movs	r3, #3
 80011a4:	e004      	b.n	80011b0 <HAL_GPIO_Init+0x1f0>
 80011a6:	2302      	movs	r3, #2
 80011a8:	e002      	b.n	80011b0 <HAL_GPIO_Init+0x1f0>
 80011aa:	2301      	movs	r3, #1
 80011ac:	e000      	b.n	80011b0 <HAL_GPIO_Init+0x1f0>
 80011ae:	2300      	movs	r3, #0
 80011b0:	697a      	ldr	r2, [r7, #20]
 80011b2:	2103      	movs	r1, #3
 80011b4:	400a      	ands	r2, r1
 80011b6:	0092      	lsls	r2, r2, #2
 80011b8:	4093      	lsls	r3, r2
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	4313      	orrs	r3, r2
 80011be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011c0:	4935      	ldr	r1, [pc, #212]	@ (8001298 <HAL_GPIO_Init+0x2d8>)
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	089b      	lsrs	r3, r3, #2
 80011c6:	3302      	adds	r3, #2
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011ce:	4b37      	ldr	r3, [pc, #220]	@ (80012ac <HAL_GPIO_Init+0x2ec>)
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	43da      	mvns	r2, r3
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	4013      	ands	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685a      	ldr	r2, [r3, #4]
 80011e2:	2380      	movs	r3, #128	@ 0x80
 80011e4:	035b      	lsls	r3, r3, #13
 80011e6:	4013      	ands	r3, r2
 80011e8:	d003      	beq.n	80011f2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011f2:	4b2e      	ldr	r3, [pc, #184]	@ (80012ac <HAL_GPIO_Init+0x2ec>)
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80011f8:	4b2c      	ldr	r3, [pc, #176]	@ (80012ac <HAL_GPIO_Init+0x2ec>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	43da      	mvns	r2, r3
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	4013      	ands	r3, r2
 8001206:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	685a      	ldr	r2, [r3, #4]
 800120c:	2380      	movs	r3, #128	@ 0x80
 800120e:	039b      	lsls	r3, r3, #14
 8001210:	4013      	ands	r3, r2
 8001212:	d003      	beq.n	800121c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	4313      	orrs	r3, r2
 800121a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800121c:	4b23      	ldr	r3, [pc, #140]	@ (80012ac <HAL_GPIO_Init+0x2ec>)
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001222:	4b22      	ldr	r3, [pc, #136]	@ (80012ac <HAL_GPIO_Init+0x2ec>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	43da      	mvns	r2, r3
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	4013      	ands	r3, r2
 8001230:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685a      	ldr	r2, [r3, #4]
 8001236:	2380      	movs	r3, #128	@ 0x80
 8001238:	029b      	lsls	r3, r3, #10
 800123a:	4013      	ands	r3, r2
 800123c:	d003      	beq.n	8001246 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	4313      	orrs	r3, r2
 8001244:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001246:	4b19      	ldr	r3, [pc, #100]	@ (80012ac <HAL_GPIO_Init+0x2ec>)
 8001248:	693a      	ldr	r2, [r7, #16]
 800124a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800124c:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <HAL_GPIO_Init+0x2ec>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	43da      	mvns	r2, r3
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	4013      	ands	r3, r2
 800125a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685a      	ldr	r2, [r3, #4]
 8001260:	2380      	movs	r3, #128	@ 0x80
 8001262:	025b      	lsls	r3, r3, #9
 8001264:	4013      	ands	r3, r2
 8001266:	d003      	beq.n	8001270 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	4313      	orrs	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001270:	4b0e      	ldr	r3, [pc, #56]	@ (80012ac <HAL_GPIO_Init+0x2ec>)
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	3301      	adds	r3, #1
 800127a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	40da      	lsrs	r2, r3
 8001284:	1e13      	subs	r3, r2, #0
 8001286:	d000      	beq.n	800128a <HAL_GPIO_Init+0x2ca>
 8001288:	e6a2      	b.n	8000fd0 <HAL_GPIO_Init+0x10>
  } 
}
 800128a:	46c0      	nop			@ (mov r8, r8)
 800128c:	46c0      	nop			@ (mov r8, r8)
 800128e:	46bd      	mov	sp, r7
 8001290:	b006      	add	sp, #24
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40021000 	.word	0x40021000
 8001298:	40010000 	.word	0x40010000
 800129c:	48000400 	.word	0x48000400
 80012a0:	48000800 	.word	0x48000800
 80012a4:	48000c00 	.word	0x48000c00
 80012a8:	48001000 	.word	0x48001000
 80012ac:	40010400 	.word	0x40010400

080012b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	0008      	movs	r0, r1
 80012ba:	0011      	movs	r1, r2
 80012bc:	1cbb      	adds	r3, r7, #2
 80012be:	1c02      	adds	r2, r0, #0
 80012c0:	801a      	strh	r2, [r3, #0]
 80012c2:	1c7b      	adds	r3, r7, #1
 80012c4:	1c0a      	adds	r2, r1, #0
 80012c6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012c8:	1c7b      	adds	r3, r7, #1
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d004      	beq.n	80012da <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012d0:	1cbb      	adds	r3, r7, #2
 80012d2:	881a      	ldrh	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80012d8:	e003      	b.n	80012e2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012da:	1cbb      	adds	r3, r7, #2
 80012dc:	881a      	ldrh	r2, [r3, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80012e2:	46c0      	nop			@ (mov r8, r8)
 80012e4:	46bd      	mov	sp, r7
 80012e6:	b002      	add	sp, #8
 80012e8:	bd80      	pop	{r7, pc}

080012ea <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b084      	sub	sp, #16
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
 80012f2:	000a      	movs	r2, r1
 80012f4:	1cbb      	adds	r3, r7, #2
 80012f6:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	695b      	ldr	r3, [r3, #20]
 80012fc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012fe:	1cbb      	adds	r3, r7, #2
 8001300:	881b      	ldrh	r3, [r3, #0]
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	4013      	ands	r3, r2
 8001306:	041a      	lsls	r2, r3, #16
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	43db      	mvns	r3, r3
 800130c:	1cb9      	adds	r1, r7, #2
 800130e:	8809      	ldrh	r1, [r1, #0]
 8001310:	400b      	ands	r3, r1
 8001312:	431a      	orrs	r2, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	619a      	str	r2, [r3, #24]
}
 8001318:	46c0      	nop			@ (mov r8, r8)
 800131a:	46bd      	mov	sp, r7
 800131c:	b004      	add	sp, #16
 800131e:	bd80      	pop	{r7, pc}

08001320 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d101      	bne.n	8001332 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e08f      	b.n	8001452 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2241      	movs	r2, #65	@ 0x41
 8001336:	5c9b      	ldrb	r3, [r3, r2]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	2b00      	cmp	r3, #0
 800133c:	d107      	bne.n	800134e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2240      	movs	r2, #64	@ 0x40
 8001342:	2100      	movs	r1, #0
 8001344:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	0018      	movs	r0, r3
 800134a:	f7ff fa1d 	bl	8000788 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2241      	movs	r2, #65	@ 0x41
 8001352:	2124      	movs	r1, #36	@ 0x24
 8001354:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2101      	movs	r1, #1
 8001362:	438a      	bics	r2, r1
 8001364:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	493b      	ldr	r1, [pc, #236]	@ (800145c <HAL_I2C_Init+0x13c>)
 8001370:	400a      	ands	r2, r1
 8001372:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	689a      	ldr	r2, [r3, #8]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4938      	ldr	r1, [pc, #224]	@ (8001460 <HAL_I2C_Init+0x140>)
 8001380:	400a      	ands	r2, r1
 8001382:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	2b01      	cmp	r3, #1
 800138a:	d108      	bne.n	800139e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689a      	ldr	r2, [r3, #8]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2180      	movs	r1, #128	@ 0x80
 8001396:	0209      	lsls	r1, r1, #8
 8001398:	430a      	orrs	r2, r1
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	e007      	b.n	80013ae <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	689a      	ldr	r2, [r3, #8]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2184      	movs	r1, #132	@ 0x84
 80013a8:	0209      	lsls	r1, r1, #8
 80013aa:	430a      	orrs	r2, r1
 80013ac:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d109      	bne.n	80013ca <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	685a      	ldr	r2, [r3, #4]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2180      	movs	r1, #128	@ 0x80
 80013c2:	0109      	lsls	r1, r1, #4
 80013c4:	430a      	orrs	r2, r1
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	e007      	b.n	80013da <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	685a      	ldr	r2, [r3, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4923      	ldr	r1, [pc, #140]	@ (8001464 <HAL_I2C_Init+0x144>)
 80013d6:	400a      	ands	r2, r1
 80013d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	685a      	ldr	r2, [r3, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4920      	ldr	r1, [pc, #128]	@ (8001468 <HAL_I2C_Init+0x148>)
 80013e6:	430a      	orrs	r2, r1
 80013e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	68da      	ldr	r2, [r3, #12]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	491a      	ldr	r1, [pc, #104]	@ (8001460 <HAL_I2C_Init+0x140>)
 80013f6:	400a      	ands	r2, r1
 80013f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	691a      	ldr	r2, [r3, #16]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	695b      	ldr	r3, [r3, #20]
 8001402:	431a      	orrs	r2, r3
 8001404:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	430a      	orrs	r2, r1
 8001412:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	69d9      	ldr	r1, [r3, #28]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a1a      	ldr	r2, [r3, #32]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	430a      	orrs	r2, r1
 8001422:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2101      	movs	r1, #1
 8001430:	430a      	orrs	r2, r1
 8001432:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2241      	movs	r2, #65	@ 0x41
 800143e:	2120      	movs	r1, #32
 8001440:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2242      	movs	r2, #66	@ 0x42
 800144c:	2100      	movs	r1, #0
 800144e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001450:	2300      	movs	r3, #0
}
 8001452:	0018      	movs	r0, r3
 8001454:	46bd      	mov	sp, r7
 8001456:	b002      	add	sp, #8
 8001458:	bd80      	pop	{r7, pc}
 800145a:	46c0      	nop			@ (mov r8, r8)
 800145c:	f0ffffff 	.word	0xf0ffffff
 8001460:	ffff7fff 	.word	0xffff7fff
 8001464:	fffff7ff 	.word	0xfffff7ff
 8001468:	02008000 	.word	0x02008000

0800146c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2241      	movs	r2, #65	@ 0x41
 800147a:	5c9b      	ldrb	r3, [r3, r2]
 800147c:	b2db      	uxtb	r3, r3
 800147e:	2b20      	cmp	r3, #32
 8001480:	d138      	bne.n	80014f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2240      	movs	r2, #64	@ 0x40
 8001486:	5c9b      	ldrb	r3, [r3, r2]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d101      	bne.n	8001490 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800148c:	2302      	movs	r3, #2
 800148e:	e032      	b.n	80014f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2240      	movs	r2, #64	@ 0x40
 8001494:	2101      	movs	r1, #1
 8001496:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2241      	movs	r2, #65	@ 0x41
 800149c:	2124      	movs	r1, #36	@ 0x24
 800149e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2101      	movs	r1, #1
 80014ac:	438a      	bics	r2, r1
 80014ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4911      	ldr	r1, [pc, #68]	@ (8001500 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80014bc:	400a      	ands	r2, r1
 80014be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6819      	ldr	r1, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	683a      	ldr	r2, [r7, #0]
 80014cc:	430a      	orrs	r2, r1
 80014ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2101      	movs	r1, #1
 80014dc:	430a      	orrs	r2, r1
 80014de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2241      	movs	r2, #65	@ 0x41
 80014e4:	2120      	movs	r1, #32
 80014e6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2240      	movs	r2, #64	@ 0x40
 80014ec:	2100      	movs	r1, #0
 80014ee:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80014f0:	2300      	movs	r3, #0
 80014f2:	e000      	b.n	80014f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80014f4:	2302      	movs	r3, #2
  }
}
 80014f6:	0018      	movs	r0, r3
 80014f8:	46bd      	mov	sp, r7
 80014fa:	b002      	add	sp, #8
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	46c0      	nop			@ (mov r8, r8)
 8001500:	ffffefff 	.word	0xffffefff

08001504 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2241      	movs	r2, #65	@ 0x41
 8001512:	5c9b      	ldrb	r3, [r3, r2]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b20      	cmp	r3, #32
 8001518:	d139      	bne.n	800158e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2240      	movs	r2, #64	@ 0x40
 800151e:	5c9b      	ldrb	r3, [r3, r2]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d101      	bne.n	8001528 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001524:	2302      	movs	r3, #2
 8001526:	e033      	b.n	8001590 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2240      	movs	r2, #64	@ 0x40
 800152c:	2101      	movs	r1, #1
 800152e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2241      	movs	r2, #65	@ 0x41
 8001534:	2124      	movs	r1, #36	@ 0x24
 8001536:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2101      	movs	r1, #1
 8001544:	438a      	bics	r2, r1
 8001546:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	4a11      	ldr	r2, [pc, #68]	@ (8001598 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001554:	4013      	ands	r3, r2
 8001556:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	021b      	lsls	r3, r3, #8
 800155c:	68fa      	ldr	r2, [r7, #12]
 800155e:	4313      	orrs	r3, r2
 8001560:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	68fa      	ldr	r2, [r7, #12]
 8001568:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2101      	movs	r1, #1
 8001576:	430a      	orrs	r2, r1
 8001578:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2241      	movs	r2, #65	@ 0x41
 800157e:	2120      	movs	r1, #32
 8001580:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2240      	movs	r2, #64	@ 0x40
 8001586:	2100      	movs	r1, #0
 8001588:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800158a:	2300      	movs	r3, #0
 800158c:	e000      	b.n	8001590 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800158e:	2302      	movs	r3, #2
  }
}
 8001590:	0018      	movs	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	b004      	add	sp, #16
 8001596:	bd80      	pop	{r7, pc}
 8001598:	fffff0ff 	.word	0xfffff0ff

0800159c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800159c:	b590      	push	{r4, r7, lr}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d101      	bne.n	80015ae <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e0e4      	b.n	8001778 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a73      	ldr	r2, [pc, #460]	@ (8001780 <HAL_PCD_Init+0x1e4>)
 80015b2:	5c9b      	ldrb	r3, [r3, r2]
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d108      	bne.n	80015cc <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	23a4      	movs	r3, #164	@ 0xa4
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	2100      	movs	r1, #0
 80015c2:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	0018      	movs	r0, r3
 80015c8:	f7ff fa94 	bl	8000af4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4a6c      	ldr	r2, [pc, #432]	@ (8001780 <HAL_PCD_Init+0x1e4>)
 80015d0:	2103      	movs	r1, #3
 80015d2:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	0018      	movs	r0, r3
 80015da:	f002 fae9 	bl	8003bb0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015de:	230f      	movs	r3, #15
 80015e0:	18fb      	adds	r3, r7, r3
 80015e2:	2200      	movs	r2, #0
 80015e4:	701a      	strb	r2, [r3, #0]
 80015e6:	e047      	b.n	8001678 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80015e8:	200f      	movs	r0, #15
 80015ea:	183b      	adds	r3, r7, r0
 80015ec:	781a      	ldrb	r2, [r3, #0]
 80015ee:	6879      	ldr	r1, [r7, #4]
 80015f0:	0013      	movs	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	189b      	adds	r3, r3, r2
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	18cb      	adds	r3, r1, r3
 80015fa:	3311      	adds	r3, #17
 80015fc:	2201      	movs	r2, #1
 80015fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001600:	183b      	adds	r3, r7, r0
 8001602:	781a      	ldrb	r2, [r3, #0]
 8001604:	6879      	ldr	r1, [r7, #4]
 8001606:	0013      	movs	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	189b      	adds	r3, r3, r2
 800160c:	00db      	lsls	r3, r3, #3
 800160e:	18cb      	adds	r3, r1, r3
 8001610:	3310      	adds	r3, #16
 8001612:	183a      	adds	r2, r7, r0
 8001614:	7812      	ldrb	r2, [r2, #0]
 8001616:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001618:	183b      	adds	r3, r7, r0
 800161a:	781a      	ldrb	r2, [r3, #0]
 800161c:	6879      	ldr	r1, [r7, #4]
 800161e:	0013      	movs	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	189b      	adds	r3, r3, r2
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	18cb      	adds	r3, r1, r3
 8001628:	3313      	adds	r3, #19
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800162e:	183b      	adds	r3, r7, r0
 8001630:	781a      	ldrb	r2, [r3, #0]
 8001632:	6879      	ldr	r1, [r7, #4]
 8001634:	0013      	movs	r3, r2
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	189b      	adds	r3, r3, r2
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	18cb      	adds	r3, r1, r3
 800163e:	3320      	adds	r3, #32
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001644:	183b      	adds	r3, r7, r0
 8001646:	781a      	ldrb	r2, [r3, #0]
 8001648:	6879      	ldr	r1, [r7, #4]
 800164a:	0013      	movs	r3, r2
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	189b      	adds	r3, r3, r2
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	18cb      	adds	r3, r1, r3
 8001654:	3324      	adds	r3, #36	@ 0x24
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800165a:	183b      	adds	r3, r7, r0
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	6879      	ldr	r1, [r7, #4]
 8001660:	1c5a      	adds	r2, r3, #1
 8001662:	0013      	movs	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	189b      	adds	r3, r3, r2
 8001668:	00db      	lsls	r3, r3, #3
 800166a:	2200      	movs	r2, #0
 800166c:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800166e:	183b      	adds	r3, r7, r0
 8001670:	781a      	ldrb	r2, [r3, #0]
 8001672:	183b      	adds	r3, r7, r0
 8001674:	3201      	adds	r2, #1
 8001676:	701a      	strb	r2, [r3, #0]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	791b      	ldrb	r3, [r3, #4]
 800167c:	210f      	movs	r1, #15
 800167e:	187a      	adds	r2, r7, r1
 8001680:	7812      	ldrb	r2, [r2, #0]
 8001682:	429a      	cmp	r2, r3
 8001684:	d3b0      	bcc.n	80015e8 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001686:	187b      	adds	r3, r7, r1
 8001688:	2200      	movs	r2, #0
 800168a:	701a      	strb	r2, [r3, #0]
 800168c:	e056      	b.n	800173c <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800168e:	240f      	movs	r4, #15
 8001690:	193b      	adds	r3, r7, r4
 8001692:	781a      	ldrb	r2, [r3, #0]
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	2352      	movs	r3, #82	@ 0x52
 8001698:	33ff      	adds	r3, #255	@ 0xff
 800169a:	0019      	movs	r1, r3
 800169c:	0013      	movs	r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	189b      	adds	r3, r3, r2
 80016a2:	00db      	lsls	r3, r3, #3
 80016a4:	18c3      	adds	r3, r0, r3
 80016a6:	185b      	adds	r3, r3, r1
 80016a8:	2200      	movs	r2, #0
 80016aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80016ac:	193b      	adds	r3, r7, r4
 80016ae:	781a      	ldrb	r2, [r3, #0]
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	23a8      	movs	r3, #168	@ 0xa8
 80016b4:	0059      	lsls	r1, r3, #1
 80016b6:	0013      	movs	r3, r2
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	189b      	adds	r3, r3, r2
 80016bc:	00db      	lsls	r3, r3, #3
 80016be:	18c3      	adds	r3, r0, r3
 80016c0:	185b      	adds	r3, r3, r1
 80016c2:	193a      	adds	r2, r7, r4
 80016c4:	7812      	ldrb	r2, [r2, #0]
 80016c6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80016c8:	193b      	adds	r3, r7, r4
 80016ca:	781a      	ldrb	r2, [r3, #0]
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	2354      	movs	r3, #84	@ 0x54
 80016d0:	33ff      	adds	r3, #255	@ 0xff
 80016d2:	0019      	movs	r1, r3
 80016d4:	0013      	movs	r3, r2
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	189b      	adds	r3, r3, r2
 80016da:	00db      	lsls	r3, r3, #3
 80016dc:	18c3      	adds	r3, r0, r3
 80016de:	185b      	adds	r3, r3, r1
 80016e0:	2200      	movs	r2, #0
 80016e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80016e4:	193b      	adds	r3, r7, r4
 80016e6:	781a      	ldrb	r2, [r3, #0]
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	23b0      	movs	r3, #176	@ 0xb0
 80016ec:	0059      	lsls	r1, r3, #1
 80016ee:	0013      	movs	r3, r2
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	189b      	adds	r3, r3, r2
 80016f4:	00db      	lsls	r3, r3, #3
 80016f6:	18c3      	adds	r3, r0, r3
 80016f8:	185b      	adds	r3, r3, r1
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80016fe:	193b      	adds	r3, r7, r4
 8001700:	781a      	ldrb	r2, [r3, #0]
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	23b2      	movs	r3, #178	@ 0xb2
 8001706:	0059      	lsls	r1, r3, #1
 8001708:	0013      	movs	r3, r2
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	189b      	adds	r3, r3, r2
 800170e:	00db      	lsls	r3, r3, #3
 8001710:	18c3      	adds	r3, r0, r3
 8001712:	185b      	adds	r3, r3, r1
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001718:	193b      	adds	r3, r7, r4
 800171a:	781a      	ldrb	r2, [r3, #0]
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	23b4      	movs	r3, #180	@ 0xb4
 8001720:	0059      	lsls	r1, r3, #1
 8001722:	0013      	movs	r3, r2
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	189b      	adds	r3, r3, r2
 8001728:	00db      	lsls	r3, r3, #3
 800172a:	18c3      	adds	r3, r0, r3
 800172c:	185b      	adds	r3, r3, r1
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001732:	193b      	adds	r3, r7, r4
 8001734:	781a      	ldrb	r2, [r3, #0]
 8001736:	193b      	adds	r3, r7, r4
 8001738:	3201      	adds	r2, #1
 800173a:	701a      	strb	r2, [r3, #0]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	791b      	ldrb	r3, [r3, #4]
 8001740:	220f      	movs	r2, #15
 8001742:	18ba      	adds	r2, r7, r2
 8001744:	7812      	ldrb	r2, [r2, #0]
 8001746:	429a      	cmp	r2, r3
 8001748:	d3a1      	bcc.n	800168e <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6818      	ldr	r0, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6859      	ldr	r1, [r3, #4]
 8001752:	689a      	ldr	r2, [r3, #8]
 8001754:	f002 fa46 	bl	8003be4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a07      	ldr	r2, [pc, #28]	@ (8001780 <HAL_PCD_Init+0x1e4>)
 8001762:	2101      	movs	r1, #1
 8001764:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	7a9b      	ldrb	r3, [r3, #10]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d103      	bne.n	8001776 <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	0018      	movs	r0, r3
 8001772:	f000 f807 	bl	8001784 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001776:	2300      	movs	r3, #0
}
 8001778:	0018      	movs	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	b005      	add	sp, #20
 800177e:	bd90      	pop	{r4, r7, pc}
 8001780:	00000291 	.word	0x00000291

08001784 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	23b4      	movs	r3, #180	@ 0xb4
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	2101      	movs	r1, #1
 800179a:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	23b2      	movs	r3, #178	@ 0xb2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	2100      	movs	r1, #0
 80017a4:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2254      	movs	r2, #84	@ 0x54
 80017aa:	5a9b      	ldrh	r3, [r3, r2]
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	2201      	movs	r2, #1
 80017b0:	4313      	orrs	r3, r2
 80017b2:	b299      	uxth	r1, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2254      	movs	r2, #84	@ 0x54
 80017b8:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2254      	movs	r2, #84	@ 0x54
 80017be:	5a9b      	ldrh	r3, [r3, r2]
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	2202      	movs	r2, #2
 80017c4:	4313      	orrs	r3, r2
 80017c6:	b299      	uxth	r1, r3
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	2254      	movs	r2, #84	@ 0x54
 80017cc:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80017ce:	2300      	movs	r3, #0
}
 80017d0:	0018      	movs	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	b004      	add	sp, #16
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b088      	sub	sp, #32
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d102      	bne.n	80017ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	f000 fb76 	bl	8001ed8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2201      	movs	r2, #1
 80017f2:	4013      	ands	r3, r2
 80017f4:	d100      	bne.n	80017f8 <HAL_RCC_OscConfig+0x20>
 80017f6:	e08e      	b.n	8001916 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80017f8:	4bc5      	ldr	r3, [pc, #788]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	220c      	movs	r2, #12
 80017fe:	4013      	ands	r3, r2
 8001800:	2b04      	cmp	r3, #4
 8001802:	d00e      	beq.n	8001822 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001804:	4bc2      	ldr	r3, [pc, #776]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	220c      	movs	r2, #12
 800180a:	4013      	ands	r3, r2
 800180c:	2b08      	cmp	r3, #8
 800180e:	d117      	bne.n	8001840 <HAL_RCC_OscConfig+0x68>
 8001810:	4bbf      	ldr	r3, [pc, #764]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001812:	685a      	ldr	r2, [r3, #4]
 8001814:	23c0      	movs	r3, #192	@ 0xc0
 8001816:	025b      	lsls	r3, r3, #9
 8001818:	401a      	ands	r2, r3
 800181a:	2380      	movs	r3, #128	@ 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	429a      	cmp	r2, r3
 8001820:	d10e      	bne.n	8001840 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001822:	4bbb      	ldr	r3, [pc, #748]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	2380      	movs	r3, #128	@ 0x80
 8001828:	029b      	lsls	r3, r3, #10
 800182a:	4013      	ands	r3, r2
 800182c:	d100      	bne.n	8001830 <HAL_RCC_OscConfig+0x58>
 800182e:	e071      	b.n	8001914 <HAL_RCC_OscConfig+0x13c>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d000      	beq.n	800183a <HAL_RCC_OscConfig+0x62>
 8001838:	e06c      	b.n	8001914 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	f000 fb4c 	bl	8001ed8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	2b01      	cmp	r3, #1
 8001846:	d107      	bne.n	8001858 <HAL_RCC_OscConfig+0x80>
 8001848:	4bb1      	ldr	r3, [pc, #708]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	4bb0      	ldr	r3, [pc, #704]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 800184e:	2180      	movs	r1, #128	@ 0x80
 8001850:	0249      	lsls	r1, r1, #9
 8001852:	430a      	orrs	r2, r1
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	e02f      	b.n	80018b8 <HAL_RCC_OscConfig+0xe0>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d10c      	bne.n	800187a <HAL_RCC_OscConfig+0xa2>
 8001860:	4bab      	ldr	r3, [pc, #684]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	4baa      	ldr	r3, [pc, #680]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001866:	49ab      	ldr	r1, [pc, #684]	@ (8001b14 <HAL_RCC_OscConfig+0x33c>)
 8001868:	400a      	ands	r2, r1
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	4ba8      	ldr	r3, [pc, #672]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	4ba7      	ldr	r3, [pc, #668]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001872:	49a9      	ldr	r1, [pc, #676]	@ (8001b18 <HAL_RCC_OscConfig+0x340>)
 8001874:	400a      	ands	r2, r1
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	e01e      	b.n	80018b8 <HAL_RCC_OscConfig+0xe0>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	2b05      	cmp	r3, #5
 8001880:	d10e      	bne.n	80018a0 <HAL_RCC_OscConfig+0xc8>
 8001882:	4ba3      	ldr	r3, [pc, #652]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	4ba2      	ldr	r3, [pc, #648]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001888:	2180      	movs	r1, #128	@ 0x80
 800188a:	02c9      	lsls	r1, r1, #11
 800188c:	430a      	orrs	r2, r1
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	4b9f      	ldr	r3, [pc, #636]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	4b9e      	ldr	r3, [pc, #632]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001896:	2180      	movs	r1, #128	@ 0x80
 8001898:	0249      	lsls	r1, r1, #9
 800189a:	430a      	orrs	r2, r1
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	e00b      	b.n	80018b8 <HAL_RCC_OscConfig+0xe0>
 80018a0:	4b9b      	ldr	r3, [pc, #620]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	4b9a      	ldr	r3, [pc, #616]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80018a6:	499b      	ldr	r1, [pc, #620]	@ (8001b14 <HAL_RCC_OscConfig+0x33c>)
 80018a8:	400a      	ands	r2, r1
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	4b98      	ldr	r3, [pc, #608]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	4b97      	ldr	r3, [pc, #604]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80018b2:	4999      	ldr	r1, [pc, #612]	@ (8001b18 <HAL_RCC_OscConfig+0x340>)
 80018b4:	400a      	ands	r2, r1
 80018b6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d014      	beq.n	80018ea <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c0:	f7ff f9f4 	bl	8000cac <HAL_GetTick>
 80018c4:	0003      	movs	r3, r0
 80018c6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c8:	e008      	b.n	80018dc <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018ca:	f7ff f9ef 	bl	8000cac <HAL_GetTick>
 80018ce:	0002      	movs	r2, r0
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b64      	cmp	r3, #100	@ 0x64
 80018d6:	d901      	bls.n	80018dc <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e2fd      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018dc:	4b8c      	ldr	r3, [pc, #560]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	2380      	movs	r3, #128	@ 0x80
 80018e2:	029b      	lsls	r3, r3, #10
 80018e4:	4013      	ands	r3, r2
 80018e6:	d0f0      	beq.n	80018ca <HAL_RCC_OscConfig+0xf2>
 80018e8:	e015      	b.n	8001916 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ea:	f7ff f9df 	bl	8000cac <HAL_GetTick>
 80018ee:	0003      	movs	r3, r0
 80018f0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018f2:	e008      	b.n	8001906 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018f4:	f7ff f9da 	bl	8000cac <HAL_GetTick>
 80018f8:	0002      	movs	r2, r0
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b64      	cmp	r3, #100	@ 0x64
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e2e8      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001906:	4b82      	ldr	r3, [pc, #520]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	2380      	movs	r3, #128	@ 0x80
 800190c:	029b      	lsls	r3, r3, #10
 800190e:	4013      	ands	r3, r2
 8001910:	d1f0      	bne.n	80018f4 <HAL_RCC_OscConfig+0x11c>
 8001912:	e000      	b.n	8001916 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001914:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2202      	movs	r2, #2
 800191c:	4013      	ands	r3, r2
 800191e:	d100      	bne.n	8001922 <HAL_RCC_OscConfig+0x14a>
 8001920:	e06c      	b.n	80019fc <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001922:	4b7b      	ldr	r3, [pc, #492]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	220c      	movs	r2, #12
 8001928:	4013      	ands	r3, r2
 800192a:	d00e      	beq.n	800194a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800192c:	4b78      	ldr	r3, [pc, #480]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	220c      	movs	r2, #12
 8001932:	4013      	ands	r3, r2
 8001934:	2b08      	cmp	r3, #8
 8001936:	d11f      	bne.n	8001978 <HAL_RCC_OscConfig+0x1a0>
 8001938:	4b75      	ldr	r3, [pc, #468]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 800193a:	685a      	ldr	r2, [r3, #4]
 800193c:	23c0      	movs	r3, #192	@ 0xc0
 800193e:	025b      	lsls	r3, r3, #9
 8001940:	401a      	ands	r2, r3
 8001942:	2380      	movs	r3, #128	@ 0x80
 8001944:	021b      	lsls	r3, r3, #8
 8001946:	429a      	cmp	r2, r3
 8001948:	d116      	bne.n	8001978 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800194a:	4b71      	ldr	r3, [pc, #452]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2202      	movs	r2, #2
 8001950:	4013      	ands	r3, r2
 8001952:	d005      	beq.n	8001960 <HAL_RCC_OscConfig+0x188>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d001      	beq.n	8001960 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e2bb      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001960:	4b6b      	ldr	r3, [pc, #428]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	22f8      	movs	r2, #248	@ 0xf8
 8001966:	4393      	bics	r3, r2
 8001968:	0019      	movs	r1, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	00da      	lsls	r2, r3, #3
 8001970:	4b67      	ldr	r3, [pc, #412]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001972:	430a      	orrs	r2, r1
 8001974:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001976:	e041      	b.n	80019fc <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d024      	beq.n	80019ca <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001980:	4b63      	ldr	r3, [pc, #396]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	4b62      	ldr	r3, [pc, #392]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001986:	2101      	movs	r1, #1
 8001988:	430a      	orrs	r2, r1
 800198a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198c:	f7ff f98e 	bl	8000cac <HAL_GetTick>
 8001990:	0003      	movs	r3, r0
 8001992:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001994:	e008      	b.n	80019a8 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001996:	f7ff f989 	bl	8000cac <HAL_GetTick>
 800199a:	0002      	movs	r2, r0
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d901      	bls.n	80019a8 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80019a4:	2303      	movs	r3, #3
 80019a6:	e297      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a8:	4b59      	ldr	r3, [pc, #356]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2202      	movs	r2, #2
 80019ae:	4013      	ands	r3, r2
 80019b0:	d0f1      	beq.n	8001996 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b2:	4b57      	ldr	r3, [pc, #348]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	22f8      	movs	r2, #248	@ 0xf8
 80019b8:	4393      	bics	r3, r2
 80019ba:	0019      	movs	r1, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	00da      	lsls	r2, r3, #3
 80019c2:	4b53      	ldr	r3, [pc, #332]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80019c4:	430a      	orrs	r2, r1
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	e018      	b.n	80019fc <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ca:	4b51      	ldr	r3, [pc, #324]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	4b50      	ldr	r3, [pc, #320]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80019d0:	2101      	movs	r1, #1
 80019d2:	438a      	bics	r2, r1
 80019d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d6:	f7ff f969 	bl	8000cac <HAL_GetTick>
 80019da:	0003      	movs	r3, r0
 80019dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019e0:	f7ff f964 	bl	8000cac <HAL_GetTick>
 80019e4:	0002      	movs	r2, r0
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e272      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019f2:	4b47      	ldr	r3, [pc, #284]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2202      	movs	r2, #2
 80019f8:	4013      	ands	r3, r2
 80019fa:	d1f1      	bne.n	80019e0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2208      	movs	r2, #8
 8001a02:	4013      	ands	r3, r2
 8001a04:	d036      	beq.n	8001a74 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	69db      	ldr	r3, [r3, #28]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d019      	beq.n	8001a42 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a0e:	4b40      	ldr	r3, [pc, #256]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001a10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a12:	4b3f      	ldr	r3, [pc, #252]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001a14:	2101      	movs	r1, #1
 8001a16:	430a      	orrs	r2, r1
 8001a18:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a1a:	f7ff f947 	bl	8000cac <HAL_GetTick>
 8001a1e:	0003      	movs	r3, r0
 8001a20:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a24:	f7ff f942 	bl	8000cac <HAL_GetTick>
 8001a28:	0002      	movs	r2, r0
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e250      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a36:	4b36      	ldr	r3, [pc, #216]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a3a:	2202      	movs	r2, #2
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d0f1      	beq.n	8001a24 <HAL_RCC_OscConfig+0x24c>
 8001a40:	e018      	b.n	8001a74 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a42:	4b33      	ldr	r3, [pc, #204]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001a44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a46:	4b32      	ldr	r3, [pc, #200]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001a48:	2101      	movs	r1, #1
 8001a4a:	438a      	bics	r2, r1
 8001a4c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a4e:	f7ff f92d 	bl	8000cac <HAL_GetTick>
 8001a52:	0003      	movs	r3, r0
 8001a54:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a58:	f7ff f928 	bl	8000cac <HAL_GetTick>
 8001a5c:	0002      	movs	r2, r0
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e236      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a6a:	4b29      	ldr	r3, [pc, #164]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a6e:	2202      	movs	r2, #2
 8001a70:	4013      	ands	r3, r2
 8001a72:	d1f1      	bne.n	8001a58 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2204      	movs	r2, #4
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	d100      	bne.n	8001a80 <HAL_RCC_OscConfig+0x2a8>
 8001a7e:	e0b5      	b.n	8001bec <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a80:	201f      	movs	r0, #31
 8001a82:	183b      	adds	r3, r7, r0
 8001a84:	2200      	movs	r2, #0
 8001a86:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a88:	4b21      	ldr	r3, [pc, #132]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001a8a:	69da      	ldr	r2, [r3, #28]
 8001a8c:	2380      	movs	r3, #128	@ 0x80
 8001a8e:	055b      	lsls	r3, r3, #21
 8001a90:	4013      	ands	r3, r2
 8001a92:	d110      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a94:	4b1e      	ldr	r3, [pc, #120]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001a96:	69da      	ldr	r2, [r3, #28]
 8001a98:	4b1d      	ldr	r3, [pc, #116]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001a9a:	2180      	movs	r1, #128	@ 0x80
 8001a9c:	0549      	lsls	r1, r1, #21
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	61da      	str	r2, [r3, #28]
 8001aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001aa4:	69da      	ldr	r2, [r3, #28]
 8001aa6:	2380      	movs	r3, #128	@ 0x80
 8001aa8:	055b      	lsls	r3, r3, #21
 8001aaa:	4013      	ands	r3, r2
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001ab0:	183b      	adds	r3, r7, r0
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab6:	4b19      	ldr	r3, [pc, #100]	@ (8001b1c <HAL_RCC_OscConfig+0x344>)
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	2380      	movs	r3, #128	@ 0x80
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d11a      	bne.n	8001af8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ac2:	4b16      	ldr	r3, [pc, #88]	@ (8001b1c <HAL_RCC_OscConfig+0x344>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	4b15      	ldr	r3, [pc, #84]	@ (8001b1c <HAL_RCC_OscConfig+0x344>)
 8001ac8:	2180      	movs	r1, #128	@ 0x80
 8001aca:	0049      	lsls	r1, r1, #1
 8001acc:	430a      	orrs	r2, r1
 8001ace:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ad0:	f7ff f8ec 	bl	8000cac <HAL_GetTick>
 8001ad4:	0003      	movs	r3, r0
 8001ad6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad8:	e008      	b.n	8001aec <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ada:	f7ff f8e7 	bl	8000cac <HAL_GetTick>
 8001ade:	0002      	movs	r2, r0
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b64      	cmp	r3, #100	@ 0x64
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e1f5      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aec:	4b0b      	ldr	r3, [pc, #44]	@ (8001b1c <HAL_RCC_OscConfig+0x344>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	2380      	movs	r3, #128	@ 0x80
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	4013      	ands	r3, r2
 8001af6:	d0f0      	beq.n	8001ada <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d10f      	bne.n	8001b20 <HAL_RCC_OscConfig+0x348>
 8001b00:	4b03      	ldr	r3, [pc, #12]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001b02:	6a1a      	ldr	r2, [r3, #32]
 8001b04:	4b02      	ldr	r3, [pc, #8]	@ (8001b10 <HAL_RCC_OscConfig+0x338>)
 8001b06:	2101      	movs	r1, #1
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	621a      	str	r2, [r3, #32]
 8001b0c:	e036      	b.n	8001b7c <HAL_RCC_OscConfig+0x3a4>
 8001b0e:	46c0      	nop			@ (mov r8, r8)
 8001b10:	40021000 	.word	0x40021000
 8001b14:	fffeffff 	.word	0xfffeffff
 8001b18:	fffbffff 	.word	0xfffbffff
 8001b1c:	40007000 	.word	0x40007000
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d10c      	bne.n	8001b42 <HAL_RCC_OscConfig+0x36a>
 8001b28:	4bca      	ldr	r3, [pc, #808]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b2a:	6a1a      	ldr	r2, [r3, #32]
 8001b2c:	4bc9      	ldr	r3, [pc, #804]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b2e:	2101      	movs	r1, #1
 8001b30:	438a      	bics	r2, r1
 8001b32:	621a      	str	r2, [r3, #32]
 8001b34:	4bc7      	ldr	r3, [pc, #796]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b36:	6a1a      	ldr	r2, [r3, #32]
 8001b38:	4bc6      	ldr	r3, [pc, #792]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b3a:	2104      	movs	r1, #4
 8001b3c:	438a      	bics	r2, r1
 8001b3e:	621a      	str	r2, [r3, #32]
 8001b40:	e01c      	b.n	8001b7c <HAL_RCC_OscConfig+0x3a4>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	2b05      	cmp	r3, #5
 8001b48:	d10c      	bne.n	8001b64 <HAL_RCC_OscConfig+0x38c>
 8001b4a:	4bc2      	ldr	r3, [pc, #776]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b4c:	6a1a      	ldr	r2, [r3, #32]
 8001b4e:	4bc1      	ldr	r3, [pc, #772]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b50:	2104      	movs	r1, #4
 8001b52:	430a      	orrs	r2, r1
 8001b54:	621a      	str	r2, [r3, #32]
 8001b56:	4bbf      	ldr	r3, [pc, #764]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b58:	6a1a      	ldr	r2, [r3, #32]
 8001b5a:	4bbe      	ldr	r3, [pc, #760]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	621a      	str	r2, [r3, #32]
 8001b62:	e00b      	b.n	8001b7c <HAL_RCC_OscConfig+0x3a4>
 8001b64:	4bbb      	ldr	r3, [pc, #748]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b66:	6a1a      	ldr	r2, [r3, #32]
 8001b68:	4bba      	ldr	r3, [pc, #744]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	438a      	bics	r2, r1
 8001b6e:	621a      	str	r2, [r3, #32]
 8001b70:	4bb8      	ldr	r3, [pc, #736]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b72:	6a1a      	ldr	r2, [r3, #32]
 8001b74:	4bb7      	ldr	r3, [pc, #732]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001b76:	2104      	movs	r1, #4
 8001b78:	438a      	bics	r2, r1
 8001b7a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d014      	beq.n	8001bae <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b84:	f7ff f892 	bl	8000cac <HAL_GetTick>
 8001b88:	0003      	movs	r3, r0
 8001b8a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b8c:	e009      	b.n	8001ba2 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b8e:	f7ff f88d 	bl	8000cac <HAL_GetTick>
 8001b92:	0002      	movs	r2, r0
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	4aaf      	ldr	r2, [pc, #700]	@ (8001e58 <HAL_RCC_OscConfig+0x680>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e19a      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba2:	4bac      	ldr	r3, [pc, #688]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001ba4:	6a1b      	ldr	r3, [r3, #32]
 8001ba6:	2202      	movs	r2, #2
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d0f0      	beq.n	8001b8e <HAL_RCC_OscConfig+0x3b6>
 8001bac:	e013      	b.n	8001bd6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bae:	f7ff f87d 	bl	8000cac <HAL_GetTick>
 8001bb2:	0003      	movs	r3, r0
 8001bb4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bb6:	e009      	b.n	8001bcc <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bb8:	f7ff f878 	bl	8000cac <HAL_GetTick>
 8001bbc:	0002      	movs	r2, r0
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	4aa5      	ldr	r2, [pc, #660]	@ (8001e58 <HAL_RCC_OscConfig+0x680>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d901      	bls.n	8001bcc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e185      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bcc:	4ba1      	ldr	r3, [pc, #644]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001bce:	6a1b      	ldr	r3, [r3, #32]
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	d1f0      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001bd6:	231f      	movs	r3, #31
 8001bd8:	18fb      	adds	r3, r7, r3
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d105      	bne.n	8001bec <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001be0:	4b9c      	ldr	r3, [pc, #624]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001be2:	69da      	ldr	r2, [r3, #28]
 8001be4:	4b9b      	ldr	r3, [pc, #620]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001be6:	499d      	ldr	r1, [pc, #628]	@ (8001e5c <HAL_RCC_OscConfig+0x684>)
 8001be8:	400a      	ands	r2, r1
 8001bea:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2210      	movs	r2, #16
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d063      	beq.n	8001cbe <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	695b      	ldr	r3, [r3, #20]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d12a      	bne.n	8001c54 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001bfe:	4b95      	ldr	r3, [pc, #596]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c02:	4b94      	ldr	r3, [pc, #592]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c04:	2104      	movs	r1, #4
 8001c06:	430a      	orrs	r2, r1
 8001c08:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001c0a:	4b92      	ldr	r3, [pc, #584]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c0e:	4b91      	ldr	r3, [pc, #580]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c10:	2101      	movs	r1, #1
 8001c12:	430a      	orrs	r2, r1
 8001c14:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c16:	f7ff f849 	bl	8000cac <HAL_GetTick>
 8001c1a:	0003      	movs	r3, r0
 8001c1c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c20:	f7ff f844 	bl	8000cac <HAL_GetTick>
 8001c24:	0002      	movs	r2, r0
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e152      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001c32:	4b88      	ldr	r3, [pc, #544]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c36:	2202      	movs	r2, #2
 8001c38:	4013      	ands	r3, r2
 8001c3a:	d0f1      	beq.n	8001c20 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c3c:	4b85      	ldr	r3, [pc, #532]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c40:	22f8      	movs	r2, #248	@ 0xf8
 8001c42:	4393      	bics	r3, r2
 8001c44:	0019      	movs	r1, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	00da      	lsls	r2, r3, #3
 8001c4c:	4b81      	ldr	r3, [pc, #516]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c52:	e034      	b.n	8001cbe <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	695b      	ldr	r3, [r3, #20]
 8001c58:	3305      	adds	r3, #5
 8001c5a:	d111      	bne.n	8001c80 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001c5c:	4b7d      	ldr	r3, [pc, #500]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c60:	4b7c      	ldr	r3, [pc, #496]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c62:	2104      	movs	r1, #4
 8001c64:	438a      	bics	r2, r1
 8001c66:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c68:	4b7a      	ldr	r3, [pc, #488]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c6c:	22f8      	movs	r2, #248	@ 0xf8
 8001c6e:	4393      	bics	r3, r2
 8001c70:	0019      	movs	r1, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	699b      	ldr	r3, [r3, #24]
 8001c76:	00da      	lsls	r2, r3, #3
 8001c78:	4b76      	ldr	r3, [pc, #472]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c7e:	e01e      	b.n	8001cbe <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c80:	4b74      	ldr	r3, [pc, #464]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c84:	4b73      	ldr	r3, [pc, #460]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c86:	2104      	movs	r1, #4
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001c8c:	4b71      	ldr	r3, [pc, #452]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c90:	4b70      	ldr	r3, [pc, #448]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001c92:	2101      	movs	r1, #1
 8001c94:	438a      	bics	r2, r1
 8001c96:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c98:	f7ff f808 	bl	8000cac <HAL_GetTick>
 8001c9c:	0003      	movs	r3, r0
 8001c9e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ca0:	e008      	b.n	8001cb4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001ca2:	f7ff f803 	bl	8000cac <HAL_GetTick>
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e111      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001cb4:	4b67      	ldr	r3, [pc, #412]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001cb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cb8:	2202      	movs	r2, #2
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d1f1      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2220      	movs	r2, #32
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d05c      	beq.n	8001d82 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001cc8:	4b62      	ldr	r3, [pc, #392]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	220c      	movs	r2, #12
 8001cce:	4013      	ands	r3, r2
 8001cd0:	2b0c      	cmp	r3, #12
 8001cd2:	d00e      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001cd4:	4b5f      	ldr	r3, [pc, #380]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	220c      	movs	r2, #12
 8001cda:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d114      	bne.n	8001d0a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001ce0:	4b5c      	ldr	r3, [pc, #368]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	23c0      	movs	r3, #192	@ 0xc0
 8001ce6:	025b      	lsls	r3, r3, #9
 8001ce8:	401a      	ands	r2, r3
 8001cea:	23c0      	movs	r3, #192	@ 0xc0
 8001cec:	025b      	lsls	r3, r3, #9
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d10b      	bne.n	8001d0a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001cf2:	4b58      	ldr	r3, [pc, #352]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001cf4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cf6:	2380      	movs	r3, #128	@ 0x80
 8001cf8:	029b      	lsls	r3, r3, #10
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d040      	beq.n	8001d80 <HAL_RCC_OscConfig+0x5a8>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a1b      	ldr	r3, [r3, #32]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d03c      	beq.n	8001d80 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e0e6      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a1b      	ldr	r3, [r3, #32]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d01b      	beq.n	8001d4a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001d12:	4b50      	ldr	r3, [pc, #320]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001d14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d16:	4b4f      	ldr	r3, [pc, #316]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001d18:	2180      	movs	r1, #128	@ 0x80
 8001d1a:	0249      	lsls	r1, r1, #9
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d20:	f7fe ffc4 	bl	8000cac <HAL_GetTick>
 8001d24:	0003      	movs	r3, r0
 8001d26:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d28:	e008      	b.n	8001d3c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d2a:	f7fe ffbf 	bl	8000cac <HAL_GetTick>
 8001d2e:	0002      	movs	r2, r0
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d901      	bls.n	8001d3c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e0cd      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d3c:	4b45      	ldr	r3, [pc, #276]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001d3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d40:	2380      	movs	r3, #128	@ 0x80
 8001d42:	029b      	lsls	r3, r3, #10
 8001d44:	4013      	ands	r3, r2
 8001d46:	d0f0      	beq.n	8001d2a <HAL_RCC_OscConfig+0x552>
 8001d48:	e01b      	b.n	8001d82 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001d4a:	4b42      	ldr	r3, [pc, #264]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001d4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d4e:	4b41      	ldr	r3, [pc, #260]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001d50:	4943      	ldr	r1, [pc, #268]	@ (8001e60 <HAL_RCC_OscConfig+0x688>)
 8001d52:	400a      	ands	r2, r1
 8001d54:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d56:	f7fe ffa9 	bl	8000cac <HAL_GetTick>
 8001d5a:	0003      	movs	r3, r0
 8001d5c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d60:	f7fe ffa4 	bl	8000cac <HAL_GetTick>
 8001d64:	0002      	movs	r2, r0
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e0b2      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001d72:	4b38      	ldr	r3, [pc, #224]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001d74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d76:	2380      	movs	r3, #128	@ 0x80
 8001d78:	029b      	lsls	r3, r3, #10
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d1f0      	bne.n	8001d60 <HAL_RCC_OscConfig+0x588>
 8001d7e:	e000      	b.n	8001d82 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001d80:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d100      	bne.n	8001d8c <HAL_RCC_OscConfig+0x5b4>
 8001d8a:	e0a4      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d8c:	4b31      	ldr	r3, [pc, #196]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	220c      	movs	r2, #12
 8001d92:	4013      	ands	r3, r2
 8001d94:	2b08      	cmp	r3, #8
 8001d96:	d100      	bne.n	8001d9a <HAL_RCC_OscConfig+0x5c2>
 8001d98:	e078      	b.n	8001e8c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d14c      	bne.n	8001e3c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001da2:	4b2c      	ldr	r3, [pc, #176]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	4b2b      	ldr	r3, [pc, #172]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001da8:	492e      	ldr	r1, [pc, #184]	@ (8001e64 <HAL_RCC_OscConfig+0x68c>)
 8001daa:	400a      	ands	r2, r1
 8001dac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dae:	f7fe ff7d 	bl	8000cac <HAL_GetTick>
 8001db2:	0003      	movs	r3, r0
 8001db4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001db8:	f7fe ff78 	bl	8000cac <HAL_GetTick>
 8001dbc:	0002      	movs	r2, r0
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e086      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dca:	4b22      	ldr	r3, [pc, #136]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	2380      	movs	r3, #128	@ 0x80
 8001dd0:	049b      	lsls	r3, r3, #18
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	d1f0      	bne.n	8001db8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dd6:	4b1f      	ldr	r3, [pc, #124]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dda:	220f      	movs	r2, #15
 8001ddc:	4393      	bics	r3, r2
 8001dde:	0019      	movs	r1, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001de4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001de6:	430a      	orrs	r2, r1
 8001de8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001dea:	4b1a      	ldr	r3, [pc, #104]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	4a1e      	ldr	r2, [pc, #120]	@ (8001e68 <HAL_RCC_OscConfig+0x690>)
 8001df0:	4013      	ands	r3, r2
 8001df2:	0019      	movs	r1, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dfc:	431a      	orrs	r2, r3
 8001dfe:	4b15      	ldr	r3, [pc, #84]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001e00:	430a      	orrs	r2, r1
 8001e02:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e04:	4b13      	ldr	r3, [pc, #76]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	4b12      	ldr	r3, [pc, #72]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001e0a:	2180      	movs	r1, #128	@ 0x80
 8001e0c:	0449      	lsls	r1, r1, #17
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e12:	f7fe ff4b 	bl	8000cac <HAL_GetTick>
 8001e16:	0003      	movs	r3, r0
 8001e18:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e1c:	f7fe ff46 	bl	8000cac <HAL_GetTick>
 8001e20:	0002      	movs	r2, r0
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e054      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e2e:	4b09      	ldr	r3, [pc, #36]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	2380      	movs	r3, #128	@ 0x80
 8001e34:	049b      	lsls	r3, r3, #18
 8001e36:	4013      	ands	r3, r2
 8001e38:	d0f0      	beq.n	8001e1c <HAL_RCC_OscConfig+0x644>
 8001e3a:	e04c      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e3c:	4b05      	ldr	r3, [pc, #20]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	4b04      	ldr	r3, [pc, #16]	@ (8001e54 <HAL_RCC_OscConfig+0x67c>)
 8001e42:	4908      	ldr	r1, [pc, #32]	@ (8001e64 <HAL_RCC_OscConfig+0x68c>)
 8001e44:	400a      	ands	r2, r1
 8001e46:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e48:	f7fe ff30 	bl	8000cac <HAL_GetTick>
 8001e4c:	0003      	movs	r3, r0
 8001e4e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e50:	e015      	b.n	8001e7e <HAL_RCC_OscConfig+0x6a6>
 8001e52:	46c0      	nop			@ (mov r8, r8)
 8001e54:	40021000 	.word	0x40021000
 8001e58:	00001388 	.word	0x00001388
 8001e5c:	efffffff 	.word	0xefffffff
 8001e60:	fffeffff 	.word	0xfffeffff
 8001e64:	feffffff 	.word	0xfeffffff
 8001e68:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e6c:	f7fe ff1e 	bl	8000cac <HAL_GetTick>
 8001e70:	0002      	movs	r2, r0
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e02c      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e7e:	4b18      	ldr	r3, [pc, #96]	@ (8001ee0 <HAL_RCC_OscConfig+0x708>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	2380      	movs	r3, #128	@ 0x80
 8001e84:	049b      	lsls	r3, r3, #18
 8001e86:	4013      	ands	r3, r2
 8001e88:	d1f0      	bne.n	8001e6c <HAL_RCC_OscConfig+0x694>
 8001e8a:	e024      	b.n	8001ed6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d101      	bne.n	8001e98 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e01f      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001e98:	4b11      	ldr	r3, [pc, #68]	@ (8001ee0 <HAL_RCC_OscConfig+0x708>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001e9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ee0 <HAL_RCC_OscConfig+0x708>)
 8001ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea2:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	23c0      	movs	r3, #192	@ 0xc0
 8001ea8:	025b      	lsls	r3, r3, #9
 8001eaa:	401a      	ands	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d10e      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	220f      	movs	r2, #15
 8001eb8:	401a      	ands	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d107      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	23f0      	movs	r3, #240	@ 0xf0
 8001ec6:	039b      	lsls	r3, r3, #14
 8001ec8:	401a      	ands	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d001      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	0018      	movs	r0, r3
 8001eda:	46bd      	mov	sp, r7
 8001edc:	b008      	add	sp, #32
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40021000 	.word	0x40021000

08001ee4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d101      	bne.n	8001ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e0bf      	b.n	8002078 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ef8:	4b61      	ldr	r3, [pc, #388]	@ (8002080 <HAL_RCC_ClockConfig+0x19c>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2201      	movs	r2, #1
 8001efe:	4013      	ands	r3, r2
 8001f00:	683a      	ldr	r2, [r7, #0]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d911      	bls.n	8001f2a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f06:	4b5e      	ldr	r3, [pc, #376]	@ (8002080 <HAL_RCC_ClockConfig+0x19c>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	4393      	bics	r3, r2
 8001f0e:	0019      	movs	r1, r3
 8001f10:	4b5b      	ldr	r3, [pc, #364]	@ (8002080 <HAL_RCC_ClockConfig+0x19c>)
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	430a      	orrs	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f18:	4b59      	ldr	r3, [pc, #356]	@ (8002080 <HAL_RCC_ClockConfig+0x19c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	4013      	ands	r3, r2
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d001      	beq.n	8001f2a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e0a6      	b.n	8002078 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	4013      	ands	r3, r2
 8001f32:	d015      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2204      	movs	r2, #4
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	d006      	beq.n	8001f4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001f3e:	4b51      	ldr	r3, [pc, #324]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	4b50      	ldr	r3, [pc, #320]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8001f44:	21e0      	movs	r1, #224	@ 0xe0
 8001f46:	00c9      	lsls	r1, r1, #3
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f4c:	4b4d      	ldr	r3, [pc, #308]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	22f0      	movs	r2, #240	@ 0xf0
 8001f52:	4393      	bics	r3, r2
 8001f54:	0019      	movs	r1, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	689a      	ldr	r2, [r3, #8]
 8001f5a:	4b4a      	ldr	r3, [pc, #296]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2201      	movs	r2, #1
 8001f66:	4013      	ands	r3, r2
 8001f68:	d04c      	beq.n	8002004 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d107      	bne.n	8001f82 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f72:	4b44      	ldr	r3, [pc, #272]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	2380      	movs	r3, #128	@ 0x80
 8001f78:	029b      	lsls	r3, r3, #10
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d120      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e07a      	b.n	8002078 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d107      	bne.n	8001f9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f8a:	4b3e      	ldr	r3, [pc, #248]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	2380      	movs	r3, #128	@ 0x80
 8001f90:	049b      	lsls	r3, r3, #18
 8001f92:	4013      	ands	r3, r2
 8001f94:	d114      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e06e      	b.n	8002078 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	2b03      	cmp	r3, #3
 8001fa0:	d107      	bne.n	8001fb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001fa2:	4b38      	ldr	r3, [pc, #224]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8001fa4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fa6:	2380      	movs	r3, #128	@ 0x80
 8001fa8:	029b      	lsls	r3, r3, #10
 8001faa:	4013      	ands	r3, r2
 8001fac:	d108      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e062      	b.n	8002078 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb2:	4b34      	ldr	r3, [pc, #208]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2202      	movs	r2, #2
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d101      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e05b      	b.n	8002078 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fc0:	4b30      	ldr	r3, [pc, #192]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2203      	movs	r2, #3
 8001fc6:	4393      	bics	r3, r2
 8001fc8:	0019      	movs	r1, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685a      	ldr	r2, [r3, #4]
 8001fce:	4b2d      	ldr	r3, [pc, #180]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fd4:	f7fe fe6a 	bl	8000cac <HAL_GetTick>
 8001fd8:	0003      	movs	r3, r0
 8001fda:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fdc:	e009      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fde:	f7fe fe65 	bl	8000cac <HAL_GetTick>
 8001fe2:	0002      	movs	r2, r0
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	4a27      	ldr	r2, [pc, #156]	@ (8002088 <HAL_RCC_ClockConfig+0x1a4>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e042      	b.n	8002078 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff2:	4b24      	ldr	r3, [pc, #144]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	220c      	movs	r2, #12
 8001ff8:	401a      	ands	r2, r3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	429a      	cmp	r2, r3
 8002002:	d1ec      	bne.n	8001fde <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002004:	4b1e      	ldr	r3, [pc, #120]	@ (8002080 <HAL_RCC_ClockConfig+0x19c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2201      	movs	r2, #1
 800200a:	4013      	ands	r3, r2
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	429a      	cmp	r2, r3
 8002010:	d211      	bcs.n	8002036 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002012:	4b1b      	ldr	r3, [pc, #108]	@ (8002080 <HAL_RCC_ClockConfig+0x19c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2201      	movs	r2, #1
 8002018:	4393      	bics	r3, r2
 800201a:	0019      	movs	r1, r3
 800201c:	4b18      	ldr	r3, [pc, #96]	@ (8002080 <HAL_RCC_ClockConfig+0x19c>)
 800201e:	683a      	ldr	r2, [r7, #0]
 8002020:	430a      	orrs	r2, r1
 8002022:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002024:	4b16      	ldr	r3, [pc, #88]	@ (8002080 <HAL_RCC_ClockConfig+0x19c>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2201      	movs	r2, #1
 800202a:	4013      	ands	r3, r2
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d001      	beq.n	8002036 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e020      	b.n	8002078 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2204      	movs	r2, #4
 800203c:	4013      	ands	r3, r2
 800203e:	d009      	beq.n	8002054 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002040:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	4a11      	ldr	r2, [pc, #68]	@ (800208c <HAL_RCC_ClockConfig+0x1a8>)
 8002046:	4013      	ands	r3, r2
 8002048:	0019      	movs	r1, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	68da      	ldr	r2, [r3, #12]
 800204e:	4b0d      	ldr	r3, [pc, #52]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 8002050:	430a      	orrs	r2, r1
 8002052:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002054:	f000 f820 	bl	8002098 <HAL_RCC_GetSysClockFreq>
 8002058:	0001      	movs	r1, r0
 800205a:	4b0a      	ldr	r3, [pc, #40]	@ (8002084 <HAL_RCC_ClockConfig+0x1a0>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	091b      	lsrs	r3, r3, #4
 8002060:	220f      	movs	r2, #15
 8002062:	4013      	ands	r3, r2
 8002064:	4a0a      	ldr	r2, [pc, #40]	@ (8002090 <HAL_RCC_ClockConfig+0x1ac>)
 8002066:	5cd3      	ldrb	r3, [r2, r3]
 8002068:	000a      	movs	r2, r1
 800206a:	40da      	lsrs	r2, r3
 800206c:	4b09      	ldr	r3, [pc, #36]	@ (8002094 <HAL_RCC_ClockConfig+0x1b0>)
 800206e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002070:	2000      	movs	r0, #0
 8002072:	f7fe fdd5 	bl	8000c20 <HAL_InitTick>
  
  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	0018      	movs	r0, r3
 800207a:	46bd      	mov	sp, r7
 800207c:	b004      	add	sp, #16
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40022000 	.word	0x40022000
 8002084:	40021000 	.word	0x40021000
 8002088:	00001388 	.word	0x00001388
 800208c:	fffff8ff 	.word	0xfffff8ff
 8002090:	08003c94 	.word	0x08003c94
 8002094:	20000000 	.word	0x20000000

08002098 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	2300      	movs	r3, #0
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	2300      	movs	r3, #0
 80020a8:	617b      	str	r3, [r7, #20]
 80020aa:	2300      	movs	r3, #0
 80020ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80020ae:	2300      	movs	r3, #0
 80020b0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80020b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002168 <HAL_RCC_GetSysClockFreq+0xd0>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	220c      	movs	r2, #12
 80020bc:	4013      	ands	r3, r2
 80020be:	2b0c      	cmp	r3, #12
 80020c0:	d046      	beq.n	8002150 <HAL_RCC_GetSysClockFreq+0xb8>
 80020c2:	d848      	bhi.n	8002156 <HAL_RCC_GetSysClockFreq+0xbe>
 80020c4:	2b04      	cmp	r3, #4
 80020c6:	d002      	beq.n	80020ce <HAL_RCC_GetSysClockFreq+0x36>
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	d003      	beq.n	80020d4 <HAL_RCC_GetSysClockFreq+0x3c>
 80020cc:	e043      	b.n	8002156 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020ce:	4b27      	ldr	r3, [pc, #156]	@ (800216c <HAL_RCC_GetSysClockFreq+0xd4>)
 80020d0:	613b      	str	r3, [r7, #16]
      break;
 80020d2:	e043      	b.n	800215c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	0c9b      	lsrs	r3, r3, #18
 80020d8:	220f      	movs	r2, #15
 80020da:	4013      	ands	r3, r2
 80020dc:	4a24      	ldr	r2, [pc, #144]	@ (8002170 <HAL_RCC_GetSysClockFreq+0xd8>)
 80020de:	5cd3      	ldrb	r3, [r2, r3]
 80020e0:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80020e2:	4b21      	ldr	r3, [pc, #132]	@ (8002168 <HAL_RCC_GetSysClockFreq+0xd0>)
 80020e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020e6:	220f      	movs	r2, #15
 80020e8:	4013      	ands	r3, r2
 80020ea:	4a22      	ldr	r2, [pc, #136]	@ (8002174 <HAL_RCC_GetSysClockFreq+0xdc>)
 80020ec:	5cd3      	ldrb	r3, [r2, r3]
 80020ee:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	23c0      	movs	r3, #192	@ 0xc0
 80020f4:	025b      	lsls	r3, r3, #9
 80020f6:	401a      	ands	r2, r3
 80020f8:	2380      	movs	r3, #128	@ 0x80
 80020fa:	025b      	lsls	r3, r3, #9
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d109      	bne.n	8002114 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002100:	68b9      	ldr	r1, [r7, #8]
 8002102:	481a      	ldr	r0, [pc, #104]	@ (800216c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002104:	f7fe f800 	bl	8000108 <__udivsi3>
 8002108:	0003      	movs	r3, r0
 800210a:	001a      	movs	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4353      	muls	r3, r2
 8002110:	617b      	str	r3, [r7, #20]
 8002112:	e01a      	b.n	800214a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002114:	68fa      	ldr	r2, [r7, #12]
 8002116:	23c0      	movs	r3, #192	@ 0xc0
 8002118:	025b      	lsls	r3, r3, #9
 800211a:	401a      	ands	r2, r3
 800211c:	23c0      	movs	r3, #192	@ 0xc0
 800211e:	025b      	lsls	r3, r3, #9
 8002120:	429a      	cmp	r2, r3
 8002122:	d109      	bne.n	8002138 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002124:	68b9      	ldr	r1, [r7, #8]
 8002126:	4814      	ldr	r0, [pc, #80]	@ (8002178 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002128:	f7fd ffee 	bl	8000108 <__udivsi3>
 800212c:	0003      	movs	r3, r0
 800212e:	001a      	movs	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4353      	muls	r3, r2
 8002134:	617b      	str	r3, [r7, #20]
 8002136:	e008      	b.n	800214a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002138:	68b9      	ldr	r1, [r7, #8]
 800213a:	480c      	ldr	r0, [pc, #48]	@ (800216c <HAL_RCC_GetSysClockFreq+0xd4>)
 800213c:	f7fd ffe4 	bl	8000108 <__udivsi3>
 8002140:	0003      	movs	r3, r0
 8002142:	001a      	movs	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4353      	muls	r3, r2
 8002148:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	613b      	str	r3, [r7, #16]
      break;
 800214e:	e005      	b.n	800215c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002150:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002152:	613b      	str	r3, [r7, #16]
      break;
 8002154:	e002      	b.n	800215c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002156:	4b05      	ldr	r3, [pc, #20]	@ (800216c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002158:	613b      	str	r3, [r7, #16]
      break;
 800215a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800215c:	693b      	ldr	r3, [r7, #16]
}
 800215e:	0018      	movs	r0, r3
 8002160:	46bd      	mov	sp, r7
 8002162:	b006      	add	sp, #24
 8002164:	bd80      	pop	{r7, pc}
 8002166:	46c0      	nop			@ (mov r8, r8)
 8002168:	40021000 	.word	0x40021000
 800216c:	007a1200 	.word	0x007a1200
 8002170:	08003cac 	.word	0x08003cac
 8002174:	08003cbc 	.word	0x08003cbc
 8002178:	02dc6c00 	.word	0x02dc6c00

0800217c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002180:	4b02      	ldr	r3, [pc, #8]	@ (800218c <HAL_RCC_GetHCLKFreq+0x10>)
 8002182:	681b      	ldr	r3, [r3, #0]
}
 8002184:	0018      	movs	r0, r3
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	46c0      	nop			@ (mov r8, r8)
 800218c:	20000000 	.word	0x20000000

08002190 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002194:	f7ff fff2 	bl	800217c <HAL_RCC_GetHCLKFreq>
 8002198:	0001      	movs	r1, r0
 800219a:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	0a1b      	lsrs	r3, r3, #8
 80021a0:	2207      	movs	r2, #7
 80021a2:	4013      	ands	r3, r2
 80021a4:	4a04      	ldr	r2, [pc, #16]	@ (80021b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80021a6:	5cd3      	ldrb	r3, [r2, r3]
 80021a8:	40d9      	lsrs	r1, r3
 80021aa:	000b      	movs	r3, r1
}    
 80021ac:	0018      	movs	r0, r3
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	46c0      	nop			@ (mov r8, r8)
 80021b4:	40021000 	.word	0x40021000
 80021b8:	08003ca4 	.word	0x08003ca4

080021bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021c4:	2300      	movs	r3, #0
 80021c6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	2380      	movs	r3, #128	@ 0x80
 80021d2:	025b      	lsls	r3, r3, #9
 80021d4:	4013      	ands	r3, r2
 80021d6:	d100      	bne.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80021d8:	e08e      	b.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80021da:	2017      	movs	r0, #23
 80021dc:	183b      	adds	r3, r7, r0
 80021de:	2200      	movs	r2, #0
 80021e0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021e2:	4b6e      	ldr	r3, [pc, #440]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021e4:	69da      	ldr	r2, [r3, #28]
 80021e6:	2380      	movs	r3, #128	@ 0x80
 80021e8:	055b      	lsls	r3, r3, #21
 80021ea:	4013      	ands	r3, r2
 80021ec:	d110      	bne.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80021ee:	4b6b      	ldr	r3, [pc, #428]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021f0:	69da      	ldr	r2, [r3, #28]
 80021f2:	4b6a      	ldr	r3, [pc, #424]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021f4:	2180      	movs	r1, #128	@ 0x80
 80021f6:	0549      	lsls	r1, r1, #21
 80021f8:	430a      	orrs	r2, r1
 80021fa:	61da      	str	r2, [r3, #28]
 80021fc:	4b67      	ldr	r3, [pc, #412]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021fe:	69da      	ldr	r2, [r3, #28]
 8002200:	2380      	movs	r3, #128	@ 0x80
 8002202:	055b      	lsls	r3, r3, #21
 8002204:	4013      	ands	r3, r2
 8002206:	60bb      	str	r3, [r7, #8]
 8002208:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800220a:	183b      	adds	r3, r7, r0
 800220c:	2201      	movs	r2, #1
 800220e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002210:	4b63      	ldr	r3, [pc, #396]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	2380      	movs	r3, #128	@ 0x80
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	4013      	ands	r3, r2
 800221a:	d11a      	bne.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800221c:	4b60      	ldr	r3, [pc, #384]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	4b5f      	ldr	r3, [pc, #380]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002222:	2180      	movs	r1, #128	@ 0x80
 8002224:	0049      	lsls	r1, r1, #1
 8002226:	430a      	orrs	r2, r1
 8002228:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800222a:	f7fe fd3f 	bl	8000cac <HAL_GetTick>
 800222e:	0003      	movs	r3, r0
 8002230:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002232:	e008      	b.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002234:	f7fe fd3a 	bl	8000cac <HAL_GetTick>
 8002238:	0002      	movs	r2, r0
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b64      	cmp	r3, #100	@ 0x64
 8002240:	d901      	bls.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e0a6      	b.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002246:	4b56      	ldr	r3, [pc, #344]	@ (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	2380      	movs	r3, #128	@ 0x80
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	4013      	ands	r3, r2
 8002250:	d0f0      	beq.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002252:	4b52      	ldr	r3, [pc, #328]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002254:	6a1a      	ldr	r2, [r3, #32]
 8002256:	23c0      	movs	r3, #192	@ 0xc0
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	4013      	ands	r3, r2
 800225c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d034      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685a      	ldr	r2, [r3, #4]
 8002268:	23c0      	movs	r3, #192	@ 0xc0
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	4013      	ands	r3, r2
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	429a      	cmp	r2, r3
 8002272:	d02c      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002274:	4b49      	ldr	r3, [pc, #292]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	4a4a      	ldr	r2, [pc, #296]	@ (80023a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800227a:	4013      	ands	r3, r2
 800227c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800227e:	4b47      	ldr	r3, [pc, #284]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002280:	6a1a      	ldr	r2, [r3, #32]
 8002282:	4b46      	ldr	r3, [pc, #280]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002284:	2180      	movs	r1, #128	@ 0x80
 8002286:	0249      	lsls	r1, r1, #9
 8002288:	430a      	orrs	r2, r1
 800228a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800228c:	4b43      	ldr	r3, [pc, #268]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800228e:	6a1a      	ldr	r2, [r3, #32]
 8002290:	4b42      	ldr	r3, [pc, #264]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002292:	4945      	ldr	r1, [pc, #276]	@ (80023a8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002294:	400a      	ands	r2, r1
 8002296:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002298:	4b40      	ldr	r3, [pc, #256]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2201      	movs	r2, #1
 80022a2:	4013      	ands	r3, r2
 80022a4:	d013      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a6:	f7fe fd01 	bl	8000cac <HAL_GetTick>
 80022aa:	0003      	movs	r3, r0
 80022ac:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ae:	e009      	b.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022b0:	f7fe fcfc 	bl	8000cac <HAL_GetTick>
 80022b4:	0002      	movs	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	4a3c      	ldr	r2, [pc, #240]	@ (80023ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d901      	bls.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e067      	b.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022c4:	4b35      	ldr	r3, [pc, #212]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80022c6:	6a1b      	ldr	r3, [r3, #32]
 80022c8:	2202      	movs	r2, #2
 80022ca:	4013      	ands	r3, r2
 80022cc:	d0f0      	beq.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022ce:	4b33      	ldr	r3, [pc, #204]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80022d0:	6a1b      	ldr	r3, [r3, #32]
 80022d2:	4a34      	ldr	r2, [pc, #208]	@ (80023a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80022d4:	4013      	ands	r3, r2
 80022d6:	0019      	movs	r1, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	4b2f      	ldr	r3, [pc, #188]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80022de:	430a      	orrs	r2, r1
 80022e0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022e2:	2317      	movs	r3, #23
 80022e4:	18fb      	adds	r3, r7, r3
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d105      	bne.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022ec:	4b2b      	ldr	r3, [pc, #172]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80022ee:	69da      	ldr	r2, [r3, #28]
 80022f0:	4b2a      	ldr	r3, [pc, #168]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80022f2:	492f      	ldr	r1, [pc, #188]	@ (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80022f4:	400a      	ands	r2, r1
 80022f6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2201      	movs	r2, #1
 80022fe:	4013      	ands	r3, r2
 8002300:	d009      	beq.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002302:	4b26      	ldr	r3, [pc, #152]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	2203      	movs	r2, #3
 8002308:	4393      	bics	r3, r2
 800230a:	0019      	movs	r1, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	4b22      	ldr	r3, [pc, #136]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002312:	430a      	orrs	r2, r1
 8002314:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	2202      	movs	r2, #2
 800231c:	4013      	ands	r3, r2
 800231e:	d009      	beq.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002320:	4b1e      	ldr	r3, [pc, #120]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002324:	4a23      	ldr	r2, [pc, #140]	@ (80023b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002326:	4013      	ands	r3, r2
 8002328:	0019      	movs	r1, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68da      	ldr	r2, [r3, #12]
 800232e:	4b1b      	ldr	r3, [pc, #108]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002330:	430a      	orrs	r2, r1
 8002332:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2220      	movs	r2, #32
 800233a:	4013      	ands	r3, r2
 800233c:	d009      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800233e:	4b17      	ldr	r3, [pc, #92]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	2210      	movs	r2, #16
 8002344:	4393      	bics	r3, r2
 8002346:	0019      	movs	r1, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	691a      	ldr	r2, [r3, #16]
 800234c:	4b13      	ldr	r3, [pc, #76]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800234e:	430a      	orrs	r2, r1
 8002350:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	2380      	movs	r3, #128	@ 0x80
 8002358:	029b      	lsls	r3, r3, #10
 800235a:	4013      	ands	r3, r2
 800235c:	d009      	beq.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800235e:	4b0f      	ldr	r3, [pc, #60]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	2280      	movs	r2, #128	@ 0x80
 8002364:	4393      	bics	r3, r2
 8002366:	0019      	movs	r1, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	699a      	ldr	r2, [r3, #24]
 800236c:	4b0b      	ldr	r3, [pc, #44]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800236e:	430a      	orrs	r2, r1
 8002370:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	2380      	movs	r3, #128	@ 0x80
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	4013      	ands	r3, r2
 800237c:	d009      	beq.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800237e:	4b07      	ldr	r3, [pc, #28]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002382:	2240      	movs	r2, #64	@ 0x40
 8002384:	4393      	bics	r3, r2
 8002386:	0019      	movs	r1, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	695a      	ldr	r2, [r3, #20]
 800238c:	4b03      	ldr	r3, [pc, #12]	@ (800239c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800238e:	430a      	orrs	r2, r1
 8002390:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002392:	2300      	movs	r3, #0
}
 8002394:	0018      	movs	r0, r3
 8002396:	46bd      	mov	sp, r7
 8002398:	b006      	add	sp, #24
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40021000 	.word	0x40021000
 80023a0:	40007000 	.word	0x40007000
 80023a4:	fffffcff 	.word	0xfffffcff
 80023a8:	fffeffff 	.word	0xfffeffff
 80023ac:	00001388 	.word	0x00001388
 80023b0:	efffffff 	.word	0xefffffff
 80023b4:	fffcffff 	.word	0xfffcffff

080023b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e0a8      	b.n	800251c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d109      	bne.n	80023e6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	2382      	movs	r3, #130	@ 0x82
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	429a      	cmp	r2, r3
 80023dc:	d009      	beq.n	80023f2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	61da      	str	r2, [r3, #28]
 80023e4:	e005      	b.n	80023f2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	225d      	movs	r2, #93	@ 0x5d
 80023fc:	5c9b      	ldrb	r3, [r3, r2]
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b00      	cmp	r3, #0
 8002402:	d107      	bne.n	8002414 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	225c      	movs	r2, #92	@ 0x5c
 8002408:	2100      	movs	r1, #0
 800240a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	0018      	movs	r0, r3
 8002410:	f7fe fa08 	bl	8000824 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	225d      	movs	r2, #93	@ 0x5d
 8002418:	2102      	movs	r1, #2
 800241a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2140      	movs	r1, #64	@ 0x40
 8002428:	438a      	bics	r2, r1
 800242a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	68da      	ldr	r2, [r3, #12]
 8002430:	23e0      	movs	r3, #224	@ 0xe0
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	429a      	cmp	r2, r3
 8002436:	d902      	bls.n	800243e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	e002      	b.n	8002444 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800243e:	2380      	movs	r3, #128	@ 0x80
 8002440:	015b      	lsls	r3, r3, #5
 8002442:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	68da      	ldr	r2, [r3, #12]
 8002448:	23f0      	movs	r3, #240	@ 0xf0
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	429a      	cmp	r2, r3
 800244e:	d008      	beq.n	8002462 <HAL_SPI_Init+0xaa>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	68da      	ldr	r2, [r3, #12]
 8002454:	23e0      	movs	r3, #224	@ 0xe0
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	429a      	cmp	r2, r3
 800245a:	d002      	beq.n	8002462 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	2382      	movs	r3, #130	@ 0x82
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	401a      	ands	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6899      	ldr	r1, [r3, #8]
 8002470:	2384      	movs	r3, #132	@ 0x84
 8002472:	021b      	lsls	r3, r3, #8
 8002474:	400b      	ands	r3, r1
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	2102      	movs	r1, #2
 800247e:	400b      	ands	r3, r1
 8002480:	431a      	orrs	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	2101      	movs	r1, #1
 8002488:	400b      	ands	r3, r1
 800248a:	431a      	orrs	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6999      	ldr	r1, [r3, #24]
 8002490:	2380      	movs	r3, #128	@ 0x80
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	400b      	ands	r3, r1
 8002496:	431a      	orrs	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	69db      	ldr	r3, [r3, #28]
 800249c:	2138      	movs	r1, #56	@ 0x38
 800249e:	400b      	ands	r3, r1
 80024a0:	431a      	orrs	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	2180      	movs	r1, #128	@ 0x80
 80024a8:	400b      	ands	r3, r1
 80024aa:	431a      	orrs	r2, r3
 80024ac:	0011      	movs	r1, r2
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024b2:	2380      	movs	r3, #128	@ 0x80
 80024b4:	019b      	lsls	r3, r3, #6
 80024b6:	401a      	ands	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	430a      	orrs	r2, r1
 80024be:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	0c1b      	lsrs	r3, r3, #16
 80024c6:	2204      	movs	r2, #4
 80024c8:	401a      	ands	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ce:	2110      	movs	r1, #16
 80024d0:	400b      	ands	r3, r1
 80024d2:	431a      	orrs	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024d8:	2108      	movs	r1, #8
 80024da:	400b      	ands	r3, r1
 80024dc:	431a      	orrs	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68d9      	ldr	r1, [r3, #12]
 80024e2:	23f0      	movs	r3, #240	@ 0xf0
 80024e4:	011b      	lsls	r3, r3, #4
 80024e6:	400b      	ands	r3, r1
 80024e8:	431a      	orrs	r2, r3
 80024ea:	0011      	movs	r1, r2
 80024ec:	68fa      	ldr	r2, [r7, #12]
 80024ee:	2380      	movs	r3, #128	@ 0x80
 80024f0:	015b      	lsls	r3, r3, #5
 80024f2:	401a      	ands	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	69da      	ldr	r2, [r3, #28]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4907      	ldr	r1, [pc, #28]	@ (8002524 <HAL_SPI_Init+0x16c>)
 8002508:	400a      	ands	r2, r1
 800250a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	225d      	movs	r2, #93	@ 0x5d
 8002516:	2101      	movs	r1, #1
 8002518:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	0018      	movs	r0, r3
 800251e:	46bd      	mov	sp, r7
 8002520:	b004      	add	sp, #16
 8002522:	bd80      	pop	{r7, pc}
 8002524:	fffff7ff 	.word	0xfffff7ff

08002528 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e042      	b.n	80025c0 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	223d      	movs	r2, #61	@ 0x3d
 800253e:	5c9b      	ldrb	r3, [r3, r2]
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b00      	cmp	r3, #0
 8002544:	d107      	bne.n	8002556 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	223c      	movs	r2, #60	@ 0x3c
 800254a:	2100      	movs	r1, #0
 800254c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	0018      	movs	r0, r3
 8002552:	f7fe f9b5 	bl	80008c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	223d      	movs	r2, #61	@ 0x3d
 800255a:	2102      	movs	r1, #2
 800255c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	3304      	adds	r3, #4
 8002566:	0019      	movs	r1, r3
 8002568:	0010      	movs	r0, r2
 800256a:	f000 f98d 	bl	8002888 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2246      	movs	r2, #70	@ 0x46
 8002572:	2101      	movs	r1, #1
 8002574:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	223e      	movs	r2, #62	@ 0x3e
 800257a:	2101      	movs	r1, #1
 800257c:	5499      	strb	r1, [r3, r2]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	223f      	movs	r2, #63	@ 0x3f
 8002582:	2101      	movs	r1, #1
 8002584:	5499      	strb	r1, [r3, r2]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2240      	movs	r2, #64	@ 0x40
 800258a:	2101      	movs	r1, #1
 800258c:	5499      	strb	r1, [r3, r2]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2241      	movs	r2, #65	@ 0x41
 8002592:	2101      	movs	r1, #1
 8002594:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2242      	movs	r2, #66	@ 0x42
 800259a:	2101      	movs	r1, #1
 800259c:	5499      	strb	r1, [r3, r2]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2243      	movs	r2, #67	@ 0x43
 80025a2:	2101      	movs	r1, #1
 80025a4:	5499      	strb	r1, [r3, r2]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2244      	movs	r2, #68	@ 0x44
 80025aa:	2101      	movs	r1, #1
 80025ac:	5499      	strb	r1, [r3, r2]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2245      	movs	r2, #69	@ 0x45
 80025b2:	2101      	movs	r1, #1
 80025b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	223d      	movs	r2, #61	@ 0x3d
 80025ba:	2101      	movs	r1, #1
 80025bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025be:	2300      	movs	r3, #0
}
 80025c0:	0018      	movs	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	b002      	add	sp, #8
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	223d      	movs	r2, #61	@ 0x3d
 80025d4:	5c9b      	ldrb	r3, [r3, r2]
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d001      	beq.n	80025e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e03b      	b.n	8002658 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	223d      	movs	r2, #61	@ 0x3d
 80025e4:	2102      	movs	r1, #2
 80025e6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68da      	ldr	r2, [r3, #12]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2101      	movs	r1, #1
 80025f4:	430a      	orrs	r2, r1
 80025f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a18      	ldr	r2, [pc, #96]	@ (8002660 <HAL_TIM_Base_Start_IT+0x98>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d00f      	beq.n	8002622 <HAL_TIM_Base_Start_IT+0x5a>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	2380      	movs	r3, #128	@ 0x80
 8002608:	05db      	lsls	r3, r3, #23
 800260a:	429a      	cmp	r2, r3
 800260c:	d009      	beq.n	8002622 <HAL_TIM_Base_Start_IT+0x5a>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a14      	ldr	r2, [pc, #80]	@ (8002664 <HAL_TIM_Base_Start_IT+0x9c>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d004      	beq.n	8002622 <HAL_TIM_Base_Start_IT+0x5a>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a12      	ldr	r2, [pc, #72]	@ (8002668 <HAL_TIM_Base_Start_IT+0xa0>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d111      	bne.n	8002646 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	2207      	movs	r2, #7
 800262a:	4013      	ands	r3, r2
 800262c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2b06      	cmp	r3, #6
 8002632:	d010      	beq.n	8002656 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2101      	movs	r1, #1
 8002640:	430a      	orrs	r2, r1
 8002642:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002644:	e007      	b.n	8002656 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2101      	movs	r1, #1
 8002652:	430a      	orrs	r2, r1
 8002654:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002656:	2300      	movs	r3, #0
}
 8002658:	0018      	movs	r0, r3
 800265a:	46bd      	mov	sp, r7
 800265c:	b004      	add	sp, #16
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40012c00 	.word	0x40012c00
 8002664:	40000400 	.word	0x40000400
 8002668:	40014000 	.word	0x40014000

0800266c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	691b      	ldr	r3, [r3, #16]
 8002682:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	2202      	movs	r2, #2
 8002688:	4013      	ands	r3, r2
 800268a:	d021      	beq.n	80026d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2202      	movs	r2, #2
 8002690:	4013      	ands	r3, r2
 8002692:	d01d      	beq.n	80026d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2203      	movs	r2, #3
 800269a:	4252      	negs	r2, r2
 800269c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2201      	movs	r2, #1
 80026a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	2203      	movs	r2, #3
 80026ac:	4013      	ands	r3, r2
 80026ae:	d004      	beq.n	80026ba <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	0018      	movs	r0, r3
 80026b4:	f000 f8d0 	bl	8002858 <HAL_TIM_IC_CaptureCallback>
 80026b8:	e007      	b.n	80026ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	0018      	movs	r0, r3
 80026be:	f000 f8c3 	bl	8002848 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	0018      	movs	r0, r3
 80026c6:	f000 f8cf 	bl	8002868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	2204      	movs	r2, #4
 80026d4:	4013      	ands	r3, r2
 80026d6:	d022      	beq.n	800271e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2204      	movs	r2, #4
 80026dc:	4013      	ands	r3, r2
 80026de:	d01e      	beq.n	800271e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2205      	movs	r2, #5
 80026e6:	4252      	negs	r2, r2
 80026e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2202      	movs	r2, #2
 80026ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	699a      	ldr	r2, [r3, #24]
 80026f6:	23c0      	movs	r3, #192	@ 0xc0
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4013      	ands	r3, r2
 80026fc:	d004      	beq.n	8002708 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	0018      	movs	r0, r3
 8002702:	f000 f8a9 	bl	8002858 <HAL_TIM_IC_CaptureCallback>
 8002706:	e007      	b.n	8002718 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	0018      	movs	r0, r3
 800270c:	f000 f89c 	bl	8002848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	0018      	movs	r0, r3
 8002714:	f000 f8a8 	bl	8002868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	2208      	movs	r2, #8
 8002722:	4013      	ands	r3, r2
 8002724:	d021      	beq.n	800276a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2208      	movs	r2, #8
 800272a:	4013      	ands	r3, r2
 800272c:	d01d      	beq.n	800276a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2209      	movs	r2, #9
 8002734:	4252      	negs	r2, r2
 8002736:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2204      	movs	r2, #4
 800273c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	69db      	ldr	r3, [r3, #28]
 8002744:	2203      	movs	r2, #3
 8002746:	4013      	ands	r3, r2
 8002748:	d004      	beq.n	8002754 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	0018      	movs	r0, r3
 800274e:	f000 f883 	bl	8002858 <HAL_TIM_IC_CaptureCallback>
 8002752:	e007      	b.n	8002764 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	0018      	movs	r0, r3
 8002758:	f000 f876 	bl	8002848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	0018      	movs	r0, r3
 8002760:	f000 f882 	bl	8002868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	2210      	movs	r2, #16
 800276e:	4013      	ands	r3, r2
 8002770:	d022      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2210      	movs	r2, #16
 8002776:	4013      	ands	r3, r2
 8002778:	d01e      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2211      	movs	r2, #17
 8002780:	4252      	negs	r2, r2
 8002782:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2208      	movs	r2, #8
 8002788:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	69da      	ldr	r2, [r3, #28]
 8002790:	23c0      	movs	r3, #192	@ 0xc0
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	4013      	ands	r3, r2
 8002796:	d004      	beq.n	80027a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	0018      	movs	r0, r3
 800279c:	f000 f85c 	bl	8002858 <HAL_TIM_IC_CaptureCallback>
 80027a0:	e007      	b.n	80027b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	0018      	movs	r0, r3
 80027a6:	f000 f84f 	bl	8002848 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	0018      	movs	r0, r3
 80027ae:	f000 f85b 	bl	8002868 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	2201      	movs	r2, #1
 80027bc:	4013      	ands	r3, r2
 80027be:	d00c      	beq.n	80027da <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2201      	movs	r2, #1
 80027c4:	4013      	ands	r3, r2
 80027c6:	d008      	beq.n	80027da <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2202      	movs	r2, #2
 80027ce:	4252      	negs	r2, r2
 80027d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	0018      	movs	r0, r3
 80027d6:	f7fd fd61 	bl	800029c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	2280      	movs	r2, #128	@ 0x80
 80027de:	4013      	ands	r3, r2
 80027e0:	d00c      	beq.n	80027fc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2280      	movs	r2, #128	@ 0x80
 80027e6:	4013      	ands	r3, r2
 80027e8:	d008      	beq.n	80027fc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2281      	movs	r2, #129	@ 0x81
 80027f0:	4252      	negs	r2, r2
 80027f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	0018      	movs	r0, r3
 80027f8:	f000 f93a 	bl	8002a70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	2240      	movs	r2, #64	@ 0x40
 8002800:	4013      	ands	r3, r2
 8002802:	d00c      	beq.n	800281e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2240      	movs	r2, #64	@ 0x40
 8002808:	4013      	ands	r3, r2
 800280a:	d008      	beq.n	800281e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2241      	movs	r2, #65	@ 0x41
 8002812:	4252      	negs	r2, r2
 8002814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	0018      	movs	r0, r3
 800281a:	f000 f82d 	bl	8002878 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	2220      	movs	r2, #32
 8002822:	4013      	ands	r3, r2
 8002824:	d00c      	beq.n	8002840 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2220      	movs	r2, #32
 800282a:	4013      	ands	r3, r2
 800282c:	d008      	beq.n	8002840 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2221      	movs	r2, #33	@ 0x21
 8002834:	4252      	negs	r2, r2
 8002836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	0018      	movs	r0, r3
 800283c:	f000 f910 	bl	8002a60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002840:	46c0      	nop			@ (mov r8, r8)
 8002842:	46bd      	mov	sp, r7
 8002844:	b004      	add	sp, #16
 8002846:	bd80      	pop	{r7, pc}

08002848 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002850:	46c0      	nop			@ (mov r8, r8)
 8002852:	46bd      	mov	sp, r7
 8002854:	b002      	add	sp, #8
 8002856:	bd80      	pop	{r7, pc}

08002858 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002860:	46c0      	nop			@ (mov r8, r8)
 8002862:	46bd      	mov	sp, r7
 8002864:	b002      	add	sp, #8
 8002866:	bd80      	pop	{r7, pc}

08002868 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002870:	46c0      	nop			@ (mov r8, r8)
 8002872:	46bd      	mov	sp, r7
 8002874:	b002      	add	sp, #8
 8002876:	bd80      	pop	{r7, pc}

08002878 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002880:	46c0      	nop			@ (mov r8, r8)
 8002882:	46bd      	mov	sp, r7
 8002884:	b002      	add	sp, #8
 8002886:	bd80      	pop	{r7, pc}

08002888 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4a3b      	ldr	r2, [pc, #236]	@ (8002988 <TIM_Base_SetConfig+0x100>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d008      	beq.n	80028b2 <TIM_Base_SetConfig+0x2a>
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	2380      	movs	r3, #128	@ 0x80
 80028a4:	05db      	lsls	r3, r3, #23
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d003      	beq.n	80028b2 <TIM_Base_SetConfig+0x2a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a37      	ldr	r2, [pc, #220]	@ (800298c <TIM_Base_SetConfig+0x104>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d108      	bne.n	80028c4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2270      	movs	r2, #112	@ 0x70
 80028b6:	4393      	bics	r3, r2
 80028b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a30      	ldr	r2, [pc, #192]	@ (8002988 <TIM_Base_SetConfig+0x100>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d018      	beq.n	80028fe <TIM_Base_SetConfig+0x76>
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	2380      	movs	r3, #128	@ 0x80
 80028d0:	05db      	lsls	r3, r3, #23
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d013      	beq.n	80028fe <TIM_Base_SetConfig+0x76>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a2c      	ldr	r2, [pc, #176]	@ (800298c <TIM_Base_SetConfig+0x104>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d00f      	beq.n	80028fe <TIM_Base_SetConfig+0x76>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a2b      	ldr	r2, [pc, #172]	@ (8002990 <TIM_Base_SetConfig+0x108>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d00b      	beq.n	80028fe <TIM_Base_SetConfig+0x76>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a2a      	ldr	r2, [pc, #168]	@ (8002994 <TIM_Base_SetConfig+0x10c>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d007      	beq.n	80028fe <TIM_Base_SetConfig+0x76>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a29      	ldr	r2, [pc, #164]	@ (8002998 <TIM_Base_SetConfig+0x110>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d003      	beq.n	80028fe <TIM_Base_SetConfig+0x76>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a28      	ldr	r2, [pc, #160]	@ (800299c <TIM_Base_SetConfig+0x114>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d108      	bne.n	8002910 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	4a27      	ldr	r2, [pc, #156]	@ (80029a0 <TIM_Base_SetConfig+0x118>)
 8002902:	4013      	ands	r3, r2
 8002904:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	4313      	orrs	r3, r2
 800290e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2280      	movs	r2, #128	@ 0x80
 8002914:	4393      	bics	r3, r2
 8002916:	001a      	movs	r2, r3
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	695b      	ldr	r3, [r3, #20]
 800291c:	4313      	orrs	r3, r2
 800291e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	689a      	ldr	r2, [r3, #8]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a13      	ldr	r2, [pc, #76]	@ (8002988 <TIM_Base_SetConfig+0x100>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d00b      	beq.n	8002956 <TIM_Base_SetConfig+0xce>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a14      	ldr	r2, [pc, #80]	@ (8002994 <TIM_Base_SetConfig+0x10c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d007      	beq.n	8002956 <TIM_Base_SetConfig+0xce>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a13      	ldr	r2, [pc, #76]	@ (8002998 <TIM_Base_SetConfig+0x110>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d003      	beq.n	8002956 <TIM_Base_SetConfig+0xce>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a12      	ldr	r2, [pc, #72]	@ (800299c <TIM_Base_SetConfig+0x114>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d103      	bne.n	800295e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	691a      	ldr	r2, [r3, #16]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2201      	movs	r2, #1
 8002962:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691b      	ldr	r3, [r3, #16]
 8002968:	2201      	movs	r2, #1
 800296a:	4013      	ands	r3, r2
 800296c:	2b01      	cmp	r3, #1
 800296e:	d106      	bne.n	800297e <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	2201      	movs	r2, #1
 8002976:	4393      	bics	r3, r2
 8002978:	001a      	movs	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	611a      	str	r2, [r3, #16]
  }
}
 800297e:	46c0      	nop			@ (mov r8, r8)
 8002980:	46bd      	mov	sp, r7
 8002982:	b004      	add	sp, #16
 8002984:	bd80      	pop	{r7, pc}
 8002986:	46c0      	nop			@ (mov r8, r8)
 8002988:	40012c00 	.word	0x40012c00
 800298c:	40000400 	.word	0x40000400
 8002990:	40002000 	.word	0x40002000
 8002994:	40014000 	.word	0x40014000
 8002998:	40014400 	.word	0x40014400
 800299c:	40014800 	.word	0x40014800
 80029a0:	fffffcff 	.word	0xfffffcff

080029a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	223c      	movs	r2, #60	@ 0x3c
 80029b2:	5c9b      	ldrb	r3, [r3, r2]
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d101      	bne.n	80029bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029b8:	2302      	movs	r3, #2
 80029ba:	e047      	b.n	8002a4c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	223c      	movs	r2, #60	@ 0x3c
 80029c0:	2101      	movs	r1, #1
 80029c2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	223d      	movs	r2, #61	@ 0x3d
 80029c8:	2102      	movs	r1, #2
 80029ca:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2270      	movs	r2, #112	@ 0x70
 80029e0:	4393      	bics	r3, r2
 80029e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a16      	ldr	r2, [pc, #88]	@ (8002a54 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d00f      	beq.n	8002a20 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	2380      	movs	r3, #128	@ 0x80
 8002a06:	05db      	lsls	r3, r3, #23
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d009      	beq.n	8002a20 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a11      	ldr	r2, [pc, #68]	@ (8002a58 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d004      	beq.n	8002a20 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a10      	ldr	r2, [pc, #64]	@ (8002a5c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d10c      	bne.n	8002a3a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	2280      	movs	r2, #128	@ 0x80
 8002a24:	4393      	bics	r3, r2
 8002a26:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	68ba      	ldr	r2, [r7, #8]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68ba      	ldr	r2, [r7, #8]
 8002a38:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	223d      	movs	r2, #61	@ 0x3d
 8002a3e:	2101      	movs	r1, #1
 8002a40:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	223c      	movs	r2, #60	@ 0x3c
 8002a46:	2100      	movs	r1, #0
 8002a48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	b004      	add	sp, #16
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40012c00 	.word	0x40012c00
 8002a58:	40000400 	.word	0x40000400
 8002a5c:	40014000 	.word	0x40014000

08002a60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a68:	46c0      	nop			@ (mov r8, r8)
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b002      	add	sp, #8
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a78:	46c0      	nop			@ (mov r8, r8)
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	b002      	add	sp, #8
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 8002a80:	b590      	push	{r4, r7, lr}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e074      	b.n	8002b7c <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	223c      	movs	r2, #60	@ 0x3c
 8002a96:	5c9b      	ldrb	r3, [r3, r2]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d107      	bne.n	8002aae <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	223d      	movs	r2, #61	@ 0x3d
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	f7fd ff2f 	bl	800090c <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	223c      	movs	r2, #60	@ 0x3c
 8002ab2:	2102      	movs	r1, #2
 8002ab4:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2201      	movs	r2, #1
 8002abc:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	6819      	ldr	r1, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002acc:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8002ad4:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002ada:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8002ae0:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8002ae6:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                         htsc->Init.MaxCountValue |
 8002aec:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                         htsc->Init.SynchroPinPolarity |
 8002af2:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	7b1b      	ldrb	r3, [r3, #12]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d108      	bne.n	8002b16 <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	2180      	movs	r1, #128	@ 0x80
 8002b10:	0249      	lsls	r1, r1, #9
 8002b12:	430a      	orrs	r2, r1
 8002b14:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b1e:	431a      	orrs	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b24:	431a      	orrs	r2, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	43d2      	mvns	r2, r2
 8002b2c:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	430a      	orrs	r2, r1
 8002b3c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002b46:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681c      	ldr	r4, [r3, #0]
 8002b50:	0010      	movs	r0, r2
 8002b52:	f000 f817 	bl	8002b84 <TSC_extract_groups>
 8002b56:	0003      	movs	r3, r0
 8002b58:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	685a      	ldr	r2, [r3, #4]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2103      	movs	r1, #3
 8002b66:	438a      	bics	r2, r1
 8002b68:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2203      	movs	r2, #3
 8002b70:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	223c      	movs	r2, #60	@ 0x3c
 8002b76:	2101      	movs	r1, #1
 8002b78:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	0018      	movs	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	b003      	add	sp, #12
 8002b82:	bd90      	pop	{r4, r7, pc}

08002b84 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002b90:	2300      	movs	r3, #0
 8002b92:	60bb      	str	r3, [r7, #8]
 8002b94:	e011      	b.n	8002bba <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	220f      	movs	r2, #15
 8002b9c:	409a      	lsls	r2, r3
 8002b9e:	0013      	movs	r3, r2
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	d006      	beq.n	8002bb4 <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	409a      	lsls	r2, r3
 8002bac:	0013      	movs	r3, r2
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	60bb      	str	r3, [r7, #8]
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	2b07      	cmp	r3, #7
 8002bbe:	d9ea      	bls.n	8002b96 <TSC_extract_groups+0x12>
    }
  }

  return groups;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
}
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b004      	add	sp, #16
 8002bc8:	bd80      	pop	{r7, pc}
	...

08002bcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e044      	b.n	8002c68 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d107      	bne.n	8002bf6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2278      	movs	r2, #120	@ 0x78
 8002bea:	2100      	movs	r1, #0
 8002bec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	0018      	movs	r0, r3
 8002bf2:	f7fd ff29 	bl	8000a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2224      	movs	r2, #36	@ 0x24
 8002bfa:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2101      	movs	r1, #1
 8002c08:	438a      	bics	r2, r1
 8002c0a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d003      	beq.n	8002c1c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	0018      	movs	r0, r3
 8002c18:	f000 fd50 	bl	80036bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f000 fbc4 	bl	80033ac <UART_SetConfig>
 8002c24:	0003      	movs	r3, r0
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d101      	bne.n	8002c2e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e01c      	b.n	8002c68 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	490d      	ldr	r1, [pc, #52]	@ (8002c70 <HAL_UART_Init+0xa4>)
 8002c3a:	400a      	ands	r2, r1
 8002c3c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689a      	ldr	r2, [r3, #8]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	212a      	movs	r1, #42	@ 0x2a
 8002c4a:	438a      	bics	r2, r1
 8002c4c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2101      	movs	r1, #1
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	0018      	movs	r0, r3
 8002c62:	f000 fddf 	bl	8003824 <UART_CheckIdleState>
 8002c66:	0003      	movs	r3, r0
}
 8002c68:	0018      	movs	r0, r3
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	b002      	add	sp, #8
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	ffffb7ff 	.word	0xffffb7ff

08002c74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b08a      	sub	sp, #40	@ 0x28
 8002c78:	af02      	add	r7, sp, #8
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	603b      	str	r3, [r7, #0]
 8002c80:	1dbb      	adds	r3, r7, #6
 8002c82:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c88:	2b20      	cmp	r3, #32
 8002c8a:	d000      	beq.n	8002c8e <HAL_UART_Transmit+0x1a>
 8002c8c:	e08c      	b.n	8002da8 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d003      	beq.n	8002c9c <HAL_UART_Transmit+0x28>
 8002c94:	1dbb      	adds	r3, r7, #6
 8002c96:	881b      	ldrh	r3, [r3, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d101      	bne.n	8002ca0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e084      	b.n	8002daa <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	689a      	ldr	r2, [r3, #8]
 8002ca4:	2380      	movs	r3, #128	@ 0x80
 8002ca6:	015b      	lsls	r3, r3, #5
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d109      	bne.n	8002cc0 <HAL_UART_Transmit+0x4c>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d105      	bne.n	8002cc0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	4013      	ands	r3, r2
 8002cba:	d001      	beq.n	8002cc0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e074      	b.n	8002daa <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	2284      	movs	r2, #132	@ 0x84
 8002cc4:	2100      	movs	r1, #0
 8002cc6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2221      	movs	r2, #33	@ 0x21
 8002ccc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cce:	f7fd ffed 	bl	8000cac <HAL_GetTick>
 8002cd2:	0003      	movs	r3, r0
 8002cd4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	1dba      	adds	r2, r7, #6
 8002cda:	2150      	movs	r1, #80	@ 0x50
 8002cdc:	8812      	ldrh	r2, [r2, #0]
 8002cde:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	1dba      	adds	r2, r7, #6
 8002ce4:	2152      	movs	r1, #82	@ 0x52
 8002ce6:	8812      	ldrh	r2, [r2, #0]
 8002ce8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	689a      	ldr	r2, [r3, #8]
 8002cee:	2380      	movs	r3, #128	@ 0x80
 8002cf0:	015b      	lsls	r3, r3, #5
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d108      	bne.n	8002d08 <HAL_UART_Transmit+0x94>
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d104      	bne.n	8002d08 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	61bb      	str	r3, [r7, #24]
 8002d06:	e003      	b.n	8002d10 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d10:	e02f      	b.n	8002d72 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d12:	697a      	ldr	r2, [r7, #20]
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	9300      	str	r3, [sp, #0]
 8002d1a:	0013      	movs	r3, r2
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	2180      	movs	r1, #128	@ 0x80
 8002d20:	f000 fe28 	bl	8003974 <UART_WaitOnFlagUntilTimeout>
 8002d24:	1e03      	subs	r3, r0, #0
 8002d26:	d004      	beq.n	8002d32 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2220      	movs	r2, #32
 8002d2c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e03b      	b.n	8002daa <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10b      	bne.n	8002d50 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	881a      	ldrh	r2, [r3, #0]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	05d2      	lsls	r2, r2, #23
 8002d42:	0dd2      	lsrs	r2, r2, #23
 8002d44:	b292      	uxth	r2, r2
 8002d46:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	3302      	adds	r3, #2
 8002d4c:	61bb      	str	r3, [r7, #24]
 8002d4e:	e007      	b.n	8002d60 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	781a      	ldrb	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2252      	movs	r2, #82	@ 0x52
 8002d64:	5a9b      	ldrh	r3, [r3, r2]
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	b299      	uxth	r1, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2252      	movs	r2, #82	@ 0x52
 8002d70:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2252      	movs	r2, #82	@ 0x52
 8002d76:	5a9b      	ldrh	r3, [r3, r2]
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1c9      	bne.n	8002d12 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	68f8      	ldr	r0, [r7, #12]
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	9300      	str	r3, [sp, #0]
 8002d86:	0013      	movs	r3, r2
 8002d88:	2200      	movs	r2, #0
 8002d8a:	2140      	movs	r1, #64	@ 0x40
 8002d8c:	f000 fdf2 	bl	8003974 <UART_WaitOnFlagUntilTimeout>
 8002d90:	1e03      	subs	r3, r0, #0
 8002d92:	d004      	beq.n	8002d9e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2220      	movs	r2, #32
 8002d98:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e005      	b.n	8002daa <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2220      	movs	r2, #32
 8002da2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002da4:	2300      	movs	r3, #0
 8002da6:	e000      	b.n	8002daa <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002da8:	2302      	movs	r3, #2
  }
}
 8002daa:	0018      	movs	r0, r3
 8002dac:	46bd      	mov	sp, r7
 8002dae:	b008      	add	sp, #32
 8002db0:	bd80      	pop	{r7, pc}
	...

08002db4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002db4:	b590      	push	{r4, r7, lr}
 8002db6:	b0ab      	sub	sp, #172	@ 0xac
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	22a4      	movs	r2, #164	@ 0xa4
 8002dc4:	18b9      	adds	r1, r7, r2
 8002dc6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	20a0      	movs	r0, #160	@ 0xa0
 8002dd0:	1839      	adds	r1, r7, r0
 8002dd2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	219c      	movs	r1, #156	@ 0x9c
 8002ddc:	1879      	adds	r1, r7, r1
 8002dde:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002de0:	0011      	movs	r1, r2
 8002de2:	18bb      	adds	r3, r7, r2
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a99      	ldr	r2, [pc, #612]	@ (800304c <HAL_UART_IRQHandler+0x298>)
 8002de8:	4013      	ands	r3, r2
 8002dea:	2298      	movs	r2, #152	@ 0x98
 8002dec:	18bc      	adds	r4, r7, r2
 8002dee:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002df0:	18bb      	adds	r3, r7, r2
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d114      	bne.n	8002e22 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002df8:	187b      	adds	r3, r7, r1
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2220      	movs	r2, #32
 8002dfe:	4013      	ands	r3, r2
 8002e00:	d00f      	beq.n	8002e22 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002e02:	183b      	adds	r3, r7, r0
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2220      	movs	r2, #32
 8002e08:	4013      	ands	r3, r2
 8002e0a:	d00a      	beq.n	8002e22 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d100      	bne.n	8002e16 <HAL_UART_IRQHandler+0x62>
 8002e14:	e29e      	b.n	8003354 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	0010      	movs	r0, r2
 8002e1e:	4798      	blx	r3
      }
      return;
 8002e20:	e298      	b.n	8003354 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002e22:	2398      	movs	r3, #152	@ 0x98
 8002e24:	18fb      	adds	r3, r7, r3
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d100      	bne.n	8002e2e <HAL_UART_IRQHandler+0x7a>
 8002e2c:	e114      	b.n	8003058 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002e2e:	239c      	movs	r3, #156	@ 0x9c
 8002e30:	18fb      	adds	r3, r7, r3
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2201      	movs	r2, #1
 8002e36:	4013      	ands	r3, r2
 8002e38:	d106      	bne.n	8002e48 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002e3a:	23a0      	movs	r3, #160	@ 0xa0
 8002e3c:	18fb      	adds	r3, r7, r3
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a83      	ldr	r2, [pc, #524]	@ (8003050 <HAL_UART_IRQHandler+0x29c>)
 8002e42:	4013      	ands	r3, r2
 8002e44:	d100      	bne.n	8002e48 <HAL_UART_IRQHandler+0x94>
 8002e46:	e107      	b.n	8003058 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002e48:	23a4      	movs	r3, #164	@ 0xa4
 8002e4a:	18fb      	adds	r3, r7, r3
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	4013      	ands	r3, r2
 8002e52:	d012      	beq.n	8002e7a <HAL_UART_IRQHandler+0xc6>
 8002e54:	23a0      	movs	r3, #160	@ 0xa0
 8002e56:	18fb      	adds	r3, r7, r3
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	2380      	movs	r3, #128	@ 0x80
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	4013      	ands	r3, r2
 8002e60:	d00b      	beq.n	8002e7a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2201      	movs	r2, #1
 8002e68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2284      	movs	r2, #132	@ 0x84
 8002e6e:	589b      	ldr	r3, [r3, r2]
 8002e70:	2201      	movs	r2, #1
 8002e72:	431a      	orrs	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2184      	movs	r1, #132	@ 0x84
 8002e78:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002e7a:	23a4      	movs	r3, #164	@ 0xa4
 8002e7c:	18fb      	adds	r3, r7, r3
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2202      	movs	r2, #2
 8002e82:	4013      	ands	r3, r2
 8002e84:	d011      	beq.n	8002eaa <HAL_UART_IRQHandler+0xf6>
 8002e86:	239c      	movs	r3, #156	@ 0x9c
 8002e88:	18fb      	adds	r3, r7, r3
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d00b      	beq.n	8002eaa <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2202      	movs	r2, #2
 8002e98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2284      	movs	r2, #132	@ 0x84
 8002e9e:	589b      	ldr	r3, [r3, r2]
 8002ea0:	2204      	movs	r2, #4
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2184      	movs	r1, #132	@ 0x84
 8002ea8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002eaa:	23a4      	movs	r3, #164	@ 0xa4
 8002eac:	18fb      	adds	r3, r7, r3
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2204      	movs	r2, #4
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d011      	beq.n	8002eda <HAL_UART_IRQHandler+0x126>
 8002eb6:	239c      	movs	r3, #156	@ 0x9c
 8002eb8:	18fb      	adds	r3, r7, r3
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	d00b      	beq.n	8002eda <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2204      	movs	r2, #4
 8002ec8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2284      	movs	r2, #132	@ 0x84
 8002ece:	589b      	ldr	r3, [r3, r2]
 8002ed0:	2202      	movs	r2, #2
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2184      	movs	r1, #132	@ 0x84
 8002ed8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002eda:	23a4      	movs	r3, #164	@ 0xa4
 8002edc:	18fb      	adds	r3, r7, r3
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2208      	movs	r2, #8
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	d017      	beq.n	8002f16 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002ee6:	23a0      	movs	r3, #160	@ 0xa0
 8002ee8:	18fb      	adds	r3, r7, r3
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2220      	movs	r2, #32
 8002eee:	4013      	ands	r3, r2
 8002ef0:	d105      	bne.n	8002efe <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002ef2:	239c      	movs	r3, #156	@ 0x9c
 8002ef4:	18fb      	adds	r3, r7, r3
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002efc:	d00b      	beq.n	8002f16 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2208      	movs	r2, #8
 8002f04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2284      	movs	r2, #132	@ 0x84
 8002f0a:	589b      	ldr	r3, [r3, r2]
 8002f0c:	2208      	movs	r2, #8
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2184      	movs	r1, #132	@ 0x84
 8002f14:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002f16:	23a4      	movs	r3, #164	@ 0xa4
 8002f18:	18fb      	adds	r3, r7, r3
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	2380      	movs	r3, #128	@ 0x80
 8002f1e:	011b      	lsls	r3, r3, #4
 8002f20:	4013      	ands	r3, r2
 8002f22:	d013      	beq.n	8002f4c <HAL_UART_IRQHandler+0x198>
 8002f24:	23a0      	movs	r3, #160	@ 0xa0
 8002f26:	18fb      	adds	r3, r7, r3
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	2380      	movs	r3, #128	@ 0x80
 8002f2c:	04db      	lsls	r3, r3, #19
 8002f2e:	4013      	ands	r3, r2
 8002f30:	d00c      	beq.n	8002f4c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2280      	movs	r2, #128	@ 0x80
 8002f38:	0112      	lsls	r2, r2, #4
 8002f3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2284      	movs	r2, #132	@ 0x84
 8002f40:	589b      	ldr	r3, [r3, r2]
 8002f42:	2220      	movs	r2, #32
 8002f44:	431a      	orrs	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2184      	movs	r1, #132	@ 0x84
 8002f4a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2284      	movs	r2, #132	@ 0x84
 8002f50:	589b      	ldr	r3, [r3, r2]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d100      	bne.n	8002f58 <HAL_UART_IRQHandler+0x1a4>
 8002f56:	e1ff      	b.n	8003358 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002f58:	23a4      	movs	r3, #164	@ 0xa4
 8002f5a:	18fb      	adds	r3, r7, r3
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2220      	movs	r2, #32
 8002f60:	4013      	ands	r3, r2
 8002f62:	d00e      	beq.n	8002f82 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002f64:	23a0      	movs	r3, #160	@ 0xa0
 8002f66:	18fb      	adds	r3, r7, r3
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	d008      	beq.n	8002f82 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d004      	beq.n	8002f82 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	0010      	movs	r0, r2
 8002f80:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2284      	movs	r2, #132	@ 0x84
 8002f86:	589b      	ldr	r3, [r3, r2]
 8002f88:	2194      	movs	r1, #148	@ 0x94
 8002f8a:	187a      	adds	r2, r7, r1
 8002f8c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	2240      	movs	r2, #64	@ 0x40
 8002f96:	4013      	ands	r3, r2
 8002f98:	2b40      	cmp	r3, #64	@ 0x40
 8002f9a:	d004      	beq.n	8002fa6 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002f9c:	187b      	adds	r3, r7, r1
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2228      	movs	r2, #40	@ 0x28
 8002fa2:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fa4:	d047      	beq.n	8003036 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	0018      	movs	r0, r3
 8002faa:	f000 fd53 	bl	8003a54 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	2240      	movs	r2, #64	@ 0x40
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	2b40      	cmp	r3, #64	@ 0x40
 8002fba:	d137      	bne.n	800302c <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fbc:	f3ef 8310 	mrs	r3, PRIMASK
 8002fc0:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002fc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fc4:	2090      	movs	r0, #144	@ 0x90
 8002fc6:	183a      	adds	r2, r7, r0
 8002fc8:	6013      	str	r3, [r2, #0]
 8002fca:	2301      	movs	r3, #1
 8002fcc:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fd0:	f383 8810 	msr	PRIMASK, r3
}
 8002fd4:	46c0      	nop			@ (mov r8, r8)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2140      	movs	r1, #64	@ 0x40
 8002fe2:	438a      	bics	r2, r1
 8002fe4:	609a      	str	r2, [r3, #8]
 8002fe6:	183b      	adds	r3, r7, r0
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fee:	f383 8810 	msr	PRIMASK, r3
}
 8002ff2:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d012      	beq.n	8003022 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003000:	4a14      	ldr	r2, [pc, #80]	@ (8003054 <HAL_UART_IRQHandler+0x2a0>)
 8003002:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003008:	0018      	movs	r0, r3
 800300a:	f7fd ff93 	bl	8000f34 <HAL_DMA_Abort_IT>
 800300e:	1e03      	subs	r3, r0, #0
 8003010:	d01a      	beq.n	8003048 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003016:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800301c:	0018      	movs	r0, r3
 800301e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003020:	e012      	b.n	8003048 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	0018      	movs	r0, r3
 8003026:	f000 f9ad 	bl	8003384 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800302a:	e00d      	b.n	8003048 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	0018      	movs	r0, r3
 8003030:	f000 f9a8 	bl	8003384 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003034:	e008      	b.n	8003048 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	0018      	movs	r0, r3
 800303a:	f000 f9a3 	bl	8003384 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2284      	movs	r2, #132	@ 0x84
 8003042:	2100      	movs	r1, #0
 8003044:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003046:	e187      	b.n	8003358 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003048:	46c0      	nop			@ (mov r8, r8)
    return;
 800304a:	e185      	b.n	8003358 <HAL_UART_IRQHandler+0x5a4>
 800304c:	0000080f 	.word	0x0000080f
 8003050:	04000120 	.word	0x04000120
 8003054:	08003b1d 	.word	0x08003b1d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800305c:	2b01      	cmp	r3, #1
 800305e:	d000      	beq.n	8003062 <HAL_UART_IRQHandler+0x2ae>
 8003060:	e139      	b.n	80032d6 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003062:	23a4      	movs	r3, #164	@ 0xa4
 8003064:	18fb      	adds	r3, r7, r3
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2210      	movs	r2, #16
 800306a:	4013      	ands	r3, r2
 800306c:	d100      	bne.n	8003070 <HAL_UART_IRQHandler+0x2bc>
 800306e:	e132      	b.n	80032d6 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003070:	23a0      	movs	r3, #160	@ 0xa0
 8003072:	18fb      	adds	r3, r7, r3
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2210      	movs	r2, #16
 8003078:	4013      	ands	r3, r2
 800307a:	d100      	bne.n	800307e <HAL_UART_IRQHandler+0x2ca>
 800307c:	e12b      	b.n	80032d6 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2210      	movs	r2, #16
 8003084:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	2240      	movs	r2, #64	@ 0x40
 800308e:	4013      	ands	r3, r2
 8003090:	2b40      	cmp	r3, #64	@ 0x40
 8003092:	d000      	beq.n	8003096 <HAL_UART_IRQHandler+0x2e2>
 8003094:	e09f      	b.n	80031d6 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	217e      	movs	r1, #126	@ 0x7e
 80030a0:	187b      	adds	r3, r7, r1
 80030a2:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80030a4:	187b      	adds	r3, r7, r1
 80030a6:	881b      	ldrh	r3, [r3, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d100      	bne.n	80030ae <HAL_UART_IRQHandler+0x2fa>
 80030ac:	e156      	b.n	800335c <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2258      	movs	r2, #88	@ 0x58
 80030b2:	5a9b      	ldrh	r3, [r3, r2]
 80030b4:	187a      	adds	r2, r7, r1
 80030b6:	8812      	ldrh	r2, [r2, #0]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d300      	bcc.n	80030be <HAL_UART_IRQHandler+0x30a>
 80030bc:	e14e      	b.n	800335c <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	187a      	adds	r2, r7, r1
 80030c2:	215a      	movs	r1, #90	@ 0x5a
 80030c4:	8812      	ldrh	r2, [r2, #0]
 80030c6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	2b20      	cmp	r3, #32
 80030d0:	d06f      	beq.n	80031b2 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030d2:	f3ef 8310 	mrs	r3, PRIMASK
 80030d6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80030d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80030da:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030dc:	2301      	movs	r3, #1
 80030de:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030e2:	f383 8810 	msr	PRIMASK, r3
}
 80030e6:	46c0      	nop			@ (mov r8, r8)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	499e      	ldr	r1, [pc, #632]	@ (800336c <HAL_UART_IRQHandler+0x5b8>)
 80030f4:	400a      	ands	r2, r1
 80030f6:	601a      	str	r2, [r3, #0]
 80030f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030fe:	f383 8810 	msr	PRIMASK, r3
}
 8003102:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003104:	f3ef 8310 	mrs	r3, PRIMASK
 8003108:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800310a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800310c:	677b      	str	r3, [r7, #116]	@ 0x74
 800310e:	2301      	movs	r3, #1
 8003110:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003112:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003114:	f383 8810 	msr	PRIMASK, r3
}
 8003118:	46c0      	nop			@ (mov r8, r8)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689a      	ldr	r2, [r3, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2101      	movs	r1, #1
 8003126:	438a      	bics	r2, r1
 8003128:	609a      	str	r2, [r3, #8]
 800312a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800312c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800312e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003130:	f383 8810 	msr	PRIMASK, r3
}
 8003134:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003136:	f3ef 8310 	mrs	r3, PRIMASK
 800313a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800313c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800313e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003140:	2301      	movs	r3, #1
 8003142:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003144:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003146:	f383 8810 	msr	PRIMASK, r3
}
 800314a:	46c0      	nop			@ (mov r8, r8)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689a      	ldr	r2, [r3, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2140      	movs	r1, #64	@ 0x40
 8003158:	438a      	bics	r2, r1
 800315a:	609a      	str	r2, [r3, #8]
 800315c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800315e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003160:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003162:	f383 8810 	msr	PRIMASK, r3
}
 8003166:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2280      	movs	r2, #128	@ 0x80
 800316c:	2120      	movs	r1, #32
 800316e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003176:	f3ef 8310 	mrs	r3, PRIMASK
 800317a:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800317c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800317e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003180:	2301      	movs	r3, #1
 8003182:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003184:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003186:	f383 8810 	msr	PRIMASK, r3
}
 800318a:	46c0      	nop			@ (mov r8, r8)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2110      	movs	r1, #16
 8003198:	438a      	bics	r2, r1
 800319a:	601a      	str	r2, [r3, #0]
 800319c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800319e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031a2:	f383 8810 	msr	PRIMASK, r3
}
 80031a6:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031ac:	0018      	movs	r0, r3
 80031ae:	f7fd fe89 	bl	8000ec4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2202      	movs	r2, #2
 80031b6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2258      	movs	r2, #88	@ 0x58
 80031bc:	5a9a      	ldrh	r2, [r3, r2]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	215a      	movs	r1, #90	@ 0x5a
 80031c2:	5a5b      	ldrh	r3, [r3, r1]
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	0011      	movs	r1, r2
 80031ce:	0018      	movs	r0, r3
 80031d0:	f000 f8e0 	bl	8003394 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80031d4:	e0c2      	b.n	800335c <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2258      	movs	r2, #88	@ 0x58
 80031da:	5a99      	ldrh	r1, [r3, r2]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	225a      	movs	r2, #90	@ 0x5a
 80031e0:	5a9b      	ldrh	r3, [r3, r2]
 80031e2:	b29a      	uxth	r2, r3
 80031e4:	208e      	movs	r0, #142	@ 0x8e
 80031e6:	183b      	adds	r3, r7, r0
 80031e8:	1a8a      	subs	r2, r1, r2
 80031ea:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	225a      	movs	r2, #90	@ 0x5a
 80031f0:	5a9b      	ldrh	r3, [r3, r2]
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d100      	bne.n	80031fa <HAL_UART_IRQHandler+0x446>
 80031f8:	e0b2      	b.n	8003360 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 80031fa:	183b      	adds	r3, r7, r0
 80031fc:	881b      	ldrh	r3, [r3, #0]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d100      	bne.n	8003204 <HAL_UART_IRQHandler+0x450>
 8003202:	e0ad      	b.n	8003360 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003204:	f3ef 8310 	mrs	r3, PRIMASK
 8003208:	60fb      	str	r3, [r7, #12]
  return(result);
 800320a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800320c:	2488      	movs	r4, #136	@ 0x88
 800320e:	193a      	adds	r2, r7, r4
 8003210:	6013      	str	r3, [r2, #0]
 8003212:	2301      	movs	r3, #1
 8003214:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	f383 8810 	msr	PRIMASK, r3
}
 800321c:	46c0      	nop			@ (mov r8, r8)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4951      	ldr	r1, [pc, #324]	@ (8003370 <HAL_UART_IRQHandler+0x5bc>)
 800322a:	400a      	ands	r2, r1
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	193b      	adds	r3, r7, r4
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	f383 8810 	msr	PRIMASK, r3
}
 800323a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800323c:	f3ef 8310 	mrs	r3, PRIMASK
 8003240:	61bb      	str	r3, [r7, #24]
  return(result);
 8003242:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003244:	2484      	movs	r4, #132	@ 0x84
 8003246:	193a      	adds	r2, r7, r4
 8003248:	6013      	str	r3, [r2, #0]
 800324a:	2301      	movs	r3, #1
 800324c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	f383 8810 	msr	PRIMASK, r3
}
 8003254:	46c0      	nop			@ (mov r8, r8)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2101      	movs	r1, #1
 8003262:	438a      	bics	r2, r1
 8003264:	609a      	str	r2, [r3, #8]
 8003266:	193b      	adds	r3, r7, r4
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800326c:	6a3b      	ldr	r3, [r7, #32]
 800326e:	f383 8810 	msr	PRIMASK, r3
}
 8003272:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2280      	movs	r2, #128	@ 0x80
 8003278:	2120      	movs	r1, #32
 800327a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003288:	f3ef 8310 	mrs	r3, PRIMASK
 800328c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003290:	2480      	movs	r4, #128	@ 0x80
 8003292:	193a      	adds	r2, r7, r4
 8003294:	6013      	str	r3, [r2, #0]
 8003296:	2301      	movs	r3, #1
 8003298:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800329a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800329c:	f383 8810 	msr	PRIMASK, r3
}
 80032a0:	46c0      	nop			@ (mov r8, r8)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2110      	movs	r1, #16
 80032ae:	438a      	bics	r2, r1
 80032b0:	601a      	str	r2, [r3, #0]
 80032b2:	193b      	adds	r3, r7, r4
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032ba:	f383 8810 	msr	PRIMASK, r3
}
 80032be:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2202      	movs	r2, #2
 80032c4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80032c6:	183b      	adds	r3, r7, r0
 80032c8:	881a      	ldrh	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	0011      	movs	r1, r2
 80032ce:	0018      	movs	r0, r3
 80032d0:	f000 f860 	bl	8003394 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80032d4:	e044      	b.n	8003360 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80032d6:	23a4      	movs	r3, #164	@ 0xa4
 80032d8:	18fb      	adds	r3, r7, r3
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	2380      	movs	r3, #128	@ 0x80
 80032de:	035b      	lsls	r3, r3, #13
 80032e0:	4013      	ands	r3, r2
 80032e2:	d010      	beq.n	8003306 <HAL_UART_IRQHandler+0x552>
 80032e4:	239c      	movs	r3, #156	@ 0x9c
 80032e6:	18fb      	adds	r3, r7, r3
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	2380      	movs	r3, #128	@ 0x80
 80032ec:	03db      	lsls	r3, r3, #15
 80032ee:	4013      	ands	r3, r2
 80032f0:	d009      	beq.n	8003306 <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2280      	movs	r2, #128	@ 0x80
 80032f8:	0352      	lsls	r2, r2, #13
 80032fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	0018      	movs	r0, r3
 8003300:	f000 fc4e 	bl	8003ba0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003304:	e02f      	b.n	8003366 <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003306:	23a4      	movs	r3, #164	@ 0xa4
 8003308:	18fb      	adds	r3, r7, r3
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2280      	movs	r2, #128	@ 0x80
 800330e:	4013      	ands	r3, r2
 8003310:	d00f      	beq.n	8003332 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003312:	23a0      	movs	r3, #160	@ 0xa0
 8003314:	18fb      	adds	r3, r7, r3
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2280      	movs	r2, #128	@ 0x80
 800331a:	4013      	ands	r3, r2
 800331c:	d009      	beq.n	8003332 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003322:	2b00      	cmp	r3, #0
 8003324:	d01e      	beq.n	8003364 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	0010      	movs	r0, r2
 800332e:	4798      	blx	r3
    }
    return;
 8003330:	e018      	b.n	8003364 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003332:	23a4      	movs	r3, #164	@ 0xa4
 8003334:	18fb      	adds	r3, r7, r3
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2240      	movs	r2, #64	@ 0x40
 800333a:	4013      	ands	r3, r2
 800333c:	d013      	beq.n	8003366 <HAL_UART_IRQHandler+0x5b2>
 800333e:	23a0      	movs	r3, #160	@ 0xa0
 8003340:	18fb      	adds	r3, r7, r3
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2240      	movs	r2, #64	@ 0x40
 8003346:	4013      	ands	r3, r2
 8003348:	d00d      	beq.n	8003366 <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	0018      	movs	r0, r3
 800334e:	f000 fbfc 	bl	8003b4a <UART_EndTransmit_IT>
    return;
 8003352:	e008      	b.n	8003366 <HAL_UART_IRQHandler+0x5b2>
      return;
 8003354:	46c0      	nop			@ (mov r8, r8)
 8003356:	e006      	b.n	8003366 <HAL_UART_IRQHandler+0x5b2>
    return;
 8003358:	46c0      	nop			@ (mov r8, r8)
 800335a:	e004      	b.n	8003366 <HAL_UART_IRQHandler+0x5b2>
      return;
 800335c:	46c0      	nop			@ (mov r8, r8)
 800335e:	e002      	b.n	8003366 <HAL_UART_IRQHandler+0x5b2>
      return;
 8003360:	46c0      	nop			@ (mov r8, r8)
 8003362:	e000      	b.n	8003366 <HAL_UART_IRQHandler+0x5b2>
    return;
 8003364:	46c0      	nop			@ (mov r8, r8)
  }

}
 8003366:	46bd      	mov	sp, r7
 8003368:	b02b      	add	sp, #172	@ 0xac
 800336a:	bd90      	pop	{r4, r7, pc}
 800336c:	fffffeff 	.word	0xfffffeff
 8003370:	fffffedf 	.word	0xfffffedf

08003374 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800337c:	46c0      	nop			@ (mov r8, r8)
 800337e:	46bd      	mov	sp, r7
 8003380:	b002      	add	sp, #8
 8003382:	bd80      	pop	{r7, pc}

08003384 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800338c:	46c0      	nop			@ (mov r8, r8)
 800338e:	46bd      	mov	sp, r7
 8003390:	b002      	add	sp, #8
 8003392:	bd80      	pop	{r7, pc}

08003394 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	000a      	movs	r2, r1
 800339e:	1cbb      	adds	r3, r7, #2
 80033a0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80033a2:	46c0      	nop			@ (mov r8, r8)
 80033a4:	46bd      	mov	sp, r7
 80033a6:	b002      	add	sp, #8
 80033a8:	bd80      	pop	{r7, pc}
	...

080033ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b088      	sub	sp, #32
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80033b4:	231e      	movs	r3, #30
 80033b6:	18fb      	adds	r3, r7, r3
 80033b8:	2200      	movs	r2, #0
 80033ba:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	691b      	ldr	r3, [r3, #16]
 80033c4:	431a      	orrs	r2, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4aaf      	ldr	r2, [pc, #700]	@ (8003698 <UART_SetConfig+0x2ec>)
 80033dc:	4013      	ands	r3, r2
 80033de:	0019      	movs	r1, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	697a      	ldr	r2, [r7, #20]
 80033e6:	430a      	orrs	r2, r1
 80033e8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	4aaa      	ldr	r2, [pc, #680]	@ (800369c <UART_SetConfig+0x2f0>)
 80033f2:	4013      	ands	r3, r2
 80033f4:	0019      	movs	r1, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68da      	ldr	r2, [r3, #12]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	430a      	orrs	r2, r1
 8003400:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	4313      	orrs	r3, r2
 8003410:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	4aa1      	ldr	r2, [pc, #644]	@ (80036a0 <UART_SetConfig+0x2f4>)
 800341a:	4013      	ands	r3, r2
 800341c:	0019      	movs	r1, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	430a      	orrs	r2, r1
 8003426:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a9d      	ldr	r2, [pc, #628]	@ (80036a4 <UART_SetConfig+0x2f8>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d127      	bne.n	8003482 <UART_SetConfig+0xd6>
 8003432:	4b9d      	ldr	r3, [pc, #628]	@ (80036a8 <UART_SetConfig+0x2fc>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	2203      	movs	r2, #3
 8003438:	4013      	ands	r3, r2
 800343a:	2b03      	cmp	r3, #3
 800343c:	d00d      	beq.n	800345a <UART_SetConfig+0xae>
 800343e:	d81b      	bhi.n	8003478 <UART_SetConfig+0xcc>
 8003440:	2b02      	cmp	r3, #2
 8003442:	d014      	beq.n	800346e <UART_SetConfig+0xc2>
 8003444:	d818      	bhi.n	8003478 <UART_SetConfig+0xcc>
 8003446:	2b00      	cmp	r3, #0
 8003448:	d002      	beq.n	8003450 <UART_SetConfig+0xa4>
 800344a:	2b01      	cmp	r3, #1
 800344c:	d00a      	beq.n	8003464 <UART_SetConfig+0xb8>
 800344e:	e013      	b.n	8003478 <UART_SetConfig+0xcc>
 8003450:	231f      	movs	r3, #31
 8003452:	18fb      	adds	r3, r7, r3
 8003454:	2200      	movs	r2, #0
 8003456:	701a      	strb	r2, [r3, #0]
 8003458:	e065      	b.n	8003526 <UART_SetConfig+0x17a>
 800345a:	231f      	movs	r3, #31
 800345c:	18fb      	adds	r3, r7, r3
 800345e:	2202      	movs	r2, #2
 8003460:	701a      	strb	r2, [r3, #0]
 8003462:	e060      	b.n	8003526 <UART_SetConfig+0x17a>
 8003464:	231f      	movs	r3, #31
 8003466:	18fb      	adds	r3, r7, r3
 8003468:	2204      	movs	r2, #4
 800346a:	701a      	strb	r2, [r3, #0]
 800346c:	e05b      	b.n	8003526 <UART_SetConfig+0x17a>
 800346e:	231f      	movs	r3, #31
 8003470:	18fb      	adds	r3, r7, r3
 8003472:	2208      	movs	r2, #8
 8003474:	701a      	strb	r2, [r3, #0]
 8003476:	e056      	b.n	8003526 <UART_SetConfig+0x17a>
 8003478:	231f      	movs	r3, #31
 800347a:	18fb      	adds	r3, r7, r3
 800347c:	2210      	movs	r2, #16
 800347e:	701a      	strb	r2, [r3, #0]
 8003480:	e051      	b.n	8003526 <UART_SetConfig+0x17a>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a89      	ldr	r2, [pc, #548]	@ (80036ac <UART_SetConfig+0x300>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d134      	bne.n	80034f6 <UART_SetConfig+0x14a>
 800348c:	4b86      	ldr	r3, [pc, #536]	@ (80036a8 <UART_SetConfig+0x2fc>)
 800348e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003490:	23c0      	movs	r3, #192	@ 0xc0
 8003492:	029b      	lsls	r3, r3, #10
 8003494:	4013      	ands	r3, r2
 8003496:	22c0      	movs	r2, #192	@ 0xc0
 8003498:	0292      	lsls	r2, r2, #10
 800349a:	4293      	cmp	r3, r2
 800349c:	d017      	beq.n	80034ce <UART_SetConfig+0x122>
 800349e:	22c0      	movs	r2, #192	@ 0xc0
 80034a0:	0292      	lsls	r2, r2, #10
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d822      	bhi.n	80034ec <UART_SetConfig+0x140>
 80034a6:	2280      	movs	r2, #128	@ 0x80
 80034a8:	0292      	lsls	r2, r2, #10
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d019      	beq.n	80034e2 <UART_SetConfig+0x136>
 80034ae:	2280      	movs	r2, #128	@ 0x80
 80034b0:	0292      	lsls	r2, r2, #10
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d81a      	bhi.n	80034ec <UART_SetConfig+0x140>
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d004      	beq.n	80034c4 <UART_SetConfig+0x118>
 80034ba:	2280      	movs	r2, #128	@ 0x80
 80034bc:	0252      	lsls	r2, r2, #9
 80034be:	4293      	cmp	r3, r2
 80034c0:	d00a      	beq.n	80034d8 <UART_SetConfig+0x12c>
 80034c2:	e013      	b.n	80034ec <UART_SetConfig+0x140>
 80034c4:	231f      	movs	r3, #31
 80034c6:	18fb      	adds	r3, r7, r3
 80034c8:	2200      	movs	r2, #0
 80034ca:	701a      	strb	r2, [r3, #0]
 80034cc:	e02b      	b.n	8003526 <UART_SetConfig+0x17a>
 80034ce:	231f      	movs	r3, #31
 80034d0:	18fb      	adds	r3, r7, r3
 80034d2:	2202      	movs	r2, #2
 80034d4:	701a      	strb	r2, [r3, #0]
 80034d6:	e026      	b.n	8003526 <UART_SetConfig+0x17a>
 80034d8:	231f      	movs	r3, #31
 80034da:	18fb      	adds	r3, r7, r3
 80034dc:	2204      	movs	r2, #4
 80034de:	701a      	strb	r2, [r3, #0]
 80034e0:	e021      	b.n	8003526 <UART_SetConfig+0x17a>
 80034e2:	231f      	movs	r3, #31
 80034e4:	18fb      	adds	r3, r7, r3
 80034e6:	2208      	movs	r2, #8
 80034e8:	701a      	strb	r2, [r3, #0]
 80034ea:	e01c      	b.n	8003526 <UART_SetConfig+0x17a>
 80034ec:	231f      	movs	r3, #31
 80034ee:	18fb      	adds	r3, r7, r3
 80034f0:	2210      	movs	r2, #16
 80034f2:	701a      	strb	r2, [r3, #0]
 80034f4:	e017      	b.n	8003526 <UART_SetConfig+0x17a>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a6d      	ldr	r2, [pc, #436]	@ (80036b0 <UART_SetConfig+0x304>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d104      	bne.n	800350a <UART_SetConfig+0x15e>
 8003500:	231f      	movs	r3, #31
 8003502:	18fb      	adds	r3, r7, r3
 8003504:	2200      	movs	r2, #0
 8003506:	701a      	strb	r2, [r3, #0]
 8003508:	e00d      	b.n	8003526 <UART_SetConfig+0x17a>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a69      	ldr	r2, [pc, #420]	@ (80036b4 <UART_SetConfig+0x308>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d104      	bne.n	800351e <UART_SetConfig+0x172>
 8003514:	231f      	movs	r3, #31
 8003516:	18fb      	adds	r3, r7, r3
 8003518:	2200      	movs	r2, #0
 800351a:	701a      	strb	r2, [r3, #0]
 800351c:	e003      	b.n	8003526 <UART_SetConfig+0x17a>
 800351e:	231f      	movs	r3, #31
 8003520:	18fb      	adds	r3, r7, r3
 8003522:	2210      	movs	r2, #16
 8003524:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69da      	ldr	r2, [r3, #28]
 800352a:	2380      	movs	r3, #128	@ 0x80
 800352c:	021b      	lsls	r3, r3, #8
 800352e:	429a      	cmp	r2, r3
 8003530:	d15c      	bne.n	80035ec <UART_SetConfig+0x240>
  {
    switch (clocksource)
 8003532:	231f      	movs	r3, #31
 8003534:	18fb      	adds	r3, r7, r3
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	2b08      	cmp	r3, #8
 800353a:	d015      	beq.n	8003568 <UART_SetConfig+0x1bc>
 800353c:	dc18      	bgt.n	8003570 <UART_SetConfig+0x1c4>
 800353e:	2b04      	cmp	r3, #4
 8003540:	d00d      	beq.n	800355e <UART_SetConfig+0x1b2>
 8003542:	dc15      	bgt.n	8003570 <UART_SetConfig+0x1c4>
 8003544:	2b00      	cmp	r3, #0
 8003546:	d002      	beq.n	800354e <UART_SetConfig+0x1a2>
 8003548:	2b02      	cmp	r3, #2
 800354a:	d005      	beq.n	8003558 <UART_SetConfig+0x1ac>
 800354c:	e010      	b.n	8003570 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800354e:	f7fe fe1f 	bl	8002190 <HAL_RCC_GetPCLK1Freq>
 8003552:	0003      	movs	r3, r0
 8003554:	61bb      	str	r3, [r7, #24]
        break;
 8003556:	e012      	b.n	800357e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003558:	4b57      	ldr	r3, [pc, #348]	@ (80036b8 <UART_SetConfig+0x30c>)
 800355a:	61bb      	str	r3, [r7, #24]
        break;
 800355c:	e00f      	b.n	800357e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800355e:	f7fe fd9b 	bl	8002098 <HAL_RCC_GetSysClockFreq>
 8003562:	0003      	movs	r3, r0
 8003564:	61bb      	str	r3, [r7, #24]
        break;
 8003566:	e00a      	b.n	800357e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003568:	2380      	movs	r3, #128	@ 0x80
 800356a:	021b      	lsls	r3, r3, #8
 800356c:	61bb      	str	r3, [r7, #24]
        break;
 800356e:	e006      	b.n	800357e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8003570:	2300      	movs	r3, #0
 8003572:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003574:	231e      	movs	r3, #30
 8003576:	18fb      	adds	r3, r7, r3
 8003578:	2201      	movs	r2, #1
 800357a:	701a      	strb	r2, [r3, #0]
        break;
 800357c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d100      	bne.n	8003586 <UART_SetConfig+0x1da>
 8003584:	e07a      	b.n	800367c <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	005a      	lsls	r2, r3, #1
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	085b      	lsrs	r3, r3, #1
 8003590:	18d2      	adds	r2, r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	0019      	movs	r1, r3
 8003598:	0010      	movs	r0, r2
 800359a:	f7fc fdb5 	bl	8000108 <__udivsi3>
 800359e:	0003      	movs	r3, r0
 80035a0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	2b0f      	cmp	r3, #15
 80035a6:	d91c      	bls.n	80035e2 <UART_SetConfig+0x236>
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	2380      	movs	r3, #128	@ 0x80
 80035ac:	025b      	lsls	r3, r3, #9
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d217      	bcs.n	80035e2 <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	200e      	movs	r0, #14
 80035b8:	183b      	adds	r3, r7, r0
 80035ba:	210f      	movs	r1, #15
 80035bc:	438a      	bics	r2, r1
 80035be:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	085b      	lsrs	r3, r3, #1
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	2207      	movs	r2, #7
 80035c8:	4013      	ands	r3, r2
 80035ca:	b299      	uxth	r1, r3
 80035cc:	183b      	adds	r3, r7, r0
 80035ce:	183a      	adds	r2, r7, r0
 80035d0:	8812      	ldrh	r2, [r2, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	183a      	adds	r2, r7, r0
 80035dc:	8812      	ldrh	r2, [r2, #0]
 80035de:	60da      	str	r2, [r3, #12]
 80035e0:	e04c      	b.n	800367c <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 80035e2:	231e      	movs	r3, #30
 80035e4:	18fb      	adds	r3, r7, r3
 80035e6:	2201      	movs	r2, #1
 80035e8:	701a      	strb	r2, [r3, #0]
 80035ea:	e047      	b.n	800367c <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035ec:	231f      	movs	r3, #31
 80035ee:	18fb      	adds	r3, r7, r3
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	2b08      	cmp	r3, #8
 80035f4:	d015      	beq.n	8003622 <UART_SetConfig+0x276>
 80035f6:	dc18      	bgt.n	800362a <UART_SetConfig+0x27e>
 80035f8:	2b04      	cmp	r3, #4
 80035fa:	d00d      	beq.n	8003618 <UART_SetConfig+0x26c>
 80035fc:	dc15      	bgt.n	800362a <UART_SetConfig+0x27e>
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d002      	beq.n	8003608 <UART_SetConfig+0x25c>
 8003602:	2b02      	cmp	r3, #2
 8003604:	d005      	beq.n	8003612 <UART_SetConfig+0x266>
 8003606:	e010      	b.n	800362a <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003608:	f7fe fdc2 	bl	8002190 <HAL_RCC_GetPCLK1Freq>
 800360c:	0003      	movs	r3, r0
 800360e:	61bb      	str	r3, [r7, #24]
        break;
 8003610:	e012      	b.n	8003638 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003612:	4b29      	ldr	r3, [pc, #164]	@ (80036b8 <UART_SetConfig+0x30c>)
 8003614:	61bb      	str	r3, [r7, #24]
        break;
 8003616:	e00f      	b.n	8003638 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003618:	f7fe fd3e 	bl	8002098 <HAL_RCC_GetSysClockFreq>
 800361c:	0003      	movs	r3, r0
 800361e:	61bb      	str	r3, [r7, #24]
        break;
 8003620:	e00a      	b.n	8003638 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003622:	2380      	movs	r3, #128	@ 0x80
 8003624:	021b      	lsls	r3, r3, #8
 8003626:	61bb      	str	r3, [r7, #24]
        break;
 8003628:	e006      	b.n	8003638 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 800362a:	2300      	movs	r3, #0
 800362c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800362e:	231e      	movs	r3, #30
 8003630:	18fb      	adds	r3, r7, r3
 8003632:	2201      	movs	r2, #1
 8003634:	701a      	strb	r2, [r3, #0]
        break;
 8003636:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d01e      	beq.n	800367c <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	085a      	lsrs	r2, r3, #1
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	18d2      	adds	r2, r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	0019      	movs	r1, r3
 800364e:	0010      	movs	r0, r2
 8003650:	f7fc fd5a 	bl	8000108 <__udivsi3>
 8003654:	0003      	movs	r3, r0
 8003656:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	2b0f      	cmp	r3, #15
 800365c:	d90a      	bls.n	8003674 <UART_SetConfig+0x2c8>
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	2380      	movs	r3, #128	@ 0x80
 8003662:	025b      	lsls	r3, r3, #9
 8003664:	429a      	cmp	r2, r3
 8003666:	d205      	bcs.n	8003674 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	b29a      	uxth	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	60da      	str	r2, [r3, #12]
 8003672:	e003      	b.n	800367c <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8003674:	231e      	movs	r3, #30
 8003676:	18fb      	adds	r3, r7, r3
 8003678:	2201      	movs	r2, #1
 800367a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003688:	231e      	movs	r3, #30
 800368a:	18fb      	adds	r3, r7, r3
 800368c:	781b      	ldrb	r3, [r3, #0]
}
 800368e:	0018      	movs	r0, r3
 8003690:	46bd      	mov	sp, r7
 8003692:	b008      	add	sp, #32
 8003694:	bd80      	pop	{r7, pc}
 8003696:	46c0      	nop			@ (mov r8, r8)
 8003698:	efff69f3 	.word	0xefff69f3
 800369c:	ffffcfff 	.word	0xffffcfff
 80036a0:	fffff4ff 	.word	0xfffff4ff
 80036a4:	40013800 	.word	0x40013800
 80036a8:	40021000 	.word	0x40021000
 80036ac:	40004400 	.word	0x40004400
 80036b0:	40004800 	.word	0x40004800
 80036b4:	40004c00 	.word	0x40004c00
 80036b8:	007a1200 	.word	0x007a1200

080036bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c8:	2208      	movs	r2, #8
 80036ca:	4013      	ands	r3, r2
 80036cc:	d00b      	beq.n	80036e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	4a4a      	ldr	r2, [pc, #296]	@ (8003800 <UART_AdvFeatureConfig+0x144>)
 80036d6:	4013      	ands	r3, r2
 80036d8:	0019      	movs	r1, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ea:	2201      	movs	r2, #1
 80036ec:	4013      	ands	r3, r2
 80036ee:	d00b      	beq.n	8003708 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	4a43      	ldr	r2, [pc, #268]	@ (8003804 <UART_AdvFeatureConfig+0x148>)
 80036f8:	4013      	ands	r3, r2
 80036fa:	0019      	movs	r1, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370c:	2202      	movs	r2, #2
 800370e:	4013      	ands	r3, r2
 8003710:	d00b      	beq.n	800372a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	4a3b      	ldr	r2, [pc, #236]	@ (8003808 <UART_AdvFeatureConfig+0x14c>)
 800371a:	4013      	ands	r3, r2
 800371c:	0019      	movs	r1, r3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372e:	2204      	movs	r2, #4
 8003730:	4013      	ands	r3, r2
 8003732:	d00b      	beq.n	800374c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	4a34      	ldr	r2, [pc, #208]	@ (800380c <UART_AdvFeatureConfig+0x150>)
 800373c:	4013      	ands	r3, r2
 800373e:	0019      	movs	r1, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003750:	2210      	movs	r2, #16
 8003752:	4013      	ands	r3, r2
 8003754:	d00b      	beq.n	800376e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	4a2c      	ldr	r2, [pc, #176]	@ (8003810 <UART_AdvFeatureConfig+0x154>)
 800375e:	4013      	ands	r3, r2
 8003760:	0019      	movs	r1, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003772:	2220      	movs	r2, #32
 8003774:	4013      	ands	r3, r2
 8003776:	d00b      	beq.n	8003790 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	4a25      	ldr	r2, [pc, #148]	@ (8003814 <UART_AdvFeatureConfig+0x158>)
 8003780:	4013      	ands	r3, r2
 8003782:	0019      	movs	r1, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	430a      	orrs	r2, r1
 800378e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003794:	2240      	movs	r2, #64	@ 0x40
 8003796:	4013      	ands	r3, r2
 8003798:	d01d      	beq.n	80037d6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003818 <UART_AdvFeatureConfig+0x15c>)
 80037a2:	4013      	ands	r3, r2
 80037a4:	0019      	movs	r1, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037b6:	2380      	movs	r3, #128	@ 0x80
 80037b8:	035b      	lsls	r3, r3, #13
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d10b      	bne.n	80037d6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	4a15      	ldr	r2, [pc, #84]	@ (800381c <UART_AdvFeatureConfig+0x160>)
 80037c6:	4013      	ands	r3, r2
 80037c8:	0019      	movs	r1, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	430a      	orrs	r2, r1
 80037d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037da:	2280      	movs	r2, #128	@ 0x80
 80037dc:	4013      	ands	r3, r2
 80037de:	d00b      	beq.n	80037f8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	4a0e      	ldr	r2, [pc, #56]	@ (8003820 <UART_AdvFeatureConfig+0x164>)
 80037e8:	4013      	ands	r3, r2
 80037ea:	0019      	movs	r1, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	430a      	orrs	r2, r1
 80037f6:	605a      	str	r2, [r3, #4]
  }
}
 80037f8:	46c0      	nop			@ (mov r8, r8)
 80037fa:	46bd      	mov	sp, r7
 80037fc:	b002      	add	sp, #8
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	ffff7fff 	.word	0xffff7fff
 8003804:	fffdffff 	.word	0xfffdffff
 8003808:	fffeffff 	.word	0xfffeffff
 800380c:	fffbffff 	.word	0xfffbffff
 8003810:	ffffefff 	.word	0xffffefff
 8003814:	ffffdfff 	.word	0xffffdfff
 8003818:	ffefffff 	.word	0xffefffff
 800381c:	ff9fffff 	.word	0xff9fffff
 8003820:	fff7ffff 	.word	0xfff7ffff

08003824 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b092      	sub	sp, #72	@ 0x48
 8003828:	af02      	add	r7, sp, #8
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2284      	movs	r2, #132	@ 0x84
 8003830:	2100      	movs	r1, #0
 8003832:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003834:	f7fd fa3a 	bl	8000cac <HAL_GetTick>
 8003838:	0003      	movs	r3, r0
 800383a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2208      	movs	r2, #8
 8003844:	4013      	ands	r3, r2
 8003846:	2b08      	cmp	r3, #8
 8003848:	d12c      	bne.n	80038a4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800384a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800384c:	2280      	movs	r2, #128	@ 0x80
 800384e:	0391      	lsls	r1, r2, #14
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	4a46      	ldr	r2, [pc, #280]	@ (800396c <UART_CheckIdleState+0x148>)
 8003854:	9200      	str	r2, [sp, #0]
 8003856:	2200      	movs	r2, #0
 8003858:	f000 f88c 	bl	8003974 <UART_WaitOnFlagUntilTimeout>
 800385c:	1e03      	subs	r3, r0, #0
 800385e:	d021      	beq.n	80038a4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003860:	f3ef 8310 	mrs	r3, PRIMASK
 8003864:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003868:	63bb      	str	r3, [r7, #56]	@ 0x38
 800386a:	2301      	movs	r3, #1
 800386c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003870:	f383 8810 	msr	PRIMASK, r3
}
 8003874:	46c0      	nop			@ (mov r8, r8)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2180      	movs	r1, #128	@ 0x80
 8003882:	438a      	bics	r2, r1
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003888:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800388a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800388c:	f383 8810 	msr	PRIMASK, r3
}
 8003890:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2220      	movs	r2, #32
 8003896:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2278      	movs	r2, #120	@ 0x78
 800389c:	2100      	movs	r1, #0
 800389e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e05f      	b.n	8003964 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2204      	movs	r2, #4
 80038ac:	4013      	ands	r3, r2
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d146      	bne.n	8003940 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80038b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038b4:	2280      	movs	r2, #128	@ 0x80
 80038b6:	03d1      	lsls	r1, r2, #15
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	4a2c      	ldr	r2, [pc, #176]	@ (800396c <UART_CheckIdleState+0x148>)
 80038bc:	9200      	str	r2, [sp, #0]
 80038be:	2200      	movs	r2, #0
 80038c0:	f000 f858 	bl	8003974 <UART_WaitOnFlagUntilTimeout>
 80038c4:	1e03      	subs	r3, r0, #0
 80038c6:	d03b      	beq.n	8003940 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038c8:	f3ef 8310 	mrs	r3, PRIMASK
 80038cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80038ce:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80038d2:	2301      	movs	r3, #1
 80038d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	f383 8810 	msr	PRIMASK, r3
}
 80038dc:	46c0      	nop			@ (mov r8, r8)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4921      	ldr	r1, [pc, #132]	@ (8003970 <UART_CheckIdleState+0x14c>)
 80038ea:	400a      	ands	r2, r1
 80038ec:	601a      	str	r2, [r3, #0]
 80038ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	f383 8810 	msr	PRIMASK, r3
}
 80038f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038fa:	f3ef 8310 	mrs	r3, PRIMASK
 80038fe:	61bb      	str	r3, [r7, #24]
  return(result);
 8003900:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003902:	633b      	str	r3, [r7, #48]	@ 0x30
 8003904:	2301      	movs	r3, #1
 8003906:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	f383 8810 	msr	PRIMASK, r3
}
 800390e:	46c0      	nop			@ (mov r8, r8)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2101      	movs	r1, #1
 800391c:	438a      	bics	r2, r1
 800391e:	609a      	str	r2, [r3, #8]
 8003920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003922:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003924:	6a3b      	ldr	r3, [r7, #32]
 8003926:	f383 8810 	msr	PRIMASK, r3
}
 800392a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2280      	movs	r2, #128	@ 0x80
 8003930:	2120      	movs	r1, #32
 8003932:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2278      	movs	r2, #120	@ 0x78
 8003938:	2100      	movs	r1, #0
 800393a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e011      	b.n	8003964 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2220      	movs	r2, #32
 8003944:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2280      	movs	r2, #128	@ 0x80
 800394a:	2120      	movs	r1, #32
 800394c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2278      	movs	r2, #120	@ 0x78
 800395e:	2100      	movs	r1, #0
 8003960:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003962:	2300      	movs	r3, #0
}
 8003964:	0018      	movs	r0, r3
 8003966:	46bd      	mov	sp, r7
 8003968:	b010      	add	sp, #64	@ 0x40
 800396a:	bd80      	pop	{r7, pc}
 800396c:	01ffffff 	.word	0x01ffffff
 8003970:	fffffedf 	.word	0xfffffedf

08003974 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	603b      	str	r3, [r7, #0]
 8003980:	1dfb      	adds	r3, r7, #7
 8003982:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003984:	e051      	b.n	8003a2a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	3301      	adds	r3, #1
 800398a:	d04e      	beq.n	8003a2a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800398c:	f7fd f98e 	bl	8000cac <HAL_GetTick>
 8003990:	0002      	movs	r2, r0
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	429a      	cmp	r2, r3
 800399a:	d302      	bcc.n	80039a2 <UART_WaitOnFlagUntilTimeout+0x2e>
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e051      	b.n	8003a4a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2204      	movs	r2, #4
 80039ae:	4013      	ands	r3, r2
 80039b0:	d03b      	beq.n	8003a2a <UART_WaitOnFlagUntilTimeout+0xb6>
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	2b80      	cmp	r3, #128	@ 0x80
 80039b6:	d038      	beq.n	8003a2a <UART_WaitOnFlagUntilTimeout+0xb6>
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	2b40      	cmp	r3, #64	@ 0x40
 80039bc:	d035      	beq.n	8003a2a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	69db      	ldr	r3, [r3, #28]
 80039c4:	2208      	movs	r2, #8
 80039c6:	4013      	ands	r3, r2
 80039c8:	2b08      	cmp	r3, #8
 80039ca:	d111      	bne.n	80039f0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2208      	movs	r2, #8
 80039d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	0018      	movs	r0, r3
 80039d8:	f000 f83c 	bl	8003a54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2284      	movs	r2, #132	@ 0x84
 80039e0:	2108      	movs	r1, #8
 80039e2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2278      	movs	r2, #120	@ 0x78
 80039e8:	2100      	movs	r1, #0
 80039ea:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e02c      	b.n	8003a4a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	69da      	ldr	r2, [r3, #28]
 80039f6:	2380      	movs	r3, #128	@ 0x80
 80039f8:	011b      	lsls	r3, r3, #4
 80039fa:	401a      	ands	r2, r3
 80039fc:	2380      	movs	r3, #128	@ 0x80
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d112      	bne.n	8003a2a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2280      	movs	r2, #128	@ 0x80
 8003a0a:	0112      	lsls	r2, r2, #4
 8003a0c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	0018      	movs	r0, r3
 8003a12:	f000 f81f 	bl	8003a54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2284      	movs	r2, #132	@ 0x84
 8003a1a:	2120      	movs	r1, #32
 8003a1c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2278      	movs	r2, #120	@ 0x78
 8003a22:	2100      	movs	r1, #0
 8003a24:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e00f      	b.n	8003a4a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	69db      	ldr	r3, [r3, #28]
 8003a30:	68ba      	ldr	r2, [r7, #8]
 8003a32:	4013      	ands	r3, r2
 8003a34:	68ba      	ldr	r2, [r7, #8]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	425a      	negs	r2, r3
 8003a3a:	4153      	adcs	r3, r2
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	001a      	movs	r2, r3
 8003a40:	1dfb      	adds	r3, r7, #7
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d09e      	beq.n	8003986 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	0018      	movs	r0, r3
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	b004      	add	sp, #16
 8003a50:	bd80      	pop	{r7, pc}
	...

08003a54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b08e      	sub	sp, #56	@ 0x38
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a5c:	f3ef 8310 	mrs	r3, PRIMASK
 8003a60:	617b      	str	r3, [r7, #20]
  return(result);
 8003a62:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a64:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a66:	2301      	movs	r3, #1
 8003a68:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	f383 8810 	msr	PRIMASK, r3
}
 8003a70:	46c0      	nop			@ (mov r8, r8)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4926      	ldr	r1, [pc, #152]	@ (8003b18 <UART_EndRxTransfer+0xc4>)
 8003a7e:	400a      	ands	r2, r1
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a84:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	f383 8810 	msr	PRIMASK, r3
}
 8003a8c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a8e:	f3ef 8310 	mrs	r3, PRIMASK
 8003a92:	623b      	str	r3, [r7, #32]
  return(result);
 8003a94:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a96:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a98:	2301      	movs	r3, #1
 8003a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9e:	f383 8810 	msr	PRIMASK, r3
}
 8003aa2:	46c0      	nop			@ (mov r8, r8)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	689a      	ldr	r2, [r3, #8]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2101      	movs	r1, #1
 8003ab0:	438a      	bics	r2, r1
 8003ab2:	609a      	str	r2, [r3, #8]
 8003ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aba:	f383 8810 	msr	PRIMASK, r3
}
 8003abe:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d118      	bne.n	8003afa <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ac8:	f3ef 8310 	mrs	r3, PRIMASK
 8003acc:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ace:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f383 8810 	msr	PRIMASK, r3
}
 8003adc:	46c0      	nop			@ (mov r8, r8)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2110      	movs	r1, #16
 8003aea:	438a      	bics	r2, r1
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003af0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	f383 8810 	msr	PRIMASK, r3
}
 8003af8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2280      	movs	r2, #128	@ 0x80
 8003afe:	2120      	movs	r1, #32
 8003b00:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003b0e:	46c0      	nop			@ (mov r8, r8)
 8003b10:	46bd      	mov	sp, r7
 8003b12:	b00e      	add	sp, #56	@ 0x38
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	46c0      	nop			@ (mov r8, r8)
 8003b18:	fffffedf 	.word	0xfffffedf

08003b1c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b28:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	225a      	movs	r2, #90	@ 0x5a
 8003b2e:	2100      	movs	r1, #0
 8003b30:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2252      	movs	r2, #82	@ 0x52
 8003b36:	2100      	movs	r1, #0
 8003b38:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f7ff fc21 	bl	8003384 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b42:	46c0      	nop			@ (mov r8, r8)
 8003b44:	46bd      	mov	sp, r7
 8003b46:	b004      	add	sp, #16
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b086      	sub	sp, #24
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b52:	f3ef 8310 	mrs	r3, PRIMASK
 8003b56:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b58:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b5a:	617b      	str	r3, [r7, #20]
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f383 8810 	msr	PRIMASK, r3
}
 8003b66:	46c0      	nop			@ (mov r8, r8)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2140      	movs	r1, #64	@ 0x40
 8003b74:	438a      	bics	r2, r1
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	f383 8810 	msr	PRIMASK, r3
}
 8003b82:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2220      	movs	r2, #32
 8003b88:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	0018      	movs	r0, r3
 8003b94:	f7ff fbee 	bl	8003374 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b98:	46c0      	nop			@ (mov r8, r8)
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	b006      	add	sp, #24
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003ba8:	46c0      	nop			@ (mov r8, r8)
 8003baa:	46bd      	mov	sp, r7
 8003bac:	b002      	add	sp, #8
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003bb8:	4b09      	ldr	r3, [pc, #36]	@ (8003be0 <USB_DisableGlobalInt+0x30>)
 8003bba:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2240      	movs	r2, #64	@ 0x40
 8003bc0:	5a9b      	ldrh	r3, [r3, r2]
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	68fa      	ldr	r2, [r7, #12]
 8003bc6:	b292      	uxth	r2, r2
 8003bc8:	43d2      	mvns	r2, r2
 8003bca:	b292      	uxth	r2, r2
 8003bcc:	4013      	ands	r3, r2
 8003bce:	b299      	uxth	r1, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2240      	movs	r2, #64	@ 0x40
 8003bd4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	0018      	movs	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	b004      	add	sp, #16
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	0000bf80 	.word	0x0000bf80

08003be4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	1d3b      	adds	r3, r7, #4
 8003bee:	6019      	str	r1, [r3, #0]
 8003bf0:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2240      	movs	r2, #64	@ 0x40
 8003bf6:	2101      	movs	r1, #1
 8003bf8:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2240      	movs	r2, #64	@ 0x40
 8003bfe:	2100      	movs	r1, #0
 8003c00:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2244      	movs	r2, #68	@ 0x44
 8003c06:	2100      	movs	r1, #0
 8003c08:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2250      	movs	r2, #80	@ 0x50
 8003c0e:	2100      	movs	r1, #0
 8003c10:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	0018      	movs	r0, r3
 8003c16:	46bd      	mov	sp, r7
 8003c18:	b004      	add	sp, #16
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <memset>:
 8003c1c:	0003      	movs	r3, r0
 8003c1e:	1882      	adds	r2, r0, r2
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d100      	bne.n	8003c26 <memset+0xa>
 8003c24:	4770      	bx	lr
 8003c26:	7019      	strb	r1, [r3, #0]
 8003c28:	3301      	adds	r3, #1
 8003c2a:	e7f9      	b.n	8003c20 <memset+0x4>

08003c2c <__libc_init_array>:
 8003c2c:	b570      	push	{r4, r5, r6, lr}
 8003c2e:	2600      	movs	r6, #0
 8003c30:	4c0c      	ldr	r4, [pc, #48]	@ (8003c64 <__libc_init_array+0x38>)
 8003c32:	4d0d      	ldr	r5, [pc, #52]	@ (8003c68 <__libc_init_array+0x3c>)
 8003c34:	1b64      	subs	r4, r4, r5
 8003c36:	10a4      	asrs	r4, r4, #2
 8003c38:	42a6      	cmp	r6, r4
 8003c3a:	d109      	bne.n	8003c50 <__libc_init_array+0x24>
 8003c3c:	2600      	movs	r6, #0
 8003c3e:	f000 f819 	bl	8003c74 <_init>
 8003c42:	4c0a      	ldr	r4, [pc, #40]	@ (8003c6c <__libc_init_array+0x40>)
 8003c44:	4d0a      	ldr	r5, [pc, #40]	@ (8003c70 <__libc_init_array+0x44>)
 8003c46:	1b64      	subs	r4, r4, r5
 8003c48:	10a4      	asrs	r4, r4, #2
 8003c4a:	42a6      	cmp	r6, r4
 8003c4c:	d105      	bne.n	8003c5a <__libc_init_array+0x2e>
 8003c4e:	bd70      	pop	{r4, r5, r6, pc}
 8003c50:	00b3      	lsls	r3, r6, #2
 8003c52:	58eb      	ldr	r3, [r5, r3]
 8003c54:	4798      	blx	r3
 8003c56:	3601      	adds	r6, #1
 8003c58:	e7ee      	b.n	8003c38 <__libc_init_array+0xc>
 8003c5a:	00b3      	lsls	r3, r6, #2
 8003c5c:	58eb      	ldr	r3, [r5, r3]
 8003c5e:	4798      	blx	r3
 8003c60:	3601      	adds	r6, #1
 8003c62:	e7f2      	b.n	8003c4a <__libc_init_array+0x1e>
 8003c64:	08003ccc 	.word	0x08003ccc
 8003c68:	08003ccc 	.word	0x08003ccc
 8003c6c:	08003cd0 	.word	0x08003cd0
 8003c70:	08003ccc 	.word	0x08003ccc

08003c74 <_init>:
 8003c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c76:	46c0      	nop			@ (mov r8, r8)
 8003c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c7a:	bc08      	pop	{r3}
 8003c7c:	469e      	mov	lr, r3
 8003c7e:	4770      	bx	lr

08003c80 <_fini>:
 8003c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c82:	46c0      	nop			@ (mov r8, r8)
 8003c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c86:	bc08      	pop	{r3}
 8003c88:	469e      	mov	lr, r3
 8003c8a:	4770      	bx	lr
