

================================================================
== Vitis HLS Report for 'dataflow_in_loop489'
================================================================
* Date:           Tue Sep  5 22:42:53 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       53|       53| 0.177 us | 0.177 us |   35|   35| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_systolic_array_k_12_fu_142    |systolic_array_k_12    |       24|       24| 79.992 ns | 79.992 ns |   18|   18| dataflow |
        |grp_init_block_AB_proc487_fu_158  |init_block_AB_proc487  |       26|       26| 86.658 ns | 86.658 ns |   26|   26|   none   |
        |grp_store_block_C_proc488_fu_180  |store_block_C_proc488  |       34|       34|  0.113 us |  0.113 us |   34|   34|   none   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%jj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %jj"   --->   Operation 7 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii"   --->   Operation 8 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%jj_c = alloca i64"   --->   Operation 9 'alloca' 'jj_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ii_c = alloca i64"   --->   Operation 10 'alloca' 'ii_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%block_A_loader_0_V_V = alloca i64" [gemm_systolic_array.cpp:102]   --->   Operation 11 'alloca' 'block_A_loader_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%block_A_loader_1_V_V = alloca i64" [gemm_systolic_array.cpp:102]   --->   Operation 12 'alloca' 'block_A_loader_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%block_A_loader_2_V_V = alloca i64" [gemm_systolic_array.cpp:102]   --->   Operation 13 'alloca' 'block_A_loader_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%block_A_loader_3_V_V = alloca i64" [gemm_systolic_array.cpp:102]   --->   Operation 14 'alloca' 'block_A_loader_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%block_B_loader_0_V_V = alloca i64" [gemm_systolic_array.cpp:103]   --->   Operation 15 'alloca' 'block_B_loader_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%block_B_loader_1_V_V = alloca i64" [gemm_systolic_array.cpp:103]   --->   Operation 16 'alloca' 'block_B_loader_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%block_B_loader_2_V_V = alloca i64" [gemm_systolic_array.cpp:103]   --->   Operation 17 'alloca' 'block_B_loader_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%block_B_loader_3_V_V = alloca i64" [gemm_systolic_array.cpp:103]   --->   Operation 18 'alloca' 'block_B_loader_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%block_C_drainer_0_V_V = alloca i64" [gemm_systolic_array.cpp:107]   --->   Operation 19 'alloca' 'block_C_drainer_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%block_C_drainer_1_V_V = alloca i64" [gemm_systolic_array.cpp:107]   --->   Operation 20 'alloca' 'block_C_drainer_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%block_C_drainer_2_V_V = alloca i64" [gemm_systolic_array.cpp:107]   --->   Operation 21 'alloca' 'block_C_drainer_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%block_C_drainer_3_V_V = alloca i64" [gemm_systolic_array.cpp:107]   --->   Operation 22 'alloca' 'block_C_drainer_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 23 [2/2] (1.21ns)   --->   "%call_ln0 = call void @init_block_AB_proc487, i24 %v66_V, i2 %ii_read, i24 %block_A_loader_0_V_V, i24 %block_A_loader_1_V_V, i24 %block_A_loader_2_V_V, i24 %block_A_loader_3_V_V, i24 %v67_V, i5 %jj_read, i24 %block_B_loader_0_V_V, i24 %block_B_loader_1_V_V, i24 %block_B_loader_2_V_V, i24 %block_B_loader_3_V_V, i2 %ii_c, i4 %jj_c"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @init_block_AB_proc487, i24 %v66_V, i2 %ii_read, i24 %block_A_loader_0_V_V, i24 %block_A_loader_1_V_V, i24 %block_A_loader_2_V_V, i24 %block_A_loader_3_V_V, i24 %v67_V, i5 %jj_read, i24 %block_B_loader_0_V_V, i24 %block_B_loader_1_V_V, i24 %block_B_loader_2_V_V, i24 %block_B_loader_3_V_V, i2 %ii_c, i4 %jj_c"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln127 = call void @systolic_array_k_12, i24 %block_A_loader_0_V_V, i24 %block_A_loader_1_V_V, i24 %block_A_loader_2_V_V, i24 %block_A_loader_3_V_V, i24 %block_B_loader_0_V_V, i24 %block_B_loader_1_V_V, i24 %block_B_loader_2_V_V, i24 %block_B_loader_3_V_V, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_3_V_V, void %call_ln0, void %call_ln0" [gemm_systolic_array.cpp:127]   --->   Operation 25 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln127 = call void @systolic_array_k_12, i24 %block_A_loader_0_V_V, i24 %block_A_loader_1_V_V, i24 %block_A_loader_2_V_V, i24 %block_A_loader_3_V_V, i24 %block_B_loader_0_V_V, i24 %block_B_loader_1_V_V, i24 %block_B_loader_2_V_V, i24 %block_B_loader_3_V_V, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_3_V_V, void %call_ln0, void %call_ln0" [gemm_systolic_array.cpp:127]   --->   Operation 26 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @store_block_C_proc488, i4 %jj_c, i2 %ii_c, i24 %v68_V, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_3_V_V, void %call_ln0, void %call_ln127, void %call_ln127"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln117 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_20" [gemm_systolic_array.cpp:117]   --->   Operation 28 'specdataflowpipeline' 'specdataflowpipeline_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_0_V_V, i24 %block_A_loader_0_V_V"   --->   Operation 30 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_1193 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_0_V_V, i24 %block_A_loader_0_V_V"   --->   Operation 31 'specchannel' 'empty_1193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty_1194 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_1_V_V, i24 %block_A_loader_1_V_V"   --->   Operation 33 'specchannel' 'empty_1194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_1195 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_1_V_V, i24 %block_A_loader_1_V_V"   --->   Operation 34 'specchannel' 'empty_1195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_1196 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_2_V_V, i24 %block_A_loader_2_V_V"   --->   Operation 36 'specchannel' 'empty_1196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_1197 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_2_V_V, i24 %block_A_loader_2_V_V"   --->   Operation 37 'specchannel' 'empty_1197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_1198 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_3_V_V, i24 %block_A_loader_3_V_V"   --->   Operation 39 'specchannel' 'empty_1198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_1199 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_A_loader_3_V_V, i24 %block_A_loader_3_V_V"   --->   Operation 40 'specchannel' 'empty_1199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%empty_1200 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_0_V_V, i24 %block_B_loader_0_V_V"   --->   Operation 42 'specchannel' 'empty_1200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_1201 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_0_V_V, i24 %block_B_loader_0_V_V"   --->   Operation 43 'specchannel' 'empty_1201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_1202 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_1_V_V, i24 %block_B_loader_1_V_V"   --->   Operation 45 'specchannel' 'empty_1202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_1203 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_1_V_V, i24 %block_B_loader_1_V_V"   --->   Operation 46 'specchannel' 'empty_1203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty_1204 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_2_V_V, i24 %block_B_loader_2_V_V"   --->   Operation 48 'specchannel' 'empty_1204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_1205 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_2_V_V, i24 %block_B_loader_2_V_V"   --->   Operation 49 'specchannel' 'empty_1205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_1206 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_3_V_V, i24 %block_B_loader_3_V_V"   --->   Operation 51 'specchannel' 'empty_1206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_1207 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_B_loader_3_V_V, i24 %block_B_loader_3_V_V"   --->   Operation 52 'specchannel' 'empty_1207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_1208 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_0_V_V"   --->   Operation 54 'specchannel' 'empty_1208' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_1209 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_0_V_V"   --->   Operation 55 'specchannel' 'empty_1209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_1210 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_1_V_V"   --->   Operation 57 'specchannel' 'empty_1210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_1211 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_1_V_V"   --->   Operation 58 'specchannel' 'empty_1211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_1212 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_2_V_V"   --->   Operation 60 'specchannel' 'empty_1212' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_1213 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_2_V_V"   --->   Operation 61 'specchannel' 'empty_1213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_1214 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_3_V_V, i24 %block_C_drainer_3_V_V"   --->   Operation 63 'specchannel' 'empty_1214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty_1215 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_LF_3_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i24 %block_C_drainer_3_V_V, i24 %block_C_drainer_3_V_V"   --->   Operation 64 'specchannel' 'empty_1215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%empty_1216 = specchannel i32 @_ssdm_op_SpecChannel, void @ii_c_str, i32, void @p_str, void @p_str, i32, i32, i2 %ii_c, i2 %ii_c"   --->   Operation 65 'specchannel' 'empty_1216' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_1217 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c_str, i32, void @p_str, void @p_str, i32, i32, i4 %jj_c, i4 %jj_c"   --->   Operation 67 'specchannel' 'empty_1217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %jj_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln0 = call void @store_block_C_proc488, i4 %jj_c, i2 %ii_c, i24 %v68_V, i24 %block_C_drainer_0_V_V, i24 %block_C_drainer_1_V_V, i24 %block_C_drainer_2_V_V, i24 %block_C_drainer_3_V_V, void %call_ln0, void %call_ln127, void %call_ln127"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v66_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v67_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v68_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read                    (read                ) [ 0010000]
ii_read                    (read                ) [ 0010000]
jj_c                       (alloca              ) [ 0111111]
ii_c                       (alloca              ) [ 0111111]
block_A_loader_0_V_V       (alloca              ) [ 0111111]
block_A_loader_1_V_V       (alloca              ) [ 0111111]
block_A_loader_2_V_V       (alloca              ) [ 0111111]
block_A_loader_3_V_V       (alloca              ) [ 0111111]
block_B_loader_0_V_V       (alloca              ) [ 0111111]
block_B_loader_1_V_V       (alloca              ) [ 0111111]
block_B_loader_2_V_V       (alloca              ) [ 0111111]
block_B_loader_3_V_V       (alloca              ) [ 0111111]
block_C_drainer_0_V_V      (alloca              ) [ 0011111]
block_C_drainer_1_V_V      (alloca              ) [ 0011111]
block_C_drainer_2_V_V      (alloca              ) [ 0011111]
block_C_drainer_3_V_V      (alloca              ) [ 0011111]
call_ln0                   (call                ) [ 0000000]
call_ln127                 (call                ) [ 0000000]
specdataflowpipeline_ln117 (specdataflowpipeline) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty                      (specchannel         ) [ 0000000]
empty_1193                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1194                 (specchannel         ) [ 0000000]
empty_1195                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1196                 (specchannel         ) [ 0000000]
empty_1197                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1198                 (specchannel         ) [ 0000000]
empty_1199                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1200                 (specchannel         ) [ 0000000]
empty_1201                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1202                 (specchannel         ) [ 0000000]
empty_1203                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1204                 (specchannel         ) [ 0000000]
empty_1205                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1206                 (specchannel         ) [ 0000000]
empty_1207                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1208                 (specchannel         ) [ 0000000]
empty_1209                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1210                 (specchannel         ) [ 0000000]
empty_1211                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1212                 (specchannel         ) [ 0000000]
empty_1213                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1214                 (specchannel         ) [ 0000000]
empty_1215                 (specchannel         ) [ 0000000]
empty_1216                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1217                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
ret_ln0                    (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v66_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v66_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v67_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v67_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="jj">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v68_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_block_AB_proc487"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_array_k_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_block_C_proc488"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_LF_1_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_LF_2_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_LF_3_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_LF_1_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_LF_2_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_LF_3_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_LF_0_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_LF_1_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_LF_2_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_LF_3_NF_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="jj_c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ii_c_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="block_A_loader_0_V_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_0_V_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="block_A_loader_1_V_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_1_V_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="block_A_loader_2_V_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_2_V_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="block_A_loader_3_V_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_3_V_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="block_B_loader_0_V_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_0_V_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="block_B_loader_1_V_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_1_V_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="block_B_loader_2_V_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_2_V_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="block_B_loader_3_V_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_3_V_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="block_C_drainer_0_V_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_0_V_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="block_C_drainer_1_V_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_1_V_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="block_C_drainer_2_V_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_2_V_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="block_C_drainer_3_V_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_3_V_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="jj_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="0"/>
<pin id="133" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="ii_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_systolic_array_k_12_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="2"/>
<pin id="145" dir="0" index="2" bw="24" slack="2"/>
<pin id="146" dir="0" index="3" bw="24" slack="2"/>
<pin id="147" dir="0" index="4" bw="24" slack="2"/>
<pin id="148" dir="0" index="5" bw="24" slack="2"/>
<pin id="149" dir="0" index="6" bw="24" slack="2"/>
<pin id="150" dir="0" index="7" bw="24" slack="2"/>
<pin id="151" dir="0" index="8" bw="24" slack="2"/>
<pin id="152" dir="0" index="9" bw="24" slack="2"/>
<pin id="153" dir="0" index="10" bw="24" slack="2"/>
<pin id="154" dir="0" index="11" bw="24" slack="2"/>
<pin id="155" dir="0" index="12" bw="24" slack="2"/>
<pin id="156" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln127/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_init_block_AB_proc487_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="0" index="2" bw="2" slack="0"/>
<pin id="162" dir="0" index="3" bw="24" slack="0"/>
<pin id="163" dir="0" index="4" bw="24" slack="0"/>
<pin id="164" dir="0" index="5" bw="24" slack="0"/>
<pin id="165" dir="0" index="6" bw="24" slack="0"/>
<pin id="166" dir="0" index="7" bw="24" slack="0"/>
<pin id="167" dir="0" index="8" bw="5" slack="0"/>
<pin id="168" dir="0" index="9" bw="24" slack="0"/>
<pin id="169" dir="0" index="10" bw="24" slack="0"/>
<pin id="170" dir="0" index="11" bw="24" slack="0"/>
<pin id="171" dir="0" index="12" bw="24" slack="0"/>
<pin id="172" dir="0" index="13" bw="2" slack="0"/>
<pin id="173" dir="0" index="14" bw="4" slack="0"/>
<pin id="174" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_store_block_C_proc488_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="4"/>
<pin id="183" dir="0" index="2" bw="2" slack="4"/>
<pin id="184" dir="0" index="3" bw="24" slack="0"/>
<pin id="185" dir="0" index="4" bw="24" slack="4"/>
<pin id="186" dir="0" index="5" bw="24" slack="4"/>
<pin id="187" dir="0" index="6" bw="24" slack="4"/>
<pin id="188" dir="0" index="7" bw="24" slack="4"/>
<pin id="189" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="jj_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="1"/>
<pin id="194" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="jj_read "/>
</bind>
</comp>

<comp id="197" class="1005" name="ii_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="jj_c_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj_c "/>
</bind>
</comp>

<comp id="208" class="1005" name="ii_c_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_c "/>
</bind>
</comp>

<comp id="214" class="1005" name="block_A_loader_0_V_V_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_0_V_V "/>
</bind>
</comp>

<comp id="220" class="1005" name="block_A_loader_1_V_V_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="24" slack="0"/>
<pin id="222" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_1_V_V "/>
</bind>
</comp>

<comp id="226" class="1005" name="block_A_loader_2_V_V_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_2_V_V "/>
</bind>
</comp>

<comp id="232" class="1005" name="block_A_loader_3_V_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_3_V_V "/>
</bind>
</comp>

<comp id="238" class="1005" name="block_B_loader_0_V_V_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="24" slack="0"/>
<pin id="240" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_0_V_V "/>
</bind>
</comp>

<comp id="244" class="1005" name="block_B_loader_1_V_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="0"/>
<pin id="246" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_1_V_V "/>
</bind>
</comp>

<comp id="250" class="1005" name="block_B_loader_2_V_V_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_2_V_V "/>
</bind>
</comp>

<comp id="256" class="1005" name="block_B_loader_3_V_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="24" slack="0"/>
<pin id="258" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_3_V_V "/>
</bind>
</comp>

<comp id="262" class="1005" name="block_C_drainer_0_V_V_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="2"/>
<pin id="264" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_0_V_V "/>
</bind>
</comp>

<comp id="268" class="1005" name="block_C_drainer_1_V_V_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="24" slack="2"/>
<pin id="270" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_1_V_V "/>
</bind>
</comp>

<comp id="274" class="1005" name="block_C_drainer_2_V_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="24" slack="2"/>
<pin id="276" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_2_V_V "/>
</bind>
</comp>

<comp id="280" class="1005" name="block_C_drainer_3_V_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="24" slack="2"/>
<pin id="282" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_3_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="177"><net_src comp="136" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="179"><net_src comp="130" pin="2"/><net_sink comp="158" pin=8"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="195"><net_src comp="130" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="158" pin=8"/></net>

<net id="200"><net_src comp="136" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="205"><net_src comp="74" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="158" pin=14"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="211"><net_src comp="78" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="158" pin=13"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="217"><net_src comp="82" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="223"><net_src comp="86" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="229"><net_src comp="90" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="158" pin=5"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="142" pin=3"/></net>

<net id="235"><net_src comp="94" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="158" pin=6"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="241"><net_src comp="98" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="158" pin=9"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="247"><net_src comp="102" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="158" pin=10"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="142" pin=6"/></net>

<net id="253"><net_src comp="106" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="158" pin=11"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="142" pin=7"/></net>

<net id="259"><net_src comp="110" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="158" pin=12"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="142" pin=8"/></net>

<net id="265"><net_src comp="114" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="142" pin=9"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="271"><net_src comp="118" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="142" pin=10"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="180" pin=5"/></net>

<net id="277"><net_src comp="122" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="142" pin=11"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="180" pin=6"/></net>

<net id="283"><net_src comp="126" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="142" pin=12"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="180" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v68_V | {5 6 }
 - Input state : 
	Port: dataflow_in_loop489 : v66_V | {1 2 }
	Port: dataflow_in_loop489 : ii | {1 }
	Port: dataflow_in_loop489 : v67_V | {1 2 }
	Port: dataflow_in_loop489 : jj | {1 }
	Port: dataflow_in_loop489 : v68_V | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |  grp_systolic_array_k_12_fu_142  |    32   |  28.944 |   7305  |   1439  |
|   call   | grp_init_block_AB_proc487_fu_158 |    0    |  3.129  |   240   |   168   |
|          | grp_store_block_C_proc488_fu_180 |    0    |  0.603  |   168   |    85   |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |        jj_read_read_fu_130       |    0    |    0    |    0    |    0    |
|          |        ii_read_read_fu_136       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    32   |  32.676 |   7713  |   1692  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| block_A_loader_0_V_V_reg_214|   24   |
| block_A_loader_1_V_V_reg_220|   24   |
| block_A_loader_2_V_V_reg_226|   24   |
| block_A_loader_3_V_V_reg_232|   24   |
| block_B_loader_0_V_V_reg_238|   24   |
| block_B_loader_1_V_V_reg_244|   24   |
| block_B_loader_2_V_V_reg_250|   24   |
| block_B_loader_3_V_V_reg_256|   24   |
|block_C_drainer_0_V_V_reg_262|   24   |
|block_C_drainer_1_V_V_reg_268|   24   |
|block_C_drainer_2_V_V_reg_274|   24   |
|block_C_drainer_3_V_V_reg_280|   24   |
|         ii_c_reg_208        |    2   |
|       ii_read_reg_197       |    2   |
|         jj_c_reg_202        |    4   |
|       jj_read_reg_192       |    5   |
+-----------------------------+--------+
|            Total            |   301  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_init_block_AB_proc487_fu_158 |  p2  |   2  |   2  |    4   ||    9    |
| grp_init_block_AB_proc487_fu_158 |  p8  |   2  |   5  |   10   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   14   ||  1.206  ||    18   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |   32   |  7713  |  1692  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   301  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |   33   |  8014  |  1710  |
+-----------+--------+--------+--------+--------+
