ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "control-base/typec-board-base/Core/Src/spi.c"
  20              		.section	.text.MX_SPI1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_SPI1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_SPI1_Init:
  28              	.LFB134:
   1:control-base/typec-board-base/Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:control-base/typec-board-base/Core/Src/spi.c **** /**
   3:control-base/typec-board-base/Core/Src/spi.c ****   ******************************************************************************
   4:control-base/typec-board-base/Core/Src/spi.c ****   * @file    spi.c
   5:control-base/typec-board-base/Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:control-base/typec-board-base/Core/Src/spi.c ****   *          of the SPI instances.
   7:control-base/typec-board-base/Core/Src/spi.c ****   ******************************************************************************
   8:control-base/typec-board-base/Core/Src/spi.c ****   * @attention
   9:control-base/typec-board-base/Core/Src/spi.c ****   *
  10:control-base/typec-board-base/Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:control-base/typec-board-base/Core/Src/spi.c ****   * All rights reserved.
  12:control-base/typec-board-base/Core/Src/spi.c ****   *
  13:control-base/typec-board-base/Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:control-base/typec-board-base/Core/Src/spi.c ****   * in the root directory of this software component.
  15:control-base/typec-board-base/Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:control-base/typec-board-base/Core/Src/spi.c ****   *
  17:control-base/typec-board-base/Core/Src/spi.c ****   ******************************************************************************
  18:control-base/typec-board-base/Core/Src/spi.c ****   */
  19:control-base/typec-board-base/Core/Src/spi.c **** /* USER CODE END Header */
  20:control-base/typec-board-base/Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:control-base/typec-board-base/Core/Src/spi.c **** #include "spi.h"
  22:control-base/typec-board-base/Core/Src/spi.c **** 
  23:control-base/typec-board-base/Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:control-base/typec-board-base/Core/Src/spi.c **** 
  25:control-base/typec-board-base/Core/Src/spi.c **** /* USER CODE END 0 */
  26:control-base/typec-board-base/Core/Src/spi.c **** 
  27:control-base/typec-board-base/Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:control-base/typec-board-base/Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_rx;
  29:control-base/typec-board-base/Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_tx;
  30:control-base/typec-board-base/Core/Src/spi.c **** 
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 2


  31:control-base/typec-board-base/Core/Src/spi.c **** /* SPI1 init function */
  32:control-base/typec-board-base/Core/Src/spi.c **** void MX_SPI1_Init(void)
  33:control-base/typec-board-base/Core/Src/spi.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  34:control-base/typec-board-base/Core/Src/spi.c **** 
  35:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  36:control-base/typec-board-base/Core/Src/spi.c **** 
  37:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  38:control-base/typec-board-base/Core/Src/spi.c **** 
  39:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  40:control-base/typec-board-base/Core/Src/spi.c **** 
  41:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  42:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Instance = SPI1;
  38              		.loc 1 42 3 view .LVU1
  39              		.loc 1 42 18 is_stmt 0 view .LVU2
  40 0002 0F48     		ldr	r0, .L5
  41 0004 0F4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  43:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 43 3 is_stmt 1 view .LVU3
  44              		.loc 1 43 19 is_stmt 0 view .LVU4
  45 0008 4FF48273 		mov	r3, #260
  46 000c 4360     		str	r3, [r0, #4]
  44:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  47              		.loc 1 44 3 is_stmt 1 view .LVU5
  48              		.loc 1 44 24 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  45:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  51              		.loc 1 45 3 is_stmt 1 view .LVU7
  52              		.loc 1 45 23 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  46:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
  54              		.loc 1 46 3 is_stmt 1 view .LVU9
  55              		.loc 1 46 26 is_stmt 0 view .LVU10
  56 0014 0222     		movs	r2, #2
  57 0016 0261     		str	r2, [r0, #16]
  47:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
  58              		.loc 1 47 3 is_stmt 1 view .LVU11
  59              		.loc 1 47 23 is_stmt 0 view .LVU12
  60 0018 0122     		movs	r2, #1
  61 001a 4261     		str	r2, [r0, #20]
  48:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  62              		.loc 1 48 3 is_stmt 1 view .LVU13
  63              		.loc 1 48 18 is_stmt 0 view .LVU14
  64 001c 4FF40072 		mov	r2, #512
  65 0020 8261     		str	r2, [r0, #24]
  49:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
  66              		.loc 1 49 3 is_stmt 1 view .LVU15
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 3


  67              		.loc 1 49 32 is_stmt 0 view .LVU16
  68 0022 3822     		movs	r2, #56
  69 0024 C261     		str	r2, [r0, #28]
  50:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  70              		.loc 1 50 3 is_stmt 1 view .LVU17
  71              		.loc 1 50 23 is_stmt 0 view .LVU18
  72 0026 0362     		str	r3, [r0, #32]
  51:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  73              		.loc 1 51 3 is_stmt 1 view .LVU19
  74              		.loc 1 51 21 is_stmt 0 view .LVU20
  75 0028 4362     		str	r3, [r0, #36]
  52:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  76              		.loc 1 52 3 is_stmt 1 view .LVU21
  77              		.loc 1 52 29 is_stmt 0 view .LVU22
  78 002a 8362     		str	r3, [r0, #40]
  53:control-base/typec-board-base/Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  79              		.loc 1 53 3 is_stmt 1 view .LVU23
  80              		.loc 1 53 28 is_stmt 0 view .LVU24
  81 002c 0A23     		movs	r3, #10
  82 002e C362     		str	r3, [r0, #44]
  54:control-base/typec-board-base/Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  83              		.loc 1 54 3 is_stmt 1 view .LVU25
  84              		.loc 1 54 7 is_stmt 0 view .LVU26
  85 0030 FFF7FEFF 		bl	HAL_SPI_Init
  86              	.LVL0:
  87              		.loc 1 54 6 discriminator 1 view .LVU27
  88 0034 00B9     		cbnz	r0, .L4
  89              	.L1:
  55:control-base/typec-board-base/Core/Src/spi.c ****   {
  56:control-base/typec-board-base/Core/Src/spi.c ****     Error_Handler();
  57:control-base/typec-board-base/Core/Src/spi.c ****   }
  58:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:control-base/typec-board-base/Core/Src/spi.c **** 
  60:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:control-base/typec-board-base/Core/Src/spi.c **** 
  62:control-base/typec-board-base/Core/Src/spi.c **** }
  90              		.loc 1 62 1 view .LVU28
  91 0036 08BD     		pop	{r3, pc}
  92              	.L4:
  56:control-base/typec-board-base/Core/Src/spi.c ****   }
  93              		.loc 1 56 5 is_stmt 1 view .LVU29
  94 0038 FFF7FEFF 		bl	Error_Handler
  95              	.LVL1:
  96              		.loc 1 62 1 is_stmt 0 view .LVU30
  97 003c FBE7     		b	.L1
  98              	.L6:
  99 003e 00BF     		.align	2
 100              	.L5:
 101 0040 00000000 		.word	hspi1
 102 0044 00300140 		.word	1073819648
 103              		.cfi_endproc
 104              	.LFE134:
 106              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 107              		.align	1
 108              		.global	HAL_SPI_MspInit
 109              		.syntax unified
 110              		.thumb
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 4


 111              		.thumb_func
 113              	HAL_SPI_MspInit:
 114              	.LVL2:
 115              	.LFB135:
  63:control-base/typec-board-base/Core/Src/spi.c **** 
  64:control-base/typec-board-base/Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:control-base/typec-board-base/Core/Src/spi.c **** {
 116              		.loc 1 65 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 32
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120              		.loc 1 65 1 is_stmt 0 view .LVU32
 121 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 122              	.LCFI1:
 123              		.cfi_def_cfa_offset 32
 124              		.cfi_offset 4, -32
 125              		.cfi_offset 5, -28
 126              		.cfi_offset 6, -24
 127              		.cfi_offset 7, -20
 128              		.cfi_offset 8, -16
 129              		.cfi_offset 9, -12
 130              		.cfi_offset 10, -8
 131              		.cfi_offset 14, -4
 132 0004 88B0     		sub	sp, sp, #32
 133              	.LCFI2:
 134              		.cfi_def_cfa_offset 64
  66:control-base/typec-board-base/Core/Src/spi.c **** 
  67:control-base/typec-board-base/Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 135              		.loc 1 67 3 is_stmt 1 view .LVU33
 136              		.loc 1 67 20 is_stmt 0 view .LVU34
 137 0006 0023     		movs	r3, #0
 138 0008 0393     		str	r3, [sp, #12]
 139 000a 0493     		str	r3, [sp, #16]
 140 000c 0593     		str	r3, [sp, #20]
 141 000e 0693     		str	r3, [sp, #24]
 142 0010 0793     		str	r3, [sp, #28]
  68:control-base/typec-board-base/Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 143              		.loc 1 68 3 is_stmt 1 view .LVU35
 144              		.loc 1 68 15 is_stmt 0 view .LVU36
 145 0012 0268     		ldr	r2, [r0]
 146              		.loc 1 68 5 view .LVU37
 147 0014 414B     		ldr	r3, .L15
 148 0016 9A42     		cmp	r2, r3
 149 0018 02D0     		beq	.L12
 150              	.LVL3:
 151              	.L7:
  69:control-base/typec-board-base/Core/Src/spi.c ****   {
  70:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  71:control-base/typec-board-base/Core/Src/spi.c **** 
  72:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  73:control-base/typec-board-base/Core/Src/spi.c ****     /* SPI1 clock enable */
  74:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  75:control-base/typec-board-base/Core/Src/spi.c **** 
  76:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  77:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  78:control-base/typec-board-base/Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  79:control-base/typec-board-base/Core/Src/spi.c ****     PB4     ------> SPI1_MISO
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 5


  80:control-base/typec-board-base/Core/Src/spi.c ****     PB3     ------> SPI1_SCK
  81:control-base/typec-board-base/Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  82:control-base/typec-board-base/Core/Src/spi.c ****     */
  83:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
  84:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  85:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  86:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  87:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  88:control-base/typec-board-base/Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  89:control-base/typec-board-base/Core/Src/spi.c **** 
  90:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
  91:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  92:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  93:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  94:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  95:control-base/typec-board-base/Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  96:control-base/typec-board-base/Core/Src/spi.c **** 
  97:control-base/typec-board-base/Core/Src/spi.c ****     /* SPI1 DMA Init */
  98:control-base/typec-board-base/Core/Src/spi.c ****     /* SPI1_RX Init */
  99:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Instance = DMA2_Stream2;
 100:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 101:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 102:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 103:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 104:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 105:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 106:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 107:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 108:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 109:control-base/typec-board-base/Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 110:control-base/typec-board-base/Core/Src/spi.c ****     {
 111:control-base/typec-board-base/Core/Src/spi.c ****       Error_Handler();
 112:control-base/typec-board-base/Core/Src/spi.c ****     }
 113:control-base/typec-board-base/Core/Src/spi.c **** 
 114:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 115:control-base/typec-board-base/Core/Src/spi.c **** 
 116:control-base/typec-board-base/Core/Src/spi.c ****     /* SPI1_TX Init */
 117:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Instance = DMA2_Stream3;
 118:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 119:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 120:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 121:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 122:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 123:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 124:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 125:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 126:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 127:control-base/typec-board-base/Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 128:control-base/typec-board-base/Core/Src/spi.c ****     {
 129:control-base/typec-board-base/Core/Src/spi.c ****       Error_Handler();
 130:control-base/typec-board-base/Core/Src/spi.c ****     }
 131:control-base/typec-board-base/Core/Src/spi.c **** 
 132:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 133:control-base/typec-board-base/Core/Src/spi.c **** 
 134:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 135:control-base/typec-board-base/Core/Src/spi.c **** 
 136:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 6


 137:control-base/typec-board-base/Core/Src/spi.c ****   }
 138:control-base/typec-board-base/Core/Src/spi.c **** }
 152              		.loc 1 138 1 view .LVU38
 153 001a 08B0     		add	sp, sp, #32
 154              	.LCFI3:
 155              		.cfi_remember_state
 156              		.cfi_def_cfa_offset 32
 157              		@ sp needed
 158 001c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 159              	.LVL4:
 160              	.L12:
 161              	.LCFI4:
 162              		.cfi_restore_state
 163              		.loc 1 138 1 view .LVU39
 164 0020 0446     		mov	r4, r0
  74:control-base/typec-board-base/Core/Src/spi.c **** 
 165              		.loc 1 74 5 is_stmt 1 view .LVU40
 166              	.LBB2:
  74:control-base/typec-board-base/Core/Src/spi.c **** 
 167              		.loc 1 74 5 view .LVU41
 168 0022 0025     		movs	r5, #0
 169 0024 0095     		str	r5, [sp]
  74:control-base/typec-board-base/Core/Src/spi.c **** 
 170              		.loc 1 74 5 view .LVU42
 171 0026 03F58433 		add	r3, r3, #67584
 172 002a 5A6C     		ldr	r2, [r3, #68]
 173 002c 42F48052 		orr	r2, r2, #4096
 174 0030 5A64     		str	r2, [r3, #68]
  74:control-base/typec-board-base/Core/Src/spi.c **** 
 175              		.loc 1 74 5 view .LVU43
 176 0032 5A6C     		ldr	r2, [r3, #68]
 177 0034 02F48052 		and	r2, r2, #4096
 178 0038 0092     		str	r2, [sp]
  74:control-base/typec-board-base/Core/Src/spi.c **** 
 179              		.loc 1 74 5 view .LVU44
 180 003a 009A     		ldr	r2, [sp]
 181              	.LBE2:
  74:control-base/typec-board-base/Core/Src/spi.c **** 
 182              		.loc 1 74 5 view .LVU45
  76:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 183              		.loc 1 76 5 view .LVU46
 184              	.LBB3:
  76:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 185              		.loc 1 76 5 view .LVU47
 186 003c 0195     		str	r5, [sp, #4]
  76:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 187              		.loc 1 76 5 view .LVU48
 188 003e 1A6B     		ldr	r2, [r3, #48]
 189 0040 42F00202 		orr	r2, r2, #2
 190 0044 1A63     		str	r2, [r3, #48]
  76:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 191              		.loc 1 76 5 view .LVU49
 192 0046 1A6B     		ldr	r2, [r3, #48]
 193 0048 02F00202 		and	r2, r2, #2
 194 004c 0192     		str	r2, [sp, #4]
  76:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 195              		.loc 1 76 5 view .LVU50
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 7


 196 004e 019A     		ldr	r2, [sp, #4]
 197              	.LBE3:
  76:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 198              		.loc 1 76 5 view .LVU51
  77:control-base/typec-board-base/Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 199              		.loc 1 77 5 view .LVU52
 200              	.LBB4:
  77:control-base/typec-board-base/Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 201              		.loc 1 77 5 view .LVU53
 202 0050 0295     		str	r5, [sp, #8]
  77:control-base/typec-board-base/Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 203              		.loc 1 77 5 view .LVU54
 204 0052 1A6B     		ldr	r2, [r3, #48]
 205 0054 42F00102 		orr	r2, r2, #1
 206 0058 1A63     		str	r2, [r3, #48]
  77:control-base/typec-board-base/Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 207              		.loc 1 77 5 view .LVU55
 208 005a 1B6B     		ldr	r3, [r3, #48]
 209 005c 03F00103 		and	r3, r3, #1
 210 0060 0293     		str	r3, [sp, #8]
  77:control-base/typec-board-base/Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 211              		.loc 1 77 5 view .LVU56
 212 0062 029B     		ldr	r3, [sp, #8]
 213              	.LBE4:
  77:control-base/typec-board-base/Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 214              		.loc 1 77 5 view .LVU57
  83:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215              		.loc 1 83 5 view .LVU58
  83:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 216              		.loc 1 83 25 is_stmt 0 view .LVU59
 217 0064 1823     		movs	r3, #24
 218 0066 0393     		str	r3, [sp, #12]
  84:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 219              		.loc 1 84 5 is_stmt 1 view .LVU60
  84:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 220              		.loc 1 84 26 is_stmt 0 view .LVU61
 221 0068 4FF0020A 		mov	r10, #2
 222 006c CDF810A0 		str	r10, [sp, #16]
  85:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 223              		.loc 1 85 5 is_stmt 1 view .LVU62
  85:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 224              		.loc 1 85 26 is_stmt 0 view .LVU63
 225 0070 4FF00109 		mov	r9, #1
 226 0074 CDF81490 		str	r9, [sp, #20]
  86:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 227              		.loc 1 86 5 is_stmt 1 view .LVU64
  86:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 228              		.loc 1 86 27 is_stmt 0 view .LVU65
 229 0078 4FF00308 		mov	r8, #3
 230 007c CDF81880 		str	r8, [sp, #24]
  87:control-base/typec-board-base/Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 231              		.loc 1 87 5 is_stmt 1 view .LVU66
  87:control-base/typec-board-base/Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 232              		.loc 1 87 31 is_stmt 0 view .LVU67
 233 0080 0527     		movs	r7, #5
 234 0082 0797     		str	r7, [sp, #28]
  88:control-base/typec-board-base/Core/Src/spi.c **** 
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 8


 235              		.loc 1 88 5 is_stmt 1 view .LVU68
 236 0084 03AE     		add	r6, sp, #12
 237 0086 3146     		mov	r1, r6
 238 0088 2548     		ldr	r0, .L15+4
 239              	.LVL5:
  88:control-base/typec-board-base/Core/Src/spi.c **** 
 240              		.loc 1 88 5 is_stmt 0 view .LVU69
 241 008a FFF7FEFF 		bl	HAL_GPIO_Init
 242              	.LVL6:
  90:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 243              		.loc 1 90 5 is_stmt 1 view .LVU70
  90:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244              		.loc 1 90 25 is_stmt 0 view .LVU71
 245 008e 8023     		movs	r3, #128
 246 0090 0393     		str	r3, [sp, #12]
  91:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 247              		.loc 1 91 5 is_stmt 1 view .LVU72
  91:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 248              		.loc 1 91 26 is_stmt 0 view .LVU73
 249 0092 CDF810A0 		str	r10, [sp, #16]
  92:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 250              		.loc 1 92 5 is_stmt 1 view .LVU74
  92:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 251              		.loc 1 92 26 is_stmt 0 view .LVU75
 252 0096 CDF81490 		str	r9, [sp, #20]
  93:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 253              		.loc 1 93 5 is_stmt 1 view .LVU76
  93:control-base/typec-board-base/Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 254              		.loc 1 93 27 is_stmt 0 view .LVU77
 255 009a CDF81880 		str	r8, [sp, #24]
  94:control-base/typec-board-base/Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 256              		.loc 1 94 5 is_stmt 1 view .LVU78
  94:control-base/typec-board-base/Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 257              		.loc 1 94 31 is_stmt 0 view .LVU79
 258 009e 0797     		str	r7, [sp, #28]
  95:control-base/typec-board-base/Core/Src/spi.c **** 
 259              		.loc 1 95 5 is_stmt 1 view .LVU80
 260 00a0 3146     		mov	r1, r6
 261 00a2 2048     		ldr	r0, .L15+8
 262 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 263              	.LVL7:
  99:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 264              		.loc 1 99 5 view .LVU81
  99:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 265              		.loc 1 99 27 is_stmt 0 view .LVU82
 266 00a8 1F48     		ldr	r0, .L15+12
 267 00aa 204B     		ldr	r3, .L15+16
 268 00ac 0360     		str	r3, [r0]
 100:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 269              		.loc 1 100 5 is_stmt 1 view .LVU83
 100:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 270              		.loc 1 100 31 is_stmt 0 view .LVU84
 271 00ae 4FF0C063 		mov	r3, #100663296
 272 00b2 4360     		str	r3, [r0, #4]
 101:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 273              		.loc 1 101 5 is_stmt 1 view .LVU85
 101:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 9


 274              		.loc 1 101 33 is_stmt 0 view .LVU86
 275 00b4 8560     		str	r5, [r0, #8]
 102:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 276              		.loc 1 102 5 is_stmt 1 view .LVU87
 102:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 277              		.loc 1 102 33 is_stmt 0 view .LVU88
 278 00b6 C560     		str	r5, [r0, #12]
 103:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 279              		.loc 1 103 5 is_stmt 1 view .LVU89
 103:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 280              		.loc 1 103 30 is_stmt 0 view .LVU90
 281 00b8 4FF48063 		mov	r3, #1024
 282 00bc 0361     		str	r3, [r0, #16]
 104:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 283              		.loc 1 104 5 is_stmt 1 view .LVU91
 104:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 284              		.loc 1 104 43 is_stmt 0 view .LVU92
 285 00be 4561     		str	r5, [r0, #20]
 105:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 286              		.loc 1 105 5 is_stmt 1 view .LVU93
 105:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 287              		.loc 1 105 40 is_stmt 0 view .LVU94
 288 00c0 8561     		str	r5, [r0, #24]
 106:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 289              		.loc 1 106 5 is_stmt 1 view .LVU95
 106:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 290              		.loc 1 106 28 is_stmt 0 view .LVU96
 291 00c2 C561     		str	r5, [r0, #28]
 107:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 292              		.loc 1 107 5 is_stmt 1 view .LVU97
 107:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 293              		.loc 1 107 32 is_stmt 0 view .LVU98
 294 00c4 4FF44033 		mov	r3, #196608
 295 00c8 0362     		str	r3, [r0, #32]
 108:control-base/typec-board-base/Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 296              		.loc 1 108 5 is_stmt 1 view .LVU99
 108:control-base/typec-board-base/Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 297              		.loc 1 108 32 is_stmt 0 view .LVU100
 298 00ca 4562     		str	r5, [r0, #36]
 109:control-base/typec-board-base/Core/Src/spi.c ****     {
 299              		.loc 1 109 5 is_stmt 1 view .LVU101
 109:control-base/typec-board-base/Core/Src/spi.c ****     {
 300              		.loc 1 109 9 is_stmt 0 view .LVU102
 301 00cc FFF7FEFF 		bl	HAL_DMA_Init
 302              	.LVL8:
 109:control-base/typec-board-base/Core/Src/spi.c ****     {
 303              		.loc 1 109 8 discriminator 1 view .LVU103
 304 00d0 E8B9     		cbnz	r0, .L13
 305              	.L9:
 114:control-base/typec-board-base/Core/Src/spi.c **** 
 306              		.loc 1 114 5 is_stmt 1 view .LVU104
 114:control-base/typec-board-base/Core/Src/spi.c **** 
 307              		.loc 1 114 5 view .LVU105
 308 00d2 154B     		ldr	r3, .L15+12
 309 00d4 E364     		str	r3, [r4, #76]
 114:control-base/typec-board-base/Core/Src/spi.c **** 
 310              		.loc 1 114 5 view .LVU106
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 10


 311 00d6 9C63     		str	r4, [r3, #56]
 114:control-base/typec-board-base/Core/Src/spi.c **** 
 312              		.loc 1 114 5 view .LVU107
 117:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 313              		.loc 1 117 5 view .LVU108
 117:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 314              		.loc 1 117 27 is_stmt 0 view .LVU109
 315 00d8 1548     		ldr	r0, .L15+20
 316 00da 164B     		ldr	r3, .L15+24
 317 00dc 0360     		str	r3, [r0]
 118:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 318              		.loc 1 118 5 is_stmt 1 view .LVU110
 118:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 319              		.loc 1 118 31 is_stmt 0 view .LVU111
 320 00de 4FF0C063 		mov	r3, #100663296
 321 00e2 4360     		str	r3, [r0, #4]
 119:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 322              		.loc 1 119 5 is_stmt 1 view .LVU112
 119:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 323              		.loc 1 119 33 is_stmt 0 view .LVU113
 324 00e4 4023     		movs	r3, #64
 325 00e6 8360     		str	r3, [r0, #8]
 120:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 326              		.loc 1 120 5 is_stmt 1 view .LVU114
 120:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 327              		.loc 1 120 33 is_stmt 0 view .LVU115
 328 00e8 0023     		movs	r3, #0
 329 00ea C360     		str	r3, [r0, #12]
 121:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 330              		.loc 1 121 5 is_stmt 1 view .LVU116
 121:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 331              		.loc 1 121 30 is_stmt 0 view .LVU117
 332 00ec 4FF48062 		mov	r2, #1024
 333 00f0 0261     		str	r2, [r0, #16]
 122:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 334              		.loc 1 122 5 is_stmt 1 view .LVU118
 122:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 335              		.loc 1 122 43 is_stmt 0 view .LVU119
 336 00f2 4361     		str	r3, [r0, #20]
 123:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 337              		.loc 1 123 5 is_stmt 1 view .LVU120
 123:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 338              		.loc 1 123 40 is_stmt 0 view .LVU121
 339 00f4 8361     		str	r3, [r0, #24]
 124:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 340              		.loc 1 124 5 is_stmt 1 view .LVU122
 124:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 341              		.loc 1 124 28 is_stmt 0 view .LVU123
 342 00f6 C361     		str	r3, [r0, #28]
 125:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 343              		.loc 1 125 5 is_stmt 1 view .LVU124
 125:control-base/typec-board-base/Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 344              		.loc 1 125 32 is_stmt 0 view .LVU125
 345 00f8 4FF40032 		mov	r2, #131072
 346 00fc 0262     		str	r2, [r0, #32]
 126:control-base/typec-board-base/Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 347              		.loc 1 126 5 is_stmt 1 view .LVU126
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 11


 126:control-base/typec-board-base/Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 348              		.loc 1 126 32 is_stmt 0 view .LVU127
 349 00fe 4362     		str	r3, [r0, #36]
 127:control-base/typec-board-base/Core/Src/spi.c ****     {
 350              		.loc 1 127 5 is_stmt 1 view .LVU128
 127:control-base/typec-board-base/Core/Src/spi.c ****     {
 351              		.loc 1 127 9 is_stmt 0 view .LVU129
 352 0100 FFF7FEFF 		bl	HAL_DMA_Init
 353              	.LVL9:
 127:control-base/typec-board-base/Core/Src/spi.c ****     {
 354              		.loc 1 127 8 discriminator 1 view .LVU130
 355 0104 30B9     		cbnz	r0, .L14
 356              	.L10:
 132:control-base/typec-board-base/Core/Src/spi.c **** 
 357              		.loc 1 132 5 is_stmt 1 view .LVU131
 132:control-base/typec-board-base/Core/Src/spi.c **** 
 358              		.loc 1 132 5 view .LVU132
 359 0106 0A4B     		ldr	r3, .L15+20
 360 0108 A364     		str	r3, [r4, #72]
 132:control-base/typec-board-base/Core/Src/spi.c **** 
 361              		.loc 1 132 5 view .LVU133
 362 010a 9C63     		str	r4, [r3, #56]
 132:control-base/typec-board-base/Core/Src/spi.c **** 
 363              		.loc 1 132 5 view .LVU134
 364              		.loc 1 138 1 is_stmt 0 view .LVU135
 365 010c 85E7     		b	.L7
 366              	.L13:
 111:control-base/typec-board-base/Core/Src/spi.c ****     }
 367              		.loc 1 111 7 is_stmt 1 view .LVU136
 368 010e FFF7FEFF 		bl	Error_Handler
 369              	.LVL10:
 370 0112 DEE7     		b	.L9
 371              	.L14:
 129:control-base/typec-board-base/Core/Src/spi.c ****     }
 372              		.loc 1 129 7 view .LVU137
 373 0114 FFF7FEFF 		bl	Error_Handler
 374              	.LVL11:
 375 0118 F5E7     		b	.L10
 376              	.L16:
 377 011a 00BF     		.align	2
 378              	.L15:
 379 011c 00300140 		.word	1073819648
 380 0120 00040240 		.word	1073873920
 381 0124 00000240 		.word	1073872896
 382 0128 00000000 		.word	hdma_spi1_rx
 383 012c 40640240 		.word	1073898560
 384 0130 00000000 		.word	hdma_spi1_tx
 385 0134 58640240 		.word	1073898584
 386              		.cfi_endproc
 387              	.LFE135:
 389              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 390              		.align	1
 391              		.global	HAL_SPI_MspDeInit
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 396              	HAL_SPI_MspDeInit:
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 12


 397              	.LVL12:
 398              	.LFB136:
 139:control-base/typec-board-base/Core/Src/spi.c **** 
 140:control-base/typec-board-base/Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 141:control-base/typec-board-base/Core/Src/spi.c **** {
 399              		.loc 1 141 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 142:control-base/typec-board-base/Core/Src/spi.c **** 
 143:control-base/typec-board-base/Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 403              		.loc 1 143 3 view .LVU139
 404              		.loc 1 143 15 is_stmt 0 view .LVU140
 405 0000 0268     		ldr	r2, [r0]
 406              		.loc 1 143 5 view .LVU141
 407 0002 0D4B     		ldr	r3, .L24
 408 0004 9A42     		cmp	r2, r3
 409 0006 00D0     		beq	.L23
 410 0008 7047     		bx	lr
 411              	.L23:
 141:control-base/typec-board-base/Core/Src/spi.c **** 
 412              		.loc 1 141 1 view .LVU142
 413 000a 10B5     		push	{r4, lr}
 414              	.LCFI5:
 415              		.cfi_def_cfa_offset 8
 416              		.cfi_offset 4, -8
 417              		.cfi_offset 14, -4
 418 000c 0446     		mov	r4, r0
 144:control-base/typec-board-base/Core/Src/spi.c ****   {
 145:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 146:control-base/typec-board-base/Core/Src/spi.c **** 
 147:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 148:control-base/typec-board-base/Core/Src/spi.c ****     /* Peripheral clock disable */
 149:control-base/typec-board-base/Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 419              		.loc 1 149 5 is_stmt 1 view .LVU143
 420 000e 0B4A     		ldr	r2, .L24+4
 421 0010 536C     		ldr	r3, [r2, #68]
 422 0012 23F48053 		bic	r3, r3, #4096
 423 0016 5364     		str	r3, [r2, #68]
 150:control-base/typec-board-base/Core/Src/spi.c **** 
 151:control-base/typec-board-base/Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 152:control-base/typec-board-base/Core/Src/spi.c ****     PB4     ------> SPI1_MISO
 153:control-base/typec-board-base/Core/Src/spi.c ****     PB3     ------> SPI1_SCK
 154:control-base/typec-board-base/Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 155:control-base/typec-board-base/Core/Src/spi.c ****     */
 156:control-base/typec-board-base/Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4|GPIO_PIN_3);
 424              		.loc 1 156 5 view .LVU144
 425 0018 1821     		movs	r1, #24
 426 001a 0948     		ldr	r0, .L24+8
 427              	.LVL13:
 428              		.loc 1 156 5 is_stmt 0 view .LVU145
 429 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 430              	.LVL14:
 157:control-base/typec-board-base/Core/Src/spi.c **** 
 158:control-base/typec-board-base/Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 431              		.loc 1 158 5 is_stmt 1 view .LVU146
 432 0020 8021     		movs	r1, #128
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 13


 433 0022 0848     		ldr	r0, .L24+12
 434 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 435              	.LVL15:
 159:control-base/typec-board-base/Core/Src/spi.c **** 
 160:control-base/typec-board-base/Core/Src/spi.c ****     /* SPI1 DMA DeInit */
 161:control-base/typec-board-base/Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmarx);
 436              		.loc 1 161 5 view .LVU147
 437 0028 E06C     		ldr	r0, [r4, #76]
 438 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 439              	.LVL16:
 162:control-base/typec-board-base/Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmatx);
 440              		.loc 1 162 5 view .LVU148
 441 002e A06C     		ldr	r0, [r4, #72]
 442 0030 FFF7FEFF 		bl	HAL_DMA_DeInit
 443              	.LVL17:
 163:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 164:control-base/typec-board-base/Core/Src/spi.c **** 
 165:control-base/typec-board-base/Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 166:control-base/typec-board-base/Core/Src/spi.c ****   }
 167:control-base/typec-board-base/Core/Src/spi.c **** }
 444              		.loc 1 167 1 is_stmt 0 view .LVU149
 445 0034 10BD     		pop	{r4, pc}
 446              	.LVL18:
 447              	.L25:
 448              		.loc 1 167 1 view .LVU150
 449 0036 00BF     		.align	2
 450              	.L24:
 451 0038 00300140 		.word	1073819648
 452 003c 00380240 		.word	1073887232
 453 0040 00040240 		.word	1073873920
 454 0044 00000240 		.word	1073872896
 455              		.cfi_endproc
 456              	.LFE136:
 458              		.global	hdma_spi1_tx
 459              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 460              		.align	2
 463              	hdma_spi1_tx:
 464 0000 00000000 		.space	96
 464      00000000 
 464      00000000 
 464      00000000 
 464      00000000 
 465              		.global	hdma_spi1_rx
 466              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 467              		.align	2
 470              	hdma_spi1_rx:
 471 0000 00000000 		.space	96
 471      00000000 
 471      00000000 
 471      00000000 
 471      00000000 
 472              		.global	hspi1
 473              		.section	.bss.hspi1,"aw",%nobits
 474              		.align	2
 477              	hspi1:
 478 0000 00000000 		.space	88
 478      00000000 
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 14


 478      00000000 
 478      00000000 
 478      00000000 
 479              		.text
 480              	.Letext0:
 481              		.file 2 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 482              		.file 3 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 483              		.file 4 "control-base/typec-board-base/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 484              		.file 5 "control-base/typec-board-base/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 485              		.file 6 "control-base/typec-board-base/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 486              		.file 7 "control-base/typec-board-base/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 487              		.file 8 "control-base/typec-board-base/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 488              		.file 9 "control-base/typec-board-base/Core/Inc/spi.h"
 489              		.file 10 "control-base/typec-board-base/Core/Inc/main.h"
ARM GAS  /var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:21     .text.MX_SPI1_Init:00000000 $t
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:27     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:101    .text.MX_SPI1_Init:00000040 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:477    .bss.hspi1:00000000 hspi1
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:107    .text.HAL_SPI_MspInit:00000000 $t
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:113    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:379    .text.HAL_SPI_MspInit:0000011c $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:470    .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:463    .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:390    .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:396    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:451    .text.HAL_SPI_MspDeInit:00000038 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:460    .bss.hdma_spi1_tx:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:467    .bss.hdma_spi1_rx:00000000 $d
/var/folders/sg/pxk9dyzj7jz_x3889hx3b3dw0000gn/T//ccVBm0SG.s:474    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
