line_buffer.v,verilog,xil_defaultlib,../../../../tmp_edit_project.gen/sources_1/ip/line_buffer/sim/line_buffer.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
