// Seed: 3812941072
module module_0;
  wire  id_1;
  wire  id_2;
  logic id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    output supply0 id_4
);
  logic [1 : -1] id_6;
  ;
  module_0 modCall_1 ();
  always @(posedge -1) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_6 <= -1'b0;
      $signed(20);
      ;
      id_6 <= id_3;
    end
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_20 = 1;
  assign id_10 = id_19;
  wire id_27;
  wire id_28;
  initial $clog2(66);
  ;
endmodule
