// Seed: 1127383777
`define pp_1 0
`define pp_2 0
module module_0 #(
    parameter id_1 = 32'd84,
    parameter id_3 = 32'd37,
    parameter id_6 = 32'd98
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input _id_3;
  output id_2;
  input _id_1;
  always begin
    if (id_5) @(posedge id_4) id_3 <= 1'h0;
  end
  assign id_1 = "";
  logic _id_6;
  assign id_5 = 1;
  assign id_4 = 1;
  generate
    assign id_5 = id_4;
  endgenerate
  always @(id_5) id_1 <= 1;
  assign id_2 = id_6;
  type_24(
      1, id_2, 1 * 1, id_2, 1, id_1, id_4, 1'b0, id_3[id_3], 1 - id_4 - 1 == id_4, id_4 - 1'd0
  );
  assign id_5 = 1;
  logic id_7;
  logic id_8, id_9;
  type_0 id_10 (id_3);
  defparam id_11 = id_1[id_1+:1'b0], id_12[id_6] = id_6, id_13 = id_4, id_14 = 1, id_15 = id_1,
      id_16 = 1 == 1'b0, id_17[1 : id_1] = id_14, id_18[1] = id_2, id_19 = 1, id_20 = id_9,
      id_21 = id_5;
  logic id_22;
  assign id_15 = 1;
  assign id_1  = id_7 && id_21;
endmodule
