phy	,	V_1
regmap	,	V_6
parent	,	V_24
ENOMEM	,	V_31
ltq_rcu_usb2_phy_power_on	,	F_5
"failed to create PHY\n"	,	L_9
phy_get_drvdata	,	F_2
phy_provider	,	V_28
phy_reg_offset	,	V_11
pdev	,	V_21
devm_reset_control_get_shared	,	F_20
have_ana_cfg	,	V_5
dev	,	V_16
reg_bits	,	V_4
ctrl_reset	,	V_26
priv	,	V_3
"ctrl"	,	L_7
reset_control_assert	,	F_10
devm_reset_control_get_optional	,	F_21
ret	,	V_17
ltq_rcu_usb2_priv	,	V_2
"failed to enable PHY gate\n"	,	L_1
offset	,	V_22
"Failed to get RCU ANA CFG1 reg offset\n"	,	L_4
of_device_get_match_data	,	F_13
PTR_ERR	,	F_16
devm_of_phy_provider_register	,	F_26
ltq_rcu_usb2_phy_power_off	,	F_9
reset_control_deassert	,	F_6
of_phy_simple_xlate	,	V_33
syscon_node_to_regmap	,	F_14
of_node	,	V_23
GFP_KERNEL	,	V_30
device	,	V_15
dev_set_drvdata	,	F_27
devm_kzalloc	,	F_23
"failed to get 'ctrl' reset\n"	,	L_8
__be32	,	T_1
ltq_rcu_usb2_phy_ops	,	V_32
ltq_rcu_usb2_phy_init	,	F_1
dev_err	,	F_8
of_get_address	,	F_17
RCU_CFG1_DIS_THR_SHIFT	,	V_10
provider	,	V_29
"Failed to get RCU PHY reg offset\n"	,	L_3
phy_set_drvdata	,	F_25
__be32_to_cpu	,	F_18
RCU_CFG1_TX_PEE	,	V_8
slave_endianness	,	V_13
phy_reset	,	V_18
clk_prepare_enable	,	F_7
"Unable to get USB phy gate clk\n"	,	L_6
devm_clk_get	,	F_19
ana_cfg1_reg_offset	,	V_7
ltq_rcu_usb2_of_parse	,	F_12
clk_disable_unprepare	,	F_11
RCU_CFG1_DIS_THR_MASK	,	V_9
hostmode	,	V_12
EPROBE_DEFER	,	V_27
ENOENT	,	V_25
BIT	,	F_4
phy_gate_clk	,	V_19
devm_phy_create	,	F_24
regmap_update_bits	,	F_3
"phy"	,	L_5
ltq_rcu_usb2_phy_probe	,	F_22
"Failed to lookup RCU regmap\n"	,	L_2
host_endianness	,	V_14
platform_device	,	V_20
IS_ERR	,	F_15
