{
  "design": {
    "design_info": {
      "boundary_crc": "0x23BE6E008A824FE2",
      "device": "xczu15eg-ffvb1156-2-i",
      "name": "design_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "clockgen": {
        "rstn_100M": ""
      },
      "axi_interconnect": {
        "ps8_0_axi_periph": {
          "s00_couplers": {
            "auto_pc": ""
          }
        },
        "jtag_axi_0": ""
      }
    },
    "interface_ports": {
      "IFP_TEST_CTRL": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "design_0_zynq_ultra_ps_e_0_0_pl_clk0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "IFP_TEST_CTRL"
      }
    },
    "ports": {
      "clk_100M": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "IFP_TEST_CTRL"
          },
          "ASSOCIATED_RESET": {
            "value": "ARESETN",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_0_zynq_ultra_ps_e_0_0_pl_clk0"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aresetn_100M": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "clockgen": {
        "ports": {
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_100M": {
            "type": "rst",
            "direction": "I"
          },
          "axi_clk_100M": {
            "direction": "O"
          }
        },
        "components": {
          "rstn_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_0_proc_sys_reset_0_2",
            "xci_path": "ip/design_0_proc_sys_reset_0_2/design_0_proc_sys_reset_0_2.xci",
            "inst_hier_path": "clockgen/rstn_100M"
          }
        },
        "nets": {
          "ACLK_1": {
            "ports": [
              "clk_100M",
              "rstn_100M/slowest_sync_clk",
              "axi_clk_100M"
            ]
          },
          "ARESETN_1": {
            "ports": [
              "aresetn_100M",
              "rstn_100M/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "rstn_100M/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          }
        }
      },
      "axi_interconnect": {
        "interface_ports": {
          "IFP_TEST_CTRL": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_100M": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "ps8_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/design_0_ps8_0_axi_periph_0_1/design_0_ps8_0_axi_periph_0.xci",
            "inst_hier_path": "axi_interconnect/ps8_0_axi_periph",
            "xci_name": "design_0_ps8_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_0_auto_pc_0",
                    "xci_path": "ip/design_0_auto_pc_0_1/design_0_auto_pc_0.xci",
                    "inst_hier_path": "axi_interconnect/ps8_0_axi_periph/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "ps8_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "ps8_0_axi_periph_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "ps8_0_axi_periph_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              }
            }
          },
          "jtag_axi_0": {
            "vlnv": "xilinx.com:ip:jtag_axi:1.2",
            "xci_name": "design_0_jtag_axi_0_0",
            "xci_path": "ip/design_0_jtag_axi_0_0/design_0_jtag_axi_0_0.xci",
            "inst_hier_path": "axi_interconnect/jtag_axi_0",
            "interface_ports": {
              "M_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "jtag_axi_0_M_AXI": {
            "interface_ports": [
              "jtag_axi_0/M_AXI",
              "ps8_0_axi_periph/S00_AXI"
            ]
          },
          "ps8_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "IFP_TEST_CTRL",
              "ps8_0_axi_periph/M00_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "aresetn_100M",
              "ps8_0_axi_periph/ARESETN",
              "jtag_axi_0/aresetn",
              "ps8_0_axi_periph/M00_ARESETN",
              "ps8_0_axi_periph/S00_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "clk_100M",
              "ps8_0_axi_periph/S00_ACLK",
              "ps8_0_axi_periph/M00_ACLK",
              "ps8_0_axi_periph/ACLK",
              "jtag_axi_0/aclk"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_interconnect_IF_TEST_CTRL": {
        "interface_ports": [
          "IFP_TEST_CTRL",
          "axi_interconnect/IFP_TEST_CTRL"
        ]
      }
    },
    "nets": {
      "ACLK_1": {
        "ports": [
          "clk_100M",
          "clockgen/clk_100M"
        ]
      },
      "aresetn_100M_1": {
        "ports": [
          "aresetn_100M",
          "clockgen/aresetn_100M"
        ]
      },
      "clockgen_axi_clk_100M": {
        "ports": [
          "clockgen/axi_clk_100M",
          "axi_interconnect/clk_100M"
        ]
      },
      "clockgen_peripheral_aresetn": {
        "ports": [
          "clockgen/peripheral_aresetn",
          "axi_interconnect/aresetn_100M"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "IFP_TEST_CTRL": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_interconnect/jtag_axi_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_IFP_TEST_CTRL_Reg": {
                "address_block": "/IFP_TEST_CTRL/Reg",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}