// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _create_tree_HH_
#define _create_tree_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "create_tree_frequibs.h"
#include "create_tree_frequjbC.h"

namespace ap_rtl {

struct create_tree : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<9> > in_value_V_dout;
    sc_in< sc_logic > in_value_V_empty_n;
    sc_out< sc_logic > in_value_V_read;
    sc_in< sc_lv<32> > in_frequency_V_dout;
    sc_in< sc_logic > in_frequency_V_empty_n;
    sc_out< sc_logic > in_frequency_V_read;
    sc_in< sc_lv<9> > extLd_loc_dout;
    sc_in< sc_logic > extLd_loc_empty_n;
    sc_out< sc_logic > extLd_loc_read;
    sc_out< sc_lv<8> > parent_V_address0;
    sc_out< sc_logic > parent_V_ce0;
    sc_out< sc_logic > parent_V_we0;
    sc_out< sc_lv<9> > parent_V_d0;
    sc_out< sc_lv<8> > left_V_address0;
    sc_out< sc_logic > left_V_ce0;
    sc_out< sc_logic > left_V_we0;
    sc_out< sc_lv<9> > left_V_d0;
    sc_out< sc_lv<8> > right_V_address0;
    sc_out< sc_logic > right_V_ce0;
    sc_out< sc_logic > right_V_we0;
    sc_out< sc_lv<9> > right_V_d0;
    sc_out< sc_lv<9> > extLd_loc_out_din;
    sc_in< sc_logic > extLd_loc_out_full_n;
    sc_out< sc_logic > extLd_loc_out_write;


    // Module declarations
    create_tree(sc_module_name name);
    SC_HAS_PROCESS(create_tree);

    ~create_tree();

    sc_trace_file* mVcdFile;

    create_tree_frequibs* frequency_0_V_U;
    create_tree_frequjbC* frequency_1_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > in_value_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<1> > icmp_ln21_reg_762;
    sc_signal< sc_lv<1> > or_ln34_fu_616_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<1> > or_ln52_fu_669_p2;
    sc_signal< sc_logic > in_frequency_V_blk_n;
    sc_signal< sc_logic > extLd_loc_blk_n;
    sc_signal< sc_logic > extLd_loc_out_blk_n;
    sc_signal< sc_lv<9> > t_V_2_reg_245;
    sc_signal< sc_lv<9> > op_assign_reg_257;
    sc_signal< sc_lv<32> > s_frequency_V_1_reg_270;
    sc_signal< sc_lv<9> > s_value_V_1_reg_280;
    sc_signal< sc_lv<32> > node_freq_V_reg_290;
    sc_signal< sc_lv<9> > s_0_0_i_i_reg_300;
    sc_signal< sc_lv<9> > t_V_reg_311;
    sc_signal< sc_lv<9> > p_0217_2_i_i_reg_410;
    sc_signal< sc_lv<8> > reg_494;
    sc_signal< bool > ap_predicate_op112_read_state7;
    sc_signal< bool > ap_predicate_op113_read_state7;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<9> > extLd_loc_read_reg_730;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<9> > s_value_V_reg_737;
    sc_signal< sc_lv<32> > s_frequency_V_reg_742;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<10> > add_ln21_fu_501_p2;
    sc_signal< sc_lv<10> > add_ln21_reg_757;
    sc_signal< sc_lv<1> > icmp_ln21_fu_511_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > lshr_ln1_reg_766;
    sc_signal< sc_lv<9> > i_fu_536_p2;
    sc_signal< sc_lv<9> > i_reg_771;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > intermediate_freq_V_1_fu_567_p3;
    sc_signal< sc_lv<32> > intermediate_freq_V_1_reg_796;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > intermediate_freq_ne_fu_575_p3;
    sc_signal< sc_lv<32> > intermediate_freq_ne_reg_803;
    sc_signal< bool > ap_predicate_op77_read_state6;
    sc_signal< bool > ap_predicate_op78_read_state6;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<9> > tree_count_V_fu_628_p2;
    sc_signal< sc_lv<9> > in_count_V_fu_634_p2;
    sc_signal< sc_lv<8> > right_V_addr_reg_832;
    sc_signal< sc_lv<1> > or_ln52_reg_837;
    sc_signal< sc_lv<32> > add_ln209_1_fu_675_p2;
    sc_signal< sc_lv<32> > add_ln209_1_reg_841;
    sc_signal< sc_lv<1> > trunc_ln321_1_fu_681_p1;
    sc_signal< sc_lv<1> > trunc_ln321_1_reg_847;
    sc_signal< sc_lv<32> > add_ln209_fu_697_p2;
    sc_signal< sc_lv<32> > add_ln209_reg_851;
    sc_signal< sc_lv<1> > trunc_ln321_fu_703_p1;
    sc_signal< sc_lv<1> > trunc_ln321_reg_857;
    sc_signal< sc_lv<9> > in_count_V_1_fu_707_p2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<7> > frequency_0_V_address0;
    sc_signal< sc_logic > frequency_0_V_ce0;
    sc_signal< sc_logic > frequency_0_V_we0;
    sc_signal< sc_lv<32> > frequency_0_V_d0;
    sc_signal< sc_lv<32> > frequency_0_V_q0;
    sc_signal< sc_lv<7> > frequency_0_V_address1;
    sc_signal< sc_logic > frequency_0_V_ce1;
    sc_signal< sc_lv<32> > frequency_0_V_q1;
    sc_signal< sc_lv<7> > frequency_1_V_address0;
    sc_signal< sc_logic > frequency_1_V_ce0;
    sc_signal< sc_logic > frequency_1_V_we0;
    sc_signal< sc_lv<32> > frequency_1_V_d0;
    sc_signal< sc_lv<32> > frequency_1_V_q0;
    sc_signal< sc_lv<7> > frequency_1_V_address1;
    sc_signal< sc_logic > frequency_1_V_ce1;
    sc_signal< sc_lv<32> > frequency_1_V_q1;
    sc_signal< sc_lv<9> > ap_phi_mux_t_V_2_phi_fu_249_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > ap_phi_mux_op_assign_phi_fu_262_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323;
    sc_signal< sc_lv<9> > ap_phi_reg_pp0_iter0_s_value_V_2_reg_334;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345;
    sc_signal< sc_lv<9> > ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357;
    sc_signal< sc_lv<9> > ap_phi_reg_pp0_iter0_t_V_4_reg_370;
    sc_signal< sc_lv<9> > ap_phi_reg_pp0_iter0_t_V_3_reg_380;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401;
    sc_signal< sc_lv<9> > ap_phi_reg_pp0_iter0_p_0217_2_i_i_reg_410;
    sc_signal< sc_lv<9> > tree_count_V_1_fu_690_p2;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_s_next_1_2_i_i_reg_422;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422;
    sc_signal< sc_lv<9> > ap_phi_reg_pp0_iter0_s_next_0_2_i_i_reg_434;
    sc_signal< sc_lv<9> > ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_s_1_2_i_i_reg_446;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446;
    sc_signal< sc_lv<9> > ap_phi_reg_pp0_iter0_s_0_2_i_i_reg_459;
    sc_signal< sc_lv<9> > ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459;
    sc_signal< sc_lv<9> > ap_phi_reg_pp0_iter0_p_0247_2_i_i_reg_472;
    sc_signal< sc_lv<9> > ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472;
    sc_signal< sc_lv<64> > zext_ln31_fu_552_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln32_fu_558_p1;
    sc_signal< sc_lv<64> > zext_ln36_fu_622_p1;
    sc_signal< sc_lv<64> > zext_ln544_fu_583_p1;
    sc_signal< sc_lv<64> > zext_ln544_4_fu_685_p1;
    sc_signal< sc_lv<64> > zext_ln321_1_fu_713_p1;
    sc_signal< sc_lv<64> > zext_ln321_fu_719_p1;
    sc_signal< sc_lv<64> > zext_ln544_3_fu_725_p1;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<10> > extLd_cast_fu_498_p1;
    sc_signal< sc_lv<10> > zext_ln243_fu_507_p1;
    sc_signal< sc_lv<10> > zext_ln215_fu_516_p1;
    sc_signal< sc_lv<10> > ret_V_fu_520_p2;
    sc_signal< sc_lv<8> > lshr_ln_fu_542_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<1> > trunc_ln31_fu_563_p1;
    sc_signal< sc_lv<1> > icmp_ln34_1_fu_593_p2;
    sc_signal< sc_lv<1> > xor_ln34_fu_598_p2;
    sc_signal< sc_lv<1> > icmp_ln34_fu_588_p2;
    sc_signal< sc_lv<1> > and_ln34_fu_604_p2;
    sc_signal< sc_lv<1> > icmp_ln879_fu_610_p2;
    sc_signal< sc_lv<1> > icmp_ln52_1_fu_645_p2;
    sc_signal< sc_lv<1> > xor_ln52_fu_651_p2;
    sc_signal< sc_lv<1> > icmp_ln52_fu_640_p2;
    sc_signal< sc_lv<1> > and_ln52_fu_657_p2;
    sc_signal< sc_lv<1> > icmp_ln879_3_fu_663_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_590;
    sc_signal< bool > ap_condition_175;
    sc_signal< bool > ap_condition_358;
    sc_signal< bool > ap_condition_411;
    sc_signal< bool > ap_condition_668;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage2;
    static const sc_lv<8> ap_ST_fsm_pp0_stage3;
    static const sc_lv<8> ap_ST_fsm_pp0_stage4;
    static const sc_lv<8> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<9> ap_const_lv9_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln209_1_fu_675_p2();
    void thread_add_ln209_fu_697_p2();
    void thread_add_ln21_fu_501_p2();
    void thread_and_ln34_fu_604_p2();
    void thread_and_ln52_fu_657_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_condition_175();
    void thread_ap_condition_358();
    void thread_ap_condition_411();
    void thread_ap_condition_590();
    void thread_ap_condition_668();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_op_assign_phi_fu_262_p4();
    void thread_ap_phi_mux_t_V_2_phi_fu_249_p4();
    void thread_ap_phi_reg_pp0_iter0_p_0217_2_i_i_reg_410();
    void thread_ap_phi_reg_pp0_iter0_p_0247_2_i_i_reg_472();
    void thread_ap_phi_reg_pp0_iter0_s_0_2_i_i_reg_459();
    void thread_ap_phi_reg_pp0_iter0_s_1_2_i_i_reg_446();
    void thread_ap_phi_reg_pp0_iter0_s_next_0_2_i_i_reg_434();
    void thread_ap_phi_reg_pp0_iter0_s_next_1_2_i_i_reg_422();
    void thread_ap_predicate_op112_read_state7();
    void thread_ap_predicate_op113_read_state7();
    void thread_ap_predicate_op77_read_state6();
    void thread_ap_predicate_op78_read_state6();
    void thread_ap_ready();
    void thread_extLd_cast_fu_498_p1();
    void thread_extLd_loc_blk_n();
    void thread_extLd_loc_out_blk_n();
    void thread_extLd_loc_out_din();
    void thread_extLd_loc_out_write();
    void thread_extLd_loc_read();
    void thread_frequency_0_V_address0();
    void thread_frequency_0_V_address1();
    void thread_frequency_0_V_ce0();
    void thread_frequency_0_V_ce1();
    void thread_frequency_0_V_d0();
    void thread_frequency_0_V_we0();
    void thread_frequency_1_V_address0();
    void thread_frequency_1_V_address1();
    void thread_frequency_1_V_ce0();
    void thread_frequency_1_V_ce1();
    void thread_frequency_1_V_d0();
    void thread_frequency_1_V_we0();
    void thread_i_fu_536_p2();
    void thread_icmp_ln21_fu_511_p2();
    void thread_icmp_ln34_1_fu_593_p2();
    void thread_icmp_ln34_fu_588_p2();
    void thread_icmp_ln52_1_fu_645_p2();
    void thread_icmp_ln52_fu_640_p2();
    void thread_icmp_ln879_3_fu_663_p2();
    void thread_icmp_ln879_fu_610_p2();
    void thread_in_count_V_1_fu_707_p2();
    void thread_in_count_V_fu_634_p2();
    void thread_in_frequency_V_blk_n();
    void thread_in_frequency_V_read();
    void thread_in_value_V_blk_n();
    void thread_in_value_V_read();
    void thread_intermediate_freq_V_1_fu_567_p3();
    void thread_intermediate_freq_ne_fu_575_p3();
    void thread_left_V_address0();
    void thread_left_V_ce0();
    void thread_left_V_d0();
    void thread_left_V_we0();
    void thread_lshr_ln_fu_542_p4();
    void thread_or_ln34_fu_616_p2();
    void thread_or_ln52_fu_669_p2();
    void thread_parent_V_address0();
    void thread_parent_V_ce0();
    void thread_parent_V_d0();
    void thread_parent_V_we0();
    void thread_ret_V_fu_520_p2();
    void thread_right_V_address0();
    void thread_right_V_ce0();
    void thread_right_V_d0();
    void thread_right_V_we0();
    void thread_tree_count_V_1_fu_690_p2();
    void thread_tree_count_V_fu_628_p2();
    void thread_trunc_ln31_fu_563_p1();
    void thread_trunc_ln321_1_fu_681_p1();
    void thread_trunc_ln321_fu_703_p1();
    void thread_xor_ln34_fu_598_p2();
    void thread_xor_ln52_fu_651_p2();
    void thread_zext_ln215_fu_516_p1();
    void thread_zext_ln243_fu_507_p1();
    void thread_zext_ln31_fu_552_p1();
    void thread_zext_ln321_1_fu_713_p1();
    void thread_zext_ln321_fu_719_p1();
    void thread_zext_ln32_fu_558_p1();
    void thread_zext_ln36_fu_622_p1();
    void thread_zext_ln544_3_fu_725_p1();
    void thread_zext_ln544_4_fu_685_p1();
    void thread_zext_ln544_fu_583_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
