ieee transact circuit system regular paper parallel interleav design high throughput hspa lte multi standard turbo decod guohui wang student member ieee hao shen yang sun member ieee joseph cavallaro senior member ieee aida vosoughi student member ieee yuanbin guo senior member ieee abstract meet evolv data rate requir emerg wireless communic technolog parallel architectur propos implement high throughput turbo decod concurr memori read write parallel turbo decod architectur lead sever memori conflict problem major bottleneck high throughput turbo decod paper propos flexibl effici vlsi architectur solv memori conflict problem high parallel turbo decod target multi standard wireless communic system demonstr effect propos parallel interleav architectur implement hspa lte lte advanc multi standard turbo decod cmos technolog implement turbo decod consist radix map decod core chip core area clock mhz turbo decod achiev maximum decod throughput mbps hspa mode gbps lte lte advanc mode exceed peak data rate requir standard dec mun tran ieee decod channel effici implement energi complex meyr wehn kienl dec fpgas comput reconfig conf int proc standard code turbo deinterleav interleav configur implement design urib feregrino printzen perez gonzalez michel parra sandov borrayo letter electron iet decod turbo map log max improv finger vogt theori inf tran ieee interleav polynomi permut quadrat invers degre suviti ryu lahtonen theori inf tran ieee ring integ polynomi permut quadrat invers quadrat takeshita ryu jun asap processor archit syst specif appl conf int ieee proc decod turbo parallel hspa umt generat address interleav fli scalabl high guo cavallaro shen wang vosoughi syst process signal springer system mobil high multipl design decod turbo parallel reconfigur chang chen lin paper regular system circuit transact ieee sept cicc conf circuit integr custom ieee proc lte wimax mobil decod turbo radix parallel unifi park kim syst vlsi tran ieee standard wireless generat third multipl 