(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h28):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire [(4'h8):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire7;
  wire signed [(4'ha):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire [(4'hb):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (wire2 ?
                     (({wire0} && (wire0 <<< wire0)) || $signed($signed(wire2))) : (|(wire2 <= {wire2})));
  assign wire5 = (-wire4[(3'h7):(3'h4)]);
  assign wire6 = wire3[(1'h1):(1'h1)];
  assign wire7 = $unsigned(((~|wire3[(2'h3):(2'h2)]) <= $unsigned($unsigned(wire5))));
endmodule