
51_Internal_EEPROM.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000028f4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  000028f4  00002968  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001944  00000000  00000000  00002970  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000b34  00000000  00000000  000042b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00004de8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00004f28  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  00006ce1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  00007bcc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  0000897c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  00008adc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00008d69  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00009537  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 ef       	ldi	r30, 0xF4	; 244
      68:	f8 e2       	ldi	r31, 0x28	; 40
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 36       	cpi	r26, 0x68	; 104
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 fb 13 	call	0x27f6	; 0x27f6 <main>
      7a:	0c 94 78 14 	jmp	0x28f0	; 0x28f0 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 41 14 	jmp	0x2882	; 0x2882 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 5d 14 	jmp	0x28ba	; 0x28ba <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 4d 14 	jmp	0x289a	; 0x289a <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 69 14 	jmp	0x28d2	; 0x28d2 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 4d 14 	jmp	0x289a	; 0x289a <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 69 14 	jmp	0x28d2	; 0x28d2 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 41 14 	jmp	0x2882	; 0x2882 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 5d 14 	jmp	0x28ba	; 0x28ba <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 4d 14 	jmp	0x289a	; 0x289a <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 69 14 	jmp	0x28d2	; 0x28d2 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 4d 14 	jmp	0x289a	; 0x289a <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 69 14 	jmp	0x28d2	; 0x28d2 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 4d 14 	jmp	0x289a	; 0x289a <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 69 14 	jmp	0x28d2	; 0x28d2 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 51 14 	jmp	0x28a2	; 0x28a2 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 6d 14 	jmp	0x28da	; 0x28da <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <ADC_Init>:
#include"DDIO.h" // This header file includes the appropriate IO definitions for the device that has been specified by the -MCU= compiler command-line switch.
#include"DADC.h" // This header file includes the appropriate definitions and functions used to initialize the ADC with a pre-specified configurations and to get the data back from the ADC after conversion


void ADC_Init(ADC_CONFIG Config) // This Function used to configure settings of ADC: Reference voltage, Adjustment (Left, Right), Channel (Single: 0, 1...7, Differential), Prescaler (2, 4, 8...128). It takes a structure object of the data type defined as ADC_CONFIG which has 4 variables to be specified (Ref, Adjustment, Channel, Prescaler)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
     b3e:	2c 97       	sbiw	r28, 0x0c	; 12
     b40:	0f b6       	in	r0, 0x3f	; 63
     b42:	f8 94       	cli
     b44:	de bf       	out	0x3e, r29	; 62
     b46:	0f be       	out	0x3f, r0	; 63
     b48:	cd bf       	out	0x3d, r28	; 61
     b4a:	69 83       	std	Y+1, r22	; 0x01
     b4c:	7a 83       	std	Y+2, r23	; 0x02
     b4e:	8b 83       	std	Y+3, r24	; 0x03
     b50:	9c 83       	std	Y+4, r25	; 0x04

// Switching on REF (use AREF, AVCC, Internal 2.56V)
	switch(Config.Ref)
     b52:	89 81       	ldd	r24, Y+1	; 0x01
     b54:	28 2f       	mov	r18, r24
     b56:	30 e0       	ldi	r19, 0x00	; 0
     b58:	3c 87       	std	Y+12, r19	; 0x0c
     b5a:	2b 87       	std	Y+11, r18	; 0x0b
     b5c:	8b 85       	ldd	r24, Y+11	; 0x0b
     b5e:	9c 85       	ldd	r25, Y+12	; 0x0c
     b60:	81 30       	cpi	r24, 0x01	; 1
     b62:	91 05       	cpc	r25, r1
     b64:	c1 f0       	breq	.+48     	; 0xb96 <ADC_Init+0x60>
     b66:	2b 85       	ldd	r18, Y+11	; 0x0b
     b68:	3c 85       	ldd	r19, Y+12	; 0x0c
     b6a:	22 30       	cpi	r18, 0x02	; 2
     b6c:	31 05       	cpc	r19, r1
     b6e:	11 f1       	breq	.+68     	; 0xbb4 <ADC_Init+0x7e>
     b70:	8b 85       	ldd	r24, Y+11	; 0x0b
     b72:	9c 85       	ldd	r25, Y+12	; 0x0c
     b74:	00 97       	sbiw	r24, 0x00	; 0
     b76:	61 f5       	brne	.+88     	; 0xbd0 <ADC_Init+0x9a>
	{
	// REFS1 | REFS0 	0 | 0           // VREF = Input Voltage on AREF pin
	case (REF_AREF):
	CLR_BIT(ADMUX, REFS1);
     b78:	a7 e2       	ldi	r26, 0x27	; 39
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	e7 e2       	ldi	r30, 0x27	; 39
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	8f 77       	andi	r24, 0x7F	; 127
     b84:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, REFS0);
     b86:	a7 e2       	ldi	r26, 0x27	; 39
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	e7 e2       	ldi	r30, 0x27	; 39
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	8f 7b       	andi	r24, 0xBF	; 191
     b92:	8c 93       	st	X, r24
     b94:	1d c0       	rjmp	.+58     	; 0xbd0 <ADC_Init+0x9a>
	break;

	// REFS1 | REFS0 	0 | 1           // VREF = Input Voltage on AVCC pin + cap. on AFER
	case (REF_AVCC):
	CLR_BIT(ADMUX, REFS1);
     b96:	a7 e2       	ldi	r26, 0x27	; 39
     b98:	b0 e0       	ldi	r27, 0x00	; 0
     b9a:	e7 e2       	ldi	r30, 0x27	; 39
     b9c:	f0 e0       	ldi	r31, 0x00	; 0
     b9e:	80 81       	ld	r24, Z
     ba0:	8f 77       	andi	r24, 0x7F	; 127
     ba2:	8c 93       	st	X, r24
	SET_BIT(ADMUX, REFS0);
     ba4:	a7 e2       	ldi	r26, 0x27	; 39
     ba6:	b0 e0       	ldi	r27, 0x00	; 0
     ba8:	e7 e2       	ldi	r30, 0x27	; 39
     baa:	f0 e0       	ldi	r31, 0x00	; 0
     bac:	80 81       	ld	r24, Z
     bae:	80 64       	ori	r24, 0x40	; 64
     bb0:	8c 93       	st	X, r24
     bb2:	0e c0       	rjmp	.+28     	; 0xbd0 <ADC_Init+0x9a>
	break;

	// REFS1 | REFS0 	1 | 1           // VREF = Internal 2.56V + cap. on AFER
	case (REF_INTERNAL):
	SET_BIT(ADMUX, REFS1);
     bb4:	a7 e2       	ldi	r26, 0x27	; 39
     bb6:	b0 e0       	ldi	r27, 0x00	; 0
     bb8:	e7 e2       	ldi	r30, 0x27	; 39
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	80 81       	ld	r24, Z
     bbe:	80 68       	ori	r24, 0x80	; 128
     bc0:	8c 93       	st	X, r24
	SET_BIT(ADMUX, REFS0);
     bc2:	a7 e2       	ldi	r26, 0x27	; 39
     bc4:	b0 e0       	ldi	r27, 0x00	; 0
     bc6:	e7 e2       	ldi	r30, 0x27	; 39
     bc8:	f0 e0       	ldi	r31, 0x00	; 0
     bca:	80 81       	ld	r24, Z
     bcc:	80 64       	ori	r24, 0x40	; 64
     bce:	8c 93       	st	X, r24
	break;
	}

// Switching on ADJUSTMENT (Left or Right)
	switch(Config.Adjustment)
     bd0:	8a 81       	ldd	r24, Y+2	; 0x02
     bd2:	28 2f       	mov	r18, r24
     bd4:	30 e0       	ldi	r19, 0x00	; 0
     bd6:	3a 87       	std	Y+10, r19	; 0x0a
     bd8:	29 87       	std	Y+9, r18	; 0x09
     bda:	89 85       	ldd	r24, Y+9	; 0x09
     bdc:	9a 85       	ldd	r25, Y+10	; 0x0a
     bde:	00 97       	sbiw	r24, 0x00	; 0
     be0:	69 f0       	breq	.+26     	; 0xbfc <ADC_Init+0xc6>
     be2:	29 85       	ldd	r18, Y+9	; 0x09
     be4:	3a 85       	ldd	r19, Y+10	; 0x0a
     be6:	21 30       	cpi	r18, 0x01	; 1
     be8:	31 05       	cpc	r19, r1
     bea:	79 f4       	brne	.+30     	; 0xc0a <ADC_Init+0xd4>
	{
	// Left: Arrange data in this option as: [ADCH(8)] [ADCL(2) 00 0000]
	case (ADJUSTMENT_LEFT):
	SET_BIT(ADMUX, ADLAR);
     bec:	a7 e2       	ldi	r26, 0x27	; 39
     bee:	b0 e0       	ldi	r27, 0x00	; 0
     bf0:	e7 e2       	ldi	r30, 0x27	; 39
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	80 81       	ld	r24, Z
     bf6:	80 62       	ori	r24, 0x20	; 32
     bf8:	8c 93       	st	X, r24
     bfa:	07 c0       	rjmp	.+14     	; 0xc0a <ADC_Init+0xd4>
	break;

	// Right: Arrange data in this option as: [ADCH(2) 00 0000] [ADCL(8)]
	case (ADJUSTMENT_RIGHT):
	CLR_BIT(ADMUX, ADLAR);
     bfc:	a7 e2       	ldi	r26, 0x27	; 39
     bfe:	b0 e0       	ldi	r27, 0x00	; 0
     c00:	e7 e2       	ldi	r30, 0x27	; 39
     c02:	f0 e0       	ldi	r31, 0x00	; 0
     c04:	80 81       	ld	r24, Z
     c06:	8f 7d       	andi	r24, 0xDF	; 223
     c08:	8c 93       	st	X, r24
	break;
	}

// Switching on CHANNEL (Single Conversion: ADC0, ADC1...ADC7, Differential: )

		switch(Config.Channel)
     c0a:	8b 81       	ldd	r24, Y+3	; 0x03
     c0c:	28 2f       	mov	r18, r24
     c0e:	30 e0       	ldi	r19, 0x00	; 0
     c10:	38 87       	std	Y+8, r19	; 0x08
     c12:	2f 83       	std	Y+7, r18	; 0x07
     c14:	8f 81       	ldd	r24, Y+7	; 0x07
     c16:	98 85       	ldd	r25, Y+8	; 0x08
     c18:	8e 30       	cpi	r24, 0x0E	; 14
     c1a:	91 05       	cpc	r25, r1
     c1c:	09 f4       	brne	.+2      	; 0xc20 <ADC_Init+0xea>
     c1e:	ad c2       	rjmp	.+1370   	; 0x117a <ADC_Init+0x644>
     c20:	2f 81       	ldd	r18, Y+7	; 0x07
     c22:	38 85       	ldd	r19, Y+8	; 0x08
     c24:	2f 30       	cpi	r18, 0x0F	; 15
     c26:	31 05       	cpc	r19, r1
     c28:	0c f0       	brlt	.+2      	; 0xc2c <ADC_Init+0xf6>
     c2a:	54 c0       	rjmp	.+168    	; 0xcd4 <ADC_Init+0x19e>
     c2c:	8f 81       	ldd	r24, Y+7	; 0x07
     c2e:	98 85       	ldd	r25, Y+8	; 0x08
     c30:	86 30       	cpi	r24, 0x06	; 6
     c32:	91 05       	cpc	r25, r1
     c34:	09 f4       	brne	.+2      	; 0xc38 <ADC_Init+0x102>
     c36:	81 c1       	rjmp	.+770    	; 0xf3a <ADC_Init+0x404>
     c38:	2f 81       	ldd	r18, Y+7	; 0x07
     c3a:	38 85       	ldd	r19, Y+8	; 0x08
     c3c:	27 30       	cpi	r18, 0x07	; 7
     c3e:	31 05       	cpc	r19, r1
     c40:	24 f5       	brge	.+72     	; 0xc8a <ADC_Init+0x154>
     c42:	8f 81       	ldd	r24, Y+7	; 0x07
     c44:	98 85       	ldd	r25, Y+8	; 0x08
     c46:	82 30       	cpi	r24, 0x02	; 2
     c48:	91 05       	cpc	r25, r1
     c4a:	09 f4       	brne	.+2      	; 0xc4e <ADC_Init+0x118>
     c4c:	e6 c0       	rjmp	.+460    	; 0xe1a <ADC_Init+0x2e4>
     c4e:	2f 81       	ldd	r18, Y+7	; 0x07
     c50:	38 85       	ldd	r19, Y+8	; 0x08
     c52:	23 30       	cpi	r18, 0x03	; 3
     c54:	31 05       	cpc	r19, r1
     c56:	64 f4       	brge	.+24     	; 0xc70 <ADC_Init+0x13a>
     c58:	8f 81       	ldd	r24, Y+7	; 0x07
     c5a:	98 85       	ldd	r25, Y+8	; 0x08
     c5c:	00 97       	sbiw	r24, 0x00	; 0
     c5e:	09 f4       	brne	.+2      	; 0xc62 <ADC_Init+0x12c>
     c60:	94 c0       	rjmp	.+296    	; 0xd8a <ADC_Init+0x254>
     c62:	2f 81       	ldd	r18, Y+7	; 0x07
     c64:	38 85       	ldd	r19, Y+8	; 0x08
     c66:	21 30       	cpi	r18, 0x01	; 1
     c68:	31 05       	cpc	r19, r1
     c6a:	09 f4       	brne	.+2      	; 0xc6e <ADC_Init+0x138>
     c6c:	b2 c0       	rjmp	.+356    	; 0xdd2 <ADC_Init+0x29c>
     c6e:	c4 c4       	rjmp	.+2440   	; 0x15f8 <ADC_Init+0xac2>
     c70:	8f 81       	ldd	r24, Y+7	; 0x07
     c72:	98 85       	ldd	r25, Y+8	; 0x08
     c74:	84 30       	cpi	r24, 0x04	; 4
     c76:	91 05       	cpc	r25, r1
     c78:	09 f4       	brne	.+2      	; 0xc7c <ADC_Init+0x146>
     c7a:	17 c1       	rjmp	.+558    	; 0xeaa <ADC_Init+0x374>
     c7c:	2f 81       	ldd	r18, Y+7	; 0x07
     c7e:	38 85       	ldd	r19, Y+8	; 0x08
     c80:	25 30       	cpi	r18, 0x05	; 5
     c82:	31 05       	cpc	r19, r1
     c84:	0c f0       	brlt	.+2      	; 0xc88 <ADC_Init+0x152>
     c86:	35 c1       	rjmp	.+618    	; 0xef2 <ADC_Init+0x3bc>
     c88:	ec c0       	rjmp	.+472    	; 0xe62 <ADC_Init+0x32c>
     c8a:	8f 81       	ldd	r24, Y+7	; 0x07
     c8c:	98 85       	ldd	r25, Y+8	; 0x08
     c8e:	8a 30       	cpi	r24, 0x0A	; 10
     c90:	91 05       	cpc	r25, r1
     c92:	09 f4       	brne	.+2      	; 0xc96 <ADC_Init+0x160>
     c94:	e2 c1       	rjmp	.+964    	; 0x105a <ADC_Init+0x524>
     c96:	2f 81       	ldd	r18, Y+7	; 0x07
     c98:	38 85       	ldd	r19, Y+8	; 0x08
     c9a:	2b 30       	cpi	r18, 0x0B	; 11
     c9c:	31 05       	cpc	r19, r1
     c9e:	6c f4       	brge	.+26     	; 0xcba <ADC_Init+0x184>
     ca0:	8f 81       	ldd	r24, Y+7	; 0x07
     ca2:	98 85       	ldd	r25, Y+8	; 0x08
     ca4:	88 30       	cpi	r24, 0x08	; 8
     ca6:	91 05       	cpc	r25, r1
     ca8:	09 f4       	brne	.+2      	; 0xcac <ADC_Init+0x176>
     caa:	8f c1       	rjmp	.+798    	; 0xfca <ADC_Init+0x494>
     cac:	2f 81       	ldd	r18, Y+7	; 0x07
     cae:	38 85       	ldd	r19, Y+8	; 0x08
     cb0:	29 30       	cpi	r18, 0x09	; 9
     cb2:	31 05       	cpc	r19, r1
     cb4:	0c f0       	brlt	.+2      	; 0xcb8 <ADC_Init+0x182>
     cb6:	ad c1       	rjmp	.+858    	; 0x1012 <ADC_Init+0x4dc>
     cb8:	64 c1       	rjmp	.+712    	; 0xf82 <ADC_Init+0x44c>
     cba:	8f 81       	ldd	r24, Y+7	; 0x07
     cbc:	98 85       	ldd	r25, Y+8	; 0x08
     cbe:	8c 30       	cpi	r24, 0x0C	; 12
     cc0:	91 05       	cpc	r25, r1
     cc2:	09 f4       	brne	.+2      	; 0xcc6 <ADC_Init+0x190>
     cc4:	12 c2       	rjmp	.+1060   	; 0x10ea <ADC_Init+0x5b4>
     cc6:	2f 81       	ldd	r18, Y+7	; 0x07
     cc8:	38 85       	ldd	r19, Y+8	; 0x08
     cca:	2d 30       	cpi	r18, 0x0D	; 13
     ccc:	31 05       	cpc	r19, r1
     cce:	0c f0       	brlt	.+2      	; 0xcd2 <ADC_Init+0x19c>
     cd0:	30 c2       	rjmp	.+1120   	; 0x1132 <ADC_Init+0x5fc>
     cd2:	e7 c1       	rjmp	.+974    	; 0x10a2 <ADC_Init+0x56c>
     cd4:	8f 81       	ldd	r24, Y+7	; 0x07
     cd6:	98 85       	ldd	r25, Y+8	; 0x08
     cd8:	86 31       	cpi	r24, 0x16	; 22
     cda:	91 05       	cpc	r25, r1
     cdc:	09 f4       	brne	.+2      	; 0xce0 <ADC_Init+0x1aa>
     cde:	6d c3       	rjmp	.+1754   	; 0x13ba <ADC_Init+0x884>
     ce0:	2f 81       	ldd	r18, Y+7	; 0x07
     ce2:	38 85       	ldd	r19, Y+8	; 0x08
     ce4:	27 31       	cpi	r18, 0x17	; 23
     ce6:	31 05       	cpc	r19, r1
     ce8:	2c f5       	brge	.+74     	; 0xd34 <ADC_Init+0x1fe>
     cea:	8f 81       	ldd	r24, Y+7	; 0x07
     cec:	98 85       	ldd	r25, Y+8	; 0x08
     cee:	82 31       	cpi	r24, 0x12	; 18
     cf0:	91 05       	cpc	r25, r1
     cf2:	09 f4       	brne	.+2      	; 0xcf6 <ADC_Init+0x1c0>
     cf4:	d2 c2       	rjmp	.+1444   	; 0x129a <ADC_Init+0x764>
     cf6:	2f 81       	ldd	r18, Y+7	; 0x07
     cf8:	38 85       	ldd	r19, Y+8	; 0x08
     cfa:	23 31       	cpi	r18, 0x13	; 19
     cfc:	31 05       	cpc	r19, r1
     cfe:	6c f4       	brge	.+26     	; 0xd1a <ADC_Init+0x1e4>
     d00:	8f 81       	ldd	r24, Y+7	; 0x07
     d02:	98 85       	ldd	r25, Y+8	; 0x08
     d04:	80 31       	cpi	r24, 0x10	; 16
     d06:	91 05       	cpc	r25, r1
     d08:	09 f4       	brne	.+2      	; 0xd0c <ADC_Init+0x1d6>
     d0a:	7f c2       	rjmp	.+1278   	; 0x120a <ADC_Init+0x6d4>
     d0c:	2f 81       	ldd	r18, Y+7	; 0x07
     d0e:	38 85       	ldd	r19, Y+8	; 0x08
     d10:	21 31       	cpi	r18, 0x11	; 17
     d12:	31 05       	cpc	r19, r1
     d14:	0c f0       	brlt	.+2      	; 0xd18 <ADC_Init+0x1e2>
     d16:	9d c2       	rjmp	.+1338   	; 0x1252 <ADC_Init+0x71c>
     d18:	54 c2       	rjmp	.+1192   	; 0x11c2 <ADC_Init+0x68c>
     d1a:	8f 81       	ldd	r24, Y+7	; 0x07
     d1c:	98 85       	ldd	r25, Y+8	; 0x08
     d1e:	84 31       	cpi	r24, 0x14	; 20
     d20:	91 05       	cpc	r25, r1
     d22:	09 f4       	brne	.+2      	; 0xd26 <ADC_Init+0x1f0>
     d24:	02 c3       	rjmp	.+1540   	; 0x132a <ADC_Init+0x7f4>
     d26:	2f 81       	ldd	r18, Y+7	; 0x07
     d28:	38 85       	ldd	r19, Y+8	; 0x08
     d2a:	25 31       	cpi	r18, 0x15	; 21
     d2c:	31 05       	cpc	r19, r1
     d2e:	0c f0       	brlt	.+2      	; 0xd32 <ADC_Init+0x1fc>
     d30:	20 c3       	rjmp	.+1600   	; 0x1372 <ADC_Init+0x83c>
     d32:	d7 c2       	rjmp	.+1454   	; 0x12e2 <ADC_Init+0x7ac>
     d34:	8f 81       	ldd	r24, Y+7	; 0x07
     d36:	98 85       	ldd	r25, Y+8	; 0x08
     d38:	8a 31       	cpi	r24, 0x1A	; 26
     d3a:	91 05       	cpc	r25, r1
     d3c:	09 f4       	brne	.+2      	; 0xd40 <ADC_Init+0x20a>
     d3e:	cd c3       	rjmp	.+1946   	; 0x14da <ADC_Init+0x9a4>
     d40:	2f 81       	ldd	r18, Y+7	; 0x07
     d42:	38 85       	ldd	r19, Y+8	; 0x08
     d44:	2b 31       	cpi	r18, 0x1B	; 27
     d46:	31 05       	cpc	r19, r1
     d48:	6c f4       	brge	.+26     	; 0xd64 <ADC_Init+0x22e>
     d4a:	8f 81       	ldd	r24, Y+7	; 0x07
     d4c:	98 85       	ldd	r25, Y+8	; 0x08
     d4e:	88 31       	cpi	r24, 0x18	; 24
     d50:	91 05       	cpc	r25, r1
     d52:	09 f4       	brne	.+2      	; 0xd56 <ADC_Init+0x220>
     d54:	7a c3       	rjmp	.+1780   	; 0x144a <ADC_Init+0x914>
     d56:	2f 81       	ldd	r18, Y+7	; 0x07
     d58:	38 85       	ldd	r19, Y+8	; 0x08
     d5a:	29 31       	cpi	r18, 0x19	; 25
     d5c:	31 05       	cpc	r19, r1
     d5e:	0c f0       	brlt	.+2      	; 0xd62 <ADC_Init+0x22c>
     d60:	98 c3       	rjmp	.+1840   	; 0x1492 <ADC_Init+0x95c>
     d62:	4f c3       	rjmp	.+1694   	; 0x1402 <ADC_Init+0x8cc>
     d64:	8f 81       	ldd	r24, Y+7	; 0x07
     d66:	98 85       	ldd	r25, Y+8	; 0x08
     d68:	8c 31       	cpi	r24, 0x1C	; 28
     d6a:	91 05       	cpc	r25, r1
     d6c:	09 f4       	brne	.+2      	; 0xd70 <ADC_Init+0x23a>
     d6e:	fd c3       	rjmp	.+2042   	; 0x156a <ADC_Init+0xa34>
     d70:	2f 81       	ldd	r18, Y+7	; 0x07
     d72:	38 85       	ldd	r19, Y+8	; 0x08
     d74:	2c 31       	cpi	r18, 0x1C	; 28
     d76:	31 05       	cpc	r19, r1
     d78:	0c f4       	brge	.+2      	; 0xd7c <ADC_Init+0x246>
     d7a:	d3 c3       	rjmp	.+1958   	; 0x1522 <ADC_Init+0x9ec>
     d7c:	8f 81       	ldd	r24, Y+7	; 0x07
     d7e:	98 85       	ldd	r25, Y+8	; 0x08
     d80:	8d 31       	cpi	r24, 0x1D	; 29
     d82:	91 05       	cpc	r25, r1
     d84:	09 f4       	brne	.+2      	; 0xd88 <ADC_Init+0x252>
     d86:	15 c4       	rjmp	.+2090   	; 0x15b2 <ADC_Init+0xa7c>
     d88:	37 c4       	rjmp	.+2158   	; 0x15f8 <ADC_Init+0xac2>

		// Single Conversion Channels

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 0 | 0		Channel: ADC0
			case (CHANNEL_ADC0):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
     d8a:	a7 e2       	ldi	r26, 0x27	; 39
     d8c:	b0 e0       	ldi	r27, 0x00	; 0
     d8e:	e7 e2       	ldi	r30, 0x27	; 39
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	8f 7e       	andi	r24, 0xEF	; 239
     d96:	8c 93       	st	X, r24
     d98:	a7 e2       	ldi	r26, 0x27	; 39
     d9a:	b0 e0       	ldi	r27, 0x00	; 0
     d9c:	e7 e2       	ldi	r30, 0x27	; 39
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	80 81       	ld	r24, Z
     da2:	87 7f       	andi	r24, 0xF7	; 247
     da4:	8c 93       	st	X, r24
     da6:	a7 e2       	ldi	r26, 0x27	; 39
     da8:	b0 e0       	ldi	r27, 0x00	; 0
     daa:	e7 e2       	ldi	r30, 0x27	; 39
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	80 81       	ld	r24, Z
     db0:	8b 7f       	andi	r24, 0xFB	; 251
     db2:	8c 93       	st	X, r24
     db4:	a7 e2       	ldi	r26, 0x27	; 39
     db6:	b0 e0       	ldi	r27, 0x00	; 0
     db8:	e7 e2       	ldi	r30, 0x27	; 39
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	80 81       	ld	r24, Z
     dbe:	8d 7f       	andi	r24, 0xFD	; 253
     dc0:	8c 93       	st	X, r24
     dc2:	a7 e2       	ldi	r26, 0x27	; 39
     dc4:	b0 e0       	ldi	r27, 0x00	; 0
     dc6:	e7 e2       	ldi	r30, 0x27	; 39
     dc8:	f0 e0       	ldi	r31, 0x00	; 0
     dca:	80 81       	ld	r24, Z
     dcc:	8e 7f       	andi	r24, 0xFE	; 254
     dce:	8c 93       	st	X, r24
     dd0:	13 c4       	rjmp	.+2086   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 0 | 1		Channel: ADC1
			case (CHANNEL_ADC1):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
     dd2:	a7 e2       	ldi	r26, 0x27	; 39
     dd4:	b0 e0       	ldi	r27, 0x00	; 0
     dd6:	e7 e2       	ldi	r30, 0x27	; 39
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	8f 7e       	andi	r24, 0xEF	; 239
     dde:	8c 93       	st	X, r24
     de0:	a7 e2       	ldi	r26, 0x27	; 39
     de2:	b0 e0       	ldi	r27, 0x00	; 0
     de4:	e7 e2       	ldi	r30, 0x27	; 39
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	87 7f       	andi	r24, 0xF7	; 247
     dec:	8c 93       	st	X, r24
     dee:	a7 e2       	ldi	r26, 0x27	; 39
     df0:	b0 e0       	ldi	r27, 0x00	; 0
     df2:	e7 e2       	ldi	r30, 0x27	; 39
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	8b 7f       	andi	r24, 0xFB	; 251
     dfa:	8c 93       	st	X, r24
     dfc:	a7 e2       	ldi	r26, 0x27	; 39
     dfe:	b0 e0       	ldi	r27, 0x00	; 0
     e00:	e7 e2       	ldi	r30, 0x27	; 39
     e02:	f0 e0       	ldi	r31, 0x00	; 0
     e04:	80 81       	ld	r24, Z
     e06:	8d 7f       	andi	r24, 0xFD	; 253
     e08:	8c 93       	st	X, r24
     e0a:	a7 e2       	ldi	r26, 0x27	; 39
     e0c:	b0 e0       	ldi	r27, 0x00	; 0
     e0e:	e7 e2       	ldi	r30, 0x27	; 39
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	81 60       	ori	r24, 0x01	; 1
     e16:	8c 93       	st	X, r24
     e18:	ef c3       	rjmp	.+2014   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 1 | 0		Channel: ADC2
			case (CHANNEL_ADC2):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
     e1a:	a7 e2       	ldi	r26, 0x27	; 39
     e1c:	b0 e0       	ldi	r27, 0x00	; 0
     e1e:	e7 e2       	ldi	r30, 0x27	; 39
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	80 81       	ld	r24, Z
     e24:	8f 7e       	andi	r24, 0xEF	; 239
     e26:	8c 93       	st	X, r24
     e28:	a7 e2       	ldi	r26, 0x27	; 39
     e2a:	b0 e0       	ldi	r27, 0x00	; 0
     e2c:	e7 e2       	ldi	r30, 0x27	; 39
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	87 7f       	andi	r24, 0xF7	; 247
     e34:	8c 93       	st	X, r24
     e36:	a7 e2       	ldi	r26, 0x27	; 39
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	e7 e2       	ldi	r30, 0x27	; 39
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	8b 7f       	andi	r24, 0xFB	; 251
     e42:	8c 93       	st	X, r24
     e44:	a7 e2       	ldi	r26, 0x27	; 39
     e46:	b0 e0       	ldi	r27, 0x00	; 0
     e48:	e7 e2       	ldi	r30, 0x27	; 39
     e4a:	f0 e0       	ldi	r31, 0x00	; 0
     e4c:	80 81       	ld	r24, Z
     e4e:	82 60       	ori	r24, 0x02	; 2
     e50:	8c 93       	st	X, r24
     e52:	a7 e2       	ldi	r26, 0x27	; 39
     e54:	b0 e0       	ldi	r27, 0x00	; 0
     e56:	e7 e2       	ldi	r30, 0x27	; 39
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	8e 7f       	andi	r24, 0xFE	; 254
     e5e:	8c 93       	st	X, r24
     e60:	cb c3       	rjmp	.+1942   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 1 | 1		Channel: ADC3
			case (CHANNEL_ADC3):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
     e62:	a7 e2       	ldi	r26, 0x27	; 39
     e64:	b0 e0       	ldi	r27, 0x00	; 0
     e66:	e7 e2       	ldi	r30, 0x27	; 39
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	8f 7e       	andi	r24, 0xEF	; 239
     e6e:	8c 93       	st	X, r24
     e70:	a7 e2       	ldi	r26, 0x27	; 39
     e72:	b0 e0       	ldi	r27, 0x00	; 0
     e74:	e7 e2       	ldi	r30, 0x27	; 39
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	80 81       	ld	r24, Z
     e7a:	87 7f       	andi	r24, 0xF7	; 247
     e7c:	8c 93       	st	X, r24
     e7e:	a7 e2       	ldi	r26, 0x27	; 39
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	e7 e2       	ldi	r30, 0x27	; 39
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	8b 7f       	andi	r24, 0xFB	; 251
     e8a:	8c 93       	st	X, r24
     e8c:	a7 e2       	ldi	r26, 0x27	; 39
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	e7 e2       	ldi	r30, 0x27	; 39
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	80 81       	ld	r24, Z
     e96:	82 60       	ori	r24, 0x02	; 2
     e98:	8c 93       	st	X, r24
     e9a:	a7 e2       	ldi	r26, 0x27	; 39
     e9c:	b0 e0       	ldi	r27, 0x00	; 0
     e9e:	e7 e2       	ldi	r30, 0x27	; 39
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	80 81       	ld	r24, Z
     ea4:	81 60       	ori	r24, 0x01	; 1
     ea6:	8c 93       	st	X, r24
     ea8:	a7 c3       	rjmp	.+1870   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 1 | 0 | 0		Channel: ADC4
			case (CHANNEL_ADC4):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
     eaa:	a7 e2       	ldi	r26, 0x27	; 39
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	e7 e2       	ldi	r30, 0x27	; 39
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	8f 7e       	andi	r24, 0xEF	; 239
     eb6:	8c 93       	st	X, r24
     eb8:	a7 e2       	ldi	r26, 0x27	; 39
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e7 e2       	ldi	r30, 0x27	; 39
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	87 7f       	andi	r24, 0xF7	; 247
     ec4:	8c 93       	st	X, r24
     ec6:	a7 e2       	ldi	r26, 0x27	; 39
     ec8:	b0 e0       	ldi	r27, 0x00	; 0
     eca:	e7 e2       	ldi	r30, 0x27	; 39
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	84 60       	ori	r24, 0x04	; 4
     ed2:	8c 93       	st	X, r24
     ed4:	a7 e2       	ldi	r26, 0x27	; 39
     ed6:	b0 e0       	ldi	r27, 0x00	; 0
     ed8:	e7 e2       	ldi	r30, 0x27	; 39
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	8d 7f       	andi	r24, 0xFD	; 253
     ee0:	8c 93       	st	X, r24
     ee2:	a7 e2       	ldi	r26, 0x27	; 39
     ee4:	b0 e0       	ldi	r27, 0x00	; 0
     ee6:	e7 e2       	ldi	r30, 0x27	; 39
     ee8:	f0 e0       	ldi	r31, 0x00	; 0
     eea:	80 81       	ld	r24, Z
     eec:	8e 7f       	andi	r24, 0xFE	; 254
     eee:	8c 93       	st	X, r24
     ef0:	83 c3       	rjmp	.+1798   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 0 | 0 | 0		Channel: ADC5
			case (CHANNEL_ADC5):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
     ef2:	a7 e2       	ldi	r26, 0x27	; 39
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	e7 e2       	ldi	r30, 0x27	; 39
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	8f 7e       	andi	r24, 0xEF	; 239
     efe:	8c 93       	st	X, r24
     f00:	a7 e2       	ldi	r26, 0x27	; 39
     f02:	b0 e0       	ldi	r27, 0x00	; 0
     f04:	e7 e2       	ldi	r30, 0x27	; 39
     f06:	f0 e0       	ldi	r31, 0x00	; 0
     f08:	80 81       	ld	r24, Z
     f0a:	87 7f       	andi	r24, 0xF7	; 247
     f0c:	8c 93       	st	X, r24
     f0e:	a7 e2       	ldi	r26, 0x27	; 39
     f10:	b0 e0       	ldi	r27, 0x00	; 0
     f12:	e7 e2       	ldi	r30, 0x27	; 39
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	84 60       	ori	r24, 0x04	; 4
     f1a:	8c 93       	st	X, r24
     f1c:	a7 e2       	ldi	r26, 0x27	; 39
     f1e:	b0 e0       	ldi	r27, 0x00	; 0
     f20:	e7 e2       	ldi	r30, 0x27	; 39
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	80 81       	ld	r24, Z
     f26:	8d 7f       	andi	r24, 0xFD	; 253
     f28:	8c 93       	st	X, r24
     f2a:	a7 e2       	ldi	r26, 0x27	; 39
     f2c:	b0 e0       	ldi	r27, 0x00	; 0
     f2e:	e7 e2       	ldi	r30, 0x27	; 39
     f30:	f0 e0       	ldi	r31, 0x00	; 0
     f32:	80 81       	ld	r24, Z
     f34:	81 60       	ori	r24, 0x01	; 1
     f36:	8c 93       	st	X, r24
     f38:	5f c3       	rjmp	.+1726   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 1 | 1 | 0		Channel: ADC6
			case (CHANNEL_ADC6):
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
     f3a:	a7 e2       	ldi	r26, 0x27	; 39
     f3c:	b0 e0       	ldi	r27, 0x00	; 0
     f3e:	e7 e2       	ldi	r30, 0x27	; 39
     f40:	f0 e0       	ldi	r31, 0x00	; 0
     f42:	80 81       	ld	r24, Z
     f44:	8f 7e       	andi	r24, 0xEF	; 239
     f46:	8c 93       	st	X, r24
     f48:	a7 e2       	ldi	r26, 0x27	; 39
     f4a:	b0 e0       	ldi	r27, 0x00	; 0
     f4c:	e7 e2       	ldi	r30, 0x27	; 39
     f4e:	f0 e0       	ldi	r31, 0x00	; 0
     f50:	80 81       	ld	r24, Z
     f52:	87 7f       	andi	r24, 0xF7	; 247
     f54:	8c 93       	st	X, r24
     f56:	a7 e2       	ldi	r26, 0x27	; 39
     f58:	b0 e0       	ldi	r27, 0x00	; 0
     f5a:	e7 e2       	ldi	r30, 0x27	; 39
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
     f5e:	80 81       	ld	r24, Z
     f60:	84 60       	ori	r24, 0x04	; 4
     f62:	8c 93       	st	X, r24
     f64:	a7 e2       	ldi	r26, 0x27	; 39
     f66:	b0 e0       	ldi	r27, 0x00	; 0
     f68:	e7 e2       	ldi	r30, 0x27	; 39
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	80 81       	ld	r24, Z
     f6e:	82 60       	ori	r24, 0x02	; 2
     f70:	8c 93       	st	X, r24
     f72:	a7 e2       	ldi	r26, 0x27	; 39
     f74:	b0 e0       	ldi	r27, 0x00	; 0
     f76:	e7 e2       	ldi	r30, 0x27	; 39
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	80 81       	ld	r24, Z
     f7c:	8e 7f       	andi	r24, 0xFE	; 254
     f7e:	8c 93       	st	X, r24
     f80:	3b c3       	rjmp	.+1654   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 0 | 1 | 1 | 1		Channel: ADC7
			case (CHANNEL_ADC7): // 00111
			CLR_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
     f82:	a7 e2       	ldi	r26, 0x27	; 39
     f84:	b0 e0       	ldi	r27, 0x00	; 0
     f86:	e7 e2       	ldi	r30, 0x27	; 39
     f88:	f0 e0       	ldi	r31, 0x00	; 0
     f8a:	80 81       	ld	r24, Z
     f8c:	8f 7e       	andi	r24, 0xEF	; 239
     f8e:	8c 93       	st	X, r24
     f90:	a7 e2       	ldi	r26, 0x27	; 39
     f92:	b0 e0       	ldi	r27, 0x00	; 0
     f94:	e7 e2       	ldi	r30, 0x27	; 39
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	80 81       	ld	r24, Z
     f9a:	87 7f       	andi	r24, 0xF7	; 247
     f9c:	8c 93       	st	X, r24
     f9e:	a7 e2       	ldi	r26, 0x27	; 39
     fa0:	b0 e0       	ldi	r27, 0x00	; 0
     fa2:	e7 e2       	ldi	r30, 0x27	; 39
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	80 81       	ld	r24, Z
     fa8:	84 60       	ori	r24, 0x04	; 4
     faa:	8c 93       	st	X, r24
     fac:	a7 e2       	ldi	r26, 0x27	; 39
     fae:	b0 e0       	ldi	r27, 0x00	; 0
     fb0:	e7 e2       	ldi	r30, 0x27	; 39
     fb2:	f0 e0       	ldi	r31, 0x00	; 0
     fb4:	80 81       	ld	r24, Z
     fb6:	82 60       	ori	r24, 0x02	; 2
     fb8:	8c 93       	st	X, r24
     fba:	a7 e2       	ldi	r26, 0x27	; 39
     fbc:	b0 e0       	ldi	r27, 0x00	; 0
     fbe:	e7 e2       	ldi	r30, 0x27	; 39
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	80 81       	ld	r24, Z
     fc4:	81 60       	ori	r24, 0x01	; 1
     fc6:	8c 93       	st	X, r24
     fc8:	17 c3       	rjmp	.+1582   	; 0x15f8 <ADC_Init+0xac2>

		// Differential (1st Signal - 2nd Signal) * Gain

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 0 | 0 | 0		Channel: (ADC0 - ADC0)*10
			case (CHANNEL_ADC0_ADC0_10):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
     fca:	a7 e2       	ldi	r26, 0x27	; 39
     fcc:	b0 e0       	ldi	r27, 0x00	; 0
     fce:	e7 e2       	ldi	r30, 0x27	; 39
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	8f 7e       	andi	r24, 0xEF	; 239
     fd6:	8c 93       	st	X, r24
     fd8:	a7 e2       	ldi	r26, 0x27	; 39
     fda:	b0 e0       	ldi	r27, 0x00	; 0
     fdc:	e7 e2       	ldi	r30, 0x27	; 39
     fde:	f0 e0       	ldi	r31, 0x00	; 0
     fe0:	80 81       	ld	r24, Z
     fe2:	88 60       	ori	r24, 0x08	; 8
     fe4:	8c 93       	st	X, r24
     fe6:	a7 e2       	ldi	r26, 0x27	; 39
     fe8:	b0 e0       	ldi	r27, 0x00	; 0
     fea:	e7 e2       	ldi	r30, 0x27	; 39
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 81       	ld	r24, Z
     ff0:	8b 7f       	andi	r24, 0xFB	; 251
     ff2:	8c 93       	st	X, r24
     ff4:	a7 e2       	ldi	r26, 0x27	; 39
     ff6:	b0 e0       	ldi	r27, 0x00	; 0
     ff8:	e7 e2       	ldi	r30, 0x27	; 39
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	80 81       	ld	r24, Z
     ffe:	8d 7f       	andi	r24, 0xFD	; 253
    1000:	8c 93       	st	X, r24
    1002:	a7 e2       	ldi	r26, 0x27	; 39
    1004:	b0 e0       	ldi	r27, 0x00	; 0
    1006:	e7 e2       	ldi	r30, 0x27	; 39
    1008:	f0 e0       	ldi	r31, 0x00	; 0
    100a:	80 81       	ld	r24, Z
    100c:	8e 7f       	andi	r24, 0xFE	; 254
    100e:	8c 93       	st	X, r24
    1010:	f3 c2       	rjmp	.+1510   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 0 | 0 | 1		Channel: (ADC1 - ADC0)*10
			case (CHANNEL_ADC1_ADC0_10):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    1012:	a7 e2       	ldi	r26, 0x27	; 39
    1014:	b0 e0       	ldi	r27, 0x00	; 0
    1016:	e7 e2       	ldi	r30, 0x27	; 39
    1018:	f0 e0       	ldi	r31, 0x00	; 0
    101a:	80 81       	ld	r24, Z
    101c:	8f 7e       	andi	r24, 0xEF	; 239
    101e:	8c 93       	st	X, r24
    1020:	a7 e2       	ldi	r26, 0x27	; 39
    1022:	b0 e0       	ldi	r27, 0x00	; 0
    1024:	e7 e2       	ldi	r30, 0x27	; 39
    1026:	f0 e0       	ldi	r31, 0x00	; 0
    1028:	80 81       	ld	r24, Z
    102a:	88 60       	ori	r24, 0x08	; 8
    102c:	8c 93       	st	X, r24
    102e:	a7 e2       	ldi	r26, 0x27	; 39
    1030:	b0 e0       	ldi	r27, 0x00	; 0
    1032:	e7 e2       	ldi	r30, 0x27	; 39
    1034:	f0 e0       	ldi	r31, 0x00	; 0
    1036:	80 81       	ld	r24, Z
    1038:	8b 7f       	andi	r24, 0xFB	; 251
    103a:	8c 93       	st	X, r24
    103c:	a7 e2       	ldi	r26, 0x27	; 39
    103e:	b0 e0       	ldi	r27, 0x00	; 0
    1040:	e7 e2       	ldi	r30, 0x27	; 39
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	80 81       	ld	r24, Z
    1046:	8d 7f       	andi	r24, 0xFD	; 253
    1048:	8c 93       	st	X, r24
    104a:	a7 e2       	ldi	r26, 0x27	; 39
    104c:	b0 e0       	ldi	r27, 0x00	; 0
    104e:	e7 e2       	ldi	r30, 0x27	; 39
    1050:	f0 e0       	ldi	r31, 0x00	; 0
    1052:	80 81       	ld	r24, Z
    1054:	81 60       	ori	r24, 0x01	; 1
    1056:	8c 93       	st	X, r24
    1058:	cf c2       	rjmp	.+1438   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 0 | 1 | 0		Channel: (ADC0 - ADC0)*200
			case (CHANNEL_ADC0_ADC0_200):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    105a:	a7 e2       	ldi	r26, 0x27	; 39
    105c:	b0 e0       	ldi	r27, 0x00	; 0
    105e:	e7 e2       	ldi	r30, 0x27	; 39
    1060:	f0 e0       	ldi	r31, 0x00	; 0
    1062:	80 81       	ld	r24, Z
    1064:	8f 7e       	andi	r24, 0xEF	; 239
    1066:	8c 93       	st	X, r24
    1068:	a7 e2       	ldi	r26, 0x27	; 39
    106a:	b0 e0       	ldi	r27, 0x00	; 0
    106c:	e7 e2       	ldi	r30, 0x27	; 39
    106e:	f0 e0       	ldi	r31, 0x00	; 0
    1070:	80 81       	ld	r24, Z
    1072:	88 60       	ori	r24, 0x08	; 8
    1074:	8c 93       	st	X, r24
    1076:	a7 e2       	ldi	r26, 0x27	; 39
    1078:	b0 e0       	ldi	r27, 0x00	; 0
    107a:	e7 e2       	ldi	r30, 0x27	; 39
    107c:	f0 e0       	ldi	r31, 0x00	; 0
    107e:	80 81       	ld	r24, Z
    1080:	8b 7f       	andi	r24, 0xFB	; 251
    1082:	8c 93       	st	X, r24
    1084:	a7 e2       	ldi	r26, 0x27	; 39
    1086:	b0 e0       	ldi	r27, 0x00	; 0
    1088:	e7 e2       	ldi	r30, 0x27	; 39
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	82 60       	ori	r24, 0x02	; 2
    1090:	8c 93       	st	X, r24
    1092:	a7 e2       	ldi	r26, 0x27	; 39
    1094:	b0 e0       	ldi	r27, 0x00	; 0
    1096:	e7 e2       	ldi	r30, 0x27	; 39
    1098:	f0 e0       	ldi	r31, 0x00	; 0
    109a:	80 81       	ld	r24, Z
    109c:	8e 7f       	andi	r24, 0xFE	; 254
    109e:	8c 93       	st	X, r24
    10a0:	ab c2       	rjmp	.+1366   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 0 | 1 | 1		Channel: (ADC1 - ADC0)*200
			case (CHANNEL_ADC1_ADC0_200):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    10a2:	a7 e2       	ldi	r26, 0x27	; 39
    10a4:	b0 e0       	ldi	r27, 0x00	; 0
    10a6:	e7 e2       	ldi	r30, 0x27	; 39
    10a8:	f0 e0       	ldi	r31, 0x00	; 0
    10aa:	80 81       	ld	r24, Z
    10ac:	8f 7e       	andi	r24, 0xEF	; 239
    10ae:	8c 93       	st	X, r24
    10b0:	a7 e2       	ldi	r26, 0x27	; 39
    10b2:	b0 e0       	ldi	r27, 0x00	; 0
    10b4:	e7 e2       	ldi	r30, 0x27	; 39
    10b6:	f0 e0       	ldi	r31, 0x00	; 0
    10b8:	80 81       	ld	r24, Z
    10ba:	88 60       	ori	r24, 0x08	; 8
    10bc:	8c 93       	st	X, r24
    10be:	a7 e2       	ldi	r26, 0x27	; 39
    10c0:	b0 e0       	ldi	r27, 0x00	; 0
    10c2:	e7 e2       	ldi	r30, 0x27	; 39
    10c4:	f0 e0       	ldi	r31, 0x00	; 0
    10c6:	80 81       	ld	r24, Z
    10c8:	8b 7f       	andi	r24, 0xFB	; 251
    10ca:	8c 93       	st	X, r24
    10cc:	a7 e2       	ldi	r26, 0x27	; 39
    10ce:	b0 e0       	ldi	r27, 0x00	; 0
    10d0:	e7 e2       	ldi	r30, 0x27	; 39
    10d2:	f0 e0       	ldi	r31, 0x00	; 0
    10d4:	80 81       	ld	r24, Z
    10d6:	82 60       	ori	r24, 0x02	; 2
    10d8:	8c 93       	st	X, r24
    10da:	a7 e2       	ldi	r26, 0x27	; 39
    10dc:	b0 e0       	ldi	r27, 0x00	; 0
    10de:	e7 e2       	ldi	r30, 0x27	; 39
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	80 81       	ld	r24, Z
    10e4:	81 60       	ori	r24, 0x01	; 1
    10e6:	8c 93       	st	X, r24
    10e8:	87 c2       	rjmp	.+1294   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 1 | 0 | 0		Channel: (ADC2 - ADC2)*10
			case (CHANNEL_ADC2_ADC2_10):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    10ea:	a7 e2       	ldi	r26, 0x27	; 39
    10ec:	b0 e0       	ldi	r27, 0x00	; 0
    10ee:	e7 e2       	ldi	r30, 0x27	; 39
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	8f 7e       	andi	r24, 0xEF	; 239
    10f6:	8c 93       	st	X, r24
    10f8:	a7 e2       	ldi	r26, 0x27	; 39
    10fa:	b0 e0       	ldi	r27, 0x00	; 0
    10fc:	e7 e2       	ldi	r30, 0x27	; 39
    10fe:	f0 e0       	ldi	r31, 0x00	; 0
    1100:	80 81       	ld	r24, Z
    1102:	88 60       	ori	r24, 0x08	; 8
    1104:	8c 93       	st	X, r24
    1106:	a7 e2       	ldi	r26, 0x27	; 39
    1108:	b0 e0       	ldi	r27, 0x00	; 0
    110a:	e7 e2       	ldi	r30, 0x27	; 39
    110c:	f0 e0       	ldi	r31, 0x00	; 0
    110e:	80 81       	ld	r24, Z
    1110:	84 60       	ori	r24, 0x04	; 4
    1112:	8c 93       	st	X, r24
    1114:	a7 e2       	ldi	r26, 0x27	; 39
    1116:	b0 e0       	ldi	r27, 0x00	; 0
    1118:	e7 e2       	ldi	r30, 0x27	; 39
    111a:	f0 e0       	ldi	r31, 0x00	; 0
    111c:	80 81       	ld	r24, Z
    111e:	8d 7f       	andi	r24, 0xFD	; 253
    1120:	8c 93       	st	X, r24
    1122:	a7 e2       	ldi	r26, 0x27	; 39
    1124:	b0 e0       	ldi	r27, 0x00	; 0
    1126:	e7 e2       	ldi	r30, 0x27	; 39
    1128:	f0 e0       	ldi	r31, 0x00	; 0
    112a:	80 81       	ld	r24, Z
    112c:	8e 7f       	andi	r24, 0xFE	; 254
    112e:	8c 93       	st	X, r24
    1130:	63 c2       	rjmp	.+1222   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 1 | 0 | 1		Channel: (ADC3 - ADC2)*10
			case (CHANNEL_ADC3_ADC2_10):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    1132:	a7 e2       	ldi	r26, 0x27	; 39
    1134:	b0 e0       	ldi	r27, 0x00	; 0
    1136:	e7 e2       	ldi	r30, 0x27	; 39
    1138:	f0 e0       	ldi	r31, 0x00	; 0
    113a:	80 81       	ld	r24, Z
    113c:	8f 7e       	andi	r24, 0xEF	; 239
    113e:	8c 93       	st	X, r24
    1140:	a7 e2       	ldi	r26, 0x27	; 39
    1142:	b0 e0       	ldi	r27, 0x00	; 0
    1144:	e7 e2       	ldi	r30, 0x27	; 39
    1146:	f0 e0       	ldi	r31, 0x00	; 0
    1148:	80 81       	ld	r24, Z
    114a:	88 60       	ori	r24, 0x08	; 8
    114c:	8c 93       	st	X, r24
    114e:	a7 e2       	ldi	r26, 0x27	; 39
    1150:	b0 e0       	ldi	r27, 0x00	; 0
    1152:	e7 e2       	ldi	r30, 0x27	; 39
    1154:	f0 e0       	ldi	r31, 0x00	; 0
    1156:	80 81       	ld	r24, Z
    1158:	84 60       	ori	r24, 0x04	; 4
    115a:	8c 93       	st	X, r24
    115c:	a7 e2       	ldi	r26, 0x27	; 39
    115e:	b0 e0       	ldi	r27, 0x00	; 0
    1160:	e7 e2       	ldi	r30, 0x27	; 39
    1162:	f0 e0       	ldi	r31, 0x00	; 0
    1164:	80 81       	ld	r24, Z
    1166:	8d 7f       	andi	r24, 0xFD	; 253
    1168:	8c 93       	st	X, r24
    116a:	a7 e2       	ldi	r26, 0x27	; 39
    116c:	b0 e0       	ldi	r27, 0x00	; 0
    116e:	e7 e2       	ldi	r30, 0x27	; 39
    1170:	f0 e0       	ldi	r31, 0x00	; 0
    1172:	80 81       	ld	r24, Z
    1174:	81 60       	ori	r24, 0x01	; 1
    1176:	8c 93       	st	X, r24
    1178:	3f c2       	rjmp	.+1150   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 1 | 1 | 0		Channel: (ADC2 - ADC2)*200
			case (CHANNEL_ADC2_ADC2_200):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    117a:	a7 e2       	ldi	r26, 0x27	; 39
    117c:	b0 e0       	ldi	r27, 0x00	; 0
    117e:	e7 e2       	ldi	r30, 0x27	; 39
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	80 81       	ld	r24, Z
    1184:	8f 7e       	andi	r24, 0xEF	; 239
    1186:	8c 93       	st	X, r24
    1188:	a7 e2       	ldi	r26, 0x27	; 39
    118a:	b0 e0       	ldi	r27, 0x00	; 0
    118c:	e7 e2       	ldi	r30, 0x27	; 39
    118e:	f0 e0       	ldi	r31, 0x00	; 0
    1190:	80 81       	ld	r24, Z
    1192:	88 60       	ori	r24, 0x08	; 8
    1194:	8c 93       	st	X, r24
    1196:	a7 e2       	ldi	r26, 0x27	; 39
    1198:	b0 e0       	ldi	r27, 0x00	; 0
    119a:	e7 e2       	ldi	r30, 0x27	; 39
    119c:	f0 e0       	ldi	r31, 0x00	; 0
    119e:	80 81       	ld	r24, Z
    11a0:	84 60       	ori	r24, 0x04	; 4
    11a2:	8c 93       	st	X, r24
    11a4:	a7 e2       	ldi	r26, 0x27	; 39
    11a6:	b0 e0       	ldi	r27, 0x00	; 0
    11a8:	e7 e2       	ldi	r30, 0x27	; 39
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	80 81       	ld	r24, Z
    11ae:	82 60       	ori	r24, 0x02	; 2
    11b0:	8c 93       	st	X, r24
    11b2:	a7 e2       	ldi	r26, 0x27	; 39
    11b4:	b0 e0       	ldi	r27, 0x00	; 0
    11b6:	e7 e2       	ldi	r30, 0x27	; 39
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 81       	ld	r24, Z
    11bc:	8e 7f       	andi	r24, 0xFE	; 254
    11be:	8c 93       	st	X, r24
    11c0:	1b c2       	rjmp	.+1078   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		0 | 1 | 1 | 1 | 1		Channel: (ADC3 - ADC2)*200
			case (CHANNEL_ADC3_ADC2_200):
			CLR_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    11c2:	a7 e2       	ldi	r26, 0x27	; 39
    11c4:	b0 e0       	ldi	r27, 0x00	; 0
    11c6:	e7 e2       	ldi	r30, 0x27	; 39
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	8f 7e       	andi	r24, 0xEF	; 239
    11ce:	8c 93       	st	X, r24
    11d0:	a7 e2       	ldi	r26, 0x27	; 39
    11d2:	b0 e0       	ldi	r27, 0x00	; 0
    11d4:	e7 e2       	ldi	r30, 0x27	; 39
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	80 81       	ld	r24, Z
    11da:	88 60       	ori	r24, 0x08	; 8
    11dc:	8c 93       	st	X, r24
    11de:	a7 e2       	ldi	r26, 0x27	; 39
    11e0:	b0 e0       	ldi	r27, 0x00	; 0
    11e2:	e7 e2       	ldi	r30, 0x27	; 39
    11e4:	f0 e0       	ldi	r31, 0x00	; 0
    11e6:	80 81       	ld	r24, Z
    11e8:	84 60       	ori	r24, 0x04	; 4
    11ea:	8c 93       	st	X, r24
    11ec:	a7 e2       	ldi	r26, 0x27	; 39
    11ee:	b0 e0       	ldi	r27, 0x00	; 0
    11f0:	e7 e2       	ldi	r30, 0x27	; 39
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	80 81       	ld	r24, Z
    11f6:	82 60       	ori	r24, 0x02	; 2
    11f8:	8c 93       	st	X, r24
    11fa:	a7 e2       	ldi	r26, 0x27	; 39
    11fc:	b0 e0       	ldi	r27, 0x00	; 0
    11fe:	e7 e2       	ldi	r30, 0x27	; 39
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	80 81       	ld	r24, Z
    1204:	81 60       	ori	r24, 0x01	; 1
    1206:	8c 93       	st	X, r24
    1208:	f7 c1       	rjmp	.+1006   	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 0 | 0 | 0		Channel: (ADC0 - ADC1)*1
			case (CHANNEL_ADC0_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    120a:	a7 e2       	ldi	r26, 0x27	; 39
    120c:	b0 e0       	ldi	r27, 0x00	; 0
    120e:	e7 e2       	ldi	r30, 0x27	; 39
    1210:	f0 e0       	ldi	r31, 0x00	; 0
    1212:	80 81       	ld	r24, Z
    1214:	80 61       	ori	r24, 0x10	; 16
    1216:	8c 93       	st	X, r24
    1218:	a7 e2       	ldi	r26, 0x27	; 39
    121a:	b0 e0       	ldi	r27, 0x00	; 0
    121c:	e7 e2       	ldi	r30, 0x27	; 39
    121e:	f0 e0       	ldi	r31, 0x00	; 0
    1220:	80 81       	ld	r24, Z
    1222:	87 7f       	andi	r24, 0xF7	; 247
    1224:	8c 93       	st	X, r24
    1226:	a7 e2       	ldi	r26, 0x27	; 39
    1228:	b0 e0       	ldi	r27, 0x00	; 0
    122a:	e7 e2       	ldi	r30, 0x27	; 39
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	8b 7f       	andi	r24, 0xFB	; 251
    1232:	8c 93       	st	X, r24
    1234:	a7 e2       	ldi	r26, 0x27	; 39
    1236:	b0 e0       	ldi	r27, 0x00	; 0
    1238:	e7 e2       	ldi	r30, 0x27	; 39
    123a:	f0 e0       	ldi	r31, 0x00	; 0
    123c:	80 81       	ld	r24, Z
    123e:	8d 7f       	andi	r24, 0xFD	; 253
    1240:	8c 93       	st	X, r24
    1242:	a7 e2       	ldi	r26, 0x27	; 39
    1244:	b0 e0       	ldi	r27, 0x00	; 0
    1246:	e7 e2       	ldi	r30, 0x27	; 39
    1248:	f0 e0       	ldi	r31, 0x00	; 0
    124a:	80 81       	ld	r24, Z
    124c:	8e 7f       	andi	r24, 0xFE	; 254
    124e:	8c 93       	st	X, r24
    1250:	d3 c1       	rjmp	.+934    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 0 | 0 | 1		Channel: (ADC1 - ADC1)*1
			case (CHANNEL_ADC1_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    1252:	a7 e2       	ldi	r26, 0x27	; 39
    1254:	b0 e0       	ldi	r27, 0x00	; 0
    1256:	e7 e2       	ldi	r30, 0x27	; 39
    1258:	f0 e0       	ldi	r31, 0x00	; 0
    125a:	80 81       	ld	r24, Z
    125c:	80 61       	ori	r24, 0x10	; 16
    125e:	8c 93       	st	X, r24
    1260:	a7 e2       	ldi	r26, 0x27	; 39
    1262:	b0 e0       	ldi	r27, 0x00	; 0
    1264:	e7 e2       	ldi	r30, 0x27	; 39
    1266:	f0 e0       	ldi	r31, 0x00	; 0
    1268:	80 81       	ld	r24, Z
    126a:	87 7f       	andi	r24, 0xF7	; 247
    126c:	8c 93       	st	X, r24
    126e:	a7 e2       	ldi	r26, 0x27	; 39
    1270:	b0 e0       	ldi	r27, 0x00	; 0
    1272:	e7 e2       	ldi	r30, 0x27	; 39
    1274:	f0 e0       	ldi	r31, 0x00	; 0
    1276:	80 81       	ld	r24, Z
    1278:	8b 7f       	andi	r24, 0xFB	; 251
    127a:	8c 93       	st	X, r24
    127c:	a7 e2       	ldi	r26, 0x27	; 39
    127e:	b0 e0       	ldi	r27, 0x00	; 0
    1280:	e7 e2       	ldi	r30, 0x27	; 39
    1282:	f0 e0       	ldi	r31, 0x00	; 0
    1284:	80 81       	ld	r24, Z
    1286:	8d 7f       	andi	r24, 0xFD	; 253
    1288:	8c 93       	st	X, r24
    128a:	a7 e2       	ldi	r26, 0x27	; 39
    128c:	b0 e0       	ldi	r27, 0x00	; 0
    128e:	e7 e2       	ldi	r30, 0x27	; 39
    1290:	f0 e0       	ldi	r31, 0x00	; 0
    1292:	80 81       	ld	r24, Z
    1294:	81 60       	ori	r24, 0x01	; 1
    1296:	8c 93       	st	X, r24
    1298:	af c1       	rjmp	.+862    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 0 | 1 | 0		Channel: (ADC2 - ADC1)*1
			case (CHANNEL_ADC2_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    129a:	a7 e2       	ldi	r26, 0x27	; 39
    129c:	b0 e0       	ldi	r27, 0x00	; 0
    129e:	e7 e2       	ldi	r30, 0x27	; 39
    12a0:	f0 e0       	ldi	r31, 0x00	; 0
    12a2:	80 81       	ld	r24, Z
    12a4:	80 61       	ori	r24, 0x10	; 16
    12a6:	8c 93       	st	X, r24
    12a8:	a7 e2       	ldi	r26, 0x27	; 39
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	e7 e2       	ldi	r30, 0x27	; 39
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	87 7f       	andi	r24, 0xF7	; 247
    12b4:	8c 93       	st	X, r24
    12b6:	a7 e2       	ldi	r26, 0x27	; 39
    12b8:	b0 e0       	ldi	r27, 0x00	; 0
    12ba:	e7 e2       	ldi	r30, 0x27	; 39
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	80 81       	ld	r24, Z
    12c0:	8b 7f       	andi	r24, 0xFB	; 251
    12c2:	8c 93       	st	X, r24
    12c4:	a7 e2       	ldi	r26, 0x27	; 39
    12c6:	b0 e0       	ldi	r27, 0x00	; 0
    12c8:	e7 e2       	ldi	r30, 0x27	; 39
    12ca:	f0 e0       	ldi	r31, 0x00	; 0
    12cc:	80 81       	ld	r24, Z
    12ce:	82 60       	ori	r24, 0x02	; 2
    12d0:	8c 93       	st	X, r24
    12d2:	a7 e2       	ldi	r26, 0x27	; 39
    12d4:	b0 e0       	ldi	r27, 0x00	; 0
    12d6:	e7 e2       	ldi	r30, 0x27	; 39
    12d8:	f0 e0       	ldi	r31, 0x00	; 0
    12da:	80 81       	ld	r24, Z
    12dc:	8e 7f       	andi	r24, 0xFE	; 254
    12de:	8c 93       	st	X, r24
    12e0:	8b c1       	rjmp	.+790    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 0 | 1 | 1		Channel: (ADC3 - ADC1)*1
			case (CHANNEL_ADC3_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    12e2:	a7 e2       	ldi	r26, 0x27	; 39
    12e4:	b0 e0       	ldi	r27, 0x00	; 0
    12e6:	e7 e2       	ldi	r30, 0x27	; 39
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	80 81       	ld	r24, Z
    12ec:	80 61       	ori	r24, 0x10	; 16
    12ee:	8c 93       	st	X, r24
    12f0:	a7 e2       	ldi	r26, 0x27	; 39
    12f2:	b0 e0       	ldi	r27, 0x00	; 0
    12f4:	e7 e2       	ldi	r30, 0x27	; 39
    12f6:	f0 e0       	ldi	r31, 0x00	; 0
    12f8:	80 81       	ld	r24, Z
    12fa:	87 7f       	andi	r24, 0xF7	; 247
    12fc:	8c 93       	st	X, r24
    12fe:	a7 e2       	ldi	r26, 0x27	; 39
    1300:	b0 e0       	ldi	r27, 0x00	; 0
    1302:	e7 e2       	ldi	r30, 0x27	; 39
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	8b 7f       	andi	r24, 0xFB	; 251
    130a:	8c 93       	st	X, r24
    130c:	a7 e2       	ldi	r26, 0x27	; 39
    130e:	b0 e0       	ldi	r27, 0x00	; 0
    1310:	e7 e2       	ldi	r30, 0x27	; 39
    1312:	f0 e0       	ldi	r31, 0x00	; 0
    1314:	80 81       	ld	r24, Z
    1316:	82 60       	ori	r24, 0x02	; 2
    1318:	8c 93       	st	X, r24
    131a:	a7 e2       	ldi	r26, 0x27	; 39
    131c:	b0 e0       	ldi	r27, 0x00	; 0
    131e:	e7 e2       	ldi	r30, 0x27	; 39
    1320:	f0 e0       	ldi	r31, 0x00	; 0
    1322:	80 81       	ld	r24, Z
    1324:	81 60       	ori	r24, 0x01	; 1
    1326:	8c 93       	st	X, r24
    1328:	67 c1       	rjmp	.+718    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 1 | 0 | 0		Channel: (ADC4 - ADC1)*1
			case (CHANNEL_ADC4_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    132a:	a7 e2       	ldi	r26, 0x27	; 39
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	e7 e2       	ldi	r30, 0x27	; 39
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	80 61       	ori	r24, 0x10	; 16
    1336:	8c 93       	st	X, r24
    1338:	a7 e2       	ldi	r26, 0x27	; 39
    133a:	b0 e0       	ldi	r27, 0x00	; 0
    133c:	e7 e2       	ldi	r30, 0x27	; 39
    133e:	f0 e0       	ldi	r31, 0x00	; 0
    1340:	80 81       	ld	r24, Z
    1342:	87 7f       	andi	r24, 0xF7	; 247
    1344:	8c 93       	st	X, r24
    1346:	a7 e2       	ldi	r26, 0x27	; 39
    1348:	b0 e0       	ldi	r27, 0x00	; 0
    134a:	e7 e2       	ldi	r30, 0x27	; 39
    134c:	f0 e0       	ldi	r31, 0x00	; 0
    134e:	80 81       	ld	r24, Z
    1350:	84 60       	ori	r24, 0x04	; 4
    1352:	8c 93       	st	X, r24
    1354:	a7 e2       	ldi	r26, 0x27	; 39
    1356:	b0 e0       	ldi	r27, 0x00	; 0
    1358:	e7 e2       	ldi	r30, 0x27	; 39
    135a:	f0 e0       	ldi	r31, 0x00	; 0
    135c:	80 81       	ld	r24, Z
    135e:	8d 7f       	andi	r24, 0xFD	; 253
    1360:	8c 93       	st	X, r24
    1362:	a7 e2       	ldi	r26, 0x27	; 39
    1364:	b0 e0       	ldi	r27, 0x00	; 0
    1366:	e7 e2       	ldi	r30, 0x27	; 39
    1368:	f0 e0       	ldi	r31, 0x00	; 0
    136a:	80 81       	ld	r24, Z
    136c:	8e 7f       	andi	r24, 0xFE	; 254
    136e:	8c 93       	st	X, r24
    1370:	43 c1       	rjmp	.+646    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 1 | 0 | 1		Channel: (ADC5 - ADC1)*1
			case (CHANNEL_ADC5_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    1372:	a7 e2       	ldi	r26, 0x27	; 39
    1374:	b0 e0       	ldi	r27, 0x00	; 0
    1376:	e7 e2       	ldi	r30, 0x27	; 39
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	80 81       	ld	r24, Z
    137c:	80 61       	ori	r24, 0x10	; 16
    137e:	8c 93       	st	X, r24
    1380:	a7 e2       	ldi	r26, 0x27	; 39
    1382:	b0 e0       	ldi	r27, 0x00	; 0
    1384:	e7 e2       	ldi	r30, 0x27	; 39
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	80 81       	ld	r24, Z
    138a:	87 7f       	andi	r24, 0xF7	; 247
    138c:	8c 93       	st	X, r24
    138e:	a7 e2       	ldi	r26, 0x27	; 39
    1390:	b0 e0       	ldi	r27, 0x00	; 0
    1392:	e7 e2       	ldi	r30, 0x27	; 39
    1394:	f0 e0       	ldi	r31, 0x00	; 0
    1396:	80 81       	ld	r24, Z
    1398:	84 60       	ori	r24, 0x04	; 4
    139a:	8c 93       	st	X, r24
    139c:	a7 e2       	ldi	r26, 0x27	; 39
    139e:	b0 e0       	ldi	r27, 0x00	; 0
    13a0:	e7 e2       	ldi	r30, 0x27	; 39
    13a2:	f0 e0       	ldi	r31, 0x00	; 0
    13a4:	80 81       	ld	r24, Z
    13a6:	8d 7f       	andi	r24, 0xFD	; 253
    13a8:	8c 93       	st	X, r24
    13aa:	a7 e2       	ldi	r26, 0x27	; 39
    13ac:	b0 e0       	ldi	r27, 0x00	; 0
    13ae:	e7 e2       	ldi	r30, 0x27	; 39
    13b0:	f0 e0       	ldi	r31, 0x00	; 0
    13b2:	80 81       	ld	r24, Z
    13b4:	81 60       	ori	r24, 0x01	; 1
    13b6:	8c 93       	st	X, r24
    13b8:	1f c1       	rjmp	.+574    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 1 | 1 | 0		Channel: (ADC6 - ADC1)*1
			case (CHANNEL_ADC6_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    13ba:	a7 e2       	ldi	r26, 0x27	; 39
    13bc:	b0 e0       	ldi	r27, 0x00	; 0
    13be:	e7 e2       	ldi	r30, 0x27	; 39
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	80 61       	ori	r24, 0x10	; 16
    13c6:	8c 93       	st	X, r24
    13c8:	a7 e2       	ldi	r26, 0x27	; 39
    13ca:	b0 e0       	ldi	r27, 0x00	; 0
    13cc:	e7 e2       	ldi	r30, 0x27	; 39
    13ce:	f0 e0       	ldi	r31, 0x00	; 0
    13d0:	80 81       	ld	r24, Z
    13d2:	87 7f       	andi	r24, 0xF7	; 247
    13d4:	8c 93       	st	X, r24
    13d6:	a7 e2       	ldi	r26, 0x27	; 39
    13d8:	b0 e0       	ldi	r27, 0x00	; 0
    13da:	e7 e2       	ldi	r30, 0x27	; 39
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	80 81       	ld	r24, Z
    13e0:	84 60       	ori	r24, 0x04	; 4
    13e2:	8c 93       	st	X, r24
    13e4:	a7 e2       	ldi	r26, 0x27	; 39
    13e6:	b0 e0       	ldi	r27, 0x00	; 0
    13e8:	e7 e2       	ldi	r30, 0x27	; 39
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	80 81       	ld	r24, Z
    13ee:	82 60       	ori	r24, 0x02	; 2
    13f0:	8c 93       	st	X, r24
    13f2:	a7 e2       	ldi	r26, 0x27	; 39
    13f4:	b0 e0       	ldi	r27, 0x00	; 0
    13f6:	e7 e2       	ldi	r30, 0x27	; 39
    13f8:	f0 e0       	ldi	r31, 0x00	; 0
    13fa:	80 81       	ld	r24, Z
    13fc:	8e 7f       	andi	r24, 0xFE	; 254
    13fe:	8c 93       	st	X, r24
    1400:	fb c0       	rjmp	.+502    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 0 | 1 | 1 | 1		Channel: (ADC7 - ADC1)*1
			case (CHANNEL_ADC7_ADC1_1):
			SET_BIT(ADMUX, MUX4); CLR_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    1402:	a7 e2       	ldi	r26, 0x27	; 39
    1404:	b0 e0       	ldi	r27, 0x00	; 0
    1406:	e7 e2       	ldi	r30, 0x27	; 39
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	80 81       	ld	r24, Z
    140c:	80 61       	ori	r24, 0x10	; 16
    140e:	8c 93       	st	X, r24
    1410:	a7 e2       	ldi	r26, 0x27	; 39
    1412:	b0 e0       	ldi	r27, 0x00	; 0
    1414:	e7 e2       	ldi	r30, 0x27	; 39
    1416:	f0 e0       	ldi	r31, 0x00	; 0
    1418:	80 81       	ld	r24, Z
    141a:	87 7f       	andi	r24, 0xF7	; 247
    141c:	8c 93       	st	X, r24
    141e:	a7 e2       	ldi	r26, 0x27	; 39
    1420:	b0 e0       	ldi	r27, 0x00	; 0
    1422:	e7 e2       	ldi	r30, 0x27	; 39
    1424:	f0 e0       	ldi	r31, 0x00	; 0
    1426:	80 81       	ld	r24, Z
    1428:	84 60       	ori	r24, 0x04	; 4
    142a:	8c 93       	st	X, r24
    142c:	a7 e2       	ldi	r26, 0x27	; 39
    142e:	b0 e0       	ldi	r27, 0x00	; 0
    1430:	e7 e2       	ldi	r30, 0x27	; 39
    1432:	f0 e0       	ldi	r31, 0x00	; 0
    1434:	80 81       	ld	r24, Z
    1436:	82 60       	ori	r24, 0x02	; 2
    1438:	8c 93       	st	X, r24
    143a:	a7 e2       	ldi	r26, 0x27	; 39
    143c:	b0 e0       	ldi	r27, 0x00	; 0
    143e:	e7 e2       	ldi	r30, 0x27	; 39
    1440:	f0 e0       	ldi	r31, 0x00	; 0
    1442:	80 81       	ld	r24, Z
    1444:	81 60       	ori	r24, 0x01	; 1
    1446:	8c 93       	st	X, r24
    1448:	d7 c0       	rjmp	.+430    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 0 | 0 | 0		Channel: (ADC0 - ADC2)*1
			case (CHANNEL_ADC0_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    144a:	a7 e2       	ldi	r26, 0x27	; 39
    144c:	b0 e0       	ldi	r27, 0x00	; 0
    144e:	e7 e2       	ldi	r30, 0x27	; 39
    1450:	f0 e0       	ldi	r31, 0x00	; 0
    1452:	80 81       	ld	r24, Z
    1454:	80 61       	ori	r24, 0x10	; 16
    1456:	8c 93       	st	X, r24
    1458:	a7 e2       	ldi	r26, 0x27	; 39
    145a:	b0 e0       	ldi	r27, 0x00	; 0
    145c:	e7 e2       	ldi	r30, 0x27	; 39
    145e:	f0 e0       	ldi	r31, 0x00	; 0
    1460:	80 81       	ld	r24, Z
    1462:	88 60       	ori	r24, 0x08	; 8
    1464:	8c 93       	st	X, r24
    1466:	a7 e2       	ldi	r26, 0x27	; 39
    1468:	b0 e0       	ldi	r27, 0x00	; 0
    146a:	e7 e2       	ldi	r30, 0x27	; 39
    146c:	f0 e0       	ldi	r31, 0x00	; 0
    146e:	80 81       	ld	r24, Z
    1470:	8b 7f       	andi	r24, 0xFB	; 251
    1472:	8c 93       	st	X, r24
    1474:	a7 e2       	ldi	r26, 0x27	; 39
    1476:	b0 e0       	ldi	r27, 0x00	; 0
    1478:	e7 e2       	ldi	r30, 0x27	; 39
    147a:	f0 e0       	ldi	r31, 0x00	; 0
    147c:	80 81       	ld	r24, Z
    147e:	8d 7f       	andi	r24, 0xFD	; 253
    1480:	8c 93       	st	X, r24
    1482:	a7 e2       	ldi	r26, 0x27	; 39
    1484:	b0 e0       	ldi	r27, 0x00	; 0
    1486:	e7 e2       	ldi	r30, 0x27	; 39
    1488:	f0 e0       	ldi	r31, 0x00	; 0
    148a:	80 81       	ld	r24, Z
    148c:	8e 7f       	andi	r24, 0xFE	; 254
    148e:	8c 93       	st	X, r24
    1490:	b3 c0       	rjmp	.+358    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 0 | 0 | 1		Channel: (ADC1 - ADC2)*1
			case (CHANNEL_ADC1_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    1492:	a7 e2       	ldi	r26, 0x27	; 39
    1494:	b0 e0       	ldi	r27, 0x00	; 0
    1496:	e7 e2       	ldi	r30, 0x27	; 39
    1498:	f0 e0       	ldi	r31, 0x00	; 0
    149a:	80 81       	ld	r24, Z
    149c:	80 61       	ori	r24, 0x10	; 16
    149e:	8c 93       	st	X, r24
    14a0:	a7 e2       	ldi	r26, 0x27	; 39
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	e7 e2       	ldi	r30, 0x27	; 39
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	88 60       	ori	r24, 0x08	; 8
    14ac:	8c 93       	st	X, r24
    14ae:	a7 e2       	ldi	r26, 0x27	; 39
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	e7 e2       	ldi	r30, 0x27	; 39
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	80 81       	ld	r24, Z
    14b8:	8b 7f       	andi	r24, 0xFB	; 251
    14ba:	8c 93       	st	X, r24
    14bc:	a7 e2       	ldi	r26, 0x27	; 39
    14be:	b0 e0       	ldi	r27, 0x00	; 0
    14c0:	e7 e2       	ldi	r30, 0x27	; 39
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	8d 7f       	andi	r24, 0xFD	; 253
    14c8:	8c 93       	st	X, r24
    14ca:	a7 e2       	ldi	r26, 0x27	; 39
    14cc:	b0 e0       	ldi	r27, 0x00	; 0
    14ce:	e7 e2       	ldi	r30, 0x27	; 39
    14d0:	f0 e0       	ldi	r31, 0x00	; 0
    14d2:	80 81       	ld	r24, Z
    14d4:	81 60       	ori	r24, 0x01	; 1
    14d6:	8c 93       	st	X, r24
    14d8:	8f c0       	rjmp	.+286    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 0 | 1 | 0		Channel: (ADC2 - ADC2)*1
			case (CHANNEL_ADC2_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    14da:	a7 e2       	ldi	r26, 0x27	; 39
    14dc:	b0 e0       	ldi	r27, 0x00	; 0
    14de:	e7 e2       	ldi	r30, 0x27	; 39
    14e0:	f0 e0       	ldi	r31, 0x00	; 0
    14e2:	80 81       	ld	r24, Z
    14e4:	80 61       	ori	r24, 0x10	; 16
    14e6:	8c 93       	st	X, r24
    14e8:	a7 e2       	ldi	r26, 0x27	; 39
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	e7 e2       	ldi	r30, 0x27	; 39
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	88 60       	ori	r24, 0x08	; 8
    14f4:	8c 93       	st	X, r24
    14f6:	a7 e2       	ldi	r26, 0x27	; 39
    14f8:	b0 e0       	ldi	r27, 0x00	; 0
    14fa:	e7 e2       	ldi	r30, 0x27	; 39
    14fc:	f0 e0       	ldi	r31, 0x00	; 0
    14fe:	80 81       	ld	r24, Z
    1500:	8b 7f       	andi	r24, 0xFB	; 251
    1502:	8c 93       	st	X, r24
    1504:	a7 e2       	ldi	r26, 0x27	; 39
    1506:	b0 e0       	ldi	r27, 0x00	; 0
    1508:	e7 e2       	ldi	r30, 0x27	; 39
    150a:	f0 e0       	ldi	r31, 0x00	; 0
    150c:	80 81       	ld	r24, Z
    150e:	82 60       	ori	r24, 0x02	; 2
    1510:	8c 93       	st	X, r24
    1512:	a7 e2       	ldi	r26, 0x27	; 39
    1514:	b0 e0       	ldi	r27, 0x00	; 0
    1516:	e7 e2       	ldi	r30, 0x27	; 39
    1518:	f0 e0       	ldi	r31, 0x00	; 0
    151a:	80 81       	ld	r24, Z
    151c:	8e 7f       	andi	r24, 0xFE	; 254
    151e:	8c 93       	st	X, r24
    1520:	6b c0       	rjmp	.+214    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 0 | 1 | 1		Channel: (ADC3 - ADC2)*1
			case (CHANNEL_ADC3_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); CLR_BIT(ADMUX, MUX2); SET_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    1522:	a7 e2       	ldi	r26, 0x27	; 39
    1524:	b0 e0       	ldi	r27, 0x00	; 0
    1526:	e7 e2       	ldi	r30, 0x27	; 39
    1528:	f0 e0       	ldi	r31, 0x00	; 0
    152a:	80 81       	ld	r24, Z
    152c:	80 61       	ori	r24, 0x10	; 16
    152e:	8c 93       	st	X, r24
    1530:	a7 e2       	ldi	r26, 0x27	; 39
    1532:	b0 e0       	ldi	r27, 0x00	; 0
    1534:	e7 e2       	ldi	r30, 0x27	; 39
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	88 60       	ori	r24, 0x08	; 8
    153c:	8c 93       	st	X, r24
    153e:	a7 e2       	ldi	r26, 0x27	; 39
    1540:	b0 e0       	ldi	r27, 0x00	; 0
    1542:	e7 e2       	ldi	r30, 0x27	; 39
    1544:	f0 e0       	ldi	r31, 0x00	; 0
    1546:	80 81       	ld	r24, Z
    1548:	8b 7f       	andi	r24, 0xFB	; 251
    154a:	8c 93       	st	X, r24
    154c:	a7 e2       	ldi	r26, 0x27	; 39
    154e:	b0 e0       	ldi	r27, 0x00	; 0
    1550:	e7 e2       	ldi	r30, 0x27	; 39
    1552:	f0 e0       	ldi	r31, 0x00	; 0
    1554:	80 81       	ld	r24, Z
    1556:	82 60       	ori	r24, 0x02	; 2
    1558:	8c 93       	st	X, r24
    155a:	a7 e2       	ldi	r26, 0x27	; 39
    155c:	b0 e0       	ldi	r27, 0x00	; 0
    155e:	e7 e2       	ldi	r30, 0x27	; 39
    1560:	f0 e0       	ldi	r31, 0x00	; 0
    1562:	80 81       	ld	r24, Z
    1564:	81 60       	ori	r24, 0x01	; 1
    1566:	8c 93       	st	X, r24
    1568:	47 c0       	rjmp	.+142    	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 1 | 0 | 0		Channel: (ADC4 - ADC2)*1
			case (CHANNEL_ADC4_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); CLR_BIT(ADMUX, MUX0);
    156a:	a7 e2       	ldi	r26, 0x27	; 39
    156c:	b0 e0       	ldi	r27, 0x00	; 0
    156e:	e7 e2       	ldi	r30, 0x27	; 39
    1570:	f0 e0       	ldi	r31, 0x00	; 0
    1572:	80 81       	ld	r24, Z
    1574:	80 61       	ori	r24, 0x10	; 16
    1576:	8c 93       	st	X, r24
    1578:	a7 e2       	ldi	r26, 0x27	; 39
    157a:	b0 e0       	ldi	r27, 0x00	; 0
    157c:	e7 e2       	ldi	r30, 0x27	; 39
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	80 81       	ld	r24, Z
    1582:	88 60       	ori	r24, 0x08	; 8
    1584:	8c 93       	st	X, r24
    1586:	a7 e2       	ldi	r26, 0x27	; 39
    1588:	b0 e0       	ldi	r27, 0x00	; 0
    158a:	e7 e2       	ldi	r30, 0x27	; 39
    158c:	f0 e0       	ldi	r31, 0x00	; 0
    158e:	80 81       	ld	r24, Z
    1590:	84 60       	ori	r24, 0x04	; 4
    1592:	8c 93       	st	X, r24
    1594:	a7 e2       	ldi	r26, 0x27	; 39
    1596:	b0 e0       	ldi	r27, 0x00	; 0
    1598:	e7 e2       	ldi	r30, 0x27	; 39
    159a:	f0 e0       	ldi	r31, 0x00	; 0
    159c:	80 81       	ld	r24, Z
    159e:	8d 7f       	andi	r24, 0xFD	; 253
    15a0:	8c 93       	st	X, r24
    15a2:	a7 e2       	ldi	r26, 0x27	; 39
    15a4:	b0 e0       	ldi	r27, 0x00	; 0
    15a6:	e7 e2       	ldi	r30, 0x27	; 39
    15a8:	f0 e0       	ldi	r31, 0x00	; 0
    15aa:	80 81       	ld	r24, Z
    15ac:	8e 7f       	andi	r24, 0xFE	; 254
    15ae:	8c 93       	st	X, r24
    15b0:	23 c0       	rjmp	.+70     	; 0x15f8 <ADC_Init+0xac2>
			break;

			//  MUX4 | MUX3 | MUX2 | MUX1 | MUX0 		1 | 1 | 1 | 0 | 1		Channel: (ADC5 - ADC2)*1
			case (CHANNEL_ADC5_ADC2_1):
			SET_BIT(ADMUX, MUX4); SET_BIT(ADMUX, MUX3); SET_BIT(ADMUX, MUX2); CLR_BIT(ADMUX, MUX1); SET_BIT(ADMUX, MUX0);
    15b2:	a7 e2       	ldi	r26, 0x27	; 39
    15b4:	b0 e0       	ldi	r27, 0x00	; 0
    15b6:	e7 e2       	ldi	r30, 0x27	; 39
    15b8:	f0 e0       	ldi	r31, 0x00	; 0
    15ba:	80 81       	ld	r24, Z
    15bc:	80 61       	ori	r24, 0x10	; 16
    15be:	8c 93       	st	X, r24
    15c0:	a7 e2       	ldi	r26, 0x27	; 39
    15c2:	b0 e0       	ldi	r27, 0x00	; 0
    15c4:	e7 e2       	ldi	r30, 0x27	; 39
    15c6:	f0 e0       	ldi	r31, 0x00	; 0
    15c8:	80 81       	ld	r24, Z
    15ca:	88 60       	ori	r24, 0x08	; 8
    15cc:	8c 93       	st	X, r24
    15ce:	a7 e2       	ldi	r26, 0x27	; 39
    15d0:	b0 e0       	ldi	r27, 0x00	; 0
    15d2:	e7 e2       	ldi	r30, 0x27	; 39
    15d4:	f0 e0       	ldi	r31, 0x00	; 0
    15d6:	80 81       	ld	r24, Z
    15d8:	84 60       	ori	r24, 0x04	; 4
    15da:	8c 93       	st	X, r24
    15dc:	a7 e2       	ldi	r26, 0x27	; 39
    15de:	b0 e0       	ldi	r27, 0x00	; 0
    15e0:	e7 e2       	ldi	r30, 0x27	; 39
    15e2:	f0 e0       	ldi	r31, 0x00	; 0
    15e4:	80 81       	ld	r24, Z
    15e6:	8d 7f       	andi	r24, 0xFD	; 253
    15e8:	8c 93       	st	X, r24
    15ea:	a7 e2       	ldi	r26, 0x27	; 39
    15ec:	b0 e0       	ldi	r27, 0x00	; 0
    15ee:	e7 e2       	ldi	r30, 0x27	; 39
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	80 81       	ld	r24, Z
    15f4:	81 60       	ori	r24, 0x01	; 1
    15f6:	8c 93       	st	X, r24
		}



// Switching on PRESCALER (2, 4, 8, 16, 32, 64, 128)
	switch(Config.Prescaler)
    15f8:	8c 81       	ldd	r24, Y+4	; 0x04
    15fa:	28 2f       	mov	r18, r24
    15fc:	30 e0       	ldi	r19, 0x00	; 0
    15fe:	3e 83       	std	Y+6, r19	; 0x06
    1600:	2d 83       	std	Y+5, r18	; 0x05
    1602:	8d 81       	ldd	r24, Y+5	; 0x05
    1604:	9e 81       	ldd	r25, Y+6	; 0x06
    1606:	83 30       	cpi	r24, 0x03	; 3
    1608:	91 05       	cpc	r25, r1
    160a:	09 f4       	brne	.+2      	; 0x160e <ADC_Init+0xad8>
    160c:	6a c0       	rjmp	.+212    	; 0x16e2 <ADC_Init+0xbac>
    160e:	2d 81       	ldd	r18, Y+5	; 0x05
    1610:	3e 81       	ldd	r19, Y+6	; 0x06
    1612:	24 30       	cpi	r18, 0x04	; 4
    1614:	31 05       	cpc	r19, r1
    1616:	84 f4       	brge	.+32     	; 0x1638 <ADC_Init+0xb02>
    1618:	8d 81       	ldd	r24, Y+5	; 0x05
    161a:	9e 81       	ldd	r25, Y+6	; 0x06
    161c:	81 30       	cpi	r24, 0x01	; 1
    161e:	91 05       	cpc	r25, r1
    1620:	a1 f1       	breq	.+104    	; 0x168a <ADC_Init+0xb54>
    1622:	2d 81       	ldd	r18, Y+5	; 0x05
    1624:	3e 81       	ldd	r19, Y+6	; 0x06
    1626:	22 30       	cpi	r18, 0x02	; 2
    1628:	31 05       	cpc	r19, r1
    162a:	0c f0       	brlt	.+2      	; 0x162e <ADC_Init+0xaf8>
    162c:	44 c0       	rjmp	.+136    	; 0x16b6 <ADC_Init+0xb80>
    162e:	8d 81       	ldd	r24, Y+5	; 0x05
    1630:	9e 81       	ldd	r25, Y+6	; 0x06
    1632:	00 97       	sbiw	r24, 0x00	; 0
    1634:	a1 f0       	breq	.+40     	; 0x165e <ADC_Init+0xb28>
    1636:	ac c0       	rjmp	.+344    	; 0x1790 <ADC_Init+0xc5a>
    1638:	2d 81       	ldd	r18, Y+5	; 0x05
    163a:	3e 81       	ldd	r19, Y+6	; 0x06
    163c:	25 30       	cpi	r18, 0x05	; 5
    163e:	31 05       	cpc	r19, r1
    1640:	09 f4       	brne	.+2      	; 0x1644 <ADC_Init+0xb0e>
    1642:	7b c0       	rjmp	.+246    	; 0x173a <ADC_Init+0xc04>
    1644:	8d 81       	ldd	r24, Y+5	; 0x05
    1646:	9e 81       	ldd	r25, Y+6	; 0x06
    1648:	85 30       	cpi	r24, 0x05	; 5
    164a:	91 05       	cpc	r25, r1
    164c:	0c f4       	brge	.+2      	; 0x1650 <ADC_Init+0xb1a>
    164e:	5f c0       	rjmp	.+190    	; 0x170e <ADC_Init+0xbd8>
    1650:	2d 81       	ldd	r18, Y+5	; 0x05
    1652:	3e 81       	ldd	r19, Y+6	; 0x06
    1654:	26 30       	cpi	r18, 0x06	; 6
    1656:	31 05       	cpc	r19, r1
    1658:	09 f4       	brne	.+2      	; 0x165c <ADC_Init+0xb26>
    165a:	85 c0       	rjmp	.+266    	; 0x1766 <ADC_Init+0xc30>
    165c:	99 c0       	rjmp	.+306    	; 0x1790 <ADC_Init+0xc5a>
	{
		// ADPS2 | ADPS1 | ADPS0		0 | 0 | 0				Prescaler  = 2
		case (PRESCALER_2):
		CLR_BIT(ADCSRA, ADPS2); CLR_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
    165e:	a6 e2       	ldi	r26, 0x26	; 38
    1660:	b0 e0       	ldi	r27, 0x00	; 0
    1662:	e6 e2       	ldi	r30, 0x26	; 38
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	80 81       	ld	r24, Z
    1668:	8b 7f       	andi	r24, 0xFB	; 251
    166a:	8c 93       	st	X, r24
    166c:	a6 e2       	ldi	r26, 0x26	; 38
    166e:	b0 e0       	ldi	r27, 0x00	; 0
    1670:	e6 e2       	ldi	r30, 0x26	; 38
    1672:	f0 e0       	ldi	r31, 0x00	; 0
    1674:	80 81       	ld	r24, Z
    1676:	8d 7f       	andi	r24, 0xFD	; 253
    1678:	8c 93       	st	X, r24
    167a:	a6 e2       	ldi	r26, 0x26	; 38
    167c:	b0 e0       	ldi	r27, 0x00	; 0
    167e:	e6 e2       	ldi	r30, 0x26	; 38
    1680:	f0 e0       	ldi	r31, 0x00	; 0
    1682:	80 81       	ld	r24, Z
    1684:	8e 7f       	andi	r24, 0xFE	; 254
    1686:	8c 93       	st	X, r24
    1688:	83 c0       	rjmp	.+262    	; 0x1790 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		0 | 1 | 0				Prescaler  = 4
		case (PRESCALER_4):
		CLR_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
    168a:	a6 e2       	ldi	r26, 0x26	; 38
    168c:	b0 e0       	ldi	r27, 0x00	; 0
    168e:	e6 e2       	ldi	r30, 0x26	; 38
    1690:	f0 e0       	ldi	r31, 0x00	; 0
    1692:	80 81       	ld	r24, Z
    1694:	8b 7f       	andi	r24, 0xFB	; 251
    1696:	8c 93       	st	X, r24
    1698:	a6 e2       	ldi	r26, 0x26	; 38
    169a:	b0 e0       	ldi	r27, 0x00	; 0
    169c:	e6 e2       	ldi	r30, 0x26	; 38
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	82 60       	ori	r24, 0x02	; 2
    16a4:	8c 93       	st	X, r24
    16a6:	a6 e2       	ldi	r26, 0x26	; 38
    16a8:	b0 e0       	ldi	r27, 0x00	; 0
    16aa:	e6 e2       	ldi	r30, 0x26	; 38
    16ac:	f0 e0       	ldi	r31, 0x00	; 0
    16ae:	80 81       	ld	r24, Z
    16b0:	8e 7f       	andi	r24, 0xFE	; 254
    16b2:	8c 93       	st	X, r24
    16b4:	6d c0       	rjmp	.+218    	; 0x1790 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		0 | 1 | 1				Prescaler  = 8
		case (PRESCALER_8):
		CLR_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); SET_BIT(ADCSRA, ADPS0);
    16b6:	a6 e2       	ldi	r26, 0x26	; 38
    16b8:	b0 e0       	ldi	r27, 0x00	; 0
    16ba:	e6 e2       	ldi	r30, 0x26	; 38
    16bc:	f0 e0       	ldi	r31, 0x00	; 0
    16be:	80 81       	ld	r24, Z
    16c0:	8b 7f       	andi	r24, 0xFB	; 251
    16c2:	8c 93       	st	X, r24
    16c4:	a6 e2       	ldi	r26, 0x26	; 38
    16c6:	b0 e0       	ldi	r27, 0x00	; 0
    16c8:	e6 e2       	ldi	r30, 0x26	; 38
    16ca:	f0 e0       	ldi	r31, 0x00	; 0
    16cc:	80 81       	ld	r24, Z
    16ce:	82 60       	ori	r24, 0x02	; 2
    16d0:	8c 93       	st	X, r24
    16d2:	a6 e2       	ldi	r26, 0x26	; 38
    16d4:	b0 e0       	ldi	r27, 0x00	; 0
    16d6:	e6 e2       	ldi	r30, 0x26	; 38
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	80 81       	ld	r24, Z
    16dc:	81 60       	ori	r24, 0x01	; 1
    16de:	8c 93       	st	X, r24
    16e0:	57 c0       	rjmp	.+174    	; 0x1790 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		1 | 0 | 0				Prescaler  = 16
		case (PRESCALER_16): //
		SET_BIT(ADCSRA, ADPS2); CLR_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
    16e2:	a6 e2       	ldi	r26, 0x26	; 38
    16e4:	b0 e0       	ldi	r27, 0x00	; 0
    16e6:	e6 e2       	ldi	r30, 0x26	; 38
    16e8:	f0 e0       	ldi	r31, 0x00	; 0
    16ea:	80 81       	ld	r24, Z
    16ec:	84 60       	ori	r24, 0x04	; 4
    16ee:	8c 93       	st	X, r24
    16f0:	a6 e2       	ldi	r26, 0x26	; 38
    16f2:	b0 e0       	ldi	r27, 0x00	; 0
    16f4:	e6 e2       	ldi	r30, 0x26	; 38
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	80 81       	ld	r24, Z
    16fa:	8d 7f       	andi	r24, 0xFD	; 253
    16fc:	8c 93       	st	X, r24
    16fe:	a6 e2       	ldi	r26, 0x26	; 38
    1700:	b0 e0       	ldi	r27, 0x00	; 0
    1702:	e6 e2       	ldi	r30, 0x26	; 38
    1704:	f0 e0       	ldi	r31, 0x00	; 0
    1706:	80 81       	ld	r24, Z
    1708:	8e 7f       	andi	r24, 0xFE	; 254
    170a:	8c 93       	st	X, r24
    170c:	41 c0       	rjmp	.+130    	; 0x1790 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		1 | 0 | 1				Prescaler  = 32
		case (PRESCALER_32): //
		SET_BIT(ADCSRA, ADPS2); CLR_BIT(ADCSRA, ADPS1); SET_BIT(ADCSRA, ADPS0);
    170e:	a6 e2       	ldi	r26, 0x26	; 38
    1710:	b0 e0       	ldi	r27, 0x00	; 0
    1712:	e6 e2       	ldi	r30, 0x26	; 38
    1714:	f0 e0       	ldi	r31, 0x00	; 0
    1716:	80 81       	ld	r24, Z
    1718:	84 60       	ori	r24, 0x04	; 4
    171a:	8c 93       	st	X, r24
    171c:	a6 e2       	ldi	r26, 0x26	; 38
    171e:	b0 e0       	ldi	r27, 0x00	; 0
    1720:	e6 e2       	ldi	r30, 0x26	; 38
    1722:	f0 e0       	ldi	r31, 0x00	; 0
    1724:	80 81       	ld	r24, Z
    1726:	8d 7f       	andi	r24, 0xFD	; 253
    1728:	8c 93       	st	X, r24
    172a:	a6 e2       	ldi	r26, 0x26	; 38
    172c:	b0 e0       	ldi	r27, 0x00	; 0
    172e:	e6 e2       	ldi	r30, 0x26	; 38
    1730:	f0 e0       	ldi	r31, 0x00	; 0
    1732:	80 81       	ld	r24, Z
    1734:	81 60       	ori	r24, 0x01	; 1
    1736:	8c 93       	st	X, r24
    1738:	2b c0       	rjmp	.+86     	; 0x1790 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		1 | 1 | 0				Prescaler  = 64
		case (PRESCALER_64):
		SET_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); CLR_BIT(ADCSRA, ADPS0);
    173a:	a6 e2       	ldi	r26, 0x26	; 38
    173c:	b0 e0       	ldi	r27, 0x00	; 0
    173e:	e6 e2       	ldi	r30, 0x26	; 38
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	80 81       	ld	r24, Z
    1744:	84 60       	ori	r24, 0x04	; 4
    1746:	8c 93       	st	X, r24
    1748:	a6 e2       	ldi	r26, 0x26	; 38
    174a:	b0 e0       	ldi	r27, 0x00	; 0
    174c:	e6 e2       	ldi	r30, 0x26	; 38
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	80 81       	ld	r24, Z
    1752:	82 60       	ori	r24, 0x02	; 2
    1754:	8c 93       	st	X, r24
    1756:	a6 e2       	ldi	r26, 0x26	; 38
    1758:	b0 e0       	ldi	r27, 0x00	; 0
    175a:	e6 e2       	ldi	r30, 0x26	; 38
    175c:	f0 e0       	ldi	r31, 0x00	; 0
    175e:	80 81       	ld	r24, Z
    1760:	8e 7f       	andi	r24, 0xFE	; 254
    1762:	8c 93       	st	X, r24
    1764:	15 c0       	rjmp	.+42     	; 0x1790 <ADC_Init+0xc5a>
		break;

		// ADPS2 | ADPS1 | ADPS0		1 | 1 | 1				Prescaler  = 128
		case (PRESCALER_128):
		SET_BIT(ADCSRA, ADPS2); SET_BIT(ADCSRA, ADPS1); SET_BIT(ADCSRA, ADPS0);
    1766:	a6 e2       	ldi	r26, 0x26	; 38
    1768:	b0 e0       	ldi	r27, 0x00	; 0
    176a:	e6 e2       	ldi	r30, 0x26	; 38
    176c:	f0 e0       	ldi	r31, 0x00	; 0
    176e:	80 81       	ld	r24, Z
    1770:	84 60       	ori	r24, 0x04	; 4
    1772:	8c 93       	st	X, r24
    1774:	a6 e2       	ldi	r26, 0x26	; 38
    1776:	b0 e0       	ldi	r27, 0x00	; 0
    1778:	e6 e2       	ldi	r30, 0x26	; 38
    177a:	f0 e0       	ldi	r31, 0x00	; 0
    177c:	80 81       	ld	r24, Z
    177e:	82 60       	ori	r24, 0x02	; 2
    1780:	8c 93       	st	X, r24
    1782:	a6 e2       	ldi	r26, 0x26	; 38
    1784:	b0 e0       	ldi	r27, 0x00	; 0
    1786:	e6 e2       	ldi	r30, 0x26	; 38
    1788:	f0 e0       	ldi	r31, 0x00	; 0
    178a:	80 81       	ld	r24, Z
    178c:	81 60       	ori	r24, 0x01	; 1
    178e:	8c 93       	st	X, r24
		break;
	}

// Enabling ADC to start, give power only not starting conversion
	SET_BIT(ADCSRA, ADEN);
    1790:	a6 e2       	ldi	r26, 0x26	; 38
    1792:	b0 e0       	ldi	r27, 0x00	; 0
    1794:	e6 e2       	ldi	r30, 0x26	; 38
    1796:	f0 e0       	ldi	r31, 0x00	; 0
    1798:	80 81       	ld	r24, Z
    179a:	80 68       	ori	r24, 0x80	; 128
    179c:	8c 93       	st	X, r24
}
    179e:	2c 96       	adiw	r28, 0x0c	; 12
    17a0:	0f b6       	in	r0, 0x3f	; 63
    17a2:	f8 94       	cli
    17a4:	de bf       	out	0x3e, r29	; 62
    17a6:	0f be       	out	0x3f, r0	; 63
    17a8:	cd bf       	out	0x3d, r28	; 61
    17aa:	cf 91       	pop	r28
    17ac:	df 91       	pop	r29
    17ae:	08 95       	ret

000017b0 <ADC_GetData>:


// Want to return all the resolution of 10 bits, so need u16
u16 ADC_GetData(void) // This Function is used to get the data from the ADC data registers (ADCH(8-bit), ADCL(8-bit) == 16-bit) after the ADC conversion process completes
{
    17b0:	df 93       	push	r29
    17b2:	cf 93       	push	r28
    17b4:	00 d0       	rcall	.+0      	; 0x17b6 <ADC_GetData+0x6>
    17b6:	cd b7       	in	r28, 0x3d	; 61
    17b8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA, ADSC); // Start Conversion
    17ba:	a6 e2       	ldi	r26, 0x26	; 38
    17bc:	b0 e0       	ldi	r27, 0x00	; 0
    17be:	e6 e2       	ldi	r30, 0x26	; 38
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z
    17c4:	80 64       	ori	r24, 0x40	; 64
    17c6:	8c 93       	st	X, r24

	while(ADCIF == 0); // wait here as the ADC interrupt flag is not 1. If 1, it ADC finished conversion
    17c8:	e6 e2       	ldi	r30, 0x26	; 38
    17ca:	f0 e0       	ldi	r31, 0x00	; 0
    17cc:	80 81       	ld	r24, Z
    17ce:	82 95       	swap	r24
    17d0:	8f 70       	andi	r24, 0x0F	; 15
    17d2:	88 2f       	mov	r24, r24
    17d4:	90 e0       	ldi	r25, 0x00	; 0
    17d6:	81 70       	andi	r24, 0x01	; 1
    17d8:	90 70       	andi	r25, 0x00	; 0
    17da:	00 97       	sbiw	r24, 0x00	; 0
    17dc:	a9 f3       	breq	.-22     	; 0x17c8 <ADC_GetData+0x18>

	u16 data = 0; // used to store the data got from ADC after Conversion
    17de:	1a 82       	std	Y+2, r1	; 0x02
    17e0:	19 82       	std	Y+1, r1	; 0x01
	data = ADCL; // 0000 0000 [ADCL (2) 00 0000]
    17e2:	e4 e2       	ldi	r30, 0x24	; 36
    17e4:	f0 e0       	ldi	r31, 0x00	; 0
    17e6:	80 81       	ld	r24, Z
    17e8:	88 2f       	mov	r24, r24
    17ea:	90 e0       	ldi	r25, 0x00	; 0
    17ec:	9a 83       	std	Y+2, r25	; 0x02
    17ee:	89 83       	std	Y+1, r24	; 0x01
	data = data | (ADCH << 8); // [ADCH (8)] | [ADCL (2) 00 0000]
    17f0:	e5 e2       	ldi	r30, 0x25	; 37
    17f2:	f0 e0       	ldi	r31, 0x00	; 0
    17f4:	80 81       	ld	r24, Z
    17f6:	88 2f       	mov	r24, r24
    17f8:	90 e0       	ldi	r25, 0x00	; 0
    17fa:	98 2f       	mov	r25, r24
    17fc:	88 27       	eor	r24, r24
    17fe:	9c 01       	movw	r18, r24
    1800:	89 81       	ldd	r24, Y+1	; 0x01
    1802:	9a 81       	ldd	r25, Y+2	; 0x02
    1804:	82 2b       	or	r24, r18
    1806:	93 2b       	or	r25, r19
    1808:	9a 83       	std	Y+2, r25	; 0x02
    180a:	89 83       	std	Y+1, r24	; 0x01

	SET_BIT(ADCSRA, ADIF); // Clear Interrupt Flag by writing 1
    180c:	a6 e2       	ldi	r26, 0x26	; 38
    180e:	b0 e0       	ldi	r27, 0x00	; 0
    1810:	e6 e2       	ldi	r30, 0x26	; 38
    1812:	f0 e0       	ldi	r31, 0x00	; 0
    1814:	80 81       	ld	r24, Z
    1816:	80 61       	ori	r24, 0x10	; 16
    1818:	8c 93       	st	X, r24

	return data; // return the data after conversion
    181a:	89 81       	ldd	r24, Y+1	; 0x01
    181c:	9a 81       	ldd	r25, Y+2	; 0x02
}
    181e:	0f 90       	pop	r0
    1820:	0f 90       	pop	r0
    1822:	cf 91       	pop	r28
    1824:	df 91       	pop	r29
    1826:	08 95       	ret

00001828 <SetPinDirection>:
*/
#include"DDIO.h" // This header file includes the appropriate IO definitions for the device that has been specified by the -MCU= compiler command-line switch.

// Function (1):  to set the pin number (0 to 31) direction as Input(floating)/Output/Input(pull up)
void SetPinDirection(u8 PinNumber, u8 PinDirection)
{
    1828:	df 93       	push	r29
    182a:	cf 93       	push	r28
    182c:	00 d0       	rcall	.+0      	; 0x182e <SetPinDirection+0x6>
    182e:	0f 92       	push	r0
    1830:	cd b7       	in	r28, 0x3d	; 61
    1832:	de b7       	in	r29, 0x3e	; 62
    1834:	8a 83       	std	Y+2, r24	; 0x02
    1836:	6b 83       	std	Y+3, r22	; 0x03
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
    1838:	8a 81       	ldd	r24, Y+2	; 0x02
    183a:	86 95       	lsr	r24
    183c:	86 95       	lsr	r24
    183e:	86 95       	lsr	r24
    1840:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7

	// 0 for port A
		if (PortLetter == PortA_Letter)
    1842:	89 81       	ldd	r24, Y+1	; 0x01
    1844:	88 23       	and	r24, r24
    1846:	09 f0       	breq	.+2      	; 0x184a <SetPinDirection+0x22>
    1848:	66 c0       	rjmp	.+204    	; 0x1916 <SetPinDirection+0xee>
		{
			//DDRA
			if (PinDirection == INPUT) // Input (floating)
    184a:	8b 81       	ldd	r24, Y+3	; 0x03
    184c:	88 23       	and	r24, r24
    184e:	c1 f4       	brne	.+48     	; 0x1880 <SetPinDirection+0x58>
			{
				CLR_BIT(DDRA, PinNumber%NUM);
    1850:	aa e3       	ldi	r26, 0x3A	; 58
    1852:	b0 e0       	ldi	r27, 0x00	; 0
    1854:	ea e3       	ldi	r30, 0x3A	; 58
    1856:	f0 e0       	ldi	r31, 0x00	; 0
    1858:	80 81       	ld	r24, Z
    185a:	48 2f       	mov	r20, r24
    185c:	8a 81       	ldd	r24, Y+2	; 0x02
    185e:	88 2f       	mov	r24, r24
    1860:	90 e0       	ldi	r25, 0x00	; 0
    1862:	9c 01       	movw	r18, r24
    1864:	27 70       	andi	r18, 0x07	; 7
    1866:	30 70       	andi	r19, 0x00	; 0
    1868:	81 e0       	ldi	r24, 0x01	; 1
    186a:	90 e0       	ldi	r25, 0x00	; 0
    186c:	02 2e       	mov	r0, r18
    186e:	02 c0       	rjmp	.+4      	; 0x1874 <SetPinDirection+0x4c>
    1870:	88 0f       	add	r24, r24
    1872:	99 1f       	adc	r25, r25
    1874:	0a 94       	dec	r0
    1876:	e2 f7       	brpl	.-8      	; 0x1870 <SetPinDirection+0x48>
    1878:	80 95       	com	r24
    187a:	84 23       	and	r24, r20
    187c:	8c 93       	st	X, r24
    187e:	87 c1       	rjmp	.+782    	; 0x1b8e <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    1880:	8b 81       	ldd	r24, Y+3	; 0x03
    1882:	81 30       	cpi	r24, 0x01	; 1
    1884:	b9 f4       	brne	.+46     	; 0x18b4 <SetPinDirection+0x8c>
			{
				SET_BIT(DDRA, PinNumber%NUM);
    1886:	aa e3       	ldi	r26, 0x3A	; 58
    1888:	b0 e0       	ldi	r27, 0x00	; 0
    188a:	ea e3       	ldi	r30, 0x3A	; 58
    188c:	f0 e0       	ldi	r31, 0x00	; 0
    188e:	80 81       	ld	r24, Z
    1890:	48 2f       	mov	r20, r24
    1892:	8a 81       	ldd	r24, Y+2	; 0x02
    1894:	88 2f       	mov	r24, r24
    1896:	90 e0       	ldi	r25, 0x00	; 0
    1898:	9c 01       	movw	r18, r24
    189a:	27 70       	andi	r18, 0x07	; 7
    189c:	30 70       	andi	r19, 0x00	; 0
    189e:	81 e0       	ldi	r24, 0x01	; 1
    18a0:	90 e0       	ldi	r25, 0x00	; 0
    18a2:	02 2e       	mov	r0, r18
    18a4:	02 c0       	rjmp	.+4      	; 0x18aa <SetPinDirection+0x82>
    18a6:	88 0f       	add	r24, r24
    18a8:	99 1f       	adc	r25, r25
    18aa:	0a 94       	dec	r0
    18ac:	e2 f7       	brpl	.-8      	; 0x18a6 <SetPinDirection+0x7e>
    18ae:	84 2b       	or	r24, r20
    18b0:	8c 93       	st	X, r24
    18b2:	6d c1       	rjmp	.+730    	; 0x1b8e <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    18b4:	8b 81       	ldd	r24, Y+3	; 0x03
    18b6:	82 30       	cpi	r24, 0x02	; 2
    18b8:	09 f0       	breq	.+2      	; 0x18bc <SetPinDirection+0x94>
    18ba:	69 c1       	rjmp	.+722    	; 0x1b8e <SetPinDirection+0x366>
			{
				CLR_BIT(DDRA, PinNumber%NUM); // define as input
    18bc:	aa e3       	ldi	r26, 0x3A	; 58
    18be:	b0 e0       	ldi	r27, 0x00	; 0
    18c0:	ea e3       	ldi	r30, 0x3A	; 58
    18c2:	f0 e0       	ldi	r31, 0x00	; 0
    18c4:	80 81       	ld	r24, Z
    18c6:	48 2f       	mov	r20, r24
    18c8:	8a 81       	ldd	r24, Y+2	; 0x02
    18ca:	88 2f       	mov	r24, r24
    18cc:	90 e0       	ldi	r25, 0x00	; 0
    18ce:	9c 01       	movw	r18, r24
    18d0:	27 70       	andi	r18, 0x07	; 7
    18d2:	30 70       	andi	r19, 0x00	; 0
    18d4:	81 e0       	ldi	r24, 0x01	; 1
    18d6:	90 e0       	ldi	r25, 0x00	; 0
    18d8:	02 c0       	rjmp	.+4      	; 0x18de <SetPinDirection+0xb6>
    18da:	88 0f       	add	r24, r24
    18dc:	99 1f       	adc	r25, r25
    18de:	2a 95       	dec	r18
    18e0:	e2 f7       	brpl	.-8      	; 0x18da <SetPinDirection+0xb2>
    18e2:	80 95       	com	r24
    18e4:	84 23       	and	r24, r20
    18e6:	8c 93       	st	X, r24
				SET_BIT(PORTA, PinNumber%NUM); // write high to be Input (pull up)
    18e8:	ab e3       	ldi	r26, 0x3B	; 59
    18ea:	b0 e0       	ldi	r27, 0x00	; 0
    18ec:	eb e3       	ldi	r30, 0x3B	; 59
    18ee:	f0 e0       	ldi	r31, 0x00	; 0
    18f0:	80 81       	ld	r24, Z
    18f2:	48 2f       	mov	r20, r24
    18f4:	8a 81       	ldd	r24, Y+2	; 0x02
    18f6:	88 2f       	mov	r24, r24
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	9c 01       	movw	r18, r24
    18fc:	27 70       	andi	r18, 0x07	; 7
    18fe:	30 70       	andi	r19, 0x00	; 0
    1900:	81 e0       	ldi	r24, 0x01	; 1
    1902:	90 e0       	ldi	r25, 0x00	; 0
    1904:	02 2e       	mov	r0, r18
    1906:	02 c0       	rjmp	.+4      	; 0x190c <SetPinDirection+0xe4>
    1908:	88 0f       	add	r24, r24
    190a:	99 1f       	adc	r25, r25
    190c:	0a 94       	dec	r0
    190e:	e2 f7       	brpl	.-8      	; 0x1908 <SetPinDirection+0xe0>
    1910:	84 2b       	or	r24, r20
    1912:	8c 93       	st	X, r24
    1914:	3c c1       	rjmp	.+632    	; 0x1b8e <SetPinDirection+0x366>
			}
		}

	// 1 for port B
		else if (PortLetter == PortB_Letter)
    1916:	89 81       	ldd	r24, Y+1	; 0x01
    1918:	81 30       	cpi	r24, 0x01	; 1
    191a:	09 f0       	breq	.+2      	; 0x191e <SetPinDirection+0xf6>
    191c:	66 c0       	rjmp	.+204    	; 0x19ea <SetPinDirection+0x1c2>
		{
			//DDRB
			if (PinDirection == INPUT) // Input (floating)
    191e:	8b 81       	ldd	r24, Y+3	; 0x03
    1920:	88 23       	and	r24, r24
    1922:	c1 f4       	brne	.+48     	; 0x1954 <SetPinDirection+0x12c>
			{
				CLR_BIT(DDRB, PinNumber%NUM);
    1924:	a7 e3       	ldi	r26, 0x37	; 55
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	e7 e3       	ldi	r30, 0x37	; 55
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	48 2f       	mov	r20, r24
    1930:	8a 81       	ldd	r24, Y+2	; 0x02
    1932:	88 2f       	mov	r24, r24
    1934:	90 e0       	ldi	r25, 0x00	; 0
    1936:	9c 01       	movw	r18, r24
    1938:	27 70       	andi	r18, 0x07	; 7
    193a:	30 70       	andi	r19, 0x00	; 0
    193c:	81 e0       	ldi	r24, 0x01	; 1
    193e:	90 e0       	ldi	r25, 0x00	; 0
    1940:	02 2e       	mov	r0, r18
    1942:	02 c0       	rjmp	.+4      	; 0x1948 <SetPinDirection+0x120>
    1944:	88 0f       	add	r24, r24
    1946:	99 1f       	adc	r25, r25
    1948:	0a 94       	dec	r0
    194a:	e2 f7       	brpl	.-8      	; 0x1944 <SetPinDirection+0x11c>
    194c:	80 95       	com	r24
    194e:	84 23       	and	r24, r20
    1950:	8c 93       	st	X, r24
    1952:	1d c1       	rjmp	.+570    	; 0x1b8e <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    1954:	8b 81       	ldd	r24, Y+3	; 0x03
    1956:	81 30       	cpi	r24, 0x01	; 1
    1958:	b9 f4       	brne	.+46     	; 0x1988 <SetPinDirection+0x160>
			{
				SET_BIT(DDRB, PinNumber%NUM);
    195a:	a7 e3       	ldi	r26, 0x37	; 55
    195c:	b0 e0       	ldi	r27, 0x00	; 0
    195e:	e7 e3       	ldi	r30, 0x37	; 55
    1960:	f0 e0       	ldi	r31, 0x00	; 0
    1962:	80 81       	ld	r24, Z
    1964:	48 2f       	mov	r20, r24
    1966:	8a 81       	ldd	r24, Y+2	; 0x02
    1968:	88 2f       	mov	r24, r24
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	9c 01       	movw	r18, r24
    196e:	27 70       	andi	r18, 0x07	; 7
    1970:	30 70       	andi	r19, 0x00	; 0
    1972:	81 e0       	ldi	r24, 0x01	; 1
    1974:	90 e0       	ldi	r25, 0x00	; 0
    1976:	02 2e       	mov	r0, r18
    1978:	02 c0       	rjmp	.+4      	; 0x197e <SetPinDirection+0x156>
    197a:	88 0f       	add	r24, r24
    197c:	99 1f       	adc	r25, r25
    197e:	0a 94       	dec	r0
    1980:	e2 f7       	brpl	.-8      	; 0x197a <SetPinDirection+0x152>
    1982:	84 2b       	or	r24, r20
    1984:	8c 93       	st	X, r24
    1986:	03 c1       	rjmp	.+518    	; 0x1b8e <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    1988:	8b 81       	ldd	r24, Y+3	; 0x03
    198a:	82 30       	cpi	r24, 0x02	; 2
    198c:	09 f0       	breq	.+2      	; 0x1990 <SetPinDirection+0x168>
    198e:	ff c0       	rjmp	.+510    	; 0x1b8e <SetPinDirection+0x366>
			{
				CLR_BIT(DDRB, PinNumber%NUM); // define as input
    1990:	a7 e3       	ldi	r26, 0x37	; 55
    1992:	b0 e0       	ldi	r27, 0x00	; 0
    1994:	e7 e3       	ldi	r30, 0x37	; 55
    1996:	f0 e0       	ldi	r31, 0x00	; 0
    1998:	80 81       	ld	r24, Z
    199a:	48 2f       	mov	r20, r24
    199c:	8a 81       	ldd	r24, Y+2	; 0x02
    199e:	88 2f       	mov	r24, r24
    19a0:	90 e0       	ldi	r25, 0x00	; 0
    19a2:	9c 01       	movw	r18, r24
    19a4:	27 70       	andi	r18, 0x07	; 7
    19a6:	30 70       	andi	r19, 0x00	; 0
    19a8:	81 e0       	ldi	r24, 0x01	; 1
    19aa:	90 e0       	ldi	r25, 0x00	; 0
    19ac:	02 c0       	rjmp	.+4      	; 0x19b2 <SetPinDirection+0x18a>
    19ae:	88 0f       	add	r24, r24
    19b0:	99 1f       	adc	r25, r25
    19b2:	2a 95       	dec	r18
    19b4:	e2 f7       	brpl	.-8      	; 0x19ae <SetPinDirection+0x186>
    19b6:	80 95       	com	r24
    19b8:	84 23       	and	r24, r20
    19ba:	8c 93       	st	X, r24
				SET_BIT(PORTB, PinNumber%NUM); // write high to be Input (pull up)
    19bc:	a8 e3       	ldi	r26, 0x38	; 56
    19be:	b0 e0       	ldi	r27, 0x00	; 0
    19c0:	e8 e3       	ldi	r30, 0x38	; 56
    19c2:	f0 e0       	ldi	r31, 0x00	; 0
    19c4:	80 81       	ld	r24, Z
    19c6:	48 2f       	mov	r20, r24
    19c8:	8a 81       	ldd	r24, Y+2	; 0x02
    19ca:	88 2f       	mov	r24, r24
    19cc:	90 e0       	ldi	r25, 0x00	; 0
    19ce:	9c 01       	movw	r18, r24
    19d0:	27 70       	andi	r18, 0x07	; 7
    19d2:	30 70       	andi	r19, 0x00	; 0
    19d4:	81 e0       	ldi	r24, 0x01	; 1
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	02 2e       	mov	r0, r18
    19da:	02 c0       	rjmp	.+4      	; 0x19e0 <SetPinDirection+0x1b8>
    19dc:	88 0f       	add	r24, r24
    19de:	99 1f       	adc	r25, r25
    19e0:	0a 94       	dec	r0
    19e2:	e2 f7       	brpl	.-8      	; 0x19dc <SetPinDirection+0x1b4>
    19e4:	84 2b       	or	r24, r20
    19e6:	8c 93       	st	X, r24
    19e8:	d2 c0       	rjmp	.+420    	; 0x1b8e <SetPinDirection+0x366>
			}
		}

	// 2 for port C
		else if (PortLetter == PortC_Letter)
    19ea:	89 81       	ldd	r24, Y+1	; 0x01
    19ec:	82 30       	cpi	r24, 0x02	; 2
    19ee:	09 f0       	breq	.+2      	; 0x19f2 <SetPinDirection+0x1ca>
    19f0:	66 c0       	rjmp	.+204    	; 0x1abe <SetPinDirection+0x296>
		{
			//DDRC
			if (PinDirection == INPUT) // Input (floating)
    19f2:	8b 81       	ldd	r24, Y+3	; 0x03
    19f4:	88 23       	and	r24, r24
    19f6:	c1 f4       	brne	.+48     	; 0x1a28 <SetPinDirection+0x200>
			{
				CLR_BIT(DDRC, PinNumber%NUM);
    19f8:	a4 e3       	ldi	r26, 0x34	; 52
    19fa:	b0 e0       	ldi	r27, 0x00	; 0
    19fc:	e4 e3       	ldi	r30, 0x34	; 52
    19fe:	f0 e0       	ldi	r31, 0x00	; 0
    1a00:	80 81       	ld	r24, Z
    1a02:	48 2f       	mov	r20, r24
    1a04:	8a 81       	ldd	r24, Y+2	; 0x02
    1a06:	88 2f       	mov	r24, r24
    1a08:	90 e0       	ldi	r25, 0x00	; 0
    1a0a:	9c 01       	movw	r18, r24
    1a0c:	27 70       	andi	r18, 0x07	; 7
    1a0e:	30 70       	andi	r19, 0x00	; 0
    1a10:	81 e0       	ldi	r24, 0x01	; 1
    1a12:	90 e0       	ldi	r25, 0x00	; 0
    1a14:	02 2e       	mov	r0, r18
    1a16:	02 c0       	rjmp	.+4      	; 0x1a1c <SetPinDirection+0x1f4>
    1a18:	88 0f       	add	r24, r24
    1a1a:	99 1f       	adc	r25, r25
    1a1c:	0a 94       	dec	r0
    1a1e:	e2 f7       	brpl	.-8      	; 0x1a18 <SetPinDirection+0x1f0>
    1a20:	80 95       	com	r24
    1a22:	84 23       	and	r24, r20
    1a24:	8c 93       	st	X, r24
    1a26:	b3 c0       	rjmp	.+358    	; 0x1b8e <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    1a28:	8b 81       	ldd	r24, Y+3	; 0x03
    1a2a:	81 30       	cpi	r24, 0x01	; 1
    1a2c:	b9 f4       	brne	.+46     	; 0x1a5c <SetPinDirection+0x234>
			{
				SET_BIT(DDRC, PinNumber%NUM);
    1a2e:	a4 e3       	ldi	r26, 0x34	; 52
    1a30:	b0 e0       	ldi	r27, 0x00	; 0
    1a32:	e4 e3       	ldi	r30, 0x34	; 52
    1a34:	f0 e0       	ldi	r31, 0x00	; 0
    1a36:	80 81       	ld	r24, Z
    1a38:	48 2f       	mov	r20, r24
    1a3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3c:	88 2f       	mov	r24, r24
    1a3e:	90 e0       	ldi	r25, 0x00	; 0
    1a40:	9c 01       	movw	r18, r24
    1a42:	27 70       	andi	r18, 0x07	; 7
    1a44:	30 70       	andi	r19, 0x00	; 0
    1a46:	81 e0       	ldi	r24, 0x01	; 1
    1a48:	90 e0       	ldi	r25, 0x00	; 0
    1a4a:	02 2e       	mov	r0, r18
    1a4c:	02 c0       	rjmp	.+4      	; 0x1a52 <SetPinDirection+0x22a>
    1a4e:	88 0f       	add	r24, r24
    1a50:	99 1f       	adc	r25, r25
    1a52:	0a 94       	dec	r0
    1a54:	e2 f7       	brpl	.-8      	; 0x1a4e <SetPinDirection+0x226>
    1a56:	84 2b       	or	r24, r20
    1a58:	8c 93       	st	X, r24
    1a5a:	99 c0       	rjmp	.+306    	; 0x1b8e <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    1a5c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a5e:	82 30       	cpi	r24, 0x02	; 2
    1a60:	09 f0       	breq	.+2      	; 0x1a64 <SetPinDirection+0x23c>
    1a62:	95 c0       	rjmp	.+298    	; 0x1b8e <SetPinDirection+0x366>
			{
				CLR_BIT(DDRC, PinNumber%NUM); // define as input
    1a64:	a4 e3       	ldi	r26, 0x34	; 52
    1a66:	b0 e0       	ldi	r27, 0x00	; 0
    1a68:	e4 e3       	ldi	r30, 0x34	; 52
    1a6a:	f0 e0       	ldi	r31, 0x00	; 0
    1a6c:	80 81       	ld	r24, Z
    1a6e:	48 2f       	mov	r20, r24
    1a70:	8a 81       	ldd	r24, Y+2	; 0x02
    1a72:	88 2f       	mov	r24, r24
    1a74:	90 e0       	ldi	r25, 0x00	; 0
    1a76:	9c 01       	movw	r18, r24
    1a78:	27 70       	andi	r18, 0x07	; 7
    1a7a:	30 70       	andi	r19, 0x00	; 0
    1a7c:	81 e0       	ldi	r24, 0x01	; 1
    1a7e:	90 e0       	ldi	r25, 0x00	; 0
    1a80:	02 c0       	rjmp	.+4      	; 0x1a86 <SetPinDirection+0x25e>
    1a82:	88 0f       	add	r24, r24
    1a84:	99 1f       	adc	r25, r25
    1a86:	2a 95       	dec	r18
    1a88:	e2 f7       	brpl	.-8      	; 0x1a82 <SetPinDirection+0x25a>
    1a8a:	80 95       	com	r24
    1a8c:	84 23       	and	r24, r20
    1a8e:	8c 93       	st	X, r24
				SET_BIT(PORTC, PinNumber%NUM); // write high to be Input (pull up)
    1a90:	a5 e3       	ldi	r26, 0x35	; 53
    1a92:	b0 e0       	ldi	r27, 0x00	; 0
    1a94:	e5 e3       	ldi	r30, 0x35	; 53
    1a96:	f0 e0       	ldi	r31, 0x00	; 0
    1a98:	80 81       	ld	r24, Z
    1a9a:	48 2f       	mov	r20, r24
    1a9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a9e:	88 2f       	mov	r24, r24
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
    1aa2:	9c 01       	movw	r18, r24
    1aa4:	27 70       	andi	r18, 0x07	; 7
    1aa6:	30 70       	andi	r19, 0x00	; 0
    1aa8:	81 e0       	ldi	r24, 0x01	; 1
    1aaa:	90 e0       	ldi	r25, 0x00	; 0
    1aac:	02 2e       	mov	r0, r18
    1aae:	02 c0       	rjmp	.+4      	; 0x1ab4 <SetPinDirection+0x28c>
    1ab0:	88 0f       	add	r24, r24
    1ab2:	99 1f       	adc	r25, r25
    1ab4:	0a 94       	dec	r0
    1ab6:	e2 f7       	brpl	.-8      	; 0x1ab0 <SetPinDirection+0x288>
    1ab8:	84 2b       	or	r24, r20
    1aba:	8c 93       	st	X, r24
    1abc:	68 c0       	rjmp	.+208    	; 0x1b8e <SetPinDirection+0x366>
			}
		}

	// 3 for port D
		else if (PortLetter == PortD_Letter)
    1abe:	89 81       	ldd	r24, Y+1	; 0x01
    1ac0:	83 30       	cpi	r24, 0x03	; 3
    1ac2:	09 f0       	breq	.+2      	; 0x1ac6 <SetPinDirection+0x29e>
    1ac4:	64 c0       	rjmp	.+200    	; 0x1b8e <SetPinDirection+0x366>
		{
			//DDRA
			if (PinDirection == INPUT) // Input (floating)
    1ac6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ac8:	88 23       	and	r24, r24
    1aca:	c1 f4       	brne	.+48     	; 0x1afc <SetPinDirection+0x2d4>
			{
				CLR_BIT(DDRD, PinNumber%NUM);
    1acc:	a1 e3       	ldi	r26, 0x31	; 49
    1ace:	b0 e0       	ldi	r27, 0x00	; 0
    1ad0:	e1 e3       	ldi	r30, 0x31	; 49
    1ad2:	f0 e0       	ldi	r31, 0x00	; 0
    1ad4:	80 81       	ld	r24, Z
    1ad6:	48 2f       	mov	r20, r24
    1ad8:	8a 81       	ldd	r24, Y+2	; 0x02
    1ada:	88 2f       	mov	r24, r24
    1adc:	90 e0       	ldi	r25, 0x00	; 0
    1ade:	9c 01       	movw	r18, r24
    1ae0:	27 70       	andi	r18, 0x07	; 7
    1ae2:	30 70       	andi	r19, 0x00	; 0
    1ae4:	81 e0       	ldi	r24, 0x01	; 1
    1ae6:	90 e0       	ldi	r25, 0x00	; 0
    1ae8:	02 2e       	mov	r0, r18
    1aea:	02 c0       	rjmp	.+4      	; 0x1af0 <SetPinDirection+0x2c8>
    1aec:	88 0f       	add	r24, r24
    1aee:	99 1f       	adc	r25, r25
    1af0:	0a 94       	dec	r0
    1af2:	e2 f7       	brpl	.-8      	; 0x1aec <SetPinDirection+0x2c4>
    1af4:	80 95       	com	r24
    1af6:	84 23       	and	r24, r20
    1af8:	8c 93       	st	X, r24
    1afa:	49 c0       	rjmp	.+146    	; 0x1b8e <SetPinDirection+0x366>
			}
			else if (PinDirection == OUTPUT) // Output
    1afc:	8b 81       	ldd	r24, Y+3	; 0x03
    1afe:	81 30       	cpi	r24, 0x01	; 1
    1b00:	b9 f4       	brne	.+46     	; 0x1b30 <SetPinDirection+0x308>
			{
				SET_BIT(DDRD, PinNumber%NUM);
    1b02:	a1 e3       	ldi	r26, 0x31	; 49
    1b04:	b0 e0       	ldi	r27, 0x00	; 0
    1b06:	e1 e3       	ldi	r30, 0x31	; 49
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	80 81       	ld	r24, Z
    1b0c:	48 2f       	mov	r20, r24
    1b0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b10:	88 2f       	mov	r24, r24
    1b12:	90 e0       	ldi	r25, 0x00	; 0
    1b14:	9c 01       	movw	r18, r24
    1b16:	27 70       	andi	r18, 0x07	; 7
    1b18:	30 70       	andi	r19, 0x00	; 0
    1b1a:	81 e0       	ldi	r24, 0x01	; 1
    1b1c:	90 e0       	ldi	r25, 0x00	; 0
    1b1e:	02 2e       	mov	r0, r18
    1b20:	02 c0       	rjmp	.+4      	; 0x1b26 <SetPinDirection+0x2fe>
    1b22:	88 0f       	add	r24, r24
    1b24:	99 1f       	adc	r25, r25
    1b26:	0a 94       	dec	r0
    1b28:	e2 f7       	brpl	.-8      	; 0x1b22 <SetPinDirection+0x2fa>
    1b2a:	84 2b       	or	r24, r20
    1b2c:	8c 93       	st	X, r24
    1b2e:	2f c0       	rjmp	.+94     	; 0x1b8e <SetPinDirection+0x366>
			}
			else if (PinDirection == INPUT_PU)
    1b30:	8b 81       	ldd	r24, Y+3	; 0x03
    1b32:	82 30       	cpi	r24, 0x02	; 2
    1b34:	61 f5       	brne	.+88     	; 0x1b8e <SetPinDirection+0x366>
			{
				CLR_BIT(DDRD, PinNumber%NUM); // define as input
    1b36:	a1 e3       	ldi	r26, 0x31	; 49
    1b38:	b0 e0       	ldi	r27, 0x00	; 0
    1b3a:	e1 e3       	ldi	r30, 0x31	; 49
    1b3c:	f0 e0       	ldi	r31, 0x00	; 0
    1b3e:	80 81       	ld	r24, Z
    1b40:	48 2f       	mov	r20, r24
    1b42:	8a 81       	ldd	r24, Y+2	; 0x02
    1b44:	88 2f       	mov	r24, r24
    1b46:	90 e0       	ldi	r25, 0x00	; 0
    1b48:	9c 01       	movw	r18, r24
    1b4a:	27 70       	andi	r18, 0x07	; 7
    1b4c:	30 70       	andi	r19, 0x00	; 0
    1b4e:	81 e0       	ldi	r24, 0x01	; 1
    1b50:	90 e0       	ldi	r25, 0x00	; 0
    1b52:	02 c0       	rjmp	.+4      	; 0x1b58 <SetPinDirection+0x330>
    1b54:	88 0f       	add	r24, r24
    1b56:	99 1f       	adc	r25, r25
    1b58:	2a 95       	dec	r18
    1b5a:	e2 f7       	brpl	.-8      	; 0x1b54 <SetPinDirection+0x32c>
    1b5c:	80 95       	com	r24
    1b5e:	84 23       	and	r24, r20
    1b60:	8c 93       	st	X, r24
				SET_BIT(PORTD, PinNumber%NUM); // write high to be Input (pull up)
    1b62:	a2 e3       	ldi	r26, 0x32	; 50
    1b64:	b0 e0       	ldi	r27, 0x00	; 0
    1b66:	e2 e3       	ldi	r30, 0x32	; 50
    1b68:	f0 e0       	ldi	r31, 0x00	; 0
    1b6a:	80 81       	ld	r24, Z
    1b6c:	48 2f       	mov	r20, r24
    1b6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b70:	88 2f       	mov	r24, r24
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	9c 01       	movw	r18, r24
    1b76:	27 70       	andi	r18, 0x07	; 7
    1b78:	30 70       	andi	r19, 0x00	; 0
    1b7a:	81 e0       	ldi	r24, 0x01	; 1
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	02 2e       	mov	r0, r18
    1b80:	02 c0       	rjmp	.+4      	; 0x1b86 <SetPinDirection+0x35e>
    1b82:	88 0f       	add	r24, r24
    1b84:	99 1f       	adc	r25, r25
    1b86:	0a 94       	dec	r0
    1b88:	e2 f7       	brpl	.-8      	; 0x1b82 <SetPinDirection+0x35a>
    1b8a:	84 2b       	or	r24, r20
    1b8c:	8c 93       	st	X, r24
			}
		}

}
    1b8e:	0f 90       	pop	r0
    1b90:	0f 90       	pop	r0
    1b92:	0f 90       	pop	r0
    1b94:	cf 91       	pop	r28
    1b96:	df 91       	pop	r29
    1b98:	08 95       	ret

00001b9a <SetPinValue>:

// Function (2): to set the output of the output pins (0-31)
void SetPinValue(u8 PinNumber, u8 PinValue)
{
    1b9a:	df 93       	push	r29
    1b9c:	cf 93       	push	r28
    1b9e:	00 d0       	rcall	.+0      	; 0x1ba0 <SetPinValue+0x6>
    1ba0:	0f 92       	push	r0
    1ba2:	cd b7       	in	r28, 0x3d	; 61
    1ba4:	de b7       	in	r29, 0x3e	; 62
    1ba6:	8a 83       	std	Y+2, r24	; 0x02
    1ba8:	6b 83       	std	Y+3, r22	; 0x03
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
    1baa:	8a 81       	ldd	r24, Y+2	; 0x02
    1bac:	86 95       	lsr	r24
    1bae:	86 95       	lsr	r24
    1bb0:	86 95       	lsr	r24
    1bb2:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7


	if (PortLetter == PortA_Letter) // 0 for port A
    1bb4:	89 81       	ldd	r24, Y+1	; 0x01
    1bb6:	88 23       	and	r24, r24
    1bb8:	b1 f5       	brne	.+108    	; 0x1c26 <SetPinValue+0x8c>
	{
		//PORTA
		if (PinValue == LOW) // Low
    1bba:	8b 81       	ldd	r24, Y+3	; 0x03
    1bbc:	88 23       	and	r24, r24
    1bbe:	c1 f4       	brne	.+48     	; 0x1bf0 <SetPinValue+0x56>
		{
			CLR_BIT(PORTA, PinNumber%NUM);
    1bc0:	ab e3       	ldi	r26, 0x3B	; 59
    1bc2:	b0 e0       	ldi	r27, 0x00	; 0
    1bc4:	eb e3       	ldi	r30, 0x3B	; 59
    1bc6:	f0 e0       	ldi	r31, 0x00	; 0
    1bc8:	80 81       	ld	r24, Z
    1bca:	48 2f       	mov	r20, r24
    1bcc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bce:	88 2f       	mov	r24, r24
    1bd0:	90 e0       	ldi	r25, 0x00	; 0
    1bd2:	9c 01       	movw	r18, r24
    1bd4:	27 70       	andi	r18, 0x07	; 7
    1bd6:	30 70       	andi	r19, 0x00	; 0
    1bd8:	81 e0       	ldi	r24, 0x01	; 1
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	02 2e       	mov	r0, r18
    1bde:	02 c0       	rjmp	.+4      	; 0x1be4 <SetPinValue+0x4a>
    1be0:	88 0f       	add	r24, r24
    1be2:	99 1f       	adc	r25, r25
    1be4:	0a 94       	dec	r0
    1be6:	e2 f7       	brpl	.-8      	; 0x1be0 <SetPinValue+0x46>
    1be8:	80 95       	com	r24
    1bea:	84 23       	and	r24, r20
    1bec:	8c 93       	st	X, r24
    1bee:	c4 c0       	rjmp	.+392    	; 0x1d78 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    1bf0:	8b 81       	ldd	r24, Y+3	; 0x03
    1bf2:	81 30       	cpi	r24, 0x01	; 1
    1bf4:	09 f0       	breq	.+2      	; 0x1bf8 <SetPinValue+0x5e>
    1bf6:	c0 c0       	rjmp	.+384    	; 0x1d78 <SetPinValue+0x1de>
		{
			SET_BIT(PORTA, PinNumber%NUM);
    1bf8:	ab e3       	ldi	r26, 0x3B	; 59
    1bfa:	b0 e0       	ldi	r27, 0x00	; 0
    1bfc:	eb e3       	ldi	r30, 0x3B	; 59
    1bfe:	f0 e0       	ldi	r31, 0x00	; 0
    1c00:	80 81       	ld	r24, Z
    1c02:	48 2f       	mov	r20, r24
    1c04:	8a 81       	ldd	r24, Y+2	; 0x02
    1c06:	88 2f       	mov	r24, r24
    1c08:	90 e0       	ldi	r25, 0x00	; 0
    1c0a:	9c 01       	movw	r18, r24
    1c0c:	27 70       	andi	r18, 0x07	; 7
    1c0e:	30 70       	andi	r19, 0x00	; 0
    1c10:	81 e0       	ldi	r24, 0x01	; 1
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    1c14:	02 2e       	mov	r0, r18
    1c16:	02 c0       	rjmp	.+4      	; 0x1c1c <SetPinValue+0x82>
    1c18:	88 0f       	add	r24, r24
    1c1a:	99 1f       	adc	r25, r25
    1c1c:	0a 94       	dec	r0
    1c1e:	e2 f7       	brpl	.-8      	; 0x1c18 <SetPinValue+0x7e>
    1c20:	84 2b       	or	r24, r20
    1c22:	8c 93       	st	X, r24
    1c24:	a9 c0       	rjmp	.+338    	; 0x1d78 <SetPinValue+0x1de>
		}
	}

	else if (PortLetter == PortB_Letter) // 1 for port B
    1c26:	89 81       	ldd	r24, Y+1	; 0x01
    1c28:	81 30       	cpi	r24, 0x01	; 1
    1c2a:	b1 f5       	brne	.+108    	; 0x1c98 <SetPinValue+0xfe>
	{
		//PORTB
		if (PinValue == LOW) // Low
    1c2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2e:	88 23       	and	r24, r24
    1c30:	c1 f4       	brne	.+48     	; 0x1c62 <SetPinValue+0xc8>
		{
			CLR_BIT(PORTB, PinNumber%NUM);
    1c32:	a8 e3       	ldi	r26, 0x38	; 56
    1c34:	b0 e0       	ldi	r27, 0x00	; 0
    1c36:	e8 e3       	ldi	r30, 0x38	; 56
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	80 81       	ld	r24, Z
    1c3c:	48 2f       	mov	r20, r24
    1c3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c40:	88 2f       	mov	r24, r24
    1c42:	90 e0       	ldi	r25, 0x00	; 0
    1c44:	9c 01       	movw	r18, r24
    1c46:	27 70       	andi	r18, 0x07	; 7
    1c48:	30 70       	andi	r19, 0x00	; 0
    1c4a:	81 e0       	ldi	r24, 0x01	; 1
    1c4c:	90 e0       	ldi	r25, 0x00	; 0
    1c4e:	02 2e       	mov	r0, r18
    1c50:	02 c0       	rjmp	.+4      	; 0x1c56 <SetPinValue+0xbc>
    1c52:	88 0f       	add	r24, r24
    1c54:	99 1f       	adc	r25, r25
    1c56:	0a 94       	dec	r0
    1c58:	e2 f7       	brpl	.-8      	; 0x1c52 <SetPinValue+0xb8>
    1c5a:	80 95       	com	r24
    1c5c:	84 23       	and	r24, r20
    1c5e:	8c 93       	st	X, r24
    1c60:	8b c0       	rjmp	.+278    	; 0x1d78 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    1c62:	8b 81       	ldd	r24, Y+3	; 0x03
    1c64:	81 30       	cpi	r24, 0x01	; 1
    1c66:	09 f0       	breq	.+2      	; 0x1c6a <SetPinValue+0xd0>
    1c68:	87 c0       	rjmp	.+270    	; 0x1d78 <SetPinValue+0x1de>
		{
			SET_BIT(PORTB, PinNumber%NUM);
    1c6a:	a8 e3       	ldi	r26, 0x38	; 56
    1c6c:	b0 e0       	ldi	r27, 0x00	; 0
    1c6e:	e8 e3       	ldi	r30, 0x38	; 56
    1c70:	f0 e0       	ldi	r31, 0x00	; 0
    1c72:	80 81       	ld	r24, Z
    1c74:	48 2f       	mov	r20, r24
    1c76:	8a 81       	ldd	r24, Y+2	; 0x02
    1c78:	88 2f       	mov	r24, r24
    1c7a:	90 e0       	ldi	r25, 0x00	; 0
    1c7c:	9c 01       	movw	r18, r24
    1c7e:	27 70       	andi	r18, 0x07	; 7
    1c80:	30 70       	andi	r19, 0x00	; 0
    1c82:	81 e0       	ldi	r24, 0x01	; 1
    1c84:	90 e0       	ldi	r25, 0x00	; 0
    1c86:	02 2e       	mov	r0, r18
    1c88:	02 c0       	rjmp	.+4      	; 0x1c8e <SetPinValue+0xf4>
    1c8a:	88 0f       	add	r24, r24
    1c8c:	99 1f       	adc	r25, r25
    1c8e:	0a 94       	dec	r0
    1c90:	e2 f7       	brpl	.-8      	; 0x1c8a <SetPinValue+0xf0>
    1c92:	84 2b       	or	r24, r20
    1c94:	8c 93       	st	X, r24
    1c96:	70 c0       	rjmp	.+224    	; 0x1d78 <SetPinValue+0x1de>
		}
	}


	else if (PortLetter == PortC_Letter) // 2 for port C
    1c98:	89 81       	ldd	r24, Y+1	; 0x01
    1c9a:	82 30       	cpi	r24, 0x02	; 2
    1c9c:	b1 f5       	brne	.+108    	; 0x1d0a <SetPinValue+0x170>
	{
		//PORTC
		if (PinValue == LOW) // Low
    1c9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1ca0:	88 23       	and	r24, r24
    1ca2:	c1 f4       	brne	.+48     	; 0x1cd4 <SetPinValue+0x13a>
		{
			CLR_BIT(PORTC, PinNumber%NUM);
    1ca4:	a5 e3       	ldi	r26, 0x35	; 53
    1ca6:	b0 e0       	ldi	r27, 0x00	; 0
    1ca8:	e5 e3       	ldi	r30, 0x35	; 53
    1caa:	f0 e0       	ldi	r31, 0x00	; 0
    1cac:	80 81       	ld	r24, Z
    1cae:	48 2f       	mov	r20, r24
    1cb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb2:	88 2f       	mov	r24, r24
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	9c 01       	movw	r18, r24
    1cb8:	27 70       	andi	r18, 0x07	; 7
    1cba:	30 70       	andi	r19, 0x00	; 0
    1cbc:	81 e0       	ldi	r24, 0x01	; 1
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	02 2e       	mov	r0, r18
    1cc2:	02 c0       	rjmp	.+4      	; 0x1cc8 <SetPinValue+0x12e>
    1cc4:	88 0f       	add	r24, r24
    1cc6:	99 1f       	adc	r25, r25
    1cc8:	0a 94       	dec	r0
    1cca:	e2 f7       	brpl	.-8      	; 0x1cc4 <SetPinValue+0x12a>
    1ccc:	80 95       	com	r24
    1cce:	84 23       	and	r24, r20
    1cd0:	8c 93       	st	X, r24
    1cd2:	52 c0       	rjmp	.+164    	; 0x1d78 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    1cd4:	8b 81       	ldd	r24, Y+3	; 0x03
    1cd6:	81 30       	cpi	r24, 0x01	; 1
    1cd8:	09 f0       	breq	.+2      	; 0x1cdc <SetPinValue+0x142>
    1cda:	4e c0       	rjmp	.+156    	; 0x1d78 <SetPinValue+0x1de>
		{
			SET_BIT(PORTC, PinNumber%NUM);
    1cdc:	a5 e3       	ldi	r26, 0x35	; 53
    1cde:	b0 e0       	ldi	r27, 0x00	; 0
    1ce0:	e5 e3       	ldi	r30, 0x35	; 53
    1ce2:	f0 e0       	ldi	r31, 0x00	; 0
    1ce4:	80 81       	ld	r24, Z
    1ce6:	48 2f       	mov	r20, r24
    1ce8:	8a 81       	ldd	r24, Y+2	; 0x02
    1cea:	88 2f       	mov	r24, r24
    1cec:	90 e0       	ldi	r25, 0x00	; 0
    1cee:	9c 01       	movw	r18, r24
    1cf0:	27 70       	andi	r18, 0x07	; 7
    1cf2:	30 70       	andi	r19, 0x00	; 0
    1cf4:	81 e0       	ldi	r24, 0x01	; 1
    1cf6:	90 e0       	ldi	r25, 0x00	; 0
    1cf8:	02 2e       	mov	r0, r18
    1cfa:	02 c0       	rjmp	.+4      	; 0x1d00 <SetPinValue+0x166>
    1cfc:	88 0f       	add	r24, r24
    1cfe:	99 1f       	adc	r25, r25
    1d00:	0a 94       	dec	r0
    1d02:	e2 f7       	brpl	.-8      	; 0x1cfc <SetPinValue+0x162>
    1d04:	84 2b       	or	r24, r20
    1d06:	8c 93       	st	X, r24
    1d08:	37 c0       	rjmp	.+110    	; 0x1d78 <SetPinValue+0x1de>
		}
	}

	else if (PortLetter == PortD_Letter) // 3 for port D
    1d0a:	89 81       	ldd	r24, Y+1	; 0x01
    1d0c:	83 30       	cpi	r24, 0x03	; 3
    1d0e:	a1 f5       	brne	.+104    	; 0x1d78 <SetPinValue+0x1de>
	{
		//PORTD
		if (PinValue == LOW) // Low
    1d10:	8b 81       	ldd	r24, Y+3	; 0x03
    1d12:	88 23       	and	r24, r24
    1d14:	c1 f4       	brne	.+48     	; 0x1d46 <SetPinValue+0x1ac>
		{
			CLR_BIT(PORTD, PinNumber%NUM);
    1d16:	a2 e3       	ldi	r26, 0x32	; 50
    1d18:	b0 e0       	ldi	r27, 0x00	; 0
    1d1a:	e2 e3       	ldi	r30, 0x32	; 50
    1d1c:	f0 e0       	ldi	r31, 0x00	; 0
    1d1e:	80 81       	ld	r24, Z
    1d20:	48 2f       	mov	r20, r24
    1d22:	8a 81       	ldd	r24, Y+2	; 0x02
    1d24:	88 2f       	mov	r24, r24
    1d26:	90 e0       	ldi	r25, 0x00	; 0
    1d28:	9c 01       	movw	r18, r24
    1d2a:	27 70       	andi	r18, 0x07	; 7
    1d2c:	30 70       	andi	r19, 0x00	; 0
    1d2e:	81 e0       	ldi	r24, 0x01	; 1
    1d30:	90 e0       	ldi	r25, 0x00	; 0
    1d32:	02 2e       	mov	r0, r18
    1d34:	02 c0       	rjmp	.+4      	; 0x1d3a <SetPinValue+0x1a0>
    1d36:	88 0f       	add	r24, r24
    1d38:	99 1f       	adc	r25, r25
    1d3a:	0a 94       	dec	r0
    1d3c:	e2 f7       	brpl	.-8      	; 0x1d36 <SetPinValue+0x19c>
    1d3e:	80 95       	com	r24
    1d40:	84 23       	and	r24, r20
    1d42:	8c 93       	st	X, r24
    1d44:	19 c0       	rjmp	.+50     	; 0x1d78 <SetPinValue+0x1de>
		}
		else if (PinValue == HIGH) // High
    1d46:	8b 81       	ldd	r24, Y+3	; 0x03
    1d48:	81 30       	cpi	r24, 0x01	; 1
    1d4a:	b1 f4       	brne	.+44     	; 0x1d78 <SetPinValue+0x1de>
		{
			SET_BIT(PORTD, PinNumber%NUM);
    1d4c:	a2 e3       	ldi	r26, 0x32	; 50
    1d4e:	b0 e0       	ldi	r27, 0x00	; 0
    1d50:	e2 e3       	ldi	r30, 0x32	; 50
    1d52:	f0 e0       	ldi	r31, 0x00	; 0
    1d54:	80 81       	ld	r24, Z
    1d56:	48 2f       	mov	r20, r24
    1d58:	8a 81       	ldd	r24, Y+2	; 0x02
    1d5a:	88 2f       	mov	r24, r24
    1d5c:	90 e0       	ldi	r25, 0x00	; 0
    1d5e:	9c 01       	movw	r18, r24
    1d60:	27 70       	andi	r18, 0x07	; 7
    1d62:	30 70       	andi	r19, 0x00	; 0
    1d64:	81 e0       	ldi	r24, 0x01	; 1
    1d66:	90 e0       	ldi	r25, 0x00	; 0
    1d68:	02 2e       	mov	r0, r18
    1d6a:	02 c0       	rjmp	.+4      	; 0x1d70 <SetPinValue+0x1d6>
    1d6c:	88 0f       	add	r24, r24
    1d6e:	99 1f       	adc	r25, r25
    1d70:	0a 94       	dec	r0
    1d72:	e2 f7       	brpl	.-8      	; 0x1d6c <SetPinValue+0x1d2>
    1d74:	84 2b       	or	r24, r20
    1d76:	8c 93       	st	X, r24
		}
	}
}
    1d78:	0f 90       	pop	r0
    1d7a:	0f 90       	pop	r0
    1d7c:	0f 90       	pop	r0
    1d7e:	cf 91       	pop	r28
    1d80:	df 91       	pop	r29
    1d82:	08 95       	ret

00001d84 <GetPinValue>:



// Fucntion (3): to get the value of the input pin
u8 GetPinValue(u8 PinNumber) // return the value of pin 0 - 31
{
    1d84:	df 93       	push	r29
    1d86:	cf 93       	push	r28
    1d88:	00 d0       	rcall	.+0      	; 0x1d8a <GetPinValue+0x6>
    1d8a:	00 d0       	rcall	.+0      	; 0x1d8c <GetPinValue+0x8>
    1d8c:	cd b7       	in	r28, 0x3d	; 61
    1d8e:	de b7       	in	r29, 0x3e	; 62
    1d90:	8a 83       	std	Y+2, r24	; 0x02
	u8 PortLetter = PinNumber/NUM; // to get the Port letter (0 for A, 1 for B, 2 for C, 3 for D)
    1d92:	8a 81       	ldd	r24, Y+2	; 0x02
    1d94:	86 95       	lsr	r24
    1d96:	86 95       	lsr	r24
    1d98:	86 95       	lsr	r24
    1d9a:	89 83       	std	Y+1, r24	; 0x01
	// PinNumber%NUM gives the number of the pin in the port from 0 to 7

	if (PortLetter == PortA_Letter) // 0 for port A
    1d9c:	89 81       	ldd	r24, Y+1	; 0x01
    1d9e:	88 23       	and	r24, r24
    1da0:	a9 f4       	brne	.+42     	; 0x1dcc <GetPinValue+0x48>
	{
		//PINA
		return GET_BIT(PINA, PinNumber%NUM);
    1da2:	e9 e3       	ldi	r30, 0x39	; 57
    1da4:	f0 e0       	ldi	r31, 0x00	; 0
    1da6:	80 81       	ld	r24, Z
    1da8:	28 2f       	mov	r18, r24
    1daa:	30 e0       	ldi	r19, 0x00	; 0
    1dac:	8a 81       	ldd	r24, Y+2	; 0x02
    1dae:	88 2f       	mov	r24, r24
    1db0:	90 e0       	ldi	r25, 0x00	; 0
    1db2:	87 70       	andi	r24, 0x07	; 7
    1db4:	90 70       	andi	r25, 0x00	; 0
    1db6:	a9 01       	movw	r20, r18
    1db8:	02 c0       	rjmp	.+4      	; 0x1dbe <GetPinValue+0x3a>
    1dba:	55 95       	asr	r21
    1dbc:	47 95       	ror	r20
    1dbe:	8a 95       	dec	r24
    1dc0:	e2 f7       	brpl	.-8      	; 0x1dba <GetPinValue+0x36>
    1dc2:	ca 01       	movw	r24, r20
    1dc4:	58 2f       	mov	r21, r24
    1dc6:	51 70       	andi	r21, 0x01	; 1
    1dc8:	5b 83       	std	Y+3, r21	; 0x03
    1dca:	49 c0       	rjmp	.+146    	; 0x1e5e <GetPinValue+0xda>
	}
	else if (PortLetter == PortB_Letter) // 1 for port B
    1dcc:	89 81       	ldd	r24, Y+1	; 0x01
    1dce:	81 30       	cpi	r24, 0x01	; 1
    1dd0:	a9 f4       	brne	.+42     	; 0x1dfc <GetPinValue+0x78>
	{
		//PINB
		return GET_BIT(PINB, PinNumber%NUM);
    1dd2:	e6 e3       	ldi	r30, 0x36	; 54
    1dd4:	f0 e0       	ldi	r31, 0x00	; 0
    1dd6:	80 81       	ld	r24, Z
    1dd8:	28 2f       	mov	r18, r24
    1dda:	30 e0       	ldi	r19, 0x00	; 0
    1ddc:	8a 81       	ldd	r24, Y+2	; 0x02
    1dde:	88 2f       	mov	r24, r24
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	87 70       	andi	r24, 0x07	; 7
    1de4:	90 70       	andi	r25, 0x00	; 0
    1de6:	a9 01       	movw	r20, r18
    1de8:	02 c0       	rjmp	.+4      	; 0x1dee <GetPinValue+0x6a>
    1dea:	55 95       	asr	r21
    1dec:	47 95       	ror	r20
    1dee:	8a 95       	dec	r24
    1df0:	e2 f7       	brpl	.-8      	; 0x1dea <GetPinValue+0x66>
    1df2:	ca 01       	movw	r24, r20
    1df4:	58 2f       	mov	r21, r24
    1df6:	51 70       	andi	r21, 0x01	; 1
    1df8:	5b 83       	std	Y+3, r21	; 0x03
    1dfa:	31 c0       	rjmp	.+98     	; 0x1e5e <GetPinValue+0xda>
	}

	else if (PortLetter == PortC_Letter) // 2 for port C
    1dfc:	89 81       	ldd	r24, Y+1	; 0x01
    1dfe:	82 30       	cpi	r24, 0x02	; 2
    1e00:	a9 f4       	brne	.+42     	; 0x1e2c <GetPinValue+0xa8>
	{
		//PINC
		return GET_BIT(PINC, PinNumber%NUM);
    1e02:	e3 e3       	ldi	r30, 0x33	; 51
    1e04:	f0 e0       	ldi	r31, 0x00	; 0
    1e06:	80 81       	ld	r24, Z
    1e08:	28 2f       	mov	r18, r24
    1e0a:	30 e0       	ldi	r19, 0x00	; 0
    1e0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e0e:	88 2f       	mov	r24, r24
    1e10:	90 e0       	ldi	r25, 0x00	; 0
    1e12:	87 70       	andi	r24, 0x07	; 7
    1e14:	90 70       	andi	r25, 0x00	; 0
    1e16:	a9 01       	movw	r20, r18
    1e18:	02 c0       	rjmp	.+4      	; 0x1e1e <GetPinValue+0x9a>
    1e1a:	55 95       	asr	r21
    1e1c:	47 95       	ror	r20
    1e1e:	8a 95       	dec	r24
    1e20:	e2 f7       	brpl	.-8      	; 0x1e1a <GetPinValue+0x96>
    1e22:	ca 01       	movw	r24, r20
    1e24:	58 2f       	mov	r21, r24
    1e26:	51 70       	andi	r21, 0x01	; 1
    1e28:	5b 83       	std	Y+3, r21	; 0x03
    1e2a:	19 c0       	rjmp	.+50     	; 0x1e5e <GetPinValue+0xda>
	}

	else if (PortLetter == PortD_Letter) // 3 for port D
    1e2c:	89 81       	ldd	r24, Y+1	; 0x01
    1e2e:	83 30       	cpi	r24, 0x03	; 3
    1e30:	a9 f4       	brne	.+42     	; 0x1e5c <GetPinValue+0xd8>
	{
		//PIND
		return GET_BIT(PIND, PinNumber%NUM);
    1e32:	e0 e3       	ldi	r30, 0x30	; 48
    1e34:	f0 e0       	ldi	r31, 0x00	; 0
    1e36:	80 81       	ld	r24, Z
    1e38:	28 2f       	mov	r18, r24
    1e3a:	30 e0       	ldi	r19, 0x00	; 0
    1e3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e3e:	88 2f       	mov	r24, r24
    1e40:	90 e0       	ldi	r25, 0x00	; 0
    1e42:	87 70       	andi	r24, 0x07	; 7
    1e44:	90 70       	andi	r25, 0x00	; 0
    1e46:	a9 01       	movw	r20, r18
    1e48:	02 c0       	rjmp	.+4      	; 0x1e4e <GetPinValue+0xca>
    1e4a:	55 95       	asr	r21
    1e4c:	47 95       	ror	r20
    1e4e:	8a 95       	dec	r24
    1e50:	e2 f7       	brpl	.-8      	; 0x1e4a <GetPinValue+0xc6>
    1e52:	ca 01       	movw	r24, r20
    1e54:	58 2f       	mov	r21, r24
    1e56:	51 70       	andi	r21, 0x01	; 1
    1e58:	5b 83       	std	Y+3, r21	; 0x03
    1e5a:	01 c0       	rjmp	.+2      	; 0x1e5e <GetPinValue+0xda>
    1e5c:	02 c0       	rjmp	.+4      	; 0x1e62 <GetPinValue+0xde>
	}
}
    1e5e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e60:	8c 83       	std	Y+4, r24	; 0x04
    1e62:	8c 81       	ldd	r24, Y+4	; 0x04
    1e64:	0f 90       	pop	r0
    1e66:	0f 90       	pop	r0
    1e68:	0f 90       	pop	r0
    1e6a:	0f 90       	pop	r0
    1e6c:	cf 91       	pop	r28
    1e6e:	df 91       	pop	r29
    1e70:	08 95       	ret

00001e72 <LCD_vidwriteCommand>:

#include"HLCD.h" // This header file includes the set of pins selected to connect LCD with MCU and 3 function prototypes above that used to control and display commands and data on LCD screen, repectively


void LCD_vidwriteCommand(u8 command)
{
    1e72:	df 93       	push	r29
    1e74:	cf 93       	push	r28
    1e76:	cd b7       	in	r28, 0x3d	; 61
    1e78:	de b7       	in	r29, 0x3e	; 62
    1e7a:	2f 97       	sbiw	r28, 0x0f	; 15
    1e7c:	0f b6       	in	r0, 0x3f	; 63
    1e7e:	f8 94       	cli
    1e80:	de bf       	out	0x3e, r29	; 62
    1e82:	0f be       	out	0x3f, r0	; 63
    1e84:	cd bf       	out	0x3d, r28	; 61
    1e86:	8f 87       	std	Y+15, r24	; 0x0f
	//RS=0
	SetPinDirection(LCD_RS, OUTPUT);
    1e88:	80 e1       	ldi	r24, 0x10	; 16
    1e8a:	61 e0       	ldi	r22, 0x01	; 1
    1e8c:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_RS, LOW);
    1e90:	80 e1       	ldi	r24, 0x10	; 16
    1e92:	60 e0       	ldi	r22, 0x00	; 0
    1e94:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	//RW=0
	SetPinDirection(LCD_RW, OUTPUT);
    1e98:	81 e1       	ldi	r24, 0x11	; 17
    1e9a:	61 e0       	ldi	r22, 0x01	; 1
    1e9c:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_RW, LOW);
    1ea0:	81 e1       	ldi	r24, 0x11	; 17
    1ea2:	60 e0       	ldi	r22, 0x00	; 0
    1ea4:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	//command: writing command to the pins defined and connected to the data pins to send commands to the LCD
	SetPinDirection(LCD_D0, OUTPUT); // declare D0 as output
    1ea8:	88 e1       	ldi	r24, 0x18	; 24
    1eaa:	61 e0       	ldi	r22, 0x01	; 1
    1eac:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D0, GET_BIT(command, 0)); // get the value of the 1st bit of "command" var. and put it at D0 which is the 1st bit/pin of the data pins/bits
    1eb0:	8f 85       	ldd	r24, Y+15	; 0x0f
    1eb2:	98 2f       	mov	r25, r24
    1eb4:	91 70       	andi	r25, 0x01	; 1
    1eb6:	88 e1       	ldi	r24, 0x18	; 24
    1eb8:	69 2f       	mov	r22, r25
    1eba:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D1, OUTPUT); // declare D1 as output
    1ebe:	89 e1       	ldi	r24, 0x19	; 25
    1ec0:	61 e0       	ldi	r22, 0x01	; 1
    1ec2:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D1, GET_BIT(command, 1)); // get the value of the 1st bit of "command" var. and put it at D1 which is the 2nd bit/pin of the data pins/bits
    1ec6:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ec8:	86 95       	lsr	r24
    1eca:	98 2f       	mov	r25, r24
    1ecc:	91 70       	andi	r25, 0x01	; 1
    1ece:	89 e1       	ldi	r24, 0x19	; 25
    1ed0:	69 2f       	mov	r22, r25
    1ed2:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D2, OUTPUT); // declare D2 as output
    1ed6:	8a e1       	ldi	r24, 0x1A	; 26
    1ed8:	61 e0       	ldi	r22, 0x01	; 1
    1eda:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D2, GET_BIT(command, 2)); // get the value of the 1st bit of "command" var. and put it at D2 which is the 3rd bit/pin of the data pins/bits
    1ede:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ee0:	86 95       	lsr	r24
    1ee2:	86 95       	lsr	r24
    1ee4:	98 2f       	mov	r25, r24
    1ee6:	91 70       	andi	r25, 0x01	; 1
    1ee8:	8a e1       	ldi	r24, 0x1A	; 26
    1eea:	69 2f       	mov	r22, r25
    1eec:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D3, OUTPUT); // declare D3 as output
    1ef0:	8b e1       	ldi	r24, 0x1B	; 27
    1ef2:	61 e0       	ldi	r22, 0x01	; 1
    1ef4:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D3, GET_BIT(command, 3)); // get the value of the 1st bit of "command" var. and put it at D3 which is the 4th bit/pin of the data pins/bits
    1ef8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1efa:	86 95       	lsr	r24
    1efc:	86 95       	lsr	r24
    1efe:	86 95       	lsr	r24
    1f00:	98 2f       	mov	r25, r24
    1f02:	91 70       	andi	r25, 0x01	; 1
    1f04:	8b e1       	ldi	r24, 0x1B	; 27
    1f06:	69 2f       	mov	r22, r25
    1f08:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D4, OUTPUT); // declare D4 as output
    1f0c:	8c e1       	ldi	r24, 0x1C	; 28
    1f0e:	61 e0       	ldi	r22, 0x01	; 1
    1f10:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D4, GET_BIT(command, 4)); // get the value of the 1st bit of "command" var. and put it at D4 which is the 5th bit/pin of the data pins/bits
    1f14:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f16:	82 95       	swap	r24
    1f18:	8f 70       	andi	r24, 0x0F	; 15
    1f1a:	98 2f       	mov	r25, r24
    1f1c:	91 70       	andi	r25, 0x01	; 1
    1f1e:	8c e1       	ldi	r24, 0x1C	; 28
    1f20:	69 2f       	mov	r22, r25
    1f22:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D5, OUTPUT); // declare D5 as output
    1f26:	8d e1       	ldi	r24, 0x1D	; 29
    1f28:	61 e0       	ldi	r22, 0x01	; 1
    1f2a:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D5, GET_BIT(command, 5)); // get the value of the 1st bit of "command" var. and put it at D5 which is the 6th bit/pin of the data pins/bits
    1f2e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f30:	82 95       	swap	r24
    1f32:	86 95       	lsr	r24
    1f34:	87 70       	andi	r24, 0x07	; 7
    1f36:	98 2f       	mov	r25, r24
    1f38:	91 70       	andi	r25, 0x01	; 1
    1f3a:	8d e1       	ldi	r24, 0x1D	; 29
    1f3c:	69 2f       	mov	r22, r25
    1f3e:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D6, OUTPUT); // declare D6 as output
    1f42:	8e e1       	ldi	r24, 0x1E	; 30
    1f44:	61 e0       	ldi	r22, 0x01	; 1
    1f46:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D6, GET_BIT(command, 6)); // get the value of the 1st bit of "command" var. and put it at D6 which is the 7th bit/pin of the data pins/bits
    1f4a:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f4c:	82 95       	swap	r24
    1f4e:	86 95       	lsr	r24
    1f50:	86 95       	lsr	r24
    1f52:	83 70       	andi	r24, 0x03	; 3
    1f54:	98 2f       	mov	r25, r24
    1f56:	91 70       	andi	r25, 0x01	; 1
    1f58:	8e e1       	ldi	r24, 0x1E	; 30
    1f5a:	69 2f       	mov	r22, r25
    1f5c:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D7, OUTPUT); // declare D7 as output
    1f60:	8f e1       	ldi	r24, 0x1F	; 31
    1f62:	61 e0       	ldi	r22, 0x01	; 1
    1f64:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D7, GET_BIT(command, 7)); // get the value of the 1st bit of "command" var. and put it at D7 which is the 8th bit/pin of the data pins/bits
    1f68:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f6a:	98 2f       	mov	r25, r24
    1f6c:	99 1f       	adc	r25, r25
    1f6e:	99 27       	eor	r25, r25
    1f70:	99 1f       	adc	r25, r25
    1f72:	8f e1       	ldi	r24, 0x1F	; 31
    1f74:	69 2f       	mov	r22, r25
    1f76:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	// Enable Pulse
		//Enable high
		SetPinDirection(LCD_EN, OUTPUT);
    1f7a:	82 e1       	ldi	r24, 0x12	; 18
    1f7c:	61 e0       	ldi	r22, 0x01	; 1
    1f7e:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
		SetPinValue(LCD_EN,HIGH);
    1f82:	82 e1       	ldi	r24, 0x12	; 18
    1f84:	61 e0       	ldi	r22, 0x01	; 1
    1f86:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>
    1f8a:	80 e0       	ldi	r24, 0x00	; 0
    1f8c:	90 e0       	ldi	r25, 0x00	; 0
    1f8e:	a0 e0       	ldi	r26, 0x00	; 0
    1f90:	b0 e4       	ldi	r27, 0x40	; 64
    1f92:	8b 87       	std	Y+11, r24	; 0x0b
    1f94:	9c 87       	std	Y+12, r25	; 0x0c
    1f96:	ad 87       	std	Y+13, r26	; 0x0d
    1f98:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f9a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f9c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f9e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fa0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fa2:	20 e0       	ldi	r18, 0x00	; 0
    1fa4:	30 e0       	ldi	r19, 0x00	; 0
    1fa6:	4a ef       	ldi	r20, 0xFA	; 250
    1fa8:	54 e4       	ldi	r21, 0x44	; 68
    1faa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1fae:	dc 01       	movw	r26, r24
    1fb0:	cb 01       	movw	r24, r22
    1fb2:	8f 83       	std	Y+7, r24	; 0x07
    1fb4:	98 87       	std	Y+8, r25	; 0x08
    1fb6:	a9 87       	std	Y+9, r26	; 0x09
    1fb8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1fba:	6f 81       	ldd	r22, Y+7	; 0x07
    1fbc:	78 85       	ldd	r23, Y+8	; 0x08
    1fbe:	89 85       	ldd	r24, Y+9	; 0x09
    1fc0:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fc2:	20 e0       	ldi	r18, 0x00	; 0
    1fc4:	30 e0       	ldi	r19, 0x00	; 0
    1fc6:	40 e8       	ldi	r20, 0x80	; 128
    1fc8:	5f e3       	ldi	r21, 0x3F	; 63
    1fca:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1fce:	88 23       	and	r24, r24
    1fd0:	2c f4       	brge	.+10     	; 0x1fdc <LCD_vidwriteCommand+0x16a>
		__ticks = 1;
    1fd2:	81 e0       	ldi	r24, 0x01	; 1
    1fd4:	90 e0       	ldi	r25, 0x00	; 0
    1fd6:	9e 83       	std	Y+6, r25	; 0x06
    1fd8:	8d 83       	std	Y+5, r24	; 0x05
    1fda:	3f c0       	rjmp	.+126    	; 0x205a <LCD_vidwriteCommand+0x1e8>
	else if (__tmp > 65535)
    1fdc:	6f 81       	ldd	r22, Y+7	; 0x07
    1fde:	78 85       	ldd	r23, Y+8	; 0x08
    1fe0:	89 85       	ldd	r24, Y+9	; 0x09
    1fe2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fe4:	20 e0       	ldi	r18, 0x00	; 0
    1fe6:	3f ef       	ldi	r19, 0xFF	; 255
    1fe8:	4f e7       	ldi	r20, 0x7F	; 127
    1fea:	57 e4       	ldi	r21, 0x47	; 71
    1fec:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1ff0:	18 16       	cp	r1, r24
    1ff2:	4c f5       	brge	.+82     	; 0x2046 <LCD_vidwriteCommand+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ff4:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ff6:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ff8:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ffa:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ffc:	20 e0       	ldi	r18, 0x00	; 0
    1ffe:	30 e0       	ldi	r19, 0x00	; 0
    2000:	40 e2       	ldi	r20, 0x20	; 32
    2002:	51 e4       	ldi	r21, 0x41	; 65
    2004:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2008:	dc 01       	movw	r26, r24
    200a:	cb 01       	movw	r24, r22
    200c:	bc 01       	movw	r22, r24
    200e:	cd 01       	movw	r24, r26
    2010:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2014:	dc 01       	movw	r26, r24
    2016:	cb 01       	movw	r24, r22
    2018:	9e 83       	std	Y+6, r25	; 0x06
    201a:	8d 83       	std	Y+5, r24	; 0x05
    201c:	0f c0       	rjmp	.+30     	; 0x203c <LCD_vidwriteCommand+0x1ca>
    201e:	88 ec       	ldi	r24, 0xC8	; 200
    2020:	90 e0       	ldi	r25, 0x00	; 0
    2022:	9c 83       	std	Y+4, r25	; 0x04
    2024:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2026:	8b 81       	ldd	r24, Y+3	; 0x03
    2028:	9c 81       	ldd	r25, Y+4	; 0x04
    202a:	01 97       	sbiw	r24, 0x01	; 1
    202c:	f1 f7       	brne	.-4      	; 0x202a <LCD_vidwriteCommand+0x1b8>
    202e:	9c 83       	std	Y+4, r25	; 0x04
    2030:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2032:	8d 81       	ldd	r24, Y+5	; 0x05
    2034:	9e 81       	ldd	r25, Y+6	; 0x06
    2036:	01 97       	sbiw	r24, 0x01	; 1
    2038:	9e 83       	std	Y+6, r25	; 0x06
    203a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    203c:	8d 81       	ldd	r24, Y+5	; 0x05
    203e:	9e 81       	ldd	r25, Y+6	; 0x06
    2040:	00 97       	sbiw	r24, 0x00	; 0
    2042:	69 f7       	brne	.-38     	; 0x201e <LCD_vidwriteCommand+0x1ac>
    2044:	14 c0       	rjmp	.+40     	; 0x206e <LCD_vidwriteCommand+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2046:	6f 81       	ldd	r22, Y+7	; 0x07
    2048:	78 85       	ldd	r23, Y+8	; 0x08
    204a:	89 85       	ldd	r24, Y+9	; 0x09
    204c:	9a 85       	ldd	r25, Y+10	; 0x0a
    204e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2052:	dc 01       	movw	r26, r24
    2054:	cb 01       	movw	r24, r22
    2056:	9e 83       	std	Y+6, r25	; 0x06
    2058:	8d 83       	std	Y+5, r24	; 0x05
    205a:	8d 81       	ldd	r24, Y+5	; 0x05
    205c:	9e 81       	ldd	r25, Y+6	; 0x06
    205e:	9a 83       	std	Y+2, r25	; 0x02
    2060:	89 83       	std	Y+1, r24	; 0x01
    2062:	89 81       	ldd	r24, Y+1	; 0x01
    2064:	9a 81       	ldd	r25, Y+2	; 0x02
    2066:	01 97       	sbiw	r24, 0x01	; 1
    2068:	f1 f7       	brne	.-4      	; 0x2066 <LCD_vidwriteCommand+0x1f4>
    206a:	9a 83       	std	Y+2, r25	; 0x02
    206c:	89 83       	std	Y+1, r24	; 0x01
		//delay 2ms
		_delay_ms(2);
		//Enable low
		SetPinValue(LCD_EN,LOW);
    206e:	82 e1       	ldi	r24, 0x12	; 18
    2070:	60 e0       	ldi	r22, 0x00	; 0
    2072:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>
}
    2076:	2f 96       	adiw	r28, 0x0f	; 15
    2078:	0f b6       	in	r0, 0x3f	; 63
    207a:	f8 94       	cli
    207c:	de bf       	out	0x3e, r29	; 62
    207e:	0f be       	out	0x3f, r0	; 63
    2080:	cd bf       	out	0x3d, r28	; 61
    2082:	cf 91       	pop	r28
    2084:	df 91       	pop	r29
    2086:	08 95       	ret

00002088 <LCD_vidwriteData>:

void LCD_vidwriteData(u8 data)
{
    2088:	df 93       	push	r29
    208a:	cf 93       	push	r28
    208c:	cd b7       	in	r28, 0x3d	; 61
    208e:	de b7       	in	r29, 0x3e	; 62
    2090:	2f 97       	sbiw	r28, 0x0f	; 15
    2092:	0f b6       	in	r0, 0x3f	; 63
    2094:	f8 94       	cli
    2096:	de bf       	out	0x3e, r29	; 62
    2098:	0f be       	out	0x3f, r0	; 63
    209a:	cd bf       	out	0x3d, r28	; 61
    209c:	8f 87       	std	Y+15, r24	; 0x0f
	//RS=1
	SetPinDirection(LCD_RS,OUTPUT);
    209e:	80 e1       	ldi	r24, 0x10	; 16
    20a0:	61 e0       	ldi	r22, 0x01	; 1
    20a2:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_RS,HIGH);
    20a6:	80 e1       	ldi	r24, 0x10	; 16
    20a8:	61 e0       	ldi	r22, 0x01	; 1
    20aa:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	//RW=0
	SetPinDirection(LCD_RW,OUTPUT);
    20ae:	81 e1       	ldi	r24, 0x11	; 17
    20b0:	61 e0       	ldi	r22, 0x01	; 1
    20b2:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_RW,LOW);
    20b6:	81 e1       	ldi	r24, 0x11	; 17
    20b8:	60 e0       	ldi	r22, 0x00	; 0
    20ba:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	//data
	SetPinDirection(LCD_D0, OUTPUT); // declare D0 as output
    20be:	88 e1       	ldi	r24, 0x18	; 24
    20c0:	61 e0       	ldi	r22, 0x01	; 1
    20c2:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D0,GET_BIT(data,0)); // get the value of the 1st bit of "data" var. and put it at D0 which is the 1st bit/pin of the data pins/bits
    20c6:	8f 85       	ldd	r24, Y+15	; 0x0f
    20c8:	98 2f       	mov	r25, r24
    20ca:	91 70       	andi	r25, 0x01	; 1
    20cc:	88 e1       	ldi	r24, 0x18	; 24
    20ce:	69 2f       	mov	r22, r25
    20d0:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D1, OUTPUT); // declare D1 as output
    20d4:	89 e1       	ldi	r24, 0x19	; 25
    20d6:	61 e0       	ldi	r22, 0x01	; 1
    20d8:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D1,GET_BIT(data,1)); // get the value of the 1st bit of "data" var. and put it at D1 which is the 2nd bit/pin of the data pins/bits
    20dc:	8f 85       	ldd	r24, Y+15	; 0x0f
    20de:	86 95       	lsr	r24
    20e0:	98 2f       	mov	r25, r24
    20e2:	91 70       	andi	r25, 0x01	; 1
    20e4:	89 e1       	ldi	r24, 0x19	; 25
    20e6:	69 2f       	mov	r22, r25
    20e8:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D2, OUTPUT); // declare D2 as output
    20ec:	8a e1       	ldi	r24, 0x1A	; 26
    20ee:	61 e0       	ldi	r22, 0x01	; 1
    20f0:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D2,GET_BIT(data,2)); // get the value of the 1st bit of "data" var. and put it at D2 which is the 3rd bit/pin of the data pins/bits
    20f4:	8f 85       	ldd	r24, Y+15	; 0x0f
    20f6:	86 95       	lsr	r24
    20f8:	86 95       	lsr	r24
    20fa:	98 2f       	mov	r25, r24
    20fc:	91 70       	andi	r25, 0x01	; 1
    20fe:	8a e1       	ldi	r24, 0x1A	; 26
    2100:	69 2f       	mov	r22, r25
    2102:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D3, OUTPUT); // declare D3 as output
    2106:	8b e1       	ldi	r24, 0x1B	; 27
    2108:	61 e0       	ldi	r22, 0x01	; 1
    210a:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D3,GET_BIT(data,3)); // get the value of the 1st bit of "data" var. and put it at D3 which is the 4th bit/pin of the data pins/bits
    210e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2110:	86 95       	lsr	r24
    2112:	86 95       	lsr	r24
    2114:	86 95       	lsr	r24
    2116:	98 2f       	mov	r25, r24
    2118:	91 70       	andi	r25, 0x01	; 1
    211a:	8b e1       	ldi	r24, 0x1B	; 27
    211c:	69 2f       	mov	r22, r25
    211e:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D4, OUTPUT); // declare D4 as output
    2122:	8c e1       	ldi	r24, 0x1C	; 28
    2124:	61 e0       	ldi	r22, 0x01	; 1
    2126:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D4,GET_BIT(data,4)); // get the value of the 1st bit of "data" var. and put it at D4 which is the 5th bit/pin of the data pins/bits
    212a:	8f 85       	ldd	r24, Y+15	; 0x0f
    212c:	82 95       	swap	r24
    212e:	8f 70       	andi	r24, 0x0F	; 15
    2130:	98 2f       	mov	r25, r24
    2132:	91 70       	andi	r25, 0x01	; 1
    2134:	8c e1       	ldi	r24, 0x1C	; 28
    2136:	69 2f       	mov	r22, r25
    2138:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D5, OUTPUT); // declare D5 as output
    213c:	8d e1       	ldi	r24, 0x1D	; 29
    213e:	61 e0       	ldi	r22, 0x01	; 1
    2140:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D5,GET_BIT(data,5)); // get the value of the 1st bit of "data" var. and put it at D5 which is the 6th bit/pin of the data pins/bits
    2144:	8f 85       	ldd	r24, Y+15	; 0x0f
    2146:	82 95       	swap	r24
    2148:	86 95       	lsr	r24
    214a:	87 70       	andi	r24, 0x07	; 7
    214c:	98 2f       	mov	r25, r24
    214e:	91 70       	andi	r25, 0x01	; 1
    2150:	8d e1       	ldi	r24, 0x1D	; 29
    2152:	69 2f       	mov	r22, r25
    2154:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D6, OUTPUT); // declare D6 as output
    2158:	8e e1       	ldi	r24, 0x1E	; 30
    215a:	61 e0       	ldi	r22, 0x01	; 1
    215c:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D6,GET_BIT(data,6)); // get the value of the 1st bit of "data" var. and put it at D6 which is the 7th bit/pin of the data pins/bits
    2160:	8f 85       	ldd	r24, Y+15	; 0x0f
    2162:	82 95       	swap	r24
    2164:	86 95       	lsr	r24
    2166:	86 95       	lsr	r24
    2168:	83 70       	andi	r24, 0x03	; 3
    216a:	98 2f       	mov	r25, r24
    216c:	91 70       	andi	r25, 0x01	; 1
    216e:	8e e1       	ldi	r24, 0x1E	; 30
    2170:	69 2f       	mov	r22, r25
    2172:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>

	SetPinDirection(LCD_D7, OUTPUT); // declare D7 as output
    2176:	8f e1       	ldi	r24, 0x1F	; 31
    2178:	61 e0       	ldi	r22, 0x01	; 1
    217a:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
	SetPinValue(LCD_D7,GET_BIT(data,7)); // get the value of the 1st bit of "data" var. and put it at D7 which is the 8th bit/pin of the data pins/bits
    217e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2180:	98 2f       	mov	r25, r24
    2182:	99 1f       	adc	r25, r25
    2184:	99 27       	eor	r25, r25
    2186:	99 1f       	adc	r25, r25
    2188:	8f e1       	ldi	r24, 0x1F	; 31
    218a:	69 2f       	mov	r22, r25
    218c:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>


	// Enable Pulse
		//Enable high
		SetPinDirection(LCD_EN, OUTPUT);
    2190:	82 e1       	ldi	r24, 0x12	; 18
    2192:	61 e0       	ldi	r22, 0x01	; 1
    2194:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
		SetPinValue(LCD_EN,HIGH);
    2198:	82 e1       	ldi	r24, 0x12	; 18
    219a:	61 e0       	ldi	r22, 0x01	; 1
    219c:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>
    21a0:	80 e0       	ldi	r24, 0x00	; 0
    21a2:	90 e0       	ldi	r25, 0x00	; 0
    21a4:	a0 e0       	ldi	r26, 0x00	; 0
    21a6:	b0 e4       	ldi	r27, 0x40	; 64
    21a8:	8b 87       	std	Y+11, r24	; 0x0b
    21aa:	9c 87       	std	Y+12, r25	; 0x0c
    21ac:	ad 87       	std	Y+13, r26	; 0x0d
    21ae:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21b0:	6b 85       	ldd	r22, Y+11	; 0x0b
    21b2:	7c 85       	ldd	r23, Y+12	; 0x0c
    21b4:	8d 85       	ldd	r24, Y+13	; 0x0d
    21b6:	9e 85       	ldd	r25, Y+14	; 0x0e
    21b8:	20 e0       	ldi	r18, 0x00	; 0
    21ba:	30 e0       	ldi	r19, 0x00	; 0
    21bc:	4a ef       	ldi	r20, 0xFA	; 250
    21be:	54 e4       	ldi	r21, 0x44	; 68
    21c0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    21c4:	dc 01       	movw	r26, r24
    21c6:	cb 01       	movw	r24, r22
    21c8:	8f 83       	std	Y+7, r24	; 0x07
    21ca:	98 87       	std	Y+8, r25	; 0x08
    21cc:	a9 87       	std	Y+9, r26	; 0x09
    21ce:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    21d0:	6f 81       	ldd	r22, Y+7	; 0x07
    21d2:	78 85       	ldd	r23, Y+8	; 0x08
    21d4:	89 85       	ldd	r24, Y+9	; 0x09
    21d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    21d8:	20 e0       	ldi	r18, 0x00	; 0
    21da:	30 e0       	ldi	r19, 0x00	; 0
    21dc:	40 e8       	ldi	r20, 0x80	; 128
    21de:	5f e3       	ldi	r21, 0x3F	; 63
    21e0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    21e4:	88 23       	and	r24, r24
    21e6:	2c f4       	brge	.+10     	; 0x21f2 <LCD_vidwriteData+0x16a>
		__ticks = 1;
    21e8:	81 e0       	ldi	r24, 0x01	; 1
    21ea:	90 e0       	ldi	r25, 0x00	; 0
    21ec:	9e 83       	std	Y+6, r25	; 0x06
    21ee:	8d 83       	std	Y+5, r24	; 0x05
    21f0:	3f c0       	rjmp	.+126    	; 0x2270 <LCD_vidwriteData+0x1e8>
	else if (__tmp > 65535)
    21f2:	6f 81       	ldd	r22, Y+7	; 0x07
    21f4:	78 85       	ldd	r23, Y+8	; 0x08
    21f6:	89 85       	ldd	r24, Y+9	; 0x09
    21f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    21fa:	20 e0       	ldi	r18, 0x00	; 0
    21fc:	3f ef       	ldi	r19, 0xFF	; 255
    21fe:	4f e7       	ldi	r20, 0x7F	; 127
    2200:	57 e4       	ldi	r21, 0x47	; 71
    2202:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2206:	18 16       	cp	r1, r24
    2208:	4c f5       	brge	.+82     	; 0x225c <LCD_vidwriteData+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    220a:	6b 85       	ldd	r22, Y+11	; 0x0b
    220c:	7c 85       	ldd	r23, Y+12	; 0x0c
    220e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2210:	9e 85       	ldd	r25, Y+14	; 0x0e
    2212:	20 e0       	ldi	r18, 0x00	; 0
    2214:	30 e0       	ldi	r19, 0x00	; 0
    2216:	40 e2       	ldi	r20, 0x20	; 32
    2218:	51 e4       	ldi	r21, 0x41	; 65
    221a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    221e:	dc 01       	movw	r26, r24
    2220:	cb 01       	movw	r24, r22
    2222:	bc 01       	movw	r22, r24
    2224:	cd 01       	movw	r24, r26
    2226:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    222a:	dc 01       	movw	r26, r24
    222c:	cb 01       	movw	r24, r22
    222e:	9e 83       	std	Y+6, r25	; 0x06
    2230:	8d 83       	std	Y+5, r24	; 0x05
    2232:	0f c0       	rjmp	.+30     	; 0x2252 <LCD_vidwriteData+0x1ca>
    2234:	88 ec       	ldi	r24, 0xC8	; 200
    2236:	90 e0       	ldi	r25, 0x00	; 0
    2238:	9c 83       	std	Y+4, r25	; 0x04
    223a:	8b 83       	std	Y+3, r24	; 0x03
    223c:	8b 81       	ldd	r24, Y+3	; 0x03
    223e:	9c 81       	ldd	r25, Y+4	; 0x04
    2240:	01 97       	sbiw	r24, 0x01	; 1
    2242:	f1 f7       	brne	.-4      	; 0x2240 <LCD_vidwriteData+0x1b8>
    2244:	9c 83       	std	Y+4, r25	; 0x04
    2246:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2248:	8d 81       	ldd	r24, Y+5	; 0x05
    224a:	9e 81       	ldd	r25, Y+6	; 0x06
    224c:	01 97       	sbiw	r24, 0x01	; 1
    224e:	9e 83       	std	Y+6, r25	; 0x06
    2250:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2252:	8d 81       	ldd	r24, Y+5	; 0x05
    2254:	9e 81       	ldd	r25, Y+6	; 0x06
    2256:	00 97       	sbiw	r24, 0x00	; 0
    2258:	69 f7       	brne	.-38     	; 0x2234 <LCD_vidwriteData+0x1ac>
    225a:	14 c0       	rjmp	.+40     	; 0x2284 <LCD_vidwriteData+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    225c:	6f 81       	ldd	r22, Y+7	; 0x07
    225e:	78 85       	ldd	r23, Y+8	; 0x08
    2260:	89 85       	ldd	r24, Y+9	; 0x09
    2262:	9a 85       	ldd	r25, Y+10	; 0x0a
    2264:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2268:	dc 01       	movw	r26, r24
    226a:	cb 01       	movw	r24, r22
    226c:	9e 83       	std	Y+6, r25	; 0x06
    226e:	8d 83       	std	Y+5, r24	; 0x05
    2270:	8d 81       	ldd	r24, Y+5	; 0x05
    2272:	9e 81       	ldd	r25, Y+6	; 0x06
    2274:	9a 83       	std	Y+2, r25	; 0x02
    2276:	89 83       	std	Y+1, r24	; 0x01
    2278:	89 81       	ldd	r24, Y+1	; 0x01
    227a:	9a 81       	ldd	r25, Y+2	; 0x02
    227c:	01 97       	sbiw	r24, 0x01	; 1
    227e:	f1 f7       	brne	.-4      	; 0x227c <LCD_vidwriteData+0x1f4>
    2280:	9a 83       	std	Y+2, r25	; 0x02
    2282:	89 83       	std	Y+1, r24	; 0x01
		//delay 2ms
		_delay_ms(2);
		//Enable low
		SetPinValue(LCD_EN,LOW);
    2284:	82 e1       	ldi	r24, 0x12	; 18
    2286:	60 e0       	ldi	r22, 0x00	; 0
    2288:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>
}
    228c:	2f 96       	adiw	r28, 0x0f	; 15
    228e:	0f b6       	in	r0, 0x3f	; 63
    2290:	f8 94       	cli
    2292:	de bf       	out	0x3e, r29	; 62
    2294:	0f be       	out	0x3f, r0	; 63
    2296:	cd bf       	out	0x3d, r28	; 61
    2298:	cf 91       	pop	r28
    229a:	df 91       	pop	r29
    229c:	08 95       	ret

0000229e <LCD_vidInit>:

void LCD_vidInit(void)
{
    229e:	df 93       	push	r29
    22a0:	cf 93       	push	r28
    22a2:	cd b7       	in	r28, 0x3d	; 61
    22a4:	de b7       	in	r29, 0x3e	; 62
    22a6:	e8 97       	sbiw	r28, 0x38	; 56
    22a8:	0f b6       	in	r0, 0x3f	; 63
    22aa:	f8 94       	cli
    22ac:	de bf       	out	0x3e, r29	; 62
    22ae:	0f be       	out	0x3f, r0	; 63
    22b0:	cd bf       	out	0x3d, r28	; 61
    22b2:	80 e0       	ldi	r24, 0x00	; 0
    22b4:	90 e0       	ldi	r25, 0x00	; 0
    22b6:	a8 e4       	ldi	r26, 0x48	; 72
    22b8:	b2 e4       	ldi	r27, 0x42	; 66
    22ba:	8d ab       	std	Y+53, r24	; 0x35
    22bc:	9e ab       	std	Y+54, r25	; 0x36
    22be:	af ab       	std	Y+55, r26	; 0x37
    22c0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22c2:	6d a9       	ldd	r22, Y+53	; 0x35
    22c4:	7e a9       	ldd	r23, Y+54	; 0x36
    22c6:	8f a9       	ldd	r24, Y+55	; 0x37
    22c8:	98 ad       	ldd	r25, Y+56	; 0x38
    22ca:	20 e0       	ldi	r18, 0x00	; 0
    22cc:	30 e0       	ldi	r19, 0x00	; 0
    22ce:	4a ef       	ldi	r20, 0xFA	; 250
    22d0:	54 e4       	ldi	r21, 0x44	; 68
    22d2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    22d6:	dc 01       	movw	r26, r24
    22d8:	cb 01       	movw	r24, r22
    22da:	89 ab       	std	Y+49, r24	; 0x31
    22dc:	9a ab       	std	Y+50, r25	; 0x32
    22de:	ab ab       	std	Y+51, r26	; 0x33
    22e0:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    22e2:	69 a9       	ldd	r22, Y+49	; 0x31
    22e4:	7a a9       	ldd	r23, Y+50	; 0x32
    22e6:	8b a9       	ldd	r24, Y+51	; 0x33
    22e8:	9c a9       	ldd	r25, Y+52	; 0x34
    22ea:	20 e0       	ldi	r18, 0x00	; 0
    22ec:	30 e0       	ldi	r19, 0x00	; 0
    22ee:	40 e8       	ldi	r20, 0x80	; 128
    22f0:	5f e3       	ldi	r21, 0x3F	; 63
    22f2:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    22f6:	88 23       	and	r24, r24
    22f8:	2c f4       	brge	.+10     	; 0x2304 <LCD_vidInit+0x66>
		__ticks = 1;
    22fa:	81 e0       	ldi	r24, 0x01	; 1
    22fc:	90 e0       	ldi	r25, 0x00	; 0
    22fe:	98 ab       	std	Y+48, r25	; 0x30
    2300:	8f a7       	std	Y+47, r24	; 0x2f
    2302:	3f c0       	rjmp	.+126    	; 0x2382 <LCD_vidInit+0xe4>
	else if (__tmp > 65535)
    2304:	69 a9       	ldd	r22, Y+49	; 0x31
    2306:	7a a9       	ldd	r23, Y+50	; 0x32
    2308:	8b a9       	ldd	r24, Y+51	; 0x33
    230a:	9c a9       	ldd	r25, Y+52	; 0x34
    230c:	20 e0       	ldi	r18, 0x00	; 0
    230e:	3f ef       	ldi	r19, 0xFF	; 255
    2310:	4f e7       	ldi	r20, 0x7F	; 127
    2312:	57 e4       	ldi	r21, 0x47	; 71
    2314:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2318:	18 16       	cp	r1, r24
    231a:	4c f5       	brge	.+82     	; 0x236e <LCD_vidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    231c:	6d a9       	ldd	r22, Y+53	; 0x35
    231e:	7e a9       	ldd	r23, Y+54	; 0x36
    2320:	8f a9       	ldd	r24, Y+55	; 0x37
    2322:	98 ad       	ldd	r25, Y+56	; 0x38
    2324:	20 e0       	ldi	r18, 0x00	; 0
    2326:	30 e0       	ldi	r19, 0x00	; 0
    2328:	40 e2       	ldi	r20, 0x20	; 32
    232a:	51 e4       	ldi	r21, 0x41	; 65
    232c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2330:	dc 01       	movw	r26, r24
    2332:	cb 01       	movw	r24, r22
    2334:	bc 01       	movw	r22, r24
    2336:	cd 01       	movw	r24, r26
    2338:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    233c:	dc 01       	movw	r26, r24
    233e:	cb 01       	movw	r24, r22
    2340:	98 ab       	std	Y+48, r25	; 0x30
    2342:	8f a7       	std	Y+47, r24	; 0x2f
    2344:	0f c0       	rjmp	.+30     	; 0x2364 <LCD_vidInit+0xc6>
    2346:	88 ec       	ldi	r24, 0xC8	; 200
    2348:	90 e0       	ldi	r25, 0x00	; 0
    234a:	9e a7       	std	Y+46, r25	; 0x2e
    234c:	8d a7       	std	Y+45, r24	; 0x2d
    234e:	8d a5       	ldd	r24, Y+45	; 0x2d
    2350:	9e a5       	ldd	r25, Y+46	; 0x2e
    2352:	01 97       	sbiw	r24, 0x01	; 1
    2354:	f1 f7       	brne	.-4      	; 0x2352 <LCD_vidInit+0xb4>
    2356:	9e a7       	std	Y+46, r25	; 0x2e
    2358:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    235a:	8f a5       	ldd	r24, Y+47	; 0x2f
    235c:	98 a9       	ldd	r25, Y+48	; 0x30
    235e:	01 97       	sbiw	r24, 0x01	; 1
    2360:	98 ab       	std	Y+48, r25	; 0x30
    2362:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2364:	8f a5       	ldd	r24, Y+47	; 0x2f
    2366:	98 a9       	ldd	r25, Y+48	; 0x30
    2368:	00 97       	sbiw	r24, 0x00	; 0
    236a:	69 f7       	brne	.-38     	; 0x2346 <LCD_vidInit+0xa8>
    236c:	14 c0       	rjmp	.+40     	; 0x2396 <LCD_vidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    236e:	69 a9       	ldd	r22, Y+49	; 0x31
    2370:	7a a9       	ldd	r23, Y+50	; 0x32
    2372:	8b a9       	ldd	r24, Y+51	; 0x33
    2374:	9c a9       	ldd	r25, Y+52	; 0x34
    2376:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    237a:	dc 01       	movw	r26, r24
    237c:	cb 01       	movw	r24, r22
    237e:	98 ab       	std	Y+48, r25	; 0x30
    2380:	8f a7       	std	Y+47, r24	; 0x2f
    2382:	8f a5       	ldd	r24, Y+47	; 0x2f
    2384:	98 a9       	ldd	r25, Y+48	; 0x30
    2386:	9c a7       	std	Y+44, r25	; 0x2c
    2388:	8b a7       	std	Y+43, r24	; 0x2b
    238a:	8b a5       	ldd	r24, Y+43	; 0x2b
    238c:	9c a5       	ldd	r25, Y+44	; 0x2c
    238e:	01 97       	sbiw	r24, 0x01	; 1
    2390:	f1 f7       	brne	.-4      	; 0x238e <LCD_vidInit+0xf0>
    2392:	9c a7       	std	Y+44, r25	; 0x2c
    2394:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(50);

	//Function Set
	//Data length DL (0 -> 4pins, 1 -> 8 pins), Number of Lines N (0 -> 1 line, 1 -> 2 lines), and Font resolution (0 -> 58, 1 -> 511), - -> don't care
	// 0b|0|0|1|DL|N|F|-|-|
	LCD_vidwriteCommand(0b00111000);
    2396:	88 e3       	ldi	r24, 0x38	; 56
    2398:	0e 94 39 0f 	call	0x1e72	; 0x1e72 <LCD_vidwriteCommand>
    239c:	80 e0       	ldi	r24, 0x00	; 0
    239e:	90 e0       	ldi	r25, 0x00	; 0
    23a0:	a0 e0       	ldi	r26, 0x00	; 0
    23a2:	b0 e4       	ldi	r27, 0x40	; 64
    23a4:	8f a3       	std	Y+39, r24	; 0x27
    23a6:	98 a7       	std	Y+40, r25	; 0x28
    23a8:	a9 a7       	std	Y+41, r26	; 0x29
    23aa:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23ac:	6f a1       	ldd	r22, Y+39	; 0x27
    23ae:	78 a5       	ldd	r23, Y+40	; 0x28
    23b0:	89 a5       	ldd	r24, Y+41	; 0x29
    23b2:	9a a5       	ldd	r25, Y+42	; 0x2a
    23b4:	20 e0       	ldi	r18, 0x00	; 0
    23b6:	30 e0       	ldi	r19, 0x00	; 0
    23b8:	4a ef       	ldi	r20, 0xFA	; 250
    23ba:	54 e4       	ldi	r21, 0x44	; 68
    23bc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    23c0:	dc 01       	movw	r26, r24
    23c2:	cb 01       	movw	r24, r22
    23c4:	8b a3       	std	Y+35, r24	; 0x23
    23c6:	9c a3       	std	Y+36, r25	; 0x24
    23c8:	ad a3       	std	Y+37, r26	; 0x25
    23ca:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    23cc:	6b a1       	ldd	r22, Y+35	; 0x23
    23ce:	7c a1       	ldd	r23, Y+36	; 0x24
    23d0:	8d a1       	ldd	r24, Y+37	; 0x25
    23d2:	9e a1       	ldd	r25, Y+38	; 0x26
    23d4:	20 e0       	ldi	r18, 0x00	; 0
    23d6:	30 e0       	ldi	r19, 0x00	; 0
    23d8:	40 e8       	ldi	r20, 0x80	; 128
    23da:	5f e3       	ldi	r21, 0x3F	; 63
    23dc:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    23e0:	88 23       	and	r24, r24
    23e2:	2c f4       	brge	.+10     	; 0x23ee <LCD_vidInit+0x150>
		__ticks = 1;
    23e4:	81 e0       	ldi	r24, 0x01	; 1
    23e6:	90 e0       	ldi	r25, 0x00	; 0
    23e8:	9a a3       	std	Y+34, r25	; 0x22
    23ea:	89 a3       	std	Y+33, r24	; 0x21
    23ec:	3f c0       	rjmp	.+126    	; 0x246c <LCD_vidInit+0x1ce>
	else if (__tmp > 65535)
    23ee:	6b a1       	ldd	r22, Y+35	; 0x23
    23f0:	7c a1       	ldd	r23, Y+36	; 0x24
    23f2:	8d a1       	ldd	r24, Y+37	; 0x25
    23f4:	9e a1       	ldd	r25, Y+38	; 0x26
    23f6:	20 e0       	ldi	r18, 0x00	; 0
    23f8:	3f ef       	ldi	r19, 0xFF	; 255
    23fa:	4f e7       	ldi	r20, 0x7F	; 127
    23fc:	57 e4       	ldi	r21, 0x47	; 71
    23fe:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2402:	18 16       	cp	r1, r24
    2404:	4c f5       	brge	.+82     	; 0x2458 <LCD_vidInit+0x1ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2406:	6f a1       	ldd	r22, Y+39	; 0x27
    2408:	78 a5       	ldd	r23, Y+40	; 0x28
    240a:	89 a5       	ldd	r24, Y+41	; 0x29
    240c:	9a a5       	ldd	r25, Y+42	; 0x2a
    240e:	20 e0       	ldi	r18, 0x00	; 0
    2410:	30 e0       	ldi	r19, 0x00	; 0
    2412:	40 e2       	ldi	r20, 0x20	; 32
    2414:	51 e4       	ldi	r21, 0x41	; 65
    2416:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    241a:	dc 01       	movw	r26, r24
    241c:	cb 01       	movw	r24, r22
    241e:	bc 01       	movw	r22, r24
    2420:	cd 01       	movw	r24, r26
    2422:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2426:	dc 01       	movw	r26, r24
    2428:	cb 01       	movw	r24, r22
    242a:	9a a3       	std	Y+34, r25	; 0x22
    242c:	89 a3       	std	Y+33, r24	; 0x21
    242e:	0f c0       	rjmp	.+30     	; 0x244e <LCD_vidInit+0x1b0>
    2430:	88 ec       	ldi	r24, 0xC8	; 200
    2432:	90 e0       	ldi	r25, 0x00	; 0
    2434:	98 a3       	std	Y+32, r25	; 0x20
    2436:	8f 8f       	std	Y+31, r24	; 0x1f
    2438:	8f 8d       	ldd	r24, Y+31	; 0x1f
    243a:	98 a1       	ldd	r25, Y+32	; 0x20
    243c:	01 97       	sbiw	r24, 0x01	; 1
    243e:	f1 f7       	brne	.-4      	; 0x243c <LCD_vidInit+0x19e>
    2440:	98 a3       	std	Y+32, r25	; 0x20
    2442:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2444:	89 a1       	ldd	r24, Y+33	; 0x21
    2446:	9a a1       	ldd	r25, Y+34	; 0x22
    2448:	01 97       	sbiw	r24, 0x01	; 1
    244a:	9a a3       	std	Y+34, r25	; 0x22
    244c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    244e:	89 a1       	ldd	r24, Y+33	; 0x21
    2450:	9a a1       	ldd	r25, Y+34	; 0x22
    2452:	00 97       	sbiw	r24, 0x00	; 0
    2454:	69 f7       	brne	.-38     	; 0x2430 <LCD_vidInit+0x192>
    2456:	14 c0       	rjmp	.+40     	; 0x2480 <LCD_vidInit+0x1e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2458:	6b a1       	ldd	r22, Y+35	; 0x23
    245a:	7c a1       	ldd	r23, Y+36	; 0x24
    245c:	8d a1       	ldd	r24, Y+37	; 0x25
    245e:	9e a1       	ldd	r25, Y+38	; 0x26
    2460:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2464:	dc 01       	movw	r26, r24
    2466:	cb 01       	movw	r24, r22
    2468:	9a a3       	std	Y+34, r25	; 0x22
    246a:	89 a3       	std	Y+33, r24	; 0x21
    246c:	89 a1       	ldd	r24, Y+33	; 0x21
    246e:	9a a1       	ldd	r25, Y+34	; 0x22
    2470:	9e 8f       	std	Y+30, r25	; 0x1e
    2472:	8d 8f       	std	Y+29, r24	; 0x1d
    2474:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2476:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2478:	01 97       	sbiw	r24, 0x01	; 1
    247a:	f1 f7       	brne	.-4      	; 0x2478 <LCD_vidInit+0x1da>
    247c:	9e 8f       	std	Y+30, r25	; 0x1e
    247e:	8d 8f       	std	Y+29, r24	; 0x1d

	//Display on/off D (0 off, 1 on)
	//Cursor on/off C (0 off, 1 on)
	//Cursor Blink on/off B (0 off, 1 on)
	// 0b|0|0|0|0|1|D|C|B|
	LCD_vidwriteCommand(0b00001100);
    2480:	8c e0       	ldi	r24, 0x0C	; 12
    2482:	0e 94 39 0f 	call	0x1e72	; 0x1e72 <LCD_vidwriteCommand>
    2486:	80 e0       	ldi	r24, 0x00	; 0
    2488:	90 e0       	ldi	r25, 0x00	; 0
    248a:	a0 e0       	ldi	r26, 0x00	; 0
    248c:	b0 e4       	ldi	r27, 0x40	; 64
    248e:	89 8f       	std	Y+25, r24	; 0x19
    2490:	9a 8f       	std	Y+26, r25	; 0x1a
    2492:	ab 8f       	std	Y+27, r26	; 0x1b
    2494:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2496:	69 8d       	ldd	r22, Y+25	; 0x19
    2498:	7a 8d       	ldd	r23, Y+26	; 0x1a
    249a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    249c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    249e:	20 e0       	ldi	r18, 0x00	; 0
    24a0:	30 e0       	ldi	r19, 0x00	; 0
    24a2:	4a ef       	ldi	r20, 0xFA	; 250
    24a4:	54 e4       	ldi	r21, 0x44	; 68
    24a6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    24aa:	dc 01       	movw	r26, r24
    24ac:	cb 01       	movw	r24, r22
    24ae:	8d 8b       	std	Y+21, r24	; 0x15
    24b0:	9e 8b       	std	Y+22, r25	; 0x16
    24b2:	af 8b       	std	Y+23, r26	; 0x17
    24b4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    24b6:	6d 89       	ldd	r22, Y+21	; 0x15
    24b8:	7e 89       	ldd	r23, Y+22	; 0x16
    24ba:	8f 89       	ldd	r24, Y+23	; 0x17
    24bc:	98 8d       	ldd	r25, Y+24	; 0x18
    24be:	20 e0       	ldi	r18, 0x00	; 0
    24c0:	30 e0       	ldi	r19, 0x00	; 0
    24c2:	40 e8       	ldi	r20, 0x80	; 128
    24c4:	5f e3       	ldi	r21, 0x3F	; 63
    24c6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    24ca:	88 23       	and	r24, r24
    24cc:	2c f4       	brge	.+10     	; 0x24d8 <LCD_vidInit+0x23a>
		__ticks = 1;
    24ce:	81 e0       	ldi	r24, 0x01	; 1
    24d0:	90 e0       	ldi	r25, 0x00	; 0
    24d2:	9c 8b       	std	Y+20, r25	; 0x14
    24d4:	8b 8b       	std	Y+19, r24	; 0x13
    24d6:	3f c0       	rjmp	.+126    	; 0x2556 <LCD_vidInit+0x2b8>
	else if (__tmp > 65535)
    24d8:	6d 89       	ldd	r22, Y+21	; 0x15
    24da:	7e 89       	ldd	r23, Y+22	; 0x16
    24dc:	8f 89       	ldd	r24, Y+23	; 0x17
    24de:	98 8d       	ldd	r25, Y+24	; 0x18
    24e0:	20 e0       	ldi	r18, 0x00	; 0
    24e2:	3f ef       	ldi	r19, 0xFF	; 255
    24e4:	4f e7       	ldi	r20, 0x7F	; 127
    24e6:	57 e4       	ldi	r21, 0x47	; 71
    24e8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    24ec:	18 16       	cp	r1, r24
    24ee:	4c f5       	brge	.+82     	; 0x2542 <LCD_vidInit+0x2a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24f0:	69 8d       	ldd	r22, Y+25	; 0x19
    24f2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    24f4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    24f6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    24f8:	20 e0       	ldi	r18, 0x00	; 0
    24fa:	30 e0       	ldi	r19, 0x00	; 0
    24fc:	40 e2       	ldi	r20, 0x20	; 32
    24fe:	51 e4       	ldi	r21, 0x41	; 65
    2500:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2504:	dc 01       	movw	r26, r24
    2506:	cb 01       	movw	r24, r22
    2508:	bc 01       	movw	r22, r24
    250a:	cd 01       	movw	r24, r26
    250c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2510:	dc 01       	movw	r26, r24
    2512:	cb 01       	movw	r24, r22
    2514:	9c 8b       	std	Y+20, r25	; 0x14
    2516:	8b 8b       	std	Y+19, r24	; 0x13
    2518:	0f c0       	rjmp	.+30     	; 0x2538 <LCD_vidInit+0x29a>
    251a:	88 ec       	ldi	r24, 0xC8	; 200
    251c:	90 e0       	ldi	r25, 0x00	; 0
    251e:	9a 8b       	std	Y+18, r25	; 0x12
    2520:	89 8b       	std	Y+17, r24	; 0x11
    2522:	89 89       	ldd	r24, Y+17	; 0x11
    2524:	9a 89       	ldd	r25, Y+18	; 0x12
    2526:	01 97       	sbiw	r24, 0x01	; 1
    2528:	f1 f7       	brne	.-4      	; 0x2526 <LCD_vidInit+0x288>
    252a:	9a 8b       	std	Y+18, r25	; 0x12
    252c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    252e:	8b 89       	ldd	r24, Y+19	; 0x13
    2530:	9c 89       	ldd	r25, Y+20	; 0x14
    2532:	01 97       	sbiw	r24, 0x01	; 1
    2534:	9c 8b       	std	Y+20, r25	; 0x14
    2536:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2538:	8b 89       	ldd	r24, Y+19	; 0x13
    253a:	9c 89       	ldd	r25, Y+20	; 0x14
    253c:	00 97       	sbiw	r24, 0x00	; 0
    253e:	69 f7       	brne	.-38     	; 0x251a <LCD_vidInit+0x27c>
    2540:	14 c0       	rjmp	.+40     	; 0x256a <LCD_vidInit+0x2cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2542:	6d 89       	ldd	r22, Y+21	; 0x15
    2544:	7e 89       	ldd	r23, Y+22	; 0x16
    2546:	8f 89       	ldd	r24, Y+23	; 0x17
    2548:	98 8d       	ldd	r25, Y+24	; 0x18
    254a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    254e:	dc 01       	movw	r26, r24
    2550:	cb 01       	movw	r24, r22
    2552:	9c 8b       	std	Y+20, r25	; 0x14
    2554:	8b 8b       	std	Y+19, r24	; 0x13
    2556:	8b 89       	ldd	r24, Y+19	; 0x13
    2558:	9c 89       	ldd	r25, Y+20	; 0x14
    255a:	98 8b       	std	Y+16, r25	; 0x10
    255c:	8f 87       	std	Y+15, r24	; 0x0f
    255e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2560:	98 89       	ldd	r25, Y+16	; 0x10
    2562:	01 97       	sbiw	r24, 0x01	; 1
    2564:	f1 f7       	brne	.-4      	; 0x2562 <LCD_vidInit+0x2c4>
    2566:	98 8b       	std	Y+16, r25	; 0x10
    2568:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(2);

	//Clear Screen
	LCD_vidwriteCommand(1);
    256a:	81 e0       	ldi	r24, 0x01	; 1
    256c:	0e 94 39 0f 	call	0x1e72	; 0x1e72 <LCD_vidwriteCommand>
    2570:	80 e0       	ldi	r24, 0x00	; 0
    2572:	90 e0       	ldi	r25, 0x00	; 0
    2574:	a0 e0       	ldi	r26, 0x00	; 0
    2576:	b0 e4       	ldi	r27, 0x40	; 64
    2578:	8b 87       	std	Y+11, r24	; 0x0b
    257a:	9c 87       	std	Y+12, r25	; 0x0c
    257c:	ad 87       	std	Y+13, r26	; 0x0d
    257e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2580:	6b 85       	ldd	r22, Y+11	; 0x0b
    2582:	7c 85       	ldd	r23, Y+12	; 0x0c
    2584:	8d 85       	ldd	r24, Y+13	; 0x0d
    2586:	9e 85       	ldd	r25, Y+14	; 0x0e
    2588:	20 e0       	ldi	r18, 0x00	; 0
    258a:	30 e0       	ldi	r19, 0x00	; 0
    258c:	4a ef       	ldi	r20, 0xFA	; 250
    258e:	54 e4       	ldi	r21, 0x44	; 68
    2590:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2594:	dc 01       	movw	r26, r24
    2596:	cb 01       	movw	r24, r22
    2598:	8f 83       	std	Y+7, r24	; 0x07
    259a:	98 87       	std	Y+8, r25	; 0x08
    259c:	a9 87       	std	Y+9, r26	; 0x09
    259e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    25a0:	6f 81       	ldd	r22, Y+7	; 0x07
    25a2:	78 85       	ldd	r23, Y+8	; 0x08
    25a4:	89 85       	ldd	r24, Y+9	; 0x09
    25a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    25a8:	20 e0       	ldi	r18, 0x00	; 0
    25aa:	30 e0       	ldi	r19, 0x00	; 0
    25ac:	40 e8       	ldi	r20, 0x80	; 128
    25ae:	5f e3       	ldi	r21, 0x3F	; 63
    25b0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    25b4:	88 23       	and	r24, r24
    25b6:	2c f4       	brge	.+10     	; 0x25c2 <LCD_vidInit+0x324>
		__ticks = 1;
    25b8:	81 e0       	ldi	r24, 0x01	; 1
    25ba:	90 e0       	ldi	r25, 0x00	; 0
    25bc:	9e 83       	std	Y+6, r25	; 0x06
    25be:	8d 83       	std	Y+5, r24	; 0x05
    25c0:	3f c0       	rjmp	.+126    	; 0x2640 <LCD_vidInit+0x3a2>
	else if (__tmp > 65535)
    25c2:	6f 81       	ldd	r22, Y+7	; 0x07
    25c4:	78 85       	ldd	r23, Y+8	; 0x08
    25c6:	89 85       	ldd	r24, Y+9	; 0x09
    25c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    25ca:	20 e0       	ldi	r18, 0x00	; 0
    25cc:	3f ef       	ldi	r19, 0xFF	; 255
    25ce:	4f e7       	ldi	r20, 0x7F	; 127
    25d0:	57 e4       	ldi	r21, 0x47	; 71
    25d2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    25d6:	18 16       	cp	r1, r24
    25d8:	4c f5       	brge	.+82     	; 0x262c <LCD_vidInit+0x38e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25da:	6b 85       	ldd	r22, Y+11	; 0x0b
    25dc:	7c 85       	ldd	r23, Y+12	; 0x0c
    25de:	8d 85       	ldd	r24, Y+13	; 0x0d
    25e0:	9e 85       	ldd	r25, Y+14	; 0x0e
    25e2:	20 e0       	ldi	r18, 0x00	; 0
    25e4:	30 e0       	ldi	r19, 0x00	; 0
    25e6:	40 e2       	ldi	r20, 0x20	; 32
    25e8:	51 e4       	ldi	r21, 0x41	; 65
    25ea:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    25ee:	dc 01       	movw	r26, r24
    25f0:	cb 01       	movw	r24, r22
    25f2:	bc 01       	movw	r22, r24
    25f4:	cd 01       	movw	r24, r26
    25f6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    25fa:	dc 01       	movw	r26, r24
    25fc:	cb 01       	movw	r24, r22
    25fe:	9e 83       	std	Y+6, r25	; 0x06
    2600:	8d 83       	std	Y+5, r24	; 0x05
    2602:	0f c0       	rjmp	.+30     	; 0x2622 <LCD_vidInit+0x384>
    2604:	88 ec       	ldi	r24, 0xC8	; 200
    2606:	90 e0       	ldi	r25, 0x00	; 0
    2608:	9c 83       	std	Y+4, r25	; 0x04
    260a:	8b 83       	std	Y+3, r24	; 0x03
    260c:	8b 81       	ldd	r24, Y+3	; 0x03
    260e:	9c 81       	ldd	r25, Y+4	; 0x04
    2610:	01 97       	sbiw	r24, 0x01	; 1
    2612:	f1 f7       	brne	.-4      	; 0x2610 <LCD_vidInit+0x372>
    2614:	9c 83       	std	Y+4, r25	; 0x04
    2616:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2618:	8d 81       	ldd	r24, Y+5	; 0x05
    261a:	9e 81       	ldd	r25, Y+6	; 0x06
    261c:	01 97       	sbiw	r24, 0x01	; 1
    261e:	9e 83       	std	Y+6, r25	; 0x06
    2620:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2622:	8d 81       	ldd	r24, Y+5	; 0x05
    2624:	9e 81       	ldd	r25, Y+6	; 0x06
    2626:	00 97       	sbiw	r24, 0x00	; 0
    2628:	69 f7       	brne	.-38     	; 0x2604 <LCD_vidInit+0x366>
    262a:	14 c0       	rjmp	.+40     	; 0x2654 <LCD_vidInit+0x3b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    262c:	6f 81       	ldd	r22, Y+7	; 0x07
    262e:	78 85       	ldd	r23, Y+8	; 0x08
    2630:	89 85       	ldd	r24, Y+9	; 0x09
    2632:	9a 85       	ldd	r25, Y+10	; 0x0a
    2634:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2638:	dc 01       	movw	r26, r24
    263a:	cb 01       	movw	r24, r22
    263c:	9e 83       	std	Y+6, r25	; 0x06
    263e:	8d 83       	std	Y+5, r24	; 0x05
    2640:	8d 81       	ldd	r24, Y+5	; 0x05
    2642:	9e 81       	ldd	r25, Y+6	; 0x06
    2644:	9a 83       	std	Y+2, r25	; 0x02
    2646:	89 83       	std	Y+1, r24	; 0x01
    2648:	89 81       	ldd	r24, Y+1	; 0x01
    264a:	9a 81       	ldd	r25, Y+2	; 0x02
    264c:	01 97       	sbiw	r24, 0x01	; 1
    264e:	f1 f7       	brne	.-4      	; 0x264c <LCD_vidInit+0x3ae>
    2650:	9a 83       	std	Y+2, r25	; 0x02
    2652:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(2);
}
    2654:	e8 96       	adiw	r28, 0x38	; 56
    2656:	0f b6       	in	r0, 0x3f	; 63
    2658:	f8 94       	cli
    265a:	de bf       	out	0x3e, r29	; 62
    265c:	0f be       	out	0x3f, r0	; 63
    265e:	cd bf       	out	0x3d, r28	; 61
    2660:	cf 91       	pop	r28
    2662:	df 91       	pop	r29
    2664:	08 95       	ret

00002666 <LCD_vidWriteDecimal>:

#include"HLCD.h" // This header file includes the set of pins selected to connect LCD with MCU and 3 function prototypes above that used to control and display commands and data on LCD screen, repectively
#include"SLCD_WriteDecimal.h" // This header file contains the function prototype of that to be used in order to a wite decimal number on LCD screen with a predefined max number of digits used.

LCD_vidWriteDecimal(u32 x)
{
    2666:	df 93       	push	r29
    2668:	cf 93       	push	r28
    266a:	cd b7       	in	r28, 0x3d	; 61
    266c:	de b7       	in	r29, 0x3e	; 62
    266e:	2c 97       	sbiw	r28, 0x0c	; 12
    2670:	0f b6       	in	r0, 0x3f	; 63
    2672:	f8 94       	cli
    2674:	de bf       	out	0x3e, r29	; 62
    2676:	0f be       	out	0x3f, r0	; 63
    2678:	cd bf       	out	0x3d, r28	; 61
    267a:	9a 87       	std	Y+10, r25	; 0x0a
    267c:	89 87       	std	Y+9, r24	; 0x09
	u32 y = x; // copy the number to y in order to get the first number using division and divisor
    267e:	89 85       	ldd	r24, Y+9	; 0x09
    2680:	9a 85       	ldd	r25, Y+10	; 0x0a
    2682:	98 87       	std	Y+8, r25	; 0x08
    2684:	8f 83       	std	Y+7, r24	; 0x07
	u32 z = x; // copy the number to z in order to save the other digits (leave the first) using modulus and divisor
    2686:	89 85       	ldd	r24, Y+9	; 0x09
    2688:	9a 85       	ldd	r25, Y+10	; 0x0a
    268a:	9e 83       	std	Y+6, r25	; 0x06
    268c:	8d 83       	std	Y+5, r24	; 0x05
	u32 divisor = 1; // initially
    268e:	81 e0       	ldi	r24, 0x01	; 1
    2690:	90 e0       	ldi	r25, 0x00	; 0
    2692:	9c 83       	std	Y+4, r25	; 0x04
    2694:	8b 83       	std	Y+3, r24	; 0x03
	u8 i;  // counter
	u8 fns = 0; // condition to check zero first numbers
    2696:	19 82       	std	Y+1, r1	; 0x01
	for(i=1; i<digits; i++) {divisor *= 10;}; // to specify the counter knowing the number of digits (e.g. 3 digits need divisor of 100)
    2698:	81 e0       	ldi	r24, 0x01	; 1
    269a:	8a 83       	std	Y+2, r24	; 0x02
    269c:	11 c0       	rjmp	.+34     	; 0x26c0 <LCD_vidWriteDecimal+0x5a>
    269e:	8b 81       	ldd	r24, Y+3	; 0x03
    26a0:	9c 81       	ldd	r25, Y+4	; 0x04
    26a2:	9c 01       	movw	r18, r24
    26a4:	22 0f       	add	r18, r18
    26a6:	33 1f       	adc	r19, r19
    26a8:	c9 01       	movw	r24, r18
    26aa:	88 0f       	add	r24, r24
    26ac:	99 1f       	adc	r25, r25
    26ae:	88 0f       	add	r24, r24
    26b0:	99 1f       	adc	r25, r25
    26b2:	82 0f       	add	r24, r18
    26b4:	93 1f       	adc	r25, r19
    26b6:	9c 83       	std	Y+4, r25	; 0x04
    26b8:	8b 83       	std	Y+3, r24	; 0x03
    26ba:	8a 81       	ldd	r24, Y+2	; 0x02
    26bc:	8f 5f       	subi	r24, 0xFF	; 255
    26be:	8a 83       	std	Y+2, r24	; 0x02
    26c0:	8a 81       	ldd	r24, Y+2	; 0x02
    26c2:	85 30       	cpi	r24, 0x05	; 5
    26c4:	60 f3       	brcs	.-40     	; 0x269e <LCD_vidWriteDecimal+0x38>

	// The function separate the decimal number and print each one once it's separated.
	for (i = 1; i<=digits; i++)
    26c6:	81 e0       	ldi	r24, 0x01	; 1
    26c8:	8a 83       	std	Y+2, r24	; 0x02
    26ca:	36 c0       	rjmp	.+108    	; 0x2738 <LCD_vidWriteDecimal+0xd2>
	{
		y = (u32) y / divisor; // get the first number and neglect the others
    26cc:	8f 81       	ldd	r24, Y+7	; 0x07
    26ce:	98 85       	ldd	r25, Y+8	; 0x08
    26d0:	2b 81       	ldd	r18, Y+3	; 0x03
    26d2:	3c 81       	ldd	r19, Y+4	; 0x04
    26d4:	b9 01       	movw	r22, r18
    26d6:	0e 94 2d 14 	call	0x285a	; 0x285a <__udivmodhi4>
    26da:	cb 01       	movw	r24, r22
    26dc:	98 87       	std	Y+8, r25	; 0x08
    26de:	8f 83       	std	Y+7, r24	; 0x07
		z = (u32) z % divisor; // get the rest of the number digits (leave the first) for the next as its first will be taken in y next loop
    26e0:	8d 81       	ldd	r24, Y+5	; 0x05
    26e2:	9e 81       	ldd	r25, Y+6	; 0x06
    26e4:	2b 81       	ldd	r18, Y+3	; 0x03
    26e6:	3c 81       	ldd	r19, Y+4	; 0x04
    26e8:	b9 01       	movw	r22, r18
    26ea:	0e 94 2d 14 	call	0x285a	; 0x285a <__udivmodhi4>
    26ee:	9e 83       	std	Y+6, r25	; 0x06
    26f0:	8d 83       	std	Y+5, r24	; 0x05
		divisor = divisor / 10; // make the divisor smaller by 10 because the number of the digits has decreased by one
    26f2:	8b 81       	ldd	r24, Y+3	; 0x03
    26f4:	9c 81       	ldd	r25, Y+4	; 0x04
    26f6:	2a e0       	ldi	r18, 0x0A	; 10
    26f8:	30 e0       	ldi	r19, 0x00	; 0
    26fa:	b9 01       	movw	r22, r18
    26fc:	0e 94 2d 14 	call	0x285a	; 0x285a <__udivmodhi4>
    2700:	cb 01       	movw	r24, r22
    2702:	9c 83       	std	Y+4, r25	; 0x04
    2704:	8b 83       	std	Y+3, r24	; 0x03
		if(y == 0 && fns == 0) // check if the first numbers are zero
    2706:	8f 81       	ldd	r24, Y+7	; 0x07
    2708:	98 85       	ldd	r25, Y+8	; 0x08
    270a:	00 97       	sbiw	r24, 0x00	; 0
    270c:	41 f4       	brne	.+16     	; 0x271e <LCD_vidWriteDecimal+0xb8>
    270e:	89 81       	ldd	r24, Y+1	; 0x01
    2710:	88 23       	and	r24, r24
    2712:	29 f4       	brne	.+10     	; 0x271e <LCD_vidWriteDecimal+0xb8>
		{
			y = z; // save the rest of the number to y as is its first number will be separated next loop after the current loop iteration is skipped
    2714:	8d 81       	ldd	r24, Y+5	; 0x05
    2716:	9e 81       	ldd	r25, Y+6	; 0x06
    2718:	98 87       	std	Y+8, r25	; 0x08
    271a:	8f 83       	std	Y+7, r24	; 0x07
    271c:	0a c0       	rjmp	.+20     	; 0x2732 <LCD_vidWriteDecimal+0xcc>
			continue; // leave the current loop iteration as the first number is zero
		}

		else
		{
			fns = digits; // in order if there is inner zero not to enter the above if condition (put fns = digits to be ensure that the last zero to be condistered)
    271e:	85 e0       	ldi	r24, 0x05	; 5
    2720:	89 83       	std	Y+1, r24	; 0x01
			// writing ascci to LCD is as : 0 --> 0x48, 1 --> 0x49 ... so get the decimal number and add it to 48 to send it to the LCD as it understands ascci
			LCD_vidwriteData( y + 48 ); // write the value of y (first number of the current decimal number) to the LCD screen. This function is inside the LCD driver (Services layer can freely see HAL layer)
    2722:	8f 81       	ldd	r24, Y+7	; 0x07
    2724:	80 5d       	subi	r24, 0xD0	; 208
    2726:	0e 94 44 10 	call	0x2088	; 0x2088 <LCD_vidwriteData>
			y = z; // save the rest of the number to y as is its first number will be separated next loop.
    272a:	8d 81       	ldd	r24, Y+5	; 0x05
    272c:	9e 81       	ldd	r25, Y+6	; 0x06
    272e:	98 87       	std	Y+8, r25	; 0x08
    2730:	8f 83       	std	Y+7, r24	; 0x07
	u8 i;  // counter
	u8 fns = 0; // condition to check zero first numbers
	for(i=1; i<digits; i++) {divisor *= 10;}; // to specify the counter knowing the number of digits (e.g. 3 digits need divisor of 100)

	// The function separate the decimal number and print each one once it's separated.
	for (i = 1; i<=digits; i++)
    2732:	8a 81       	ldd	r24, Y+2	; 0x02
    2734:	8f 5f       	subi	r24, 0xFF	; 255
    2736:	8a 83       	std	Y+2, r24	; 0x02
    2738:	8a 81       	ldd	r24, Y+2	; 0x02
    273a:	86 30       	cpi	r24, 0x06	; 6
    273c:	38 f2       	brcs	.-114    	; 0x26cc <LCD_vidWriteDecimal+0x66>
			LCD_vidwriteData( y + 48 ); // write the value of y (first number of the current decimal number) to the LCD screen. This function is inside the LCD driver (Services layer can freely see HAL layer)
			y = z; // save the rest of the number to y as is its first number will be separated next loop.
		}

	}
}
    273e:	2c 96       	adiw	r28, 0x0c	; 12
    2740:	0f b6       	in	r0, 0x3f	; 63
    2742:	f8 94       	cli
    2744:	de bf       	out	0x3e, r29	; 62
    2746:	0f be       	out	0x3f, r0	; 63
    2748:	cd bf       	out	0x3d, r28	; 61
    274a:	cf 91       	pop	r28
    274c:	df 91       	pop	r29
    274e:	08 95       	ret

00002750 <vid_EEPROM_Write>:

// Function prototype
// Declared Structures (if Type definition)
// Declared Functions
void vid_EEPROM_Write(u16 address, u8 data)
{
    2750:	df 93       	push	r29
    2752:	cf 93       	push	r28
    2754:	00 d0       	rcall	.+0      	; 0x2756 <vid_EEPROM_Write+0x6>
    2756:	0f 92       	push	r0
    2758:	cd b7       	in	r28, 0x3d	; 61
    275a:	de b7       	in	r29, 0x3e	; 62
    275c:	9a 83       	std	Y+2, r25	; 0x02
    275e:	89 83       	std	Y+1, r24	; 0x01
    2760:	6b 83       	std	Y+3, r22	; 0x03
	while(GET_BIT(EECR, EEWE));
    2762:	ec e3       	ldi	r30, 0x3C	; 60
    2764:	f0 e0       	ldi	r31, 0x00	; 0
    2766:	80 81       	ld	r24, Z
    2768:	86 95       	lsr	r24
    276a:	88 2f       	mov	r24, r24
    276c:	90 e0       	ldi	r25, 0x00	; 0
    276e:	81 70       	andi	r24, 0x01	; 1
    2770:	90 70       	andi	r25, 0x00	; 0
    2772:	88 23       	and	r24, r24
    2774:	b1 f7       	brne	.-20     	; 0x2762 <vid_EEPROM_Write+0x12>
	EEDR = data;
    2776:	ed e3       	ldi	r30, 0x3D	; 61
    2778:	f0 e0       	ldi	r31, 0x00	; 0
    277a:	8b 81       	ldd	r24, Y+3	; 0x03
    277c:	80 83       	st	Z, r24
	EEARL = address;
    277e:	ee e3       	ldi	r30, 0x3E	; 62
    2780:	f0 e0       	ldi	r31, 0x00	; 0
    2782:	89 81       	ldd	r24, Y+1	; 0x01
    2784:	80 83       	st	Z, r24


	SET_BIT(EECR, EEMWE);	//CLR_BIT(EECR, EEWE);
    2786:	ac e3       	ldi	r26, 0x3C	; 60
    2788:	b0 e0       	ldi	r27, 0x00	; 0
    278a:	ec e3       	ldi	r30, 0x3C	; 60
    278c:	f0 e0       	ldi	r31, 0x00	; 0
    278e:	80 81       	ld	r24, Z
    2790:	84 60       	ori	r24, 0x04	; 4
    2792:	8c 93       	st	X, r24

	SET_BIT(EECR, EEWE);
    2794:	ac e3       	ldi	r26, 0x3C	; 60
    2796:	b0 e0       	ldi	r27, 0x00	; 0
    2798:	ec e3       	ldi	r30, 0x3C	; 60
    279a:	f0 e0       	ldi	r31, 0x00	; 0
    279c:	80 81       	ld	r24, Z
    279e:	82 60       	ori	r24, 0x02	; 2
    27a0:	8c 93       	st	X, r24

}
    27a2:	0f 90       	pop	r0
    27a4:	0f 90       	pop	r0
    27a6:	0f 90       	pop	r0
    27a8:	cf 91       	pop	r28
    27aa:	df 91       	pop	r29
    27ac:	08 95       	ret

000027ae <u8_EEPROM_Read>:

u8 u8_EEPROM_Read(u16 address)
{
    27ae:	df 93       	push	r29
    27b0:	cf 93       	push	r28
    27b2:	00 d0       	rcall	.+0      	; 0x27b4 <u8_EEPROM_Read+0x6>
    27b4:	cd b7       	in	r28, 0x3d	; 61
    27b6:	de b7       	in	r29, 0x3e	; 62
    27b8:	9a 83       	std	Y+2, r25	; 0x02
    27ba:	89 83       	std	Y+1, r24	; 0x01
while(GET_BIT(EECR, EEWE));
    27bc:	ec e3       	ldi	r30, 0x3C	; 60
    27be:	f0 e0       	ldi	r31, 0x00	; 0
    27c0:	80 81       	ld	r24, Z
    27c2:	86 95       	lsr	r24
    27c4:	88 2f       	mov	r24, r24
    27c6:	90 e0       	ldi	r25, 0x00	; 0
    27c8:	81 70       	andi	r24, 0x01	; 1
    27ca:	90 70       	andi	r25, 0x00	; 0
    27cc:	88 23       	and	r24, r24
    27ce:	b1 f7       	brne	.-20     	; 0x27bc <u8_EEPROM_Read+0xe>
	EEARL = address;
    27d0:	ee e3       	ldi	r30, 0x3E	; 62
    27d2:	f0 e0       	ldi	r31, 0x00	; 0
    27d4:	89 81       	ldd	r24, Y+1	; 0x01
    27d6:	80 83       	st	Z, r24
	SET_BIT(EECR, EERE);
    27d8:	ac e3       	ldi	r26, 0x3C	; 60
    27da:	b0 e0       	ldi	r27, 0x00	; 0
    27dc:	ec e3       	ldi	r30, 0x3C	; 60
    27de:	f0 e0       	ldi	r31, 0x00	; 0
    27e0:	80 81       	ld	r24, Z
    27e2:	81 60       	ori	r24, 0x01	; 1
    27e4:	8c 93       	st	X, r24

	return EEDR;
    27e6:	ed e3       	ldi	r30, 0x3D	; 61
    27e8:	f0 e0       	ldi	r31, 0x00	; 0
    27ea:	80 81       	ld	r24, Z

}
    27ec:	0f 90       	pop	r0
    27ee:	0f 90       	pop	r0
    27f0:	cf 91       	pop	r28
    27f2:	df 91       	pop	r29
    27f4:	08 95       	ret

000027f6 <main>:
// Global variables (Declaration and Initialization)
// Enum

int main(void)
{	LCD_vidInit(); // Initialize the LCD
    27f6:	df 93       	push	r29
    27f8:	cf 93       	push	r28
    27fa:	00 d0       	rcall	.+0      	; 0x27fc <main+0x6>
    27fc:	0f 92       	push	r0
    27fe:	cd b7       	in	r28, 0x3d	; 61
    2800:	de b7       	in	r29, 0x3e	; 62
    2802:	0e 94 4f 11 	call	0x229e	; 0x229e <LCD_vidInit>
	// Declaration and Initialization (executed once)
		// Program Variables
		unsigned char eeprom_address = 0x00, write_char = 'X', read_char;		// Pin Direction (Input/Output)
    2806:	1b 82       	std	Y+3, r1	; 0x03
    2808:	88 e5       	ldi	r24, 0x58	; 88
    280a:	8a 83       	std	Y+2, r24	; 0x02
		SetPinDirection(0, OUTPUT);
    280c:	80 e0       	ldi	r24, 0x00	; 0
    280e:	61 e0       	ldi	r22, 0x01	; 1
    2810:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>
		SetPinDirection(1, OUTPUT);
    2814:	81 e0       	ldi	r24, 0x01	; 1
    2816:	61 e0       	ldi	r22, 0x01	; 1
    2818:	0e 94 14 0c 	call	0x1828	; 0x1828 <SetPinDirection>

		// Pin Values (initialization)
		// Module Initialization
		vid_EEPROM_Write(eeprom_address, write_char); // not working ??!
    281c:	8b 81       	ldd	r24, Y+3	; 0x03
    281e:	88 2f       	mov	r24, r24
    2820:	90 e0       	ldi	r25, 0x00	; 0
    2822:	6a 81       	ldd	r22, Y+2	; 0x02
    2824:	0e 94 a8 13 	call	0x2750	; 0x2750 <vid_EEPROM_Write>
		//eeprom_write_byte(eeprom_address, write_char);
		//_delay_ms(1000);

		read_char = u8_EEPROM_Read(eeprom_address); // working fine
    2828:	8b 81       	ldd	r24, Y+3	; 0x03
    282a:	88 2f       	mov	r24, r24
    282c:	90 e0       	ldi	r25, 0x00	; 0
    282e:	0e 94 d7 13 	call	0x27ae	; 0x27ae <u8_EEPROM_Read>
    2832:	89 83       	std	Y+1, r24	; 0x01
		LCD_vidWriteDecimal(read_char);
    2834:	89 81       	ldd	r24, Y+1	; 0x01
    2836:	88 2f       	mov	r24, r24
    2838:	90 e0       	ldi	r25, 0x00	; 0
    283a:	0e 94 33 13 	call	0x2666	; 0x2666 <LCD_vidWriteDecimal>

		//data = eeprom_read_byte(512);

		if(read_char == write_char)
    283e:	99 81       	ldd	r25, Y+1	; 0x01
    2840:	8a 81       	ldd	r24, Y+2	; 0x02
    2842:	98 17       	cp	r25, r24
    2844:	29 f4       	brne	.+10     	; 0x2850 <main+0x5a>
		{
			SetPinValue(0, HIGH);
    2846:	80 e0       	ldi	r24, 0x00	; 0
    2848:	61 e0       	ldi	r22, 0x01	; 1
    284a:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>
    284e:	04 c0       	rjmp	.+8      	; 0x2858 <main+0x62>
		}
		else
		{
			SetPinValue(1, HIGH);
    2850:	81 e0       	ldi	r24, 0x01	; 1
    2852:	61 e0       	ldi	r22, 0x01	; 1
    2854:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <SetPinValue>
    2858:	ff cf       	rjmp	.-2      	; 0x2858 <main+0x62>

0000285a <__udivmodhi4>:
    285a:	aa 1b       	sub	r26, r26
    285c:	bb 1b       	sub	r27, r27
    285e:	51 e1       	ldi	r21, 0x11	; 17
    2860:	07 c0       	rjmp	.+14     	; 0x2870 <__udivmodhi4_ep>

00002862 <__udivmodhi4_loop>:
    2862:	aa 1f       	adc	r26, r26
    2864:	bb 1f       	adc	r27, r27
    2866:	a6 17       	cp	r26, r22
    2868:	b7 07       	cpc	r27, r23
    286a:	10 f0       	brcs	.+4      	; 0x2870 <__udivmodhi4_ep>
    286c:	a6 1b       	sub	r26, r22
    286e:	b7 0b       	sbc	r27, r23

00002870 <__udivmodhi4_ep>:
    2870:	88 1f       	adc	r24, r24
    2872:	99 1f       	adc	r25, r25
    2874:	5a 95       	dec	r21
    2876:	a9 f7       	brne	.-22     	; 0x2862 <__udivmodhi4_loop>
    2878:	80 95       	com	r24
    287a:	90 95       	com	r25
    287c:	bc 01       	movw	r22, r24
    287e:	cd 01       	movw	r24, r26
    2880:	08 95       	ret

00002882 <__prologue_saves__>:
    2882:	2f 92       	push	r2
    2884:	3f 92       	push	r3
    2886:	4f 92       	push	r4
    2888:	5f 92       	push	r5
    288a:	6f 92       	push	r6
    288c:	7f 92       	push	r7
    288e:	8f 92       	push	r8
    2890:	9f 92       	push	r9
    2892:	af 92       	push	r10
    2894:	bf 92       	push	r11
    2896:	cf 92       	push	r12
    2898:	df 92       	push	r13
    289a:	ef 92       	push	r14
    289c:	ff 92       	push	r15
    289e:	0f 93       	push	r16
    28a0:	1f 93       	push	r17
    28a2:	cf 93       	push	r28
    28a4:	df 93       	push	r29
    28a6:	cd b7       	in	r28, 0x3d	; 61
    28a8:	de b7       	in	r29, 0x3e	; 62
    28aa:	ca 1b       	sub	r28, r26
    28ac:	db 0b       	sbc	r29, r27
    28ae:	0f b6       	in	r0, 0x3f	; 63
    28b0:	f8 94       	cli
    28b2:	de bf       	out	0x3e, r29	; 62
    28b4:	0f be       	out	0x3f, r0	; 63
    28b6:	cd bf       	out	0x3d, r28	; 61
    28b8:	09 94       	ijmp

000028ba <__epilogue_restores__>:
    28ba:	2a 88       	ldd	r2, Y+18	; 0x12
    28bc:	39 88       	ldd	r3, Y+17	; 0x11
    28be:	48 88       	ldd	r4, Y+16	; 0x10
    28c0:	5f 84       	ldd	r5, Y+15	; 0x0f
    28c2:	6e 84       	ldd	r6, Y+14	; 0x0e
    28c4:	7d 84       	ldd	r7, Y+13	; 0x0d
    28c6:	8c 84       	ldd	r8, Y+12	; 0x0c
    28c8:	9b 84       	ldd	r9, Y+11	; 0x0b
    28ca:	aa 84       	ldd	r10, Y+10	; 0x0a
    28cc:	b9 84       	ldd	r11, Y+9	; 0x09
    28ce:	c8 84       	ldd	r12, Y+8	; 0x08
    28d0:	df 80       	ldd	r13, Y+7	; 0x07
    28d2:	ee 80       	ldd	r14, Y+6	; 0x06
    28d4:	fd 80       	ldd	r15, Y+5	; 0x05
    28d6:	0c 81       	ldd	r16, Y+4	; 0x04
    28d8:	1b 81       	ldd	r17, Y+3	; 0x03
    28da:	aa 81       	ldd	r26, Y+2	; 0x02
    28dc:	b9 81       	ldd	r27, Y+1	; 0x01
    28de:	ce 0f       	add	r28, r30
    28e0:	d1 1d       	adc	r29, r1
    28e2:	0f b6       	in	r0, 0x3f	; 63
    28e4:	f8 94       	cli
    28e6:	de bf       	out	0x3e, r29	; 62
    28e8:	0f be       	out	0x3f, r0	; 63
    28ea:	cd bf       	out	0x3d, r28	; 61
    28ec:	ed 01       	movw	r28, r26
    28ee:	08 95       	ret

000028f0 <_exit>:
    28f0:	f8 94       	cli

000028f2 <__stop_program>:
    28f2:	ff cf       	rjmp	.-2      	; 0x28f2 <__stop_program>
