Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Aug 21 15:39:51 2024
| Host         : KASHJJ-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           4           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: wrapper/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.185        0.000                      0                   65        0.249        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.185        0.000                      0                   65        0.249        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.828ns (19.106%)  route 3.506ns (80.894%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  wrapper/counter_value_reg[3]/Q
                         net (fo=2, routed)           0.862     6.466    wrapper/counter_value[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.124     6.590 f  wrapper/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.444     7.034    wrapper/counter_value[31]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  wrapper/counter_value[31]_i_2/O
                         net (fo=2, routed)           0.955     8.114    wrapper/counter_value[31]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.238 r  wrapper/counter_value[31]_i_1/O
                         net (fo=32, routed)          1.244     9.482    wrapper/p_0_in
    SLICE_X3Y38          FDRE                                         r  wrapper/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    wrapper/CLK
    SLICE_X3Y38          FDRE                                         r  wrapper/counter_value_reg[29]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    wrapper/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.828ns (19.106%)  route 3.506ns (80.894%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  wrapper/counter_value_reg[3]/Q
                         net (fo=2, routed)           0.862     6.466    wrapper/counter_value[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.124     6.590 f  wrapper/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.444     7.034    wrapper/counter_value[31]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  wrapper/counter_value[31]_i_2/O
                         net (fo=2, routed)           0.955     8.114    wrapper/counter_value[31]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.238 r  wrapper/counter_value[31]_i_1/O
                         net (fo=32, routed)          1.244     9.482    wrapper/p_0_in
    SLICE_X3Y38          FDRE                                         r  wrapper/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    wrapper/CLK
    SLICE_X3Y38          FDRE                                         r  wrapper/counter_value_reg[30]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    wrapper/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.828ns (19.106%)  route 3.506ns (80.894%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  wrapper/counter_value_reg[3]/Q
                         net (fo=2, routed)           0.862     6.466    wrapper/counter_value[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.124     6.590 f  wrapper/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.444     7.034    wrapper/counter_value[31]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  wrapper/counter_value[31]_i_2/O
                         net (fo=2, routed)           0.955     8.114    wrapper/counter_value[31]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.238 r  wrapper/counter_value[31]_i_1/O
                         net (fo=32, routed)          1.244     9.482    wrapper/p_0_in
    SLICE_X3Y38          FDRE                                         r  wrapper/counter_value_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    wrapper/CLK
    SLICE_X3Y38          FDRE                                         r  wrapper/counter_value_reg[31]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.667    wrapper/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.828ns (19.834%)  route 3.347ns (80.166%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  wrapper/counter_value_reg[3]/Q
                         net (fo=2, routed)           0.862     6.466    wrapper/counter_value[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.124     6.590 f  wrapper/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.444     7.034    wrapper/counter_value[31]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  wrapper/counter_value[31]_i_2/O
                         net (fo=2, routed)           0.955     8.114    wrapper/counter_value[31]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.238 r  wrapper/counter_value[31]_i_1/O
                         net (fo=32, routed)          1.085     9.323    wrapper/p_0_in
    SLICE_X3Y37          FDRE                                         r  wrapper/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.515    14.856    wrapper/CLK
    SLICE_X3Y37          FDRE                                         r  wrapper/counter_value_reg[25]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    14.666    wrapper/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.828ns (19.834%)  route 3.347ns (80.166%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  wrapper/counter_value_reg[3]/Q
                         net (fo=2, routed)           0.862     6.466    wrapper/counter_value[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.124     6.590 f  wrapper/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.444     7.034    wrapper/counter_value[31]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  wrapper/counter_value[31]_i_2/O
                         net (fo=2, routed)           0.955     8.114    wrapper/counter_value[31]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.238 r  wrapper/counter_value[31]_i_1/O
                         net (fo=32, routed)          1.085     9.323    wrapper/p_0_in
    SLICE_X3Y37          FDRE                                         r  wrapper/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.515    14.856    wrapper/CLK
    SLICE_X3Y37          FDRE                                         r  wrapper/counter_value_reg[26]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    14.666    wrapper/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.828ns (19.834%)  route 3.347ns (80.166%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  wrapper/counter_value_reg[3]/Q
                         net (fo=2, routed)           0.862     6.466    wrapper/counter_value[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.124     6.590 f  wrapper/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.444     7.034    wrapper/counter_value[31]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  wrapper/counter_value[31]_i_2/O
                         net (fo=2, routed)           0.955     8.114    wrapper/counter_value[31]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.238 r  wrapper/counter_value[31]_i_1/O
                         net (fo=32, routed)          1.085     9.323    wrapper/p_0_in
    SLICE_X3Y37          FDRE                                         r  wrapper/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.515    14.856    wrapper/CLK
    SLICE_X3Y37          FDRE                                         r  wrapper/counter_value_reg[27]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    14.666    wrapper/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.828ns (19.834%)  route 3.347ns (80.166%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  wrapper/counter_value_reg[3]/Q
                         net (fo=2, routed)           0.862     6.466    wrapper/counter_value[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.124     6.590 f  wrapper/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.444     7.034    wrapper/counter_value[31]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  wrapper/counter_value[31]_i_2/O
                         net (fo=2, routed)           0.955     8.114    wrapper/counter_value[31]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.238 r  wrapper/counter_value[31]_i_1/O
                         net (fo=32, routed)          1.085     9.323    wrapper/p_0_in
    SLICE_X3Y37          FDRE                                         r  wrapper/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.515    14.856    wrapper/CLK
    SLICE_X3Y37          FDRE                                         r  wrapper/counter_value_reg[28]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    14.666    wrapper/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.895%)  route 3.334ns (80.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  wrapper/counter_value_reg[3]/Q
                         net (fo=2, routed)           0.862     6.466    wrapper/counter_value[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.124     6.590 f  wrapper/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.444     7.034    wrapper/counter_value[31]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  wrapper/counter_value[31]_i_2/O
                         net (fo=2, routed)           0.955     8.114    wrapper/counter_value[31]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.238 r  wrapper/counter_value[31]_i_1/O
                         net (fo=32, routed)          1.072     9.310    wrapper/p_0_in
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[1]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    14.684    wrapper/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.895%)  route 3.334ns (80.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  wrapper/counter_value_reg[3]/Q
                         net (fo=2, routed)           0.862     6.466    wrapper/counter_value[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.124     6.590 f  wrapper/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.444     7.034    wrapper/counter_value[31]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  wrapper/counter_value[31]_i_2/O
                         net (fo=2, routed)           0.955     8.114    wrapper/counter_value[31]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.238 r  wrapper/counter_value[31]_i_1/O
                         net (fo=32, routed)          1.072     9.310    wrapper/p_0_in
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[2]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    14.684    wrapper/counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 wrapper/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.895%)  route 3.334ns (80.105%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.627     5.148    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  wrapper/counter_value_reg[3]/Q
                         net (fo=2, routed)           0.862     6.466    wrapper/counter_value[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I1_O)        0.124     6.590 f  wrapper/counter_value[31]_i_7/O
                         net (fo=1, routed)           0.444     7.034    wrapper/counter_value[31]_i_7_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  wrapper/counter_value[31]_i_2/O
                         net (fo=2, routed)           0.955     8.114    wrapper/counter_value[31]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.238 r  wrapper/counter_value[31]_i_1/O
                         net (fo=32, routed)          1.072     9.310    wrapper/p_0_in
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[3]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    14.684    wrapper/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    wrapper/CLK
    SLICE_X2Y32          FDRE                                         r  wrapper/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 f  wrapper/counter_value_reg[0]/Q
                         net (fo=3, routed)           0.175     1.811    wrapper/counter_value[0]
    SLICE_X2Y32          LUT1 (Prop_lut1_I0_O)        0.043     1.854 r  wrapper/counter_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    wrapper/p_1_in[0]
    SLICE_X2Y32          FDRE                                         r  wrapper/counter_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    wrapper/CLK
    SLICE_X2Y32          FDRE                                         r  wrapper/counter_value_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.133     1.605    wrapper/counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    wrapper/CLK
    SLICE_X3Y37          FDRE                                         r  wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.119     1.735    wrapper/counter_value[28]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  wrapper/counter_value0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.843    wrapper/p_1_in[28]
    SLICE_X3Y37          FDRE                                         r  wrapper/counter_value_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    wrapper/CLK
    SLICE_X3Y37          FDRE                                         r  wrapper/counter_value_reg[28]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    wrapper/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  wrapper/counter_value_reg[4]/Q
                         net (fo=2, routed)           0.119     1.731    wrapper/counter_value[4]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  wrapper/counter_value0_carry/O[3]
                         net (fo=1, routed)           0.000     1.839    wrapper/p_1_in[4]
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    wrapper/CLK
    SLICE_X3Y31          FDRE                                         r  wrapper/counter_value_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105     1.576    wrapper/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    wrapper/CLK
    SLICE_X3Y32          FDRE                                         r  wrapper/counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  wrapper/counter_value_reg[8]/Q
                         net (fo=2, routed)           0.119     1.732    wrapper/counter_value[8]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  wrapper/counter_value0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.840    wrapper/p_1_in[8]
    SLICE_X3Y32          FDRE                                         r  wrapper/counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    wrapper/CLK
    SLICE_X3Y32          FDRE                                         r  wrapper/counter_value_reg[8]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    wrapper/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 wrapper/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    wrapper/CLK
    SLICE_X1Y36          FDRE                                         r  wrapper/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  wrapper/divided_clk_reg/Q
                         net (fo=5, routed)           0.168     1.783    wrapper/I2
    SLICE_X1Y36          LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  wrapper/divided_clk_i_1/O
                         net (fo=1, routed)           0.000     1.828    wrapper/divided_clk_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  wrapper/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    wrapper/CLK
    SLICE_X1Y36          FDRE                                         r  wrapper/divided_clk_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091     1.565    wrapper/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    wrapper/CLK
    SLICE_X3Y35          FDRE                                         r  wrapper/counter_value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  wrapper/counter_value_reg[20]/Q
                         net (fo=2, routed)           0.120     1.735    wrapper/counter_value[20]
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  wrapper/counter_value0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.843    wrapper/p_1_in[20]
    SLICE_X3Y35          FDRE                                         r  wrapper/counter_value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    wrapper/CLK
    SLICE_X3Y35          FDRE                                         r  wrapper/counter_value_reg[20]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.105     1.579    wrapper/counter_value_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    wrapper/CLK
    SLICE_X3Y33          FDRE                                         r  wrapper/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  wrapper/counter_value_reg[12]/Q
                         net (fo=3, routed)           0.120     1.734    wrapper/counter_value[12]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  wrapper/counter_value0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.842    wrapper/p_1_in[12]
    SLICE_X3Y33          FDRE                                         r  wrapper/counter_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    wrapper/CLK
    SLICE_X3Y33          FDRE                                         r  wrapper/counter_value_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105     1.578    wrapper/counter_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    wrapper/CLK
    SLICE_X3Y34          FDRE                                         r  wrapper/counter_value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  wrapper/counter_value_reg[16]/Q
                         net (fo=2, routed)           0.120     1.735    wrapper/counter_value[16]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  wrapper/counter_value0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.843    wrapper/p_1_in[16]
    SLICE_X3Y34          FDRE                                         r  wrapper/counter_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    wrapper/CLK
    SLICE_X3Y34          FDRE                                         r  wrapper/counter_value_reg[16]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.579    wrapper/counter_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    wrapper/CLK
    SLICE_X3Y36          FDRE                                         r  wrapper/counter_value_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  wrapper/counter_value_reg[21]/Q
                         net (fo=2, routed)           0.114     1.729    wrapper/counter_value[21]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  wrapper/counter_value0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.844    wrapper/p_1_in[21]
    SLICE_X3Y36          FDRE                                         r  wrapper/counter_value_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    wrapper/CLK
    SLICE_X3Y36          FDRE                                         r  wrapper/counter_value_reg[21]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105     1.579    wrapper/counter_value_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 wrapper/counter_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    wrapper/CLK
    SLICE_X3Y32          FDRE                                         r  wrapper/counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  wrapper/counter_value_reg[5]/Q
                         net (fo=2, routed)           0.114     1.727    wrapper/counter_value[5]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  wrapper/counter_value0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.842    wrapper/p_1_in[5]
    SLICE_X3Y32          FDRE                                         r  wrapper/counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    wrapper/CLK
    SLICE_X3Y32          FDRE                                         r  wrapper/counter_value_reg[5]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    wrapper/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    wrapper/counter_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    wrapper/counter_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    wrapper/counter_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    wrapper/counter_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    wrapper/counter_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    wrapper/counter_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    wrapper/counter_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    wrapper/counter_value_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    wrapper/counter_value_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    wrapper/counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    wrapper/counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    wrapper/counter_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    wrapper/counter_value_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    wrapper/counter_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    wrapper/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    wrapper/counter_value_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    wrapper/counter_value_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    wrapper/counter_value_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Position_Value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.534ns  (logic 4.467ns (42.411%)  route 6.066ns (57.589%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Position_Value_reg[3]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Position_Value_reg[3]/Q
                         net (fo=21, routed)          1.181     1.600    Position_Value_reg[3]
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.323     1.923 r  Leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.885     6.808    Leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.725    10.534 r  Leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.534    Leds[15]
    L1                                                                r  Leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.893ns  (logic 4.462ns (45.104%)  route 5.431ns (54.896%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Position_Value_reg[3]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Position_Value_reg[3]/Q
                         net (fo=21, routed)          0.852     1.271    Position_Value_reg[3]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.321     1.592 r  Leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.579     6.171    Leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.722     9.893 r  Leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.893    Leds[12]
    P3                                                                r  Leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.767ns  (logic 4.149ns (42.485%)  route 5.617ns (57.515%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  Position_Value_reg[1]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Position_Value_reg[1]/Q
                         net (fo=21, routed)          1.016     1.534    Position_Value_reg[1]
    SLICE_X4Y37          LUT4 (Prop_lut4_I2_O)        0.124     1.658 r  Leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.602     6.259    Leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.767 r  Leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.767    Leds[13]
    N3                                                                r  Leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.288ns  (logic 4.387ns (47.237%)  route 4.901ns (52.763%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  Position_Value_reg[1]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Position_Value_reg[1]/Q
                         net (fo=21, routed)          1.016     1.534    Position_Value_reg[1]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.152     1.686 r  Leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.885     5.571    Leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.717     9.288 r  Leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.288    Leds[14]
    P1                                                                r  Leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.060ns  (logic 4.462ns (49.254%)  route 4.597ns (50.746%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Position_Value_reg[3]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Position_Value_reg[3]/Q
                         net (fo=21, routed)          1.484     1.903    Position_Value_reg[3]
    SLICE_X0Y34          LUT4 (Prop_lut4_I0_O)        0.327     2.230 r  Leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.113     5.343    Leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.716     9.060 r  Leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.060    Leds[9]
    V3                                                                r  Leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.056ns  (logic 4.222ns (46.620%)  route 4.834ns (53.380%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Position_Value_reg[3]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Position_Value_reg[3]/Q
                         net (fo=21, routed)          1.181     1.600    Position_Value_reg[3]
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.299     1.899 r  Leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.653     5.552    Leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     9.056 r  Leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.056    Leds[11]
    U3                                                                r  Leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.879ns  (logic 4.457ns (50.198%)  route 4.422ns (49.802%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Position_Value_reg[3]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Position_Value_reg[3]/Q
                         net (fo=21, routed)          1.653     2.072    Position_Value_reg[3]
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.329     2.401 r  Leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.769     5.170    Leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.709     8.879 r  Leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.879    Leds[6]
    U14                                                               r  Leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.809ns  (logic 4.455ns (50.567%)  route 4.355ns (49.433%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Position_Value_reg[3]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Position_Value_reg[3]/Q
                         net (fo=21, routed)          1.482     1.901    Position_Value_reg[3]
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.327     2.228 r  Leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.873     5.101    Leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.709     8.809 r  Leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.809    Leds[7]
    V14                                                               r  Leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.698ns  (logic 4.243ns (48.783%)  route 4.455ns (51.217%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Position_Value_reg[3]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Position_Value_reg[3]/Q
                         net (fo=21, routed)          0.852     1.271    Position_Value_reg[3]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.299     1.570 r  Leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.603     5.173    Leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.698 r  Leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.698    Leds[10]
    W3                                                                r  Leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.659ns  (logic 4.453ns (51.421%)  route 4.207ns (48.579%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Position_Value_reg[3]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Position_Value_reg[3]/Q
                         net (fo=21, routed)          1.482     1.901    Position_Value_reg[3]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.327     2.228 r  Leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.725     4.953    Leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.659 r  Leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.659    Leds[0]
    U16                                                               r  Leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Position_Value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Position_Value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Position_Value_reg[2]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Position_Value_reg[2]/Q
                         net (fo=21, routed)          0.204     0.345    Position_Value_reg[2]
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.045     0.390 r  Position_Value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    Position_Value[2]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  Position_Value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Position_Value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.524%)  route 0.241ns (56.476%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  Position_Value_reg[0]/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Position_Value_reg[0]/Q
                         net (fo=21, routed)          0.241     0.382    Position_Value_reg[0]
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.045     0.427 r  Position_Value[0]_i_2/O
                         net (fo=1, routed)           0.000     0.427    Position_Value[0]_i_2_n_0
    SLICE_X0Y37          FDRE                                         r  Position_Value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Position_Value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.209ns (43.665%)  route 0.270ns (56.335%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  Position_Value_reg[1]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Position_Value_reg[1]/Q
                         net (fo=21, routed)          0.270     0.434    Position_Value_reg[1]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.045     0.479 r  Position_Value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.479    Position_Value[1]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  Position_Value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Position_Value_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.186ns (36.371%)  route 0.325ns (63.629%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Position_Value_reg[2]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Position_Value_reg[2]/Q
                         net (fo=21, routed)          0.145     0.286    Position_Value_reg[2]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  Position_Value[0]_i_1/O
                         net (fo=4, routed)           0.180     0.511    Position_Value[0]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  Position_Value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Position_Value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.226ns (39.226%)  route 0.350ns (60.774%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  Position_Value_reg[3]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Position_Value_reg[3]/Q
                         net (fo=21, routed)          0.350     0.478    Position_Value_reg[3]
    SLICE_X1Y37          LUT3 (Prop_lut3_I0_O)        0.098     0.576 r  Position_Value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.576    Position_Value[3]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  Position_Value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.417ns (62.669%)  route 0.844ns (37.331%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  Position_Value_reg[0]/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Position_Value_reg[0]/Q
                         net (fo=21, routed)          0.404     0.545    Position_Value_reg[0]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.045     0.590 r  Leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.030    Leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.260 r  Leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.260    Leds[1]
    E19                                                               r  Leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.411ns (57.703%)  route 1.034ns (42.297%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  Position_Value_reg[1]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Position_Value_reg[1]/Q
                         net (fo=21, routed)          0.500     0.664    Position_Value_reg[1]
    SLICE_X0Y33          LUT4 (Prop_lut4_I1_O)        0.045     0.709 r  Leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.534     1.243    Leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.446 r  Leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.446    Leds[2]
    U19                                                               r  Leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.419ns (57.770%)  route 1.037ns (42.230%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  Position_Value_reg[1]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Position_Value_reg[1]/Q
                         net (fo=21, routed)          0.491     0.655    Position_Value_reg[1]
    SLICE_X0Y33          LUT4 (Prop_lut4_I1_O)        0.045     0.700 r  Leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.546     1.246    Leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.456 r  Leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.456    Leds[3]
    V19                                                               r  Leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.391ns (53.875%)  route 1.191ns (46.125%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  Position_Value_reg[0]/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Position_Value_reg[0]/Q
                         net (fo=21, routed)          0.395     0.536    Position_Value_reg[0]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.045     0.581 r  Leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.796     1.377    Leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.582 r  Leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.582    Leds[8]
    V13                                                               r  Leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Position_Value_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.482ns (57.243%)  route 1.107ns (42.757%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  Position_Value_reg[1]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Position_Value_reg[1]/Q
                         net (fo=21, routed)          0.500     0.664    Position_Value_reg[1]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.046     0.710 r  Leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.606     1.317    Leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.272     2.588 r  Leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.588    Leds[4]
    W18                                                               r  Leds[4] (OUT)
  -------------------------------------------------------------------    -------------------





