// Seed: 2805082831
module module_0 (
    input wor id_0,
    input wor id_1
    , id_3
);
  tri1 id_4;
  assign id_4 = 1;
  wire id_5;
  `define pp_6 0
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output supply0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    input tri id_7,
    input wire id_8,
    input uwire id_9,
    output uwire id_10
);
  initial $display(1, 1);
  wor id_12 = 1 ? 1'b0 : id_9;
  assign id_10 = id_9;
  module_0(
      id_8, id_4
  );
endmodule
