# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../LABH2.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" \
"../../../../LABH2.srcs/sources_1/new/DB.v" \
"../../../../LABH2.srcs/sources_1/new/PS.v" \
"../../../../LABH2.srcs/sources_1/new/SRT.v" \
"../../../../LABH2.srcs/sim_1/new/SRT_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
