INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/ram/ram.srcs/sources_1/ip/rom/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/ram/ram.srcs/sources_1/imports/sources_1/imports/new/digit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/ram/ram.srcs/sources_1/imports/sources_1/imports/new/divclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divclk
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/ram/ram.srcs/sources_1/imports/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/ram/ram.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/ram/ram.srcs/sources_1/new/ram_cntr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_cntr
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/ram/ram.srcs/sources_1/imports/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Vivado_Projects/ram/ram.srcs/sim_1/imports/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
