<dec f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='107' type='llvm::LiveRegMatrix::InterferenceKind llvm::LiveRegMatrix::checkInterference(llvm::LiveInterval &amp; VirtReg, llvm::MCRegister PhysReg)'/>
<def f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='185' ll='207' type='LiveRegMatrix::InterferenceKind llvm::LiveRegMatrix::checkInterference(llvm::LiveInterval &amp; VirtReg, llvm::MCRegister PhysReg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='103'>/// Check for interference before assigning VirtReg to PhysReg.
  /// If this function returns IK_Free, it is legal to assign(VirtReg, PhysReg).
  /// When there is more than one kind of interference, the InterferenceKind
  /// with the highest enum value is returned.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='272' u='c' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='769' u='c' c='_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='884' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterEbRNS0_12EvictionCostERKNS1_8SmallSetINS1_8RegisterELj16ESt4lessIS8_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2633' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2936' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='116' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='670' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign11scavengeRegERN4llvm12LiveIntervalEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='102' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE'/>
