{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702150841877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702150841878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 16:40:41 2023 " "Processing started: Sat Dec  9 16:40:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702150841878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150841878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150841878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702150842262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702150842262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/14783553/Downloads/Elevador 2/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702150849185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150849185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702150849211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "elevador.vhd 2 1 " "Using design file elevador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevador-Elevator " "Found design unit 1: elevador-Elevator" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702150849556 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevador " "Found entity 1: elevador" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702150849556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702150849556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elevador elevador:inst " "Elaborating entity \"elevador\" for hierarchy \"elevador:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/Users/14783553/Downloads/Elevador 2/test.bdf" { { 128 728 944 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702150849559 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prox_estado elevador.vhd(88) " "VHDL Process Statement warning at elevador.vhd(88): inferring latch(es) for signal or variable \"prox_estado\", which holds its previous value in one or more paths through the process" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702150849562 "|test|elevador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.descendo elevador.vhd(88) " "Inferred latch for \"prox_estado.descendo\" at elevador.vhd(88)" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150849562 "|test|elevador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.subindo elevador.vhd(88) " "Inferred latch for \"prox_estado.subindo\" at elevador.vhd(88)" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150849562 "|test|elevador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.parado elevador.vhd(88) " "Inferred latch for \"prox_estado.parado\" at elevador.vhd(88)" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150849562 "|test|elevador:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702150849578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702150849578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer elevador:inst\|debouncer:D1 " "Elaborating entity \"debouncer\" for hierarchy \"elevador:inst\|debouncer:D1\"" {  } { { "elevador.vhd" "D1" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702150849578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702150849579 "|test|elevador:inst|debouncer:D1"}
{ "Warning" "WSGN_SEARCH_FILE" "7segmentos.bdf 1 1 " "Using design file 7segmentos.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7segmentos " "Found entity 1: 7segmentos" {  } { { "7segmentos.bdf" "" { Schematic "C:/Users/14783553/Downloads/Elevador 2/7segmentos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702150849588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702150849588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7segmentos 7segmentos:inst2 " "Elaborating entity \"7segmentos\" for hierarchy \"7segmentos:inst2\"" {  } { { "test.bdf" "inst2" { Schematic "C:/Users/14783553/Downloads/Elevador 2/test.bdf" { { 400 944 1040 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702150849589 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 17 " "Primitive \"AND4\" of instance \"17\" not used" {  } { { "7segmentos.bdf" "" { Schematic "C:/Users/14783553/Downloads/Elevador 2/7segmentos.bdf" { { 240 1232 1296 312 "17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1702150849589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "elevador:inst\|prox_estado.descendo_140 " "Latch elevador:inst\|prox_estado.descendo_140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA elevador:inst\|estado.parado " "Ports D and ENA on the latch are fed by the same signal elevador:inst\|estado.parado" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702150849969 ""}  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702150849969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "elevador:inst\|prox_estado.subindo_153 " "Latch elevador:inst\|prox_estado.subindo_153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA elevador:inst\|estado.parado " "Ports D and ENA on the latch are fed by the same signal elevador:inst\|estado.parado" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702150849970 ""}  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702150849970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "elevador:inst\|prox_estado.parado_166 " "Latch elevador:inst\|prox_estado.parado_166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA elevador:inst\|estado.parado " "Ports D and ENA on the latch are fed by the same signal elevador:inst\|estado.parado" {  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702150849970 ""}  } { { "elevador.vhd" "" { Text "C:/Users/14783553/Downloads/Elevador 2/elevador.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702150849970 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D5\|out_key elevador:inst\|debouncer:D5\|out_key~_emulated elevador:inst\|debouncer:D5\|out_key~1 " "Register \"elevador:inst\|debouncer:D5\|out_key\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D5\|out_key~_emulated\" and latch \"elevador:inst\|debouncer:D5\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D5|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D6\|out_key elevador:inst\|debouncer:D6\|out_key~_emulated elevador:inst\|debouncer:D6\|out_key~1 " "Register \"elevador:inst\|debouncer:D6\|out_key\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D6\|out_key~_emulated\" and latch \"elevador:inst\|debouncer:D6\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D6|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D1\|out_key elevador:inst\|debouncer:D1\|out_key~_emulated elevador:inst\|debouncer:D1\|out_key~1 " "Register \"elevador:inst\|debouncer:D1\|out_key\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D1\|out_key~_emulated\" and latch \"elevador:inst\|debouncer:D1\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D1|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D2\|out_key elevador:inst\|debouncer:D2\|out_key~_emulated elevador:inst\|debouncer:D2\|out_key~1 " "Register \"elevador:inst\|debouncer:D2\|out_key\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D2\|out_key~_emulated\" and latch \"elevador:inst\|debouncer:D2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D2|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D3\|out_key elevador:inst\|debouncer:D3\|out_key~_emulated elevador:inst\|debouncer:D3\|out_key~1 " "Register \"elevador:inst\|debouncer:D3\|out_key\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D3\|out_key~_emulated\" and latch \"elevador:inst\|debouncer:D3\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D3|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D4\|out_key elevador:inst\|debouncer:D4\|out_key~_emulated elevador:inst\|debouncer:D4\|out_key~1 " "Register \"elevador:inst\|debouncer:D4\|out_key\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D4\|out_key~_emulated\" and latch \"elevador:inst\|debouncer:D4\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D4|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D5\|intermediate elevador:inst\|debouncer:D5\|intermediate~_emulated elevador:inst\|debouncer:D5\|out_key~1 " "Register \"elevador:inst\|debouncer:D5\|intermediate\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D5\|intermediate~_emulated\" and latch \"elevador:inst\|debouncer:D5\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D5|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D6\|intermediate elevador:inst\|debouncer:D6\|intermediate~_emulated elevador:inst\|debouncer:D6\|out_key~1 " "Register \"elevador:inst\|debouncer:D6\|intermediate\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D6\|intermediate~_emulated\" and latch \"elevador:inst\|debouncer:D6\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D6|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D1\|intermediate elevador:inst\|debouncer:D1\|intermediate~_emulated elevador:inst\|debouncer:D1\|out_key~1 " "Register \"elevador:inst\|debouncer:D1\|intermediate\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D1\|intermediate~_emulated\" and latch \"elevador:inst\|debouncer:D1\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D1|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D2\|intermediate elevador:inst\|debouncer:D2\|intermediate~_emulated elevador:inst\|debouncer:D2\|out_key~1 " "Register \"elevador:inst\|debouncer:D2\|intermediate\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D2\|intermediate~_emulated\" and latch \"elevador:inst\|debouncer:D2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D2|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D3\|intermediate elevador:inst\|debouncer:D3\|intermediate~_emulated elevador:inst\|debouncer:D3\|out_key~1 " "Register \"elevador:inst\|debouncer:D3\|intermediate\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D3\|intermediate~_emulated\" and latch \"elevador:inst\|debouncer:D3\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D3|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "elevador:inst\|debouncer:D4\|intermediate elevador:inst\|debouncer:D4\|intermediate~_emulated elevador:inst\|debouncer:D4\|out_key~1 " "Register \"elevador:inst\|debouncer:D4\|intermediate\" is converted into an equivalent circuit using register \"elevador:inst\|debouncer:D4\|intermediate~_emulated\" and latch \"elevador:inst\|debouncer:D4\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14783553/Downloads/Elevador 2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702150849971 "|test|elevador:inst|debouncer:D4|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702150849971 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702150850094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702150850397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702150850397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702150850435 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702150850435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702150850435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702150850435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702150850452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  9 16:40:50 2023 " "Processing ended: Sat Dec  9 16:40:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702150850452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702150850452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702150850452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702150850452 ""}
