<?xml version="1.0"?>

<!-- (C) 1992-2013 Altera Corporation. All rights reserved.                          -->
<!-- Your use of Altera Corporation's design tools, logic functions and other        -->
<!-- software and tools, and its AMPP partner logic functions, and any output        -->
<!-- files any of the foregoing (including device programming or simulation          -->
<!-- files), and any associated documentation or information are expressly subject   -->
<!-- to the terms and conditions of the Altera Program License Subscription          -->
<!-- Agreement, Altera MegaCore Function License Agreement, or other applicable      -->
<!-- license agreement, including, without limitation, that your use is for the      -->
<!-- sole purpose of programming logic devices manufactured by Altera and sold by    -->
<!-- Altera or its authorized distributors.  Please refer to the applicable          -->
<!-- agreement for further details.                                                  -->
    


<!-- Device model for: 5SGSED8n2 -->
<device_model version="0.9" target_model="stratixv_tm.xml">
  <fmax expected="250" min="95" high="175"/>
  <resources>
    <alms num="262400"/>
    <ffs num="1049600"/>
    <dsps num="1963"/><!-- 27-bit elements -->
    <rams num="2567"/><!-- M20Ks -->
  </resources>
</device_model>

