Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Sat Apr  3 02:06:28 2021
| Host             : DESKTOP-4SFHT1M running 64-bit major release  (build 9200)
| Command          : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
| Design           : base_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.101        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.944        |
| Device Static (W)        | 0.157        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.8         |
| Junction Temperature (C) | 49.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.051 |       13 |       --- |             --- |
| Slice Logic              |     0.038 |    35582 |       --- |             --- |
|   LUT as Logic           |     0.030 |     8304 |     53200 |           15.61 |
|   Register               |     0.004 |    17830 |    106400 |           16.76 |
|   CARRY4                 |     0.004 |     1094 |     13300 |            8.23 |
|   LUT as Shift Register  |     0.001 |     1683 |     17400 |            9.67 |
|   F7/F8 Muxes            |    <0.001 |       36 |     53200 |            0.07 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |     2944 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       94 |     17400 |            0.54 |
| Signals                  |     0.046 |    25677 |       --- |             --- |
| Block RAM                |     0.023 |       15 |       140 |           10.71 |
| MMCM                     |     0.315 |        3 |         4 |           75.00 |
| DSPs                     |     0.069 |       72 |       220 |           32.73 |
| I/O                      |     0.143 |       24 |       125 |           19.20 |
| PS7                      |     1.258 |        1 |       --- |             --- |
| Static Power             |     0.157 |          |           |                 |
| Total                    |     2.101 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.249 |       0.229 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.192 |       0.175 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.044 |       0.043 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.684 |       0.649 |      0.035 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.037 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+----------------------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                                     | Constraint (ns) |
+---------------------------------+----------------------------------------------------------------------------+-----------------+
| CLKFBIN                         | base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN         |            13.5 |
| HDMI_test_0_PixelClk            | base_i/HDMI_FFT_LR/HDMI_test_0/inst/PixelClk                               |            13.5 |
| PixelClkIO                      | base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk        |            13.5 |
| SerialClkIO                     | base_i/HDMI_FFT_LR/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk       |             2.7 |
| clk_10_base_clk_wiz_10MHz_1     | base_i/Audio_controller/clk_wiz_audio/inst/clk_10_base_clk_wiz_10MHz_1     |           100.0 |
| clk_12_288_base_clk_wiz_10MHz_1 | base_i/Audio_controller/clk_wiz_audio/inst/clk_12_288_base_clk_wiz_10MHz_1 |            81.4 |
| clk_fpga_0                      | base_i/ps7_0/inst/FCLK_CLK0                                                |            10.0 |
| clk_fpga_0                      | base_i/ps7_0/inst/FCLK_CLK_unbuffered[0]                                   |            10.0 |
| clkfb_in                        | base_i/HDMI_FFT_LR/HDMI_test_0/inst/clkfb_in                               |            50.0 |
| clkfbout_base_clk_wiz_10MHz_1   | base_i/Audio_controller/clk_wiz_audio/inst/clkfbout_base_clk_wiz_10MHz_1   |            50.0 |
+---------------------------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| base_wrapper           |     1.944 |
|   IIC_1_scl_iobuf      |     0.003 |
|   IIC_1_sda_iobuf      |     0.003 |
|   base_i               |     1.935 |
|     Audio_controller   |     0.130 |
|       clk_wiz_audio    |     0.119 |
|       i2s_audio_stream |     0.011 |
|     HDMI_FFT_LR        |     0.541 |
|       Ext_Mod_L        |     0.009 |
|       Ext_Mod_R        |     0.009 |
|       FFT_BRAM_0       |     0.002 |
|       FFT_L            |     0.074 |
|       FFT_R            |     0.074 |
|       HDMI_test_0      |     0.105 |
|       cordic_L         |     0.017 |
|       cordic_R         |     0.017 |
|       rgb2dvi_0        |     0.233 |
|     ps7_0              |     1.259 |
|       inst             |     1.259 |
|     ps7_0_axi_periph   |     0.003 |
|       s00_couplers     |     0.003 |
+------------------------+-----------+


