Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Mon Mar 31 18:48:17 2025
| Host         : fedora running 64-bit unknown
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                          Enable Signal                          |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                 | reset_cond/M_reset_cond_in                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pwm/ctr/E[0]                                                    | reset_cond/Q[0]                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | forLoop_idx_0_371800028[0].io_button_edge/E[0]                  | reset_cond/Q[0]                                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                                                 |                                                                  |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | forLoop_idx_0_986159324[2].io_button_cond/D_ctr_q[0]_i_2__0_n_0 | forLoop_idx_0_986159324[2].io_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | forLoop_idx_0_986159324[0].io_button_cond/D_ctr_q[0]_i_2_n_0    | forLoop_idx_0_986159324[0].io_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                                 | pwm/ctr/D_ctr_q[0]_i_1__1_n_0                                    |                7 |             27 |         3.86 |
+----------------+-----------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+


