# Wave files

The output of a simulation is a wave file, which contains the voltages on every wire of the system at every step of time.

Master page: <https://en.wikipedia.org/wiki/Waveform_viewer>

## Formats

#### Extended VCD

#### EVCD

Introduced in the Verilog 2001 standard. Also contains signal strength.

Extended VCD.

### ghd

### GHDLwave

Binary format created by `ghdl`, can be read by `gtkwave`.

### SHM

Cadence thing.
