// Seed: 2938151051
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_5;
  initial id_5 <= 1 & 1'b0;
endmodule
module module_1 (
    output wire  id_0,
    output tri0  id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  wand  id_4,
    input  tri   id_5,
    input  uwire id_6,
    output wor   id_7
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
  assign modCall_1.type_6 = 0;
  timeprecision 1ps;
endmodule
