# create my first useful Makefile

# Variables for: Compiler, source file, name of executable\
	object files
CC = gcc
SRC = main.c school.c
NAME = school
OBJ = main.o school.o

# default rule
all : $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

$(OBJ) : $(SRC)
	$(CC) -c -o $(SRC) $(OBJ)
