// Seed: 647472751
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  always id_1 = 1 == 1'h0;
  assign id_2 = 1;
  logic id_3;
endmodule
