$date
	Fri Jul 14 14:00:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_flipflop_tb $end
$var wire 1 ! tbdout $end
$var reg 1 " tbclk $end
$var reg 1 # tbdin $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var reg 1 ! dout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#11
0!
1"
#20
1#
#22
0"
#33
1!
1"
#40
0#
#44
0"
#55
0!
1"
#60
1#
#66
0"
#70
