{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574441384955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574441384967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 00:49:44 2019 " "Processing started: Sat Nov 23 00:49:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574441384967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441384967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midterm -c midterm " "Command: quartus_map --read_settings_files=on --write_settings_files=off midterm -c midterm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441384967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574441387733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574441387733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midterm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file midterm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 midterm " "Found entity 1: midterm" {  } { { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574441405016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441405016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "Verilog3.v" "" { Text "C:/intelFPGA_lite/18.1/midterm/Verilog3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574441405130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441405130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div_1KHz " "Found entity 1: freq_div_1KHz" {  } { { "Verilog1.v" "" { Text "C:/intelFPGA_lite/18.1/midterm/Verilog1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574441405141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441405141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "midterm " "Elaborating entity \"midterm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574441405556 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst20 " "Primitive \"DFF\" of instance \"inst20\" not used" {  } { { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 9584 632 696 9664 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1574441405816 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst21 " "Primitive \"DFF\" of instance \"inst21\" not used" {  } { { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 968 21712 21776 1048 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1574441405816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div_1KHz freq_div_1KHz:inst198 " "Elaborating entity \"freq_div_1KHz\" for hierarchy \"freq_div_1KHz:inst198\"" {  } { { "midterm.bdf" "inst198" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { -112 192 344 -32 "inst198" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574441405978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Verilog1.v(52) " "Verilog HDL assignment warning at Verilog1.v(52): truncated value with size 32 to match size of target (28)" {  } { { "Verilog1.v" "" { Text "C:/intelFPGA_lite/18.1/midterm/Verilog1.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574441406047 "|midterm|freq_div_1KHz:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7:inst120 " "Elaborating entity \"seg_7\" for hierarchy \"seg_7:inst120\"" {  } { { "midterm.bdf" "inst120" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1400 2328 2504 1480 "inst120" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574441406063 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1280 3256 3320 1360 "inst163" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1376 3256 3320 1456 "inst164" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1472 3256 3320 1552 "inst165" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1568 3256 3320 1648 "inst166" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1664 3256 3320 1744 "inst167" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1760 3256 3320 1840 "inst168" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1856 3368 3432 1936 "inst169" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1944 3256 3320 2024 "inst170" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2032 3392 3456 2112 "inst171" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2120 3256 3320 2200 "inst172" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2208 3352 3416 2288 "inst173" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2296 3256 3320 2376 "inst174" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2384 3336 3400 2464 "inst175" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2472 3256 3320 2552 "inst176" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2560 3176 3240 2640 "inst177" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2632 3288 3352 2712 "inst178" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2712 3176 3240 2792 "inst179" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2776 3296 3360 2856 "inst180" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2856 3184 3248 2936 "inst181" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2912 3312 3376 2992 "inst182" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 3008 3184 3248 3088 "inst183" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 3232 3280 3344 3312 "inst184" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 3336 3280 3344 3416 "inst185" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 3432 3280 3344 3512 "inst186" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 3536 3280 3344 3616 "inst187" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 3632 3280 3344 3712 "inst188" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 3728 3280 3344 3808 "inst189" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 3824 3280 3344 3904 "inst190" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1200 1648 1712 1280 "inst13" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1680 1648 1712 1760 "inst61" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 1904 1648 1712 1984 "inst75" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2272 1648 1712 2352 "inst77" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 2536 1648 1712 2616 "inst89" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 3000 1648 1712 3080 "inst92" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 3264 1648 1712 3344 "inst106" "" } } } } { "midterm.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/midterm/midterm.bdf" { { 3664 1648 1712 3744 "inst108" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574441410141 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574441410141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574441410527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574441413576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574441413576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574441415201 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574441415201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574441415201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574441415201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574441415370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 00:50:15 2019 " "Processing ended: Sat Nov 23 00:50:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574441415370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574441415370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574441415370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574441415370 ""}
