# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program By VSD

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>

Welcome to my journey through the **SoC Tapeout Program VSD**!

This repository documents my **week-by-week progress** with tasks inside each week.

<div align="center">

> *"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India's largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nation's semiconductor ecosystem."*

</div>

<div align="center">

## ğŸ¯ **Program Objectives & Scope**

| Aspect | Details |
|--------|---------|
| ğŸ“ **Learning Path** | Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout |
| ğŸ› ï¸ **Tools Focus** | Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.) |
| ğŸ­ **Industry Relevance** | Real-world semiconductor design methodologies |
| ğŸ¤ **Collaboration** | Part of India's largest RISC-V tapeout initiative |
| ğŸ“ˆ **Scale** | 3500+ participants contributing to silicon advancement |
| ğŸ‡®ğŸ‡³ **National Impact** | Advancing India's semiconductor ecosystem |

</div>

<div align= "center">

## ğŸ¯ **Project Overview**

This section visually represents the complete learning path for the RISC-V SoC Tapeout Program, from RTL design to final tapeout. Each stage is covered in detail throughout the weekly modules.

learning Path - VSD 
<div align="center">
	<img src="https://github.com/Agarwalprerna/RISCV_TAPEOUT_VSD_PROGRAM/blob/main/Week0/assets/projectflow.jpg" alt="Learning Path" width="450"/>

</div>

 Basic SOC Design Flow - source from Internet
<div align="center">
	<img src="https://github.com/Agarwalprerna/RISCV_TAPEOUT_VSD_PROGRAM/blob/main/Week0/assets/SOC%20Life%20Cycle.jpg "alt="Learning Path" width="300"/>

</div>
  
</div>


## ï¿½ğŸ“… **Week 0 â€” Setup & Tools**


<!--
<details>
<summary><b>Foundation Week:</b> Environment Setup and Tool Installation</summary>

This week focuses on preparing the development environment with essential open-source EDA tools for the complete RTL-to-GDSII flow.

</details>
-->
### ğŸ› ï¸ **Tasks Overview**


| Task | Description | Tools Installation Status |
|------|-------------|---------------------------|
| **Task 0** | [Tools Installation](https://github.com/Agarwalprerna/RISCV_TAPEOUT_VSD_PROGRAM/tree/main/Week0/assets) | âœ… Done |
### ğŸ“¦ **Tools Installed in Week 0 - Task 0**

<div align="left">

#### **Core RTL Design & Synthesis Tools**
| Tool | Purpose | Verification |
|------|---------|--------------|
| ğŸ§  **Yosys** | RTL Synthesis & Logic Optimization | âœ… Verified |
| ğŸ“Ÿ **Iverilog** | Verilog Simulation & Compilation | âœ… Verified |
| ğŸ“Š **GTKWave** | Waveform Viewer & Analysis | âœ… Verified |






## ğŸ™ **Acknowledgment**

<!-- Acknowledgment section for program leadership and support -->

<div align="center">

### ğŸ† **Program Leadership & Support**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.



## ğŸ“ˆ **Weekly Progress Tracker**

<!-- ![Week 0](https://img.shields.io/badge/Week%200-Tools%20Setup-success?style=flat-square) -->
<!-- ![Week 1](https://img.shields.io/badge/Week%201-Coming%20Soon-lightgrey?style=flat-square) -->
<!-- ![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square) -->
| Week   | Status         | Badge |
|--------|----------------|-------|
| Week 0 | Tools Setup    | ![Week 0](https://img.shields.io/badge/Week%200-Tools%20Setup-success?style=flat-square) |
| Week 1 | Coming Soon    | ![Week 1](https://img.shields.io/badge/Week%201-Coming%20Soon-lightgrey?style=flat-square) |
| Week 2 | Upcoming       | ![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square) |

### ğŸš€ **Journey Continues...**

Stay tuned for upcoming weeks covering RTL design, synthesis, physical design, and final tapeout preparation!

**ğŸ‘¨â€ğŸ’» Participant:** [ PRERNA AGARWAL ](https://github.com/Agarwalprerna)
