# Logic_Design
verilog

using Vivado

my logic design homework in NCKU ES
