package require -exact qsys 15.0
set_module_property NAME draw_box_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME draw_box_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Arria 10"}
set_module_assignment hls.cosim.name {_Z8draw_box8TYPE_3__iiiifff}
set_module_assignment hls.compressed.name {draw_box}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL draw_box_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "draw_box_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/draw_box_function_wrapper.sv"
add_fileset_file "draw_box_function.sv" SYSTEM_VERILOG PATH "ip/draw_box_function.sv"
add_fileset_file "draw_box_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B0_runOnce.sv"
add_fileset_file "draw_box_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B0_runOnce_stall_region.sv"
add_fileset_file "draw_box_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_B0_runOnce_merge_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "draw_box_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B0_runOnce_branch.sv"
add_fileset_file "draw_box_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B0_runOnce_merge.sv"
add_fileset_file "draw_box_bb_B2.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B2.sv"
add_fileset_file "draw_box_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B2_stall_region.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_18_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_18_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_19_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_19_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_20_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_20_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_21_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_21_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_22_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_22_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_23_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_23_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_24_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_24_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i33_unnamed_25_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i33_unnamed_25_draw_box0.sv"
add_fileset_file "draw_box_B2_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B2_branch.sv"
add_fileset_file "draw_box_B2_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B2_merge.sv"
add_fileset_file "draw_box_bb_B4.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B4.sv"
add_fileset_file "draw_box_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B4_stall_region.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_b11369_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_b11369_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_b11370_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_b11370_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_g11265_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_g11265_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_g11266_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_g11266_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_r11161_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_r11161_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_r11162_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_r11162_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410284_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410284_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410285_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410285_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410286_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410286_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410287_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410287_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410288_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410288_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410289_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410289_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_40_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_40_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract73_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract73_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_mul5697_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_mul5697_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_mul5698_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_mul5698_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_mul78100_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_mul78100_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_mul7899_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_mul7899_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_36_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_36_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_38_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_38_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_39_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_39_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i33_unnamed_37_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i33_unnamed_37_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract91_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract91_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract92_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract92_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract93_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract93_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract94_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract94_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract95_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract95_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract96_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract96_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_26_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_26_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_28_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_28_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_32_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_32_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_37_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_37_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_42_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_42_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_47_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_47_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going_4_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going_4_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi27_pop20_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi27_pop20_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi27_pop20_55_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi27_pop20_55_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi29_pop21_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi29_pop21_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi29_pop21_23_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi29_pop21_23_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi33_pop22_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi33_pop22_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi33_pop22_24_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi33_pop22_24_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi38_pop23_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi38_pop23_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi38_pop23_26_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi38_pop23_26_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi43_pop24_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi43_pop24_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi43_pop24_28_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi43_pop24_28_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi48_pop25_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi48_pop25_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi48_pop25_30_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi48_pop25_30_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i32_i_1103_pop19_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i32_i_1103_pop19_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i32_i_1103_pop19_11_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i32_i_1103_pop19_11_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv54_pop18_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv54_pop18_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv54_pop18_14_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv54_pop18_14_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_cleanups_pop27_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_cleanups_pop27_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_cleanups_pop27_0_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_cleanups_pop27_0_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_initerations_pop26_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_initerations_pop26_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_initerations_pop26_5_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_initerations_pop26_5_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi27_push20_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi27_push20_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi27_push20_56_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi27_push20_56_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi29_push21_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi29_push21_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi29_push21_49_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi29_push21_49_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi33_push22_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi33_push22_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi33_push22_65_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi33_push22_65_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi38_push23_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi38_push23_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi38_push23_79_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi38_push23_79_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi43_push24_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi43_push24_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi43_push24_92_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi43_push24_92_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi48_push25_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi48_push25_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi48_push25_104_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi48_push25_104_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_notexitcond_114_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_notexitcond_114_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i32_i_1103_push19_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i32_i_1103_push19_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i32_i_1103_push19_106_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i32_i_1103_push19_106_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv54_push18_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv54_push18_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv54_push18_110_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv54_push18_110_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_cleanups_push27_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_cleanups_push27_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_cleanups_push27_117_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_cleanups_push27_117_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_initerations_push26_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_initerations_push26_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_initerations_push26_7_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_initerations_push26_7_reg.sv"
add_fileset_file "draw_box_B4_merge_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_B4_merge_reg.sv"
add_fileset_file "draw_box_B4_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B4_branch.sv"
add_fileset_file "draw_box_B4_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B4_merge.sv"
add_fileset_file "draw_box_bb_B5.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B5.sv"
add_fileset_file "draw_box_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B5_stall_region.sv"
add_fileset_file "draw_box_i_iowr_bl_return_unnamed_draw_box41_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_iowr_bl_return_unnamed_draw_box41_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"
add_fileset_file "draw_box_B5_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B5_branch.sv"
add_fileset_file "draw_box_B5_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B5_merge.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going109_4_sr.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going109_4_sr.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going132_1_sr.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going132_1_sr.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going132_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going132_1_valid_fifo.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going_4_sr.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going_4_sr.sv"
add_fileset_file "draw_box_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_loop_limiter_0.sv"
add_fileset_file "draw_box_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/draw_box_loop_limiter_1.sv"
add_fileset_file "draw_box_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B1_start.sv"
add_fileset_file "draw_box_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B1_start_stall_region.sv"
add_fileset_file "draw_box_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_B1_start_merge_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "draw_box_i_iord_bl_call_unnamed_draw_box2_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_iord_bl_call_unnamed_draw_box2_draw_box0.sv"
add_fileset_file "draw_box_i_sfc_s_c0_in_wt_entry_s_c0_enter1_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_sfc_s_c0_in_wt_entry_s_c0_enter1_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_draw_box0.sv"
add_fileset_file "draw_box_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going132_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going132_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_notexitcond133_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_notexitcond133_0.sv"
add_fileset_file "draw_box_i_sfc_s_c1_in_wt_entry_s_c1_enter_draw_box4.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_sfc_s_c1_in_wt_entry_s_c1_enter_draw_box4.sv"
add_fileset_file "draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wA000000Zw_box1_full_detector.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wA000000Zw_box1_full_detector.sv"
add_fileset_file "draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wA000000Z_draw_box1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wA000000Z_draw_box1_data_fifo.sv"
add_fileset_file "draw_box_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_6_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_6_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_7_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_7_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_8_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_8_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_12_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_12_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_13_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_13_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_14_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_14_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_15_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_15_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_10_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_10_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_11_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_11_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_4_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_4_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_5_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_5_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_9_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_9_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i33_unnamed_16_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i33_unnamed_16_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_s_strucA000000Z_unnamed_3_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_s_strucA000000Z_unnamed_3_draw_box0.sv"
add_fileset_file "draw_box_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B1_start_branch.sv"
add_fileset_file "draw_box_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B1_start_merge.sv"
add_fileset_file "draw_box_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B2_sr_0.sv"
add_fileset_file "draw_box_bb_B3.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B3.sv"
add_fileset_file "draw_box_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B3_stall_region.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_b11371_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_b11371_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_b11372_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_b11372_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_g11267_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_g11267_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_g11268_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_g11268_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_r11163_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_r11163_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_r11164_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_r11164_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110478_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110478_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110479_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110479_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110480_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110480_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110481_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110481_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110482_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110482_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110483_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110483_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_28_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_28_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_29_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_29_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_30_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_30_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_27_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_27_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_y110859_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_y110859_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_y211060_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_y211060_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i33_unnamed_26_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i33_unnamed_26_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_32_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_32_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_33_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_33_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_34_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_34_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_35_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_35_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_p1024f32_unnamed_31_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_p1024f32_unnamed_31_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_10_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_10_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_15_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_15_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_1_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_1_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_20_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_20_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_5_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_5_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going109_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going109_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going109_4_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going109_4_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi11_pop13_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi11_pop13_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi11_pop13_48_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi11_pop13_48_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi16_pop14_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi16_pop14_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi16_pop14_50_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi16_pop14_50_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi21_pop15_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi21_pop15_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi21_pop15_52_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi21_pop15_52_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi2_pop11_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi2_pop11_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi2_pop11_45_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi2_pop11_45_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi6_pop12_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi6_pop12_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi6_pop12_46_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi6_pop12_46_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi_pop10_73_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi_pop10_73_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i32_i_0105_pop9_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i32_i_0105_pop9_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i32_i_0105_pop9_14_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i32_i_0105_pop9_14_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_11_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_11_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_cleanups112_pop17_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_cleanups112_pop17_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_cleanups112_pop17_0_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_cleanups112_pop17_0_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_initerations107_pop16_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_initerations107_pop16_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_initerations107_pop16_5_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_initerations107_pop16_5_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_lastiniteration111_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_lastiniteration111_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_lastiniteration111_9_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_lastiniteration111_9_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi11_push13_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi11_push13_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi11_push13_95_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi11_push13_95_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi16_push14_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi16_push14_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi16_push14_106_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi16_push14_106_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi21_push15_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi21_push15_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi21_push15_116_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi21_push15_116_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi2_push11_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi2_push11_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi2_push11_69_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi2_push11_69_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi6_push12_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi6_push12_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi6_push12_83_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi6_push12_83_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi_push10_74_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi_push10_74_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_notexitcond119_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_notexitcond119_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_notexitcond119_126_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_notexitcond119_126_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i32_i_0105_push9_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i32_i_0105_push9_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i32_i_0105_push9_118_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i32_i_0105_push9_118_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_122_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_122_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_cleanups112_push17_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_cleanups112_push17_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_cleanups112_push17_129_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_cleanups112_push17_129_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_initerations107_push16_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_initerations107_push16_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_initerations107_push16_7_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_initerations107_push16_7_reg.sv"
add_fileset_file "draw_box_B3_merge_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_B3_merge_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_0.sv"
add_fileset_file "draw_box_B3_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B3_branch.sv"
add_fileset_file "draw_box_B3_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B3_merge.sv"
add_fileset_file "draw_box_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B3_sr_1.sv"
add_fileset_file "draw_box_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B4_sr_1.sv"
add_fileset_file "draw_box_bb_B5_sr_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B5_sr_0.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_ic_to_avm.v" SYSTEM_VERILOG PATH "ip/acl_ic_to_avm.v"
add_fileset_file "draw_box_internal.v" SYSTEM_VERILOG PATH "draw_box_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL draw_box_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "draw_box_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/draw_box_function_wrapper.sv"
add_fileset_file "draw_box_function.sv" SYSTEM_VERILOG PATH "ip/draw_box_function.sv"
add_fileset_file "draw_box_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B0_runOnce.sv"
add_fileset_file "draw_box_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B0_runOnce_stall_region.sv"
add_fileset_file "draw_box_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_B0_runOnce_merge_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "draw_box_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B0_runOnce_branch.sv"
add_fileset_file "draw_box_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B0_runOnce_merge.sv"
add_fileset_file "draw_box_bb_B2.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B2.sv"
add_fileset_file "draw_box_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B2_stall_region.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_18_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_18_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_19_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_19_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_20_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_20_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_21_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_21_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_22_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_22_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_23_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_23_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_24_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_24_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i33_unnamed_25_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i33_unnamed_25_draw_box0.sv"
add_fileset_file "draw_box_B2_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B2_branch.sv"
add_fileset_file "draw_box_B2_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B2_merge.sv"
add_fileset_file "draw_box_bb_B4.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B4.sv"
add_fileset_file "draw_box_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B4_stall_region.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_b11369_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_b11369_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_b11370_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_b11370_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_g11265_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_g11265_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_g11266_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_g11266_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_r11161_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_r11161_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_r11162_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_r11162_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410284_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410284_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410285_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410285_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410286_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410286_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410287_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410287_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410288_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410288_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410289_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp9410289_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_40_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_40_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract73_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract73_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_mul5697_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_mul5697_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_mul5698_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_mul5698_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_mul78100_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_mul78100_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_mul7899_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_mul7899_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_36_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_36_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_38_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_38_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_39_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_39_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i33_unnamed_37_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i33_unnamed_37_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract91_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract91_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract92_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract92_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract93_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract93_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract94_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract94_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract95_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract95_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract96_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_p1024f32_a_fca_2_extract96_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_26_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_26_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_28_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_28_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_32_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_32_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_37_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_37_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_42_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_42_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_47_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_47_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going_4_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going_4_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi27_pop20_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi27_pop20_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi27_pop20_55_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi27_pop20_55_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi29_pop21_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi29_pop21_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi29_pop21_23_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi29_pop21_23_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi33_pop22_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi33_pop22_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi33_pop22_24_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi33_pop22_24_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi38_pop23_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi38_pop23_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi38_pop23_26_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi38_pop23_26_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi43_pop24_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi43_pop24_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi43_pop24_28_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi43_pop24_28_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi48_pop25_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi48_pop25_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi48_pop25_30_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi48_pop25_30_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i32_i_1103_pop19_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i32_i_1103_pop19_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i32_i_1103_pop19_11_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i32_i_1103_pop19_11_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv54_pop18_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv54_pop18_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv54_pop18_14_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv54_pop18_14_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_cleanups_pop27_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_cleanups_pop27_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_cleanups_pop27_0_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_cleanups_pop27_0_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_initerations_pop26_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_initerations_pop26_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_initerations_pop26_5_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_initerations_pop26_5_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi27_push20_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi27_push20_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi27_push20_56_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi27_push20_56_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi29_push21_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi29_push21_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi29_push21_49_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi29_push21_49_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi33_push22_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi33_push22_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi33_push22_65_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi33_push22_65_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi38_push23_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi38_push23_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi38_push23_79_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi38_push23_79_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi43_push24_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi43_push24_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi43_push24_92_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi43_push24_92_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi48_push25_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi48_push25_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi48_push25_104_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi48_push25_104_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_notexitcond_114_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_notexitcond_114_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i32_i_1103_push19_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i32_i_1103_push19_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i32_i_1103_push19_106_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i32_i_1103_push19_106_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv54_push18_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv54_push18_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv54_push18_110_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv54_push18_110_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_cleanups_push27_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_cleanups_push27_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_cleanups_push27_117_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_cleanups_push27_117_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_initerations_push26_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_initerations_push26_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_initerations_push26_7_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_initerations_push26_7_reg.sv"
add_fileset_file "draw_box_B4_merge_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_B4_merge_reg.sv"
add_fileset_file "draw_box_B4_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B4_branch.sv"
add_fileset_file "draw_box_B4_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B4_merge.sv"
add_fileset_file "draw_box_bb_B5.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B5.sv"
add_fileset_file "draw_box_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B5_stall_region.sv"
add_fileset_file "draw_box_i_iowr_bl_return_unnamed_draw_box41_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_iowr_bl_return_unnamed_draw_box41_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"
add_fileset_file "draw_box_B5_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B5_branch.sv"
add_fileset_file "draw_box_B5_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B5_merge.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going109_4_sr.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going109_4_sr.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going132_1_sr.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going132_1_sr.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going132_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going132_1_valid_fifo.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going_4_sr.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going_4_sr.sv"
add_fileset_file "draw_box_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_loop_limiter_0.sv"
add_fileset_file "draw_box_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/draw_box_loop_limiter_1.sv"
add_fileset_file "draw_box_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B1_start.sv"
add_fileset_file "draw_box_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B1_start_stall_region.sv"
add_fileset_file "draw_box_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_B1_start_merge_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "draw_box_i_iord_bl_call_unnamed_draw_box2_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_iord_bl_call_unnamed_draw_box2_draw_box0.sv"
add_fileset_file "draw_box_i_sfc_s_c0_in_wt_entry_s_c0_enter1_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_sfc_s_c0_in_wt_entry_s_c0_enter1_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_draw_box0.sv"
add_fileset_file "draw_box_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going132_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going132_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_notexitcond133_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_notexitcond133_0.sv"
add_fileset_file "draw_box_i_sfc_s_c1_in_wt_entry_s_c1_enter_draw_box4.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_sfc_s_c1_in_wt_entry_s_c1_enter_draw_box4.sv"
add_fileset_file "draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wA000000Zw_box1_full_detector.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wA000000Zw_box1_full_detector.sv"
add_fileset_file "draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wA000000Z_draw_box1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_sfc_exit_s_c1_out_wA000000Z_draw_box1_data_fifo.sv"
add_fileset_file "draw_box_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_6_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_6_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_7_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_7_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_8_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_f32_unnamed_8_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_12_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_12_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_13_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_13_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_14_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_14_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_15_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i1_unnamed_15_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_10_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_10_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_11_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_11_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_4_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_4_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_5_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_5_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_9_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_9_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i33_unnamed_16_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i33_unnamed_16_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_s_strucA000000Z_unnamed_3_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_s_strucA000000Z_unnamed_3_draw_box0.sv"
add_fileset_file "draw_box_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B1_start_branch.sv"
add_fileset_file "draw_box_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B1_start_merge.sv"
add_fileset_file "draw_box_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B2_sr_0.sv"
add_fileset_file "draw_box_bb_B3.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B3.sv"
add_fileset_file "draw_box_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B3_stall_region.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_b11371_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_b11371_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_b11372_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_b11372_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_g11267_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_g11267_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_g11268_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_g11268_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_r11163_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_r11163_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_f32_r11164_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_f32_r11164_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110478_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110478_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110479_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110479_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110480_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110480_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110481_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110481_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110482_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110482_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110483_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_cmp3110483_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_28_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_28_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_29_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_29_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_30_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i1_unnamed_30_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract74_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract75_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract76_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_a_fca_0_extract77_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_27_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_unnamed_27_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_y110859_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_y110859_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i32_y211060_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i32_y211060_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_i33_unnamed_26_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_i33_unnamed_26_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_32_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_32_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_33_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_33_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_34_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_34_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_35_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_i32_unnamed_35_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_source_p1024f32_unnamed_31_draw_box0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_source_p1024f32_unnamed_31_draw_box0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_10_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_10_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_15_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_15_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_1_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_1_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_20_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_20_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_5_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_5_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going109_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going109_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pipeline_keep_going109_4_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pipeline_keep_going109_4_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi11_pop13_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi11_pop13_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi11_pop13_48_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi11_pop13_48_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi16_pop14_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi16_pop14_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi16_pop14_50_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi16_pop14_50_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi21_pop15_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi21_pop15_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi21_pop15_52_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi21_pop15_52_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi2_pop11_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi2_pop11_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi2_pop11_45_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi2_pop11_45_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi6_pop12_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi6_pop12_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi6_pop12_46_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi6_pop12_46_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i1_memdep_phi_pop10_73_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i1_memdep_phi_pop10_73_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i32_i_0105_pop9_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i32_i_0105_pop9_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i32_i_0105_pop9_14_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i32_i_0105_pop9_14_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_11_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop8_11_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_cleanups112_pop17_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_cleanups112_pop17_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_cleanups112_pop17_0_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_cleanups112_pop17_0_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_initerations107_pop16_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_initerations107_pop16_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_pop_i4_initerations107_pop16_5_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_pop_i4_initerations107_pop16_5_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_lastiniteration111_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_lastiniteration111_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_lastiniteration111_9_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_lastiniteration111_9_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi11_push13_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi11_push13_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi11_push13_95_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi11_push13_95_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi16_push14_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi16_push14_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi16_push14_106_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi16_push14_106_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi21_push15_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi21_push15_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi21_push15_116_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi21_push15_116_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi2_push11_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi2_push11_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi2_push11_69_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi2_push11_69_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi6_push12_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi6_push12_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi6_push12_83_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi6_push12_83_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_memdep_phi_push10_74_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_memdep_phi_push10_74_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_notexitcond119_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_notexitcond119_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i1_notexitcond119_126_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i1_notexitcond119_126_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i32_i_0105_push9_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i32_i_0105_push9_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i32_i_0105_push9_118_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i32_i_0105_push9_118_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_122_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i33_fpga_indvars_iv_push8_122_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_cleanups112_push17_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_cleanups112_push17_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_cleanups112_push17_129_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_cleanups112_push17_129_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_initerations107_push16_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_initerations107_push16_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_push_i4_initerations107_push16_7_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_push_i4_initerations107_push16_7_reg.sv"
add_fileset_file "draw_box_B3_merge_reg.sv" SYSTEM_VERILOG PATH "ip/draw_box_B3_merge_reg.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10657_0.sv"
add_fileset_file "draw_box_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_i_llvm_fpga_ffwd_dest_s_struct_type_3_0s_a10658_0.sv"
add_fileset_file "draw_box_B3_branch.sv" SYSTEM_VERILOG PATH "ip/draw_box_B3_branch.sv"
add_fileset_file "draw_box_B3_merge.sv" SYSTEM_VERILOG PATH "ip/draw_box_B3_merge.sv"
add_fileset_file "draw_box_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B3_sr_1.sv"
add_fileset_file "draw_box_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B4_sr_1.sv"
add_fileset_file "draw_box_bb_B5_sr_0.sv" SYSTEM_VERILOG PATH "ip/draw_box_bb_B5_sr_0.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_ic_to_avm.v" SYSTEM_VERILOG PATH "ip/acl_ic_to_avm.v"
add_fileset_file "draw_box_internal.v" SYSTEM_VERILOG PATH "draw_box_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### Parameter a interface
add_interface a conduit sink
set_interface_property a associatedClock clock
set_interface_property a associatedReset reset
set_interface_assignment a hls.cosim.name {a}
add_interface_port a a data input 128

#### Parameter x1 interface
add_interface x1 conduit sink
set_interface_property x1 associatedClock clock
set_interface_property x1 associatedReset reset
set_interface_assignment x1 hls.cosim.name {x1}
add_interface_port x1 x1 data input 32

#### Parameter y1 interface
add_interface y1 conduit sink
set_interface_property y1 associatedClock clock
set_interface_property y1 associatedReset reset
set_interface_assignment y1 hls.cosim.name {y1}
add_interface_port y1 y1 data input 32

#### Parameter x2 interface
add_interface x2 conduit sink
set_interface_property x2 associatedClock clock
set_interface_property x2 associatedReset reset
set_interface_assignment x2 hls.cosim.name {x2}
add_interface_port x2 x2 data input 32

#### Parameter y2 interface
add_interface y2 conduit sink
set_interface_property y2 associatedClock clock
set_interface_property y2 associatedReset reset
set_interface_assignment y2 hls.cosim.name {y2}
add_interface_port y2 y2 data input 32

#### Parameter r interface
add_interface r conduit sink
set_interface_property r associatedClock clock
set_interface_property r associatedReset reset
set_interface_assignment r hls.cosim.name {r}
add_interface_port r r data input 32

#### Parameter g interface
add_interface g conduit sink
set_interface_property g associatedClock clock
set_interface_property g associatedReset reset
set_interface_assignment g hls.cosim.name {g}
add_interface_port g g data input 32

#### Parameter b interface
add_interface b conduit sink
set_interface_property b associatedClock clock
set_interface_property b associatedReset reset
set_interface_assignment b hls.cosim.name {b}
add_interface_port b b data input 32

#### Master interface avmm_0_rw with base address 0
add_interface avmm_0_rw avalon start
set_interface_property avmm_0_rw ENABLED true
set_interface_property avmm_0_rw associatedClock clock
set_interface_property avmm_0_rw burstOnBurstBoundariesOnly false
set_interface_property avmm_0_rw doStreamReads false
set_interface_property avmm_0_rw doStreamWrites false
set_interface_property avmm_0_rw linewrapBursts false
set_interface_property avmm_0_rw readWaitTime 0
set_interface_property avmm_0_rw readLatency 1
add_interface_port avmm_0_rw avmm_0_rw_address address output 64
add_interface_port avmm_0_rw avmm_0_rw_byteenable byteenable output 8
add_interface_port avmm_0_rw avmm_0_rw_read read output 1
add_interface_port avmm_0_rw avmm_0_rw_readdata readdata input 64
add_interface_port avmm_0_rw avmm_0_rw_write write output 1
add_interface_port avmm_0_rw avmm_0_rw_writedata writedata output 64

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
