

================================================================
== Vitis HLS Report for 'DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_29'
================================================================
* Date:           Tue Jul 23 13:57:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_2  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       9|      81|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_77_p2          |         +|   0|  0|  10|           3|           1|
    |add_ln50_fu_91_p2          |         +|   0|  0|  13|           6|           6|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_fu_71_p2         |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  36|          14|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ic_18   |   9|          2|    3|          6|
    |ic_fu_40                 |   9|          2|    3|          6|
    |point1_o76_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ic_18_reg_114            |  3|   0|    3|          0|
    |ic_fu_40                 |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_49_29|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_49_29|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_49_29|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_49_29|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_49_29|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<10, 4, 4, 3>_Pipeline_VITIS_LOOP_49_29|  return value|
|point1_o76_dout            |   in|   32|     ap_fifo|                                              point1_o76|       pointer|
|point1_o76_num_data_valid  |   in|    2|     ap_fifo|                                              point1_o76|       pointer|
|point1_o76_fifo_cap        |   in|    2|     ap_fifo|                                              point1_o76|       pointer|
|point1_o76_empty_n         |   in|    1|     ap_fifo|                                              point1_o76|       pointer|
|point1_o76_read            |  out|    1|     ap_fifo|                                              point1_o76|       pointer|
|line_buf_address0          |  out|    6|   ap_memory|                                                line_buf|         array|
|line_buf_ce0               |  out|    1|   ap_memory|                                                line_buf|         array|
|line_buf_we0               |  out|    1|   ap_memory|                                                line_buf|         array|
|line_buf_d0                |  out|   32|   ap_memory|                                                line_buf|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

