parent_name	,	V_26
of_clk_add_provider	,	F_21
clk_register	,	F_19
"altr,sys-mgr"	,	L_6
shift	,	V_9
clk_init_data	,	V_28
hw	,	V_32
u32	,	T_1
reg	,	V_33
of_clk_src_simple_get	,	V_43
enable	,	V_37
"%s: failed to find altr,sys-mgr regmap!\n"	,	L_7
GENMASK	,	F_4
"%s: cannot set clk_phase because sys_mgr_base_addr is not available!\n"	,	L_1
to_socfpga_gate_clk	,	F_2
val	,	V_6
ARRAY_SIZE	,	F_6
div_reg	,	V_8
init	,	V_29
clk	,	V_22
socfpga_a10_gate_init	,	F_22
"fixed-divider"	,	L_3
hs_timing	,	V_12
socfpga_gate_clk_recalc_rate	,	F_1
node	,	V_18
rc	,	V_30
clk_name	,	V_24
of_clk_get_parent_name	,	F_18
ops	,	V_20
clk_phase	,	V_13
__func__	,	V_16
name	,	V_25
pr_err	,	F_10
of_property_read_string	,	F_17
GFP_KERNEL	,	V_31
"clock-output-names"	,	L_8
hwclk	,	V_2
kfree	,	F_20
flags	,	V_40
device_node	,	V_17
socfpga_clk	,	V_23
of_property_read_u32	,	F_15
parent_rate	,	V_3
fixed_div	,	V_7
of_property_read_u32_array	,	F_14
socfpga_clk_prepare	,	F_5
kzalloc	,	F_12
clk_mgr_a10_base_addr	,	V_34
bit_idx	,	V_35
regmap_write	,	F_9
__socfpga_gate_init	,	F_11
SOCFPGA_MAX_PARENTS	,	V_27
socfpga_gate_clk	,	V_4
clk_hw	,	V_1
readl	,	F_3
SYSMGR_SDMMC_CTRL_SET	,	F_7
socfpgaclk	,	V_5
SYSMGR_SDMMCGRP_CTRL_OFFSET	,	V_15
i	,	V_11
WARN_ON	,	F_13
"div-reg"	,	L_4
sys_mgr_base_addr	,	V_14
num_parents	,	V_42
clk_ops	,	V_19
clk_gate_ops	,	V_38
syscon_regmap_lookup_by_compatible	,	F_16
parent_names	,	V_41
"clk-phase"	,	L_5
disable	,	V_39
width	,	V_10
__init	,	T_2
clk_gate	,	V_21
IS_ERR	,	F_8
"clk-gate"	,	L_2
gateclk_ops	,	V_36
