--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Unidad_BanRegDiisplay.twx Unidad_BanRegDiisplay.ncd -o
Unidad_BanRegDiisplay.twr Unidad_BanRegDiisplay.pcf

Design file:              Unidad_BanRegDiisplay.ncd
Physical constraint file: Unidad_BanRegDiisplay.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RegWrite    |    1.327(R)|    1.409(R)|clk_BUFGP         |   0.000|
addrW<0>    |    1.530(R)|    1.036(R)|clk_BUFGP         |   0.000|
addrW<1>    |    1.271(R)|    1.066(R)|clk_BUFGP         |   0.000|
addrW<2>    |    2.561(R)|    0.630(R)|clk_BUFGP         |   0.000|
addrW<3>    |    1.459(R)|    1.080(R)|clk_BUFGP         |   0.000|
datW<0>     |    0.433(R)|    1.054(R)|clk_BUFGP         |   0.000|
datW<1>     |    1.446(R)|    0.415(R)|clk_BUFGP         |   0.000|
datW<2>     |    1.303(R)|    0.616(R)|clk_BUFGP         |   0.000|
datW<3>     |    0.036(R)|    1.365(R)|clk_BUFGP         |   0.000|
datW<4>     |    0.008(R)|    1.389(R)|clk_BUFGP         |   0.000|
datW<5>     |    0.791(R)|    0.833(R)|clk_BUFGP         |   0.000|
datW<6>     |    0.429(R)|    1.207(R)|clk_BUFGP         |   0.000|
datW<7>     |    0.810(R)|    0.989(R)|clk_BUFGP         |   0.000|
rst         |    1.483(R)|    0.654(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.332|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Oct 19 10:33:31 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4504 MB



