============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 01 2025  05:44:23 pm
  Module:                 lock
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

Clock  Period 
--------------
CLK   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
CLK          1089.8   0.0          0 
default    No paths   0.0            
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             27 
Physical Instance count          0 
Sequential Instance Count        3 
Combinational Instance Count    24 
Hierarchical Instance Count      0 

Area
----
Cell Area                          614.650
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    614.650
Net Area                           9.132
Total Area (Cell+Physical+Net)     623.782

Runtime                            0.0 seconds
Elapsed Runtime                    26 seconds
Genus peak memory usage            1229.36 
Innovus peak memory usage          no_value 
Hostname                           vlsilab9.nitrkl.ac.in
