# Design_Alu

I designed a simple arithmetic logic unit with Siystem Verilog language. You can find details on the Project Description file. 
