Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Desktop/Projeler/VHDL_BLM_6_Kodlar/ORNEK_6_5/benim_paketim.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hakan/Desktop/Projeler/VHDL_BLM_6_Kodlar/ORNEK_6_5/paket_kullanimi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity paket_kullanimi
