// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _huffman_encoding_HH_
#define _huffman_encoding_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "filter.h"
#include "sort.h"
#include "Loop_copy_sorted_pro.h"
#include "create_tree.h"
#include "compute_bit_length.h"
#include "truncate_tree.h"
#include "canonize_tree.h"
#include "create_codeword.h"
#include "Block_proc.h"
#include "huffman_encoding_mb6.h"
#include "huffman_encoding_tde.h"
#include "huffman_encoding_udo.h"
#include "huffman_encoding_wdI.h"
#include "huffman_encoding_xdS.h"
#include "huffman_encoding_yd2.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w32_d3_A.h"
#include "start_for_Block_pzec.h"

namespace ap_rtl {

struct huffman_encoding : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_lv<8> > symbol_histogram_value_V_address0;
    sc_out< sc_logic > symbol_histogram_value_V_ce0;
    sc_out< sc_lv<32> > symbol_histogram_value_V_d0;
    sc_in< sc_lv<32> > symbol_histogram_value_V_q0;
    sc_out< sc_logic > symbol_histogram_value_V_we0;
    sc_out< sc_lv<8> > symbol_histogram_value_V_address1;
    sc_out< sc_logic > symbol_histogram_value_V_ce1;
    sc_out< sc_lv<32> > symbol_histogram_value_V_d1;
    sc_in< sc_lv<32> > symbol_histogram_value_V_q1;
    sc_out< sc_logic > symbol_histogram_value_V_we1;
    sc_out< sc_lv<8> > symbol_histogram_frequency_V_address0;
    sc_out< sc_logic > symbol_histogram_frequency_V_ce0;
    sc_out< sc_lv<32> > symbol_histogram_frequency_V_d0;
    sc_in< sc_lv<32> > symbol_histogram_frequency_V_q0;
    sc_out< sc_logic > symbol_histogram_frequency_V_we0;
    sc_out< sc_lv<8> > symbol_histogram_frequency_V_address1;
    sc_out< sc_logic > symbol_histogram_frequency_V_ce1;
    sc_out< sc_lv<32> > symbol_histogram_frequency_V_d1;
    sc_in< sc_lv<32> > symbol_histogram_frequency_V_q1;
    sc_out< sc_logic > symbol_histogram_frequency_V_we1;
    sc_out< sc_lv<8> > encoding_V_address0;
    sc_out< sc_logic > encoding_V_ce0;
    sc_out< sc_lv<32> > encoding_V_d0;
    sc_in< sc_lv<32> > encoding_V_q0;
    sc_out< sc_logic > encoding_V_we0;
    sc_out< sc_lv<8> > encoding_V_address1;
    sc_out< sc_logic > encoding_V_ce1;
    sc_out< sc_lv<32> > encoding_V_d1;
    sc_in< sc_lv<32> > encoding_V_q1;
    sc_out< sc_logic > encoding_V_we1;
    sc_out< sc_lv<32> > num_nonzero_symbols;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > num_nonzero_symbols_ap_vld;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const2;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<31> > ap_var_for_const3;
    sc_signal< sc_lv<5> > ap_var_for_const5;
    sc_signal< sc_lv<6> > ap_var_for_const4;


    // Module declarations
    huffman_encoding(sc_module_name name);
    SC_HAS_PROCESS(huffman_encoding);

    ~huffman_encoding();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    huffman_encoding_mb6* filtered_value_V_U;
    huffman_encoding_mb6* filtered_frequency_V_U;
    huffman_encoding_mb6* sorted_0_U;
    huffman_encoding_mb6* sorted_1_U;
    huffman_encoding_mb6* sorted_copy1_value_V_U;
    huffman_encoding_mb6* sorted_copy1_frequen_U;
    huffman_encoding_mb6* sorted_copy2_value_V_U;
    huffman_encoding_tde* parent_V_U;
    huffman_encoding_udo* left_V_U;
    huffman_encoding_udo* right_V_U;
    huffman_encoding_wdI* length_histogram_V_U;
    huffman_encoding_xdS* truncated_length_his_U;
    huffman_encoding_yd2* symbol_bits_V_U;
    filter* filter_U0;
    sort* sort_U0;
    Loop_copy_sorted_pro* Loop_copy_sorted_pro_U0;
    create_tree* create_tree_U0;
    compute_bit_length* compute_bit_length_U0;
    truncate_tree* truncate_tree_U0;
    canonize_tree* canonize_tree_U0;
    create_codeword* create_codeword_U0;
    Block_proc* Block_proc_U0;
    fifo_w32_d2_A* n_c_U;
    fifo_w32_d2_A* n_c16_U;
    fifo_w32_d2_A* val_assign_loc_c_U;
    fifo_w32_d2_A* val_assign_loc_c17_U;
    fifo_w32_d2_A* val_assign_loc_c18_U;
    fifo_w32_d3_A* val_assign_loc_c19_U;
    start_for_Block_pzec* start_for_Block_pzec_U;
    sc_signal< sc_lv<32> > filtered_value_V_i_q0;
    sc_signal< sc_lv<32> > filtered_value_V_t_q0;
    sc_signal< sc_lv<32> > filtered_frequency_V_i_q0;
    sc_signal< sc_lv<32> > filtered_frequency_V_t_q0;
    sc_signal< sc_lv<32> > sorted_0_i_q0;
    sc_signal< sc_lv<32> > sorted_0_t_q0;
    sc_signal< sc_lv<32> > sorted_1_i_q0;
    sc_signal< sc_lv<32> > sorted_1_t_q0;
    sc_signal< sc_lv<32> > sorted_copy1_value_V_i_q0;
    sc_signal< sc_lv<32> > sorted_copy1_value_V_t_q0;
    sc_signal< sc_lv<32> > sorted_copy1_frequen_i_q0;
    sc_signal< sc_lv<32> > sorted_copy1_frequen_t_q0;
    sc_signal< sc_lv<32> > sorted_copy2_value_V_i_q0;
    sc_signal< sc_lv<32> > sorted_copy2_value_V_t_q0;
    sc_signal< sc_lv<31> > parent_V_i_q0;
    sc_signal< sc_lv<31> > parent_V_t_q0;
    sc_signal< sc_lv<32> > left_V_i_q0;
    sc_signal< sc_lv<32> > left_V_t_q0;
    sc_signal< sc_lv<32> > right_V_i_q0;
    sc_signal< sc_lv<32> > right_V_t_q0;
    sc_signal< sc_lv<32> > length_histogram_V_i_q0;
    sc_signal< sc_lv<32> > length_histogram_V_t_q0;
    sc_signal< sc_lv<32> > truncated_length_his_i_q0;
    sc_signal< sc_lv<32> > truncated_length_his_i_q1;
    sc_signal< sc_lv<32> > truncated_length_his_t_q0;
    sc_signal< sc_lv<32> > truncated_length_his_t_q1;
    sc_signal< sc_lv<5> > symbol_bits_V_i_q0;
    sc_signal< sc_lv<5> > symbol_bits_V_t_q0;
    sc_signal< sc_logic > filter_U0_ap_start;
    sc_signal< sc_logic > filter_U0_ap_done;
    sc_signal< sc_logic > filter_U0_ap_continue;
    sc_signal< sc_logic > filter_U0_ap_idle;
    sc_signal< sc_logic > filter_U0_ap_ready;
    sc_signal< sc_lv<8> > filter_U0_in_value_V_address0;
    sc_signal< sc_logic > filter_U0_in_value_V_ce0;
    sc_signal< sc_lv<8> > filter_U0_in_frequency_V_address0;
    sc_signal< sc_logic > filter_U0_in_frequency_V_ce0;
    sc_signal< sc_lv<8> > filter_U0_out_value_V_address0;
    sc_signal< sc_logic > filter_U0_out_value_V_ce0;
    sc_signal< sc_logic > filter_U0_out_value_V_we0;
    sc_signal< sc_lv<32> > filter_U0_out_value_V_d0;
    sc_signal< sc_lv<8> > filter_U0_out_frequency_V_address0;
    sc_signal< sc_logic > filter_U0_out_frequency_V_ce0;
    sc_signal< sc_logic > filter_U0_out_frequency_V_we0;
    sc_signal< sc_lv<32> > filter_U0_out_frequency_V_d0;
    sc_signal< sc_lv<32> > filter_U0_n_out_din;
    sc_signal< sc_logic > filter_U0_n_out_write;
    sc_signal< sc_logic > ap_channel_done_filtered_frequency_V;
    sc_signal< sc_logic > filter_U0_out_frequency_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_filtered_frequency_V;
    sc_signal< sc_logic > ap_sync_channel_write_filtered_frequency_V;
    sc_signal< sc_logic > ap_channel_done_filtered_value_V;
    sc_signal< sc_logic > filter_U0_out_value_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_filtered_value_V;
    sc_signal< sc_logic > ap_sync_channel_write_filtered_value_V;
    sc_signal< sc_logic > sort_U0_ap_start;
    sc_signal< sc_logic > sort_U0_ap_done;
    sc_signal< sc_logic > sort_U0_ap_continue;
    sc_signal< sc_logic > sort_U0_ap_idle;
    sc_signal< sc_logic > sort_U0_ap_ready;
    sc_signal< sc_lv<8> > sort_U0_in_value_V_address0;
    sc_signal< sc_logic > sort_U0_in_value_V_ce0;
    sc_signal< sc_lv<8> > sort_U0_in_frequency_V_address0;
    sc_signal< sc_logic > sort_U0_in_frequency_V_ce0;
    sc_signal< sc_logic > sort_U0_n_read;
    sc_signal< sc_lv<8> > sort_U0_out_value_V_address0;
    sc_signal< sc_logic > sort_U0_out_value_V_ce0;
    sc_signal< sc_logic > sort_U0_out_value_V_we0;
    sc_signal< sc_lv<32> > sort_U0_out_value_V_d0;
    sc_signal< sc_lv<8> > sort_U0_out_frequency_V_address0;
    sc_signal< sc_logic > sort_U0_out_frequency_V_ce0;
    sc_signal< sc_logic > sort_U0_out_frequency_V_we0;
    sc_signal< sc_lv<32> > sort_U0_out_frequency_V_d0;
    sc_signal< sc_lv<32> > sort_U0_n_out_din;
    sc_signal< sc_logic > sort_U0_n_out_write;
    sc_signal< sc_logic > ap_channel_done_sorted_1;
    sc_signal< sc_logic > sort_U0_out_frequency_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sorted_1;
    sc_signal< sc_logic > ap_sync_channel_write_sorted_1;
    sc_signal< sc_logic > ap_channel_done_sorted_0;
    sc_signal< sc_logic > sort_U0_out_value_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sorted_0;
    sc_signal< sc_logic > ap_sync_channel_write_sorted_0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_ap_start;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_ap_done;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_ap_continue;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_ap_idle;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_ap_ready;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_start_out;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_start_write;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_n_read;
    sc_signal< sc_lv<8> > Loop_copy_sorted_pro_U0_sorted_0_address0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_0_ce0;
    sc_signal< sc_lv<8> > Loop_copy_sorted_pro_U0_sorted_copy1_value_V_address0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy1_value_V_ce0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy1_value_V_we0;
    sc_signal< sc_lv<32> > Loop_copy_sorted_pro_U0_sorted_copy1_value_V_d0;
    sc_signal< sc_lv<8> > Loop_copy_sorted_pro_U0_sorted_1_address0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_1_ce0;
    sc_signal< sc_lv<8> > Loop_copy_sorted_pro_U0_sorted_copy1_frequency_V_address0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy1_frequency_V_ce0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy1_frequency_V_we0;
    sc_signal< sc_lv<32> > Loop_copy_sorted_pro_U0_sorted_copy1_frequency_V_d0;
    sc_signal< sc_lv<8> > Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy2_value_V_ce0;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy2_value_V_we0;
    sc_signal< sc_lv<32> > Loop_copy_sorted_pro_U0_sorted_copy2_value_V_d0;
    sc_signal< sc_lv<32> > Loop_copy_sorted_pro_U0_val_assign_out_out_din;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_val_assign_out_out_write;
    sc_signal< sc_lv<32> > Loop_copy_sorted_pro_U0_val_assign_out_out1_din;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_val_assign_out_out1_write;
    sc_signal< sc_logic > ap_channel_done_sorted_copy2_value_V;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy2_value_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sorted_copy2_value_V;
    sc_signal< sc_logic > ap_sync_channel_write_sorted_copy2_value_V;
    sc_signal< sc_logic > ap_channel_done_sorted_copy1_frequen;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy1_frequency_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sorted_copy1_frequen;
    sc_signal< sc_logic > ap_sync_channel_write_sorted_copy1_frequen;
    sc_signal< sc_logic > ap_channel_done_sorted_copy1_value_V;
    sc_signal< sc_logic > Loop_copy_sorted_pro_U0_sorted_copy1_value_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sorted_copy1_value_V;
    sc_signal< sc_logic > ap_sync_channel_write_sorted_copy1_value_V;
    sc_signal< sc_logic > create_tree_U0_ap_start;
    sc_signal< sc_logic > create_tree_U0_ap_done;
    sc_signal< sc_logic > create_tree_U0_ap_continue;
    sc_signal< sc_logic > create_tree_U0_ap_idle;
    sc_signal< sc_logic > create_tree_U0_ap_ready;
    sc_signal< sc_lv<8> > create_tree_U0_in_value_V_address0;
    sc_signal< sc_logic > create_tree_U0_in_value_V_ce0;
    sc_signal< sc_lv<8> > create_tree_U0_in_frequency_V_address0;
    sc_signal< sc_logic > create_tree_U0_in_frequency_V_ce0;
    sc_signal< sc_logic > create_tree_U0_val_assign_loc_read;
    sc_signal< sc_lv<8> > create_tree_U0_parent_V_address0;
    sc_signal< sc_logic > create_tree_U0_parent_V_ce0;
    sc_signal< sc_logic > create_tree_U0_parent_V_we0;
    sc_signal< sc_lv<31> > create_tree_U0_parent_V_d0;
    sc_signal< sc_lv<8> > create_tree_U0_left_V_address0;
    sc_signal< sc_logic > create_tree_U0_left_V_ce0;
    sc_signal< sc_logic > create_tree_U0_left_V_we0;
    sc_signal< sc_lv<32> > create_tree_U0_left_V_d0;
    sc_signal< sc_lv<8> > create_tree_U0_right_V_address0;
    sc_signal< sc_logic > create_tree_U0_right_V_ce0;
    sc_signal< sc_logic > create_tree_U0_right_V_we0;
    sc_signal< sc_lv<32> > create_tree_U0_right_V_d0;
    sc_signal< sc_lv<32> > create_tree_U0_val_assign_loc_out_din;
    sc_signal< sc_logic > create_tree_U0_val_assign_loc_out_write;
    sc_signal< sc_logic > ap_channel_done_right_V;
    sc_signal< sc_logic > create_tree_U0_right_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_right_V;
    sc_signal< sc_logic > ap_sync_channel_write_right_V;
    sc_signal< sc_logic > ap_channel_done_left_V;
    sc_signal< sc_logic > create_tree_U0_left_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_left_V;
    sc_signal< sc_logic > ap_sync_channel_write_left_V;
    sc_signal< sc_logic > ap_channel_done_parent_V;
    sc_signal< sc_logic > create_tree_U0_parent_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_parent_V;
    sc_signal< sc_logic > ap_sync_channel_write_parent_V;
    sc_signal< sc_logic > compute_bit_length_U0_ap_start;
    sc_signal< sc_logic > compute_bit_length_U0_ap_done;
    sc_signal< sc_logic > compute_bit_length_U0_ap_continue;
    sc_signal< sc_logic > compute_bit_length_U0_ap_idle;
    sc_signal< sc_logic > compute_bit_length_U0_ap_ready;
    sc_signal< sc_lv<8> > compute_bit_length_U0_parent_V_address0;
    sc_signal< sc_logic > compute_bit_length_U0_parent_V_ce0;
    sc_signal< sc_lv<8> > compute_bit_length_U0_left_V_address0;
    sc_signal< sc_logic > compute_bit_length_U0_left_V_ce0;
    sc_signal< sc_lv<8> > compute_bit_length_U0_right_V_address0;
    sc_signal< sc_logic > compute_bit_length_U0_right_V_ce0;
    sc_signal< sc_logic > compute_bit_length_U0_val_assign_loc_read;
    sc_signal< sc_lv<6> > compute_bit_length_U0_length_histogram_V_address0;
    sc_signal< sc_logic > compute_bit_length_U0_length_histogram_V_ce0;
    sc_signal< sc_logic > compute_bit_length_U0_length_histogram_V_we0;
    sc_signal< sc_lv<32> > compute_bit_length_U0_length_histogram_V_d0;
    sc_signal< sc_lv<32> > compute_bit_length_U0_val_assign_loc_out_din;
    sc_signal< sc_logic > compute_bit_length_U0_val_assign_loc_out_write;
    sc_signal< sc_logic > ap_channel_done_length_histogram_V;
    sc_signal< sc_logic > compute_bit_length_U0_length_histogram_V_full_n;
    sc_signal< sc_logic > truncate_tree_U0_ap_start;
    sc_signal< sc_logic > truncate_tree_U0_ap_done;
    sc_signal< sc_logic > truncate_tree_U0_ap_continue;
    sc_signal< sc_logic > truncate_tree_U0_ap_idle;
    sc_signal< sc_logic > truncate_tree_U0_ap_ready;
    sc_signal< sc_lv<6> > truncate_tree_U0_input_length_histogram_V_address0;
    sc_signal< sc_logic > truncate_tree_U0_input_length_histogram_V_ce0;
    sc_signal< sc_lv<6> > truncate_tree_U0_output_length_histogram1_V_address0;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram1_V_ce0;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram1_V_we0;
    sc_signal< sc_lv<32> > truncate_tree_U0_output_length_histogram1_V_d0;
    sc_signal< sc_lv<6> > truncate_tree_U0_output_length_histogram1_V_address1;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram1_V_ce1;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram1_V_we1;
    sc_signal< sc_lv<32> > truncate_tree_U0_output_length_histogram1_V_d1;
    sc_signal< sc_logic > ap_channel_done_truncated_length_his;
    sc_signal< sc_logic > truncate_tree_U0_output_length_histogram1_V_full_n;
    sc_signal< sc_logic > canonize_tree_U0_ap_start;
    sc_signal< sc_logic > canonize_tree_U0_ap_done;
    sc_signal< sc_logic > canonize_tree_U0_ap_continue;
    sc_signal< sc_logic > canonize_tree_U0_ap_idle;
    sc_signal< sc_logic > canonize_tree_U0_ap_ready;
    sc_signal< sc_lv<8> > canonize_tree_U0_sorted_value_V_address0;
    sc_signal< sc_logic > canonize_tree_U0_sorted_value_V_ce0;
    sc_signal< sc_logic > canonize_tree_U0_val_assign_loc_read;
    sc_signal< sc_lv<6> > canonize_tree_U0_codeword_length_histogram_V_address0;
    sc_signal< sc_logic > canonize_tree_U0_codeword_length_histogram_V_ce0;
    sc_signal< sc_lv<8> > canonize_tree_U0_symbol_bits_V_address0;
    sc_signal< sc_logic > canonize_tree_U0_symbol_bits_V_ce0;
    sc_signal< sc_logic > canonize_tree_U0_symbol_bits_V_we0;
    sc_signal< sc_lv<5> > canonize_tree_U0_symbol_bits_V_d0;
    sc_signal< sc_logic > ap_channel_done_symbol_bits_V;
    sc_signal< sc_logic > canonize_tree_U0_symbol_bits_V_full_n;
    sc_signal< sc_logic > create_codeword_U0_ap_start;
    sc_signal< sc_logic > create_codeword_U0_ap_done;
    sc_signal< sc_logic > create_codeword_U0_ap_continue;
    sc_signal< sc_logic > create_codeword_U0_ap_idle;
    sc_signal< sc_logic > create_codeword_U0_ap_ready;
    sc_signal< sc_lv<8> > create_codeword_U0_symbol_bits_V_address0;
    sc_signal< sc_logic > create_codeword_U0_symbol_bits_V_ce0;
    sc_signal< sc_lv<8> > create_codeword_U0_encoding_V_address0;
    sc_signal< sc_logic > create_codeword_U0_encoding_V_ce0;
    sc_signal< sc_logic > create_codeword_U0_encoding_V_we0;
    sc_signal< sc_lv<32> > create_codeword_U0_encoding_V_d0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Block_proc_U0_ap_start;
    sc_signal< sc_logic > Block_proc_U0_ap_done;
    sc_signal< sc_logic > Block_proc_U0_ap_continue;
    sc_signal< sc_logic > Block_proc_U0_ap_idle;
    sc_signal< sc_logic > Block_proc_U0_ap_ready;
    sc_signal< sc_logic > Block_proc_U0_val_assign_loc_read;
    sc_signal< sc_lv<32> > Block_proc_U0_num_nonzero_symbols;
    sc_signal< sc_logic > Block_proc_U0_num_nonzero_symbols_ap_vld;
    sc_signal< sc_logic > filtered_value_V_i_full_n;
    sc_signal< sc_logic > filtered_value_V_t_empty_n;
    sc_signal< sc_logic > filtered_frequency_V_i_full_n;
    sc_signal< sc_logic > filtered_frequency_V_t_empty_n;
    sc_signal< sc_logic > sorted_0_i_full_n;
    sc_signal< sc_logic > sorted_0_t_empty_n;
    sc_signal< sc_logic > sorted_1_i_full_n;
    sc_signal< sc_logic > sorted_1_t_empty_n;
    sc_signal< sc_logic > sorted_copy1_value_V_i_full_n;
    sc_signal< sc_logic > sorted_copy1_value_V_t_empty_n;
    sc_signal< sc_logic > sorted_copy1_frequen_i_full_n;
    sc_signal< sc_logic > sorted_copy1_frequen_t_empty_n;
    sc_signal< sc_logic > sorted_copy2_value_V_i_full_n;
    sc_signal< sc_logic > sorted_copy2_value_V_t_empty_n;
    sc_signal< sc_logic > parent_V_i_full_n;
    sc_signal< sc_logic > parent_V_t_empty_n;
    sc_signal< sc_logic > left_V_i_full_n;
    sc_signal< sc_logic > left_V_t_empty_n;
    sc_signal< sc_logic > right_V_i_full_n;
    sc_signal< sc_logic > right_V_t_empty_n;
    sc_signal< sc_logic > length_histogram_V_i_full_n;
    sc_signal< sc_logic > length_histogram_V_t_empty_n;
    sc_signal< sc_logic > truncated_length_his_i_full_n;
    sc_signal< sc_logic > truncated_length_his_t_empty_n;
    sc_signal< sc_logic > symbol_bits_V_i_full_n;
    sc_signal< sc_logic > symbol_bits_V_t_empty_n;
    sc_signal< sc_logic > n_c_full_n;
    sc_signal< sc_lv<32> > n_c_dout;
    sc_signal< sc_logic > n_c_empty_n;
    sc_signal< sc_logic > n_c16_full_n;
    sc_signal< sc_lv<32> > n_c16_dout;
    sc_signal< sc_logic > n_c16_empty_n;
    sc_signal< sc_logic > val_assign_loc_c_full_n;
    sc_signal< sc_lv<32> > val_assign_loc_c_dout;
    sc_signal< sc_logic > val_assign_loc_c_empty_n;
    sc_signal< sc_logic > val_assign_loc_c17_full_n;
    sc_signal< sc_lv<32> > val_assign_loc_c17_dout;
    sc_signal< sc_logic > val_assign_loc_c17_empty_n;
    sc_signal< sc_logic > val_assign_loc_c18_full_n;
    sc_signal< sc_lv<32> > val_assign_loc_c18_dout;
    sc_signal< sc_logic > val_assign_loc_c18_empty_n;
    sc_signal< sc_logic > val_assign_loc_c19_full_n;
    sc_signal< sc_lv<32> > val_assign_loc_c19_dout;
    sc_signal< sc_logic > val_assign_loc_c19_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > filter_U0_start_full_n;
    sc_signal< sc_logic > filter_U0_start_write;
    sc_signal< sc_logic > sort_U0_start_full_n;
    sc_signal< sc_logic > sort_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Block_proc_U0_din;
    sc_signal< sc_logic > start_for_Block_proc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_proc_U0_dout;
    sc_signal< sc_logic > start_for_Block_proc_U0_empty_n;
    sc_signal< sc_logic > create_tree_U0_start_full_n;
    sc_signal< sc_logic > create_tree_U0_start_write;
    sc_signal< sc_logic > compute_bit_length_U0_start_full_n;
    sc_signal< sc_logic > compute_bit_length_U0_start_write;
    sc_signal< sc_logic > truncate_tree_U0_start_full_n;
    sc_signal< sc_logic > truncate_tree_U0_start_write;
    sc_signal< sc_logic > canonize_tree_U0_start_full_n;
    sc_signal< sc_logic > canonize_tree_U0_start_write;
    sc_signal< sc_logic > create_codeword_U0_start_full_n;
    sc_signal< sc_logic > create_codeword_U0_start_write;
    sc_signal< sc_logic > Block_proc_U0_start_full_n;
    sc_signal< sc_logic > Block_proc_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_Block_proc_U0_ap_continue();
    void thread_Block_proc_U0_ap_start();
    void thread_Block_proc_U0_start_full_n();
    void thread_Block_proc_U0_start_write();
    void thread_Loop_copy_sorted_pro_U0_ap_continue();
    void thread_Loop_copy_sorted_pro_U0_ap_start();
    void thread_Loop_copy_sorted_pro_U0_sorted_copy1_frequency_V_full_n();
    void thread_Loop_copy_sorted_pro_U0_sorted_copy1_value_V_full_n();
    void thread_Loop_copy_sorted_pro_U0_sorted_copy2_value_V_full_n();
    void thread_ap_channel_done_filtered_frequency_V();
    void thread_ap_channel_done_filtered_value_V();
    void thread_ap_channel_done_left_V();
    void thread_ap_channel_done_length_histogram_V();
    void thread_ap_channel_done_parent_V();
    void thread_ap_channel_done_right_V();
    void thread_ap_channel_done_sorted_0();
    void thread_ap_channel_done_sorted_1();
    void thread_ap_channel_done_sorted_copy1_frequen();
    void thread_ap_channel_done_sorted_copy1_value_V();
    void thread_ap_channel_done_sorted_copy2_value_V();
    void thread_ap_channel_done_symbol_bits_V();
    void thread_ap_channel_done_truncated_length_his();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_filtered_frequency_V();
    void thread_ap_sync_channel_write_filtered_value_V();
    void thread_ap_sync_channel_write_left_V();
    void thread_ap_sync_channel_write_parent_V();
    void thread_ap_sync_channel_write_right_V();
    void thread_ap_sync_channel_write_sorted_0();
    void thread_ap_sync_channel_write_sorted_1();
    void thread_ap_sync_channel_write_sorted_copy1_frequen();
    void thread_ap_sync_channel_write_sorted_copy1_value_V();
    void thread_ap_sync_channel_write_sorted_copy2_value_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_canonize_tree_U0_ap_continue();
    void thread_canonize_tree_U0_ap_start();
    void thread_canonize_tree_U0_start_full_n();
    void thread_canonize_tree_U0_start_write();
    void thread_canonize_tree_U0_symbol_bits_V_full_n();
    void thread_compute_bit_length_U0_ap_continue();
    void thread_compute_bit_length_U0_ap_start();
    void thread_compute_bit_length_U0_length_histogram_V_full_n();
    void thread_compute_bit_length_U0_start_full_n();
    void thread_compute_bit_length_U0_start_write();
    void thread_create_codeword_U0_ap_continue();
    void thread_create_codeword_U0_ap_start();
    void thread_create_codeword_U0_start_full_n();
    void thread_create_codeword_U0_start_write();
    void thread_create_tree_U0_ap_continue();
    void thread_create_tree_U0_ap_start();
    void thread_create_tree_U0_left_V_full_n();
    void thread_create_tree_U0_parent_V_full_n();
    void thread_create_tree_U0_right_V_full_n();
    void thread_create_tree_U0_start_full_n();
    void thread_create_tree_U0_start_write();
    void thread_encoding_V_address0();
    void thread_encoding_V_address1();
    void thread_encoding_V_ce0();
    void thread_encoding_V_ce1();
    void thread_encoding_V_d0();
    void thread_encoding_V_d1();
    void thread_encoding_V_we0();
    void thread_encoding_V_we1();
    void thread_filter_U0_ap_continue();
    void thread_filter_U0_ap_start();
    void thread_filter_U0_out_frequency_V_full_n();
    void thread_filter_U0_out_value_V_full_n();
    void thread_filter_U0_start_full_n();
    void thread_filter_U0_start_write();
    void thread_num_nonzero_symbols();
    void thread_num_nonzero_symbols_ap_vld();
    void thread_sort_U0_ap_continue();
    void thread_sort_U0_ap_start();
    void thread_sort_U0_out_frequency_V_full_n();
    void thread_sort_U0_out_value_V_full_n();
    void thread_sort_U0_start_full_n();
    void thread_sort_U0_start_write();
    void thread_start_for_Block_proc_U0_din();
    void thread_symbol_histogram_frequency_V_address0();
    void thread_symbol_histogram_frequency_V_address1();
    void thread_symbol_histogram_frequency_V_ce0();
    void thread_symbol_histogram_frequency_V_ce1();
    void thread_symbol_histogram_frequency_V_d0();
    void thread_symbol_histogram_frequency_V_d1();
    void thread_symbol_histogram_frequency_V_we0();
    void thread_symbol_histogram_frequency_V_we1();
    void thread_symbol_histogram_value_V_address0();
    void thread_symbol_histogram_value_V_address1();
    void thread_symbol_histogram_value_V_ce0();
    void thread_symbol_histogram_value_V_ce1();
    void thread_symbol_histogram_value_V_d0();
    void thread_symbol_histogram_value_V_d1();
    void thread_symbol_histogram_value_V_we0();
    void thread_symbol_histogram_value_V_we1();
    void thread_truncate_tree_U0_ap_continue();
    void thread_truncate_tree_U0_ap_start();
    void thread_truncate_tree_U0_output_length_histogram1_V_full_n();
    void thread_truncate_tree_U0_start_full_n();
    void thread_truncate_tree_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
