{
  "module_name": "cpsw_sl.h",
  "hash_id": "14a7fa3d93b4f177b4c5b71e6d027616cfab6362b750b47e99c05183a623882a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/ti/cpsw_sl.h",
  "human_readable_source": " \n \n\n#ifndef __TI_CPSW_SL_H__\n#define __TI_CPSW_SL_H__\n\n#include <linux/device.h>\n\nenum cpsw_sl_regs {\n\tCPSW_SL_IDVER,\n\tCPSW_SL_MACCONTROL,\n\tCPSW_SL_MACSTATUS,\n\tCPSW_SL_SOFT_RESET,\n\tCPSW_SL_RX_MAXLEN,\n\tCPSW_SL_BOFFTEST,\n\tCPSW_SL_RX_PAUSE,\n\tCPSW_SL_TX_PAUSE,\n\tCPSW_SL_EMCONTROL,\n\tCPSW_SL_RX_PRI_MAP,\n\tCPSW_SL_TX_GAP,\n};\n\nenum {\n\tCPSW_SL_CTL_FULLDUPLEX = BIT(0),  \n\tCPSW_SL_CTL_LOOPBACK = BIT(1),  \n\tCPSW_SL_CTL_MTEST = BIT(2),  \n\tCPSW_SL_CTL_RX_FLOW_EN = BIT(3),  \n\tCPSW_SL_CTL_TX_FLOW_EN = BIT(4),  \n\tCPSW_SL_CTL_GMII_EN = BIT(5),  \n\tCPSW_SL_CTL_TX_PACE = BIT(6),  \n\tCPSW_SL_CTL_GIG = BIT(7),  \n\tCPSW_SL_CTL_XGIG = BIT(8),  \n\tCPSW_SL_CTL_TX_SHORT_GAP_EN = BIT(10),  \n\tCPSW_SL_CTL_CMD_IDLE = BIT(11),  \n\tCPSW_SL_CTL_CRC_TYPE = BIT(12),  \n\tCPSW_SL_CTL_XGMII_EN = BIT(13),  \n\tCPSW_SL_CTL_IFCTL_A = BIT(15),  \n\tCPSW_SL_CTL_IFCTL_B = BIT(16),  \n\tCPSW_SL_CTL_GIG_FORCE = BIT(17),  \n\tCPSW_SL_CTL_EXT_EN = BIT(18),  \n\tCPSW_SL_CTL_EXT_EN_RX_FLO = BIT(19),  \n\tCPSW_SL_CTL_EXT_EN_TX_FLO = BIT(20),  \n\tCPSW_SL_CTL_TX_SG_LIM_EN = BIT(21),  \n\tCPSW_SL_CTL_RX_CEF_EN = BIT(22),  \n\tCPSW_SL_CTL_RX_CSF_EN = BIT(23),  \n\tCPSW_SL_CTL_RX_CMF_EN = BIT(24),  \n\tCPSW_SL_CTL_EXT_EN_XGIG = BIT(25),   \n\n\tCPSW_SL_CTL_FUNCS_COUNT\n};\n\nstruct cpsw_sl;\n\nstruct cpsw_sl *cpsw_sl_get(const char *device_id, struct device *dev,\n\t\t\t    void __iomem *sl_base);\n\nvoid cpsw_sl_reset(struct cpsw_sl *sl, unsigned long tmo);\n\nu32 cpsw_sl_ctl_set(struct cpsw_sl *sl, u32 ctl_funcs);\nu32 cpsw_sl_ctl_clr(struct cpsw_sl *sl, u32 ctl_funcs);\nvoid cpsw_sl_ctl_reset(struct cpsw_sl *sl);\nint cpsw_sl_wait_for_idle(struct cpsw_sl *sl, unsigned long tmo);\n\nu32 cpsw_sl_reg_read(struct cpsw_sl *sl, enum cpsw_sl_regs reg);\nvoid cpsw_sl_reg_write(struct cpsw_sl *sl, enum cpsw_sl_regs reg, u32 val);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}