#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jun  7 10:01:16 2024
# Process ID: 12596
# Current directory: C:/Users/coe_user/Documents/ECE574_Local/homework/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20876 C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.xpr
# Log file: C:/Users/coe_user/Documents/ECE574_Local/homework/final/vivado.log
# Journal file: C:/Users/coe_user/Documents/ECE574_Local/homework/final\vivado.jou
# Running On: coe-loan-008, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 34040 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/coe_user/Documents/ECE574_Local/homework/final/specs/step1_asm_init_progmem_wo_jumpx.coe} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
] [get_ips blk_mem_program]
generate_target all [get_files  C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_program] }
catch { [ delete_ip_run [get_ips -all blk_mem_program] ] }
export_ip_user_files -of_objects [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci]
export_simulation -of_objects [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci] -directory C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.ip_user_files -ipstatic_source_dir C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/modelsim} {questa=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/questa} {riviera=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/riviera} {activehdl=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_if_module.tcl
close_sim
launch_simulation
source tb_if_module.tcl
close_sim
launch_simulation
source tb_if_module.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ex_module [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv w ]
add_files -fileset sim_1 C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_ex_module [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
close_sim
