<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>IIT</spirit:vendor>
  <spirit:library>IIT_lib</spirit:library>
  <spirit:name>HPU_Core</spirit:name>
  <spirit:version>3.6</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">S_AXI:M_AXIS:S_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">S_AXI_ARESETN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>LowSpeedClock</spirit:name>
      <spirit:displayName>LowSpeedClock</spirit:displayName>
      <spirit:description>LowSpeedClock</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="diff_clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="diff_clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>HSSAER_ClkLS_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>HSSAER_ClkLS_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>HighSpeedClock</spirit:name>
      <spirit:displayName>HighSpeedClock</spirit:displayName>
      <spirit:description>HighSpeedClock</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="diff_clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="diff_clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>HSSAER_ClkHS_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>HSSAER_ClkHS_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>HPUCore</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ee3edc6b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>HPUCore</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ee3edc6b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>HPUcore_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bd5a2d40</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3c493f3f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>164132c2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_productguide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>079fd8f4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_versioninformation</spirit:name>
        <spirit:displayName>Version Information</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.versioninfo</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_versioninformation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>nSyncReset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HSSAER_ClkLS_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.HSSAER_ClkLS_p" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_HSSAER&apos;)) = true() or spirit:decode(id(&apos;MODELPARAM_VALUE.C_TX_HAS_HSSAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>HSSAER_ClkLS_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.HSSAER_ClkLS_n" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_HSSAER&apos;)) = true() or spirit:decode(id(&apos;MODELPARAM_VALUE.C_TX_HAS_HSSAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>HSSAER_ClkHS_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.HSSAER_ClkHS_p" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_HSSAER&apos;)) = true() or spirit:decode(id(&apos;MODELPARAM_VALUE.C_TX_HAS_HSSAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>HSSAER_ClkHS_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.HSSAER_ClkHS_n" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_HSSAER&apos;)) = true() or spirit:decode(id(&apos;MODELPARAM_VALUE.C_TX_HAS_HSSAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRx_PAER_Addr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PAER_DSIZE&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRx_PAER_Addr_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRx_PAER_Req_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRx_PAER_Req_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRx_PAER_Ack_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRx_PAER_Ack_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRx_HSSAER_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HSSAER_N_CHAN&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRx_HSSAER_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_HSSAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRx_PAER_Addr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PAER_DSIZE&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRx_PAER_Addr_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRx_PAER_Req_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRx_PAER_Req_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRx_PAER_Ack_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRx_PAER_Ack_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRx_HSSAER_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HSSAER_N_CHAN&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRx_HSSAER_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_HSSAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRx_PAER_Addr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PAER_DSIZE&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRx_PAER_Addr_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRx_PAER_Req_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRx_PAER_Req_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRx_PAER_Ack_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRx_PAER_Ack_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRx_HSSAER_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HSSAER_N_CHAN&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRx_HSSAER_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_HSSAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRx_data_2of7_from_spinnaker_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRx_data_2of7_from_spinnaker_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_SPNNLNK&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRx_ack_to_spinnaker_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRx_ack_to_spinnaker_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_SPNNLNK&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRx_data_2of7_from_spinnaker_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRx_data_2of7_from_spinnaker_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_SPNNLNK&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRx_ack_to_spinnaker_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRx_ack_to_spinnaker_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_SPNNLNK&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRx_data_2of7_from_spinnaker_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRx_data_2of7_from_spinnaker_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_SPNNLNK&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRx_ack_to_spinnaker_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRx_ack_to_spinnaker_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HAS_SPNNLNK&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>Tx_PAER_Addr_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PAER_DSIZE&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.Tx_PAER_Addr_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_TX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>Tx_PAER_Req_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.Tx_PAER_Req_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_TX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>Tx_PAER_Ack_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.Tx_PAER_Ack_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_TX_HAS_PAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>Tx_HSSAER_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_TX_HSSAER_N_CHAN&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.Tx_HSSAER_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_TX_HAS_HSSAER&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>Tx_data_2of7_to_spinnaker_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.Tx_data_2of7_to_spinnaker_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_TX_HAS_SPNNLNK&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>Tx_ack_from_spinnaker_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.Tx_ack_from_spinnaker_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_TX_HAS_SPNNLNK&apos;)) = true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRxData_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRxData_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_RIGHT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRxSrcRdy_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRxSrcRdy_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_RIGHT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRxDstRdy_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRxDstRdy_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_RIGHT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRxBypassData_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRxBypassData_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_RIGHT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRxBypassSrcRdy_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRxBypassSrcRdy_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_RIGHT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>RRxBypassDstRdy_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.RRxBypassDstRdy_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_RIGHT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRxData_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRxData_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_LEFT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRxSrcRdy_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRxSrcRdy_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_LEFT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRxDstRdy_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRxDstRdy_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_LEFT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRxBypassData_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRxBypassData_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_LEFT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRxBypassSrcRdy_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRxBypassSrcRdy_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_LEFT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRxBypassDstRdy_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.LRxBypassDstRdy_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_LEFT_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRxData_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRxData_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_AUX_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRxSrcRdy_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRxSrcRdy_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_AUX_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRxDstRdy_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRxDstRdy_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_AUX_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRxBypassData_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRxBypassData_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_AUX_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRxBypassSrcRdy_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRxBypassSrcRdy_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_AUX_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AuxRxBypassDstRdy_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.AuxRxBypassDstRdy_o" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_AUX_INTERCEPTION&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DefLocFarLpbk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DefLocFarLpbk_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_DEFAULT_LOOPBACK&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DefLocNearLpbk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DefLocNearLpbk_i" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_HAS_DEFAULT_LOOPBACK&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>Interrupt_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_dataOk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_dataOk" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_rawi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_rawi" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_data_written</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_data_written" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_dma_burst_counter</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_dma_burst_counter" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_dma_test_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_dma_test_mode" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_dma_EnableDma</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_dma_EnableDma" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_dma_is_running</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_dma_is_running" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_dma_Length</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_dma_Length" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_dma_nedge_run</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_dma_nedge_run" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_din</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_din" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_wr_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_wr_en" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_rd_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_rd_en" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_dout" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_full</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_full" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_almost_full</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_almost_full" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_overflow</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_overflow" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_empty</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_empty" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_almost_empty</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_almost_empty" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_underflow</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_underflow" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_data_count</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_data_count" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_CH0_DATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_CH0_DATA" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_CH0_SRDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_CH0_SRDY" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_CH0_DRDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_CH0_DRDY" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_CH1_DATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_CH1_DATA" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_CH1_SRDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_CH1_SRDY" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_CH1_DRDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_CH1_DRDY" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_CH2_DATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_CH2_DATA" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_CH2_SRDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_CH2_SRDY" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_CH2_DRDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_CH2_DRDY" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_Timestamp_xD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_Timestamp_xD" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_MonInAddr_xD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_MonInAddr_xD" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_MonInSrcRdy_xS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_MonInSrcRdy_xS" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_MonInDstRdy_xS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_MonInDstRdy_xS" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_RESETFIFO</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_RESETFIFO" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_CTRG_reg</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_SLV_DWIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_CTRG_reg" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_ctrl_rd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_SLV_DWIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_ctrl_rd" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_src_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HSSAER_N_CHAN&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_src_rdy" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_dst_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HSSAER_N_CHAN&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_dst_rdy" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_err</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HSSAER_N_CHAN&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_err" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_run</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HSSAER_N_CHAN&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_run" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_RX</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HSSAER_N_CHAN&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_RX" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_AUXRxSaerChanEn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_RX_HSSAER_N_CHAN&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_AUXRxSaerChanEn" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_shreg_aux0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_shreg_aux0" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_shreg_aux1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_shreg_aux1" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_shreg_aux2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_shreg_aux2" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_FIFO_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_FIFO_0" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_FIFO_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_FIFO_1" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_FIFO_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_FIFO_2" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_FIFO_3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_FIFO_3" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>DBG_FIFO_4</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.DBG_FIFO_4" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_DEBUG&apos;)) = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_PAER_DSIZE</spirit:name>
        <spirit:displayName>C Paer Dsize</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_PAER_DSIZE" spirit:minimum="1" spirit:maximum="29" spirit:rangeType="long">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_RX_HAS_PAER</spirit:name>
        <spirit:displayName>C Rx Has Paer</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_HAS_PAER">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_RX_HAS_HSSAER</spirit:name>
        <spirit:displayName>C Rx Has Hssaer</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_HAS_HSSAER">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_RX_HSSAER_N_CHAN</spirit:name>
        <spirit:displayName>C Rx Hssaer N Chan</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_HSSAER_N_CHAN" spirit:minimum="1" spirit:maximum="4" spirit:rangeType="long">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_RX_HAS_GTP</spirit:name>
        <spirit:displayName>C Rx Has Gtp</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_HAS_GTP">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_RX_HAS_SPNNLNK</spirit:name>
        <spirit:displayName>C Rx Has Spnnlnk</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_HAS_SPNNLNK">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_TX_HAS_PAER</spirit:name>
        <spirit:displayName>C Tx Has Paer</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_TX_HAS_PAER">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_TX_HAS_HSSAER</spirit:name>
        <spirit:displayName>C Tx Has Hssaer</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_TX_HAS_HSSAER">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_TX_HSSAER_N_CHAN</spirit:name>
        <spirit:displayName>C Tx Hssaer N Chan</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_TX_HSSAER_N_CHAN" spirit:minimum="1" spirit:maximum="4" spirit:rangeType="long">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_TX_HAS_GTP</spirit:name>
        <spirit:displayName>C Tx Has Gtp</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_TX_HAS_GTP">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_TX_HAS_SPNNLNK</spirit:name>
        <spirit:displayName>C Tx Has Spnnlnk</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_TX_HAS_SPNNLNK">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_PSPNNLNK_WIDTH</spirit:name>
        <spirit:displayName>C Pspnnlnk Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_PSPNNLNK_WIDTH" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">32</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.C_PSPNNLNK_WIDTH">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_DEBUG</spirit:name>
        <spirit:displayName>C Debug</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DEBUG">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_SLV_DWIDTH</spirit:name>
        <spirit:displayName>C Slv Dwidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_SLV_DWIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_PAER_L_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Paer L Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_PAER_L_SENS_ID" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER0_L_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer0 L Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER0_L_SENS_ID" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER1_L_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer1 L Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER1_L_SENS_ID" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER2_L_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer2 L Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER2_L_SENS_ID" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER3_L_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer3 L Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER3_L_SENS_ID" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.C_RX_SAER3_L_SENS_ID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_PAER_R_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Paer R Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_PAER_R_SENS_ID" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER0_R_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer0 R Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER0_R_SENS_ID" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER1_R_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer1 R Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER1_R_SENS_ID" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER2_R_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer2 R Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER2_R_SENS_ID" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER3_R_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer3 R Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER3_R_SENS_ID" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.C_RX_SAER3_R_SENS_ID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_PAER_A_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Paer A Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_PAER_A_SENS_ID" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER0_A_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer0 A Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER0_A_SENS_ID" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER1_A_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer1 A Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER1_A_SENS_ID" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER2_A_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer2 A Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER2_A_SENS_ID" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(2 downto 0)">
        <spirit:name>C_RX_SAER3_A_SENS_ID</spirit:name>
        <spirit:displayName>C Rx Saer3 A Sens Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_SAER3_A_SENS_ID" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.C_RX_SAER3_A_SENS_ID">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_RX_LEFT_INTERCEPTION</spirit:name>
        <spirit:displayName>C Rx Left Interception</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_LEFT_INTERCEPTION">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_RX_RIGHT_INTERCEPTION</spirit:name>
        <spirit:displayName>C Rx Right Interception</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_RIGHT_INTERCEPTION">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_RX_AUX_INTERCEPTION</spirit:name>
        <spirit:displayName>C Rx Aux Interception</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_RX_AUX_INTERCEPTION">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>C_HAS_DEFAULT_LOOPBACK</spirit:name>
        <spirit:displayName>C Has Default Loopback</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_HAS_DEFAULT_LOOPBACK">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_4c98ecdc</spirit:name>
      <spirit:enumeration spirit:text="Eye">&quot;000&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="Skin">&quot;001&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="Ear">&quot;100&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="IMU">&quot;010&quot;</spirit:enumeration>
      <spirit:enumeration spirit:text="Generic">&quot;111&quot;</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ddr_sampler.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_lfsr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hssaer_paer_rx_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hssaer_paer_trx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hssaer_paer_tx_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hssaer_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hssaer_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/in_mapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/nrzi_ddr_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/out_mapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/spinn_driver.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/spinn_neu_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/spinn_receiver.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/synchronizer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tmiv_cnt2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tmiv_dec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/twophase.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/utils.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/AEXSsequencerRR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/AsyncStabilizer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuelab_lib/neuelab_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuelab_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/Vision_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuelab_lib/CoreMonSeqRR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuelab_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/HPU_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuserial_lib/neuserial_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuserial_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/MonitorRR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuelab_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/RegisterArray1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/ShiftRegFifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/ShiftRegFifoRRInp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/datapath_lib/datapath_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>datapath_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/ShiftRegFifoRROut.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>datapath_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/SimplePAERInputRRv2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/SimplePAEROutputRR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/TimestampWrapDetector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_lib/common.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>common_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/spinn_neu_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/datapath_lib/hpu_rx_datapath.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>datapath_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/datapath_lib/hpu_tx_datapath.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>datapath_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/merge_rdy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/datapath_lib/neuserial_PAER_arbiter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>datapath_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/neuserial_PAER_splitter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuserial_lib/neuserial_axilite.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuserial_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuserial_lib/neuserial_axistream.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuserial_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuserial_lib/neuserial_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuserial_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuserial_lib/neuserial_loopback.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuserial_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/req_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/timestamp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/HPUCore.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4ba6b59e</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IP/Vivado/Infifo_64_1024_32/Infifo_64_1024_32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IP/Vivado/Outfifo_32_2048_64/Outfifo_32_2048_64.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IP/Vivado/synch_fifo/synch_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/time_machine.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_48d0bb97</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ddr_sampler.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_lfsr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hssaer_paer_rx_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hssaer_paer_trx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hssaer_paer_tx_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hssaer_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/hssaer_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/in_mapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/nrzi_ddr_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/out_mapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/spinn_driver.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/spinn_neu_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/spinn_receiver.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/synchronizer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tmiv_cnt2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tmiv_dec.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/twophase.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/utils.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/AEXSsequencerRR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/AsyncStabilizer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuelab_lib/neuelab_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuelab_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/Vision_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuelab_lib/CoreMonSeqRR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuelab_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/HPU_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuserial_lib/neuserial_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuserial_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/MonitorRR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuelab_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/RegisterArray1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/ShiftRegFifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/ShiftRegFifoRRInp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/datapath_lib/datapath_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>datapath_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/ShiftRegFifoRROut.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>datapath_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/SimplePAERInputRRv2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/SimplePAEROutputRR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/TimestampWrapDetector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_lib/common.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>common_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spinn_neu_if_lib/spinn_neu_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>spinn_neu_if_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/datapath_lib/hpu_rx_datapath.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>datapath_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/datapath_lib/hpu_tx_datapath.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>datapath_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/merge_rdy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/datapath_lib/neuserial_PAER_arbiter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>datapath_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/neuserial_PAER_splitter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuserial_lib/neuserial_axilite.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuserial_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuserial_lib/neuserial_axistream.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuserial_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuserial_lib/neuserial_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuserial_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/neuserial_lib/neuserial_loopback.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>neuserial_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/req_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/timestamp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/HPUCore.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IP/Vivado/Infifo_64_1024_32/Infifo_64_1024_32.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IP/Vivado/Outfifo_32_2048_64/Outfifo_32_2048_64.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/IP/Vivado/synch_fifo/synch_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HPU_lib/time_machine.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>HPU_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/AER_Device_Emulator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/SpiNNaker_emulator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/AXI4LiteMasterBFM_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/axi4lite_bfm_v00.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/HPUcore_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/HPUcore_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/HPU_Core_v3_6.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3c493f3f</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/HPUCore_v3_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>misc/iit-logo-icub.png</spirit:name>
        <spirit:userFileType>image</spirit:userFileType>
        <spirit:userFileType>LOGO</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_versioninformation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>doc/changelog.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Head Processing Unit for iCub applications</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_PAER_DSIZE</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PAER_DSIZE" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">24</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_PAER_DSIZE">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_HAS_PAER</spirit:name>
      <spirit:displayName>PAER RX Interface</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_HAS_PAER">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_HAS_HSSAER</spirit:name>
      <spirit:displayName>HSSAER RX Interface</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_HAS_HSSAER">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_HSSAER_N_CHAN</spirit:name>
      <spirit:displayName>HSSAER RX Channels</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_HSSAER_N_CHAN" spirit:minimum="1" spirit:maximum="4" spirit:rangeType="long">3</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_HSSAER_N_CHAN">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_HAS_GTP</spirit:name>
      <spirit:displayName>GTP RX Interface</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_HAS_GTP">false</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_RX_HAS_GTP">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_HAS_SPNNLNK</spirit:name>
      <spirit:displayName>SpiNNlink RX Interface</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_HAS_SPNNLNK">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_TX_HAS_PAER</spirit:name>
      <spirit:displayName>PAER TX Interface</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_TX_HAS_PAER">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_TX_HAS_HSSAER</spirit:name>
      <spirit:displayName>HSSAER TX Interface</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_TX_HAS_HSSAER">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_TX_HSSAER_N_CHAN</spirit:name>
      <spirit:displayName>HSSAER TX Channels</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_TX_HSSAER_N_CHAN" spirit:minimum="1" spirit:maximum="4" spirit:rangeType="long">3</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_TX_HSSAER_N_CHAN">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_TX_HAS_GTP</spirit:name>
      <spirit:displayName>GTP TX Interface</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_TX_HAS_GTP">false</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_TX_HAS_GTP">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_TX_HAS_SPNNLNK</spirit:name>
      <spirit:displayName>SpiNNlink TX Interface</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_TX_HAS_SPNNLNK">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_PSPNNLNK_WIDTH</spirit:name>
      <spirit:displayName>SpiNNaker Parallel Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PSPNNLNK_WIDTH" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_PSPNNLNK_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DEBUG</spirit:name>
      <spirit:displayName>Debug Ports</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DEBUG">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>AXI4 Lite Slave Data width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>AXI4 Lite Slave Address width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">8</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_SLV_DWIDTH</spirit:name>
      <spirit:displayName>CTRL and CTRG Debug port width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_SLV_DWIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">HPU_Core_v3_6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_PAER_L_SENS_ID</spirit:name>
      <spirit:displayName>Left port</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_PAER_L_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_PAER_L_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER0_L_SENS_ID</spirit:name>
      <spirit:displayName>Ch0</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER0_L_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER0_L_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER1_L_SENS_ID</spirit:name>
      <spirit:displayName>Ch1</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER1_L_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER1_L_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER2_L_SENS_ID</spirit:name>
      <spirit:displayName>Ch2</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER2_L_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER2_L_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER3_L_SENS_ID</spirit:name>
      <spirit:displayName>Ch3</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER3_L_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER3_L_SENS_ID">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_PAER_R_SENS_ID</spirit:name>
      <spirit:displayName>Right port</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_PAER_R_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_PAER_R_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER0_R_SENS_ID</spirit:name>
      <spirit:displayName>Ch0</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER0_R_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER0_R_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER1_R_SENS_ID</spirit:name>
      <spirit:displayName>Ch1</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER1_R_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER1_R_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER2_R_SENS_ID</spirit:name>
      <spirit:displayName>Ch2</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER2_R_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER2_R_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER3_R_SENS_ID</spirit:name>
      <spirit:displayName>Ch3</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER3_R_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER3_R_SENS_ID">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_PAER_A_SENS_ID</spirit:name>
      <spirit:displayName>Aux port</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_PAER_A_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_PAER_A_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER0_A_SENS_ID</spirit:name>
      <spirit:displayName>Ch0</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER0_A_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER0_A_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER1_A_SENS_ID</spirit:name>
      <spirit:displayName>Ch1</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER1_A_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER1_A_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER2_A_SENS_ID</spirit:name>
      <spirit:displayName>Ch2</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER2_A_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER2_A_SENS_ID">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_SAER3_A_SENS_ID</spirit:name>
      <spirit:displayName>Ch3</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_SAER3_A_SENS_ID" spirit:choiceRef="choice_pairs_4c98ecdc" spirit:bitStringLength="3">&quot;001&quot;</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.C_RX_SAER3_A_SENS_ID">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_LEFT_INTERCEPTION</spirit:name>
      <spirit:displayName>Left RX port interception</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_LEFT_INTERCEPTION">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_RIGHT_INTERCEPTION</spirit:name>
      <spirit:displayName>Right RX port interception</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_RIGHT_INTERCEPTION">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_RX_AUX_INTERCEPTION</spirit:name>
      <spirit:displayName>Aux RX port interception</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_RX_AUX_INTERCEPTION">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_HAS_DEFAULT_LOOPBACK</spirit:name>
      <spirit:displayName>Default loopback settings ports</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.C_HAS_DEFAULT_LOOPBACK">false</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/IIT/Interfaces</xilinx:taxonomy>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>HPU Core</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:vendorDisplayName>Istituto Italiano di Tecnologia</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.iit.it</xilinx:vendorURL>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-01-29T11:13:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="iit.local:user:HPUCore:1.0_ARCHIVE_LOCATION">d:/Projects/Repository/HPUCore_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="IIT:user:HPUCore:1.0_ARCHIVE_LOCATION">d:/Projects/Repository/HPUCore_3.0</xilinx:tag>
        <xilinx:tag xilinx:name="IIT:user:HPUCore:3.0_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core/__IP_Export__/Vivado</xilinx:tag>
        <xilinx:tag xilinx:name="IIT:IIT_lib:HPUCore:3.0_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core/__IP_Export__/Vivado</xilinx:tag>
        <xilinx:tag xilinx:name="IIT:IIT_lib:HPU Core:3.0_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core/__IP_Export__/Vivado</xilinx:tag>
        <xilinx:tag xilinx:name="IIT:IIT_lib:HPU_Core:3.0_ARCHIVE_LOCATION">d:/projects/repository/hpu_core</xilinx:tag>
        <xilinx:tag xilinx:name="IIT:IIT_lib:HPU_Core:3.1_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="IIT:IIT_lib:HPU_Core:3.2_ARCHIVE_LOCATION">/mnt/design/WORK/GIT/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="IIT:IIT_lib:HPU_Core:3.3_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="IIT:IIT_lib:HPU_Core:3.4_ARCHIVE_LOCATION">/home/fdiotalevi/design/EventDrivenDesigns/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="IIT:IIT_lib:HPU_Core:3.5_ARCHIVE_LOCATION">/home/fdiotalevi/design/EventDrivenDesigns/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465c3749_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f203bc_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc2d66f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d08eda_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5c6ff6_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5086ede2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60163f72_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f45d74_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e48a8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f71195b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c592b8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49947b72_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2675308c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244dd5c2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c19a546_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7420dbac_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fea7370_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b0e264_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0b0b0b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6411d284_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ab5a2e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebc9b74_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3858770c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db40577_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb8d82d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54dba9cd_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acf1035_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2535a685_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4376abdb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bcdad4_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a14bb7c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61502335_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475893ed_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4553e4_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104f8e61_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789697de_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c71f77_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609b6298_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3155e328_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e004c2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3ac350_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6434775d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cda96e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c79ed93_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2f3885_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662baffa_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af475ed_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eaa054_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5322a58b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24082f84_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1245434d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd024ae_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6617be_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db048aa_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179d1cee_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1976de2c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c563f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf7984a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa93b84_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4deb2bfc_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d65be5c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcaf716_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f033a5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c772b2e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fa11d2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8d5110_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71483011_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cfa471_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30465421_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e913445_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582fc5a8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e52d9e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219e4341_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544a3824_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609f91d3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d448ba_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270ba4be_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1600c3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ea3ec1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633d124b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfb4421_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443e6760_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44abe1b5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab1b263_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ccd1056_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5377949a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13e9088b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2bd0b1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf27a91_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf2b5e1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7397d409_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742433da_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3317e89b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2686e500_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746bf8b6_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abcb111_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d74dd3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6504f6da_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@398b435_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3ceb11_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334c86ce_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f60cc8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404a4cfd_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5adfba_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb17041_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9dc573_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf8a5ad_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e54effb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f75e6b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1046e533_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7379533b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738e5748_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a237187_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602a465c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729e5b37_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b7a86a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270eacdb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9765d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2379cdd0_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a6f98_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de72507_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68162aed_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156f59a2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@984efc_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b15faa_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bcc2b84_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4530d6_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@689ed24_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471de9e5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3154c6bd_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448349f5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e72fa05_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f8a6_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fae25ab_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ea06bf_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3266365a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fc1119_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53379893_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c00e5ec_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a60c77_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff85bfe_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272319f0_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ef1ae8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439e6f10_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7221ef_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5374f188_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273c0b4d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d37964_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389ea0e9_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14276314_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f804f73_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446a8086_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d41aab5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4f20e2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f225fb2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ebc063_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76991ac7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3daf9d9d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0fe57f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3051ddc9_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd062ec_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8bc10_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b6d93a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b86d889_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6604facd_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4046114_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1531f40b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed16b11_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c57df_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2947350_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498f9c25_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d842f7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700bc4d3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9c80f0_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59206af7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239fe164_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488997cb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@998694f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30789c5e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30826c6b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537dc4de_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2032d095_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d734a8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b85f503_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4440af8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145ce4a1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579c7a1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d22cf41_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25394f2a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad2499d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787eb836_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d8e76c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14281089_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca5cae7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b501d5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44008d53_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d10eb2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ee974c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f3adef_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8dfca5e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@877274c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c92366_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3221ab4b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7233cd7e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e6dfc_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2e828d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7b2ce4_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f45fcfb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4d4841_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1785cd41_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363a3acb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d32b0ad_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56215831_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664ec617_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51010aeb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39981c27_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6044fd32_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d084812_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7de77d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45affbb1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a387d0c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcca952_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd98eda_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683e4c88_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16762f6d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20170e5c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1601aec_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61174b01_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@287f9d04_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d28d7c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3c2334_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eed196a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7398f745_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2376f4d0_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555519a8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c68722c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69878975_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a34d94_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d56f519_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7dc4db_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe950ff_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf26307_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e9ed30_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2baeb6db_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58516aee_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480a7ea2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49995119_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dc98a6_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f47125d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d58addf_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5988c8e0_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45285180_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4967e02_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe8b718_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b59041e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7164bb43_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14379c71_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce0ce1a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3049e403_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a33c98_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42124f0a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f397397_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c083bb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c49bc17_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fac2b42_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264c5b88_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df5c07d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c524d68_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7fa60_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4429_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b957a81_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6316b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615f88c9_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f96a641_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3c4515_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685f52c5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8a6a0f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f3f448_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3f7655_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c2b166_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602012f6_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617047d3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eef12a3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa1bacd_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b560f27_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692c070_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f889814_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a962530_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fba0bb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727a673b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cb64d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e6412d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2c7520_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181ef947_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694583b3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e12e430_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ccec27_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e60937a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d9ea59_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aff7de3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9f5113_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eda2940_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419c6b73_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a5f197_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae2da01_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3eaa06_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1366a3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e82a1a9_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec84968_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdecf68_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dafbb4a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b9065a7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d13838b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dcd39a3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6e0a0c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53369d38_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e1763b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5988c98e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d35c4b3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353eff70_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f31e059_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705f893e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3949d10_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eaca021_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213991f7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196749de_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c052ddf_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be259e4_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482fed81_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55497c95_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a6d2f9_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373c1f31_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6290d4b2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f0b8ea_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709f77ac_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebb9111_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177ed52d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff2e20d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4682ad67_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212f79ee_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eaa25da_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584e7c56_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4941_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ed67ab_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247bd030_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f1a826_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20642023_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d63f923_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7550b2d9_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be83663_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568c3b32_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ccb7b22_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edef90_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8eb26d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545bc351_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db38eb7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf1ea37_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656d4610_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267c9d8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358ff611_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c48edfe_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124f602a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da04e54_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4814fa_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1b26fc_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4f7757_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288ba179_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abe43c8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7adb8371_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1c74b7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3383bc66_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbd2303_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5866f17f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8a8aad_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc81ec7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6b571c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da18316_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a68fe36_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd38910_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae89241_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fe2815_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1629d4f3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b32fa19_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717af8a6_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ea6a04_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb4532f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176afc26_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc8561a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374e606c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a96a203_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f52b283_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613fdba4_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7774520d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c49b677_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370fe33a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22aae643_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d2930e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b166d8a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f29fe7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a968a4_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75af78be_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c32aed_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a7c163_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2046af2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4472c3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54145725_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8f8516_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd07f8c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45068c47_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1acbc077_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbf5683_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcea64_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a45759_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8114be_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b846204_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67458c1f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51dd03f5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41752524_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20177fd8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd138cd_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdae4d0_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4441555d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a624783_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643a2b61_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a97135_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d51b49b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ae3baf_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3432cff1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e624f5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d75e621_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2678de9b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264792e3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c68fde_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267fb785_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb31741_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6ed58a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152d05f8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac5f937_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff9db12_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@834d0fc_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7425b01c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7febff09_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da8098_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ad634_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cacc2d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686b7e1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae4ed3e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f55e6cc_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f024063_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d97a84_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293131df_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd8dc54_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1698eda3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e78033_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69bfdb1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30907250_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3d600f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2ee9d2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e31213f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a0f30e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2d5c43_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6a8854_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fa76a5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39adb3e1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5affc4_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac16c75_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444d4bd3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ecf9692_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ccdb850_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674652c5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70352829_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e83b31c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5083c3c9_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131cc6dc_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa15c9f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36470df8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433cb343_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac69e35_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782e4b53_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7395bdfb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566bf875_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663b218b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7e43fc_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66607fe7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa4d9fe_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aefabaa_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6f991a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2723e5ec_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe0c8f4_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b042755_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd58dfe_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de38029_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733f3373_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3641ffbb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f98c08_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f23d1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0eb99c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353c555b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d051de1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b17c716_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623b72f7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5acc45_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d50bc_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f54a3f5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4216495f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161d15d1_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111e1ee5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa00a19_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5514061f_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338d58aa_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2d610b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3f31fb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c04d41_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2584273a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6612a71b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777cb2_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4121f3b8_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711f0283_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1946f15e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2594c872_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9f370b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369fc870_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d05683a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad5fd14_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e30ae6_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb8876a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8b9dd5_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@adc20a6_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be39a23_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e0a68c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b182d_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3432ea5c_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dad7f32_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3a9a36_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddfc085_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f37bcb7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab44b0e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25216997_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e14dd84_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82a318e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4326a788_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c988fb_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfc79e9_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdbf12_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b32288_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb17a71_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44debde_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52650428_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdda52a_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f972d31_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ca794_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfeedc6_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e28c1e7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7a1bd3_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c37a955_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce4ad3e_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a7c275_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52bf60ba_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8517b_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79404eb9_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389ebeb7_ARCHIVE_LOCATION">c:/Progetti/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bd85ad_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209fb795_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d943a72_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319be1d5_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d14549_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64508480_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc7fe55_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c156891_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbc047e_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1522cccc_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d597de2_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de13bc_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a50a4c3_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3765cc83_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a7d95d_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595f9310_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203a7239_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab70094_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae621d2_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbb5f95_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485c2fcb_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1522136_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0a9a5a_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd902a3_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ecc66ab_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed34822_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b36c866_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4282aa4_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b60915d_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286c89aa_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421b60a1_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ba3411_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5494918b_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48da4a68_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7345412e_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79edcb13_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d06e8cb_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c66b79e_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4a3c6e_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@707c334c_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f185162_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3ef70e_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e18113a_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f662419_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc7f720_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c7b54b_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e4627_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef2217d_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8eae87_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12acc459_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7e3e55_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ef5b87_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d7cf3b_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604d6546_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb932f1_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e8f9f4_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee86d54_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e31e362_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b412c_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61db7ce1_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56747768_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74720f9b_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349cd3dd_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1bdeb4_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1373ea7b_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e815637_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf49348_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd4c844_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e3a914e_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196508f6_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57dfef7d_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5e9148_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66aa5b5e_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232000d9_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4617b543_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bddee5_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20208617_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae7986f_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b78218_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105b475b_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf0ef72_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d31215e_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7582c2_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ec5b73_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4934644_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6208f70d_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc7afc9_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf09880_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d0ad85_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4506f718_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451ed74a_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a6145d_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3529cce8_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f3a38dc_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149cf430_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203ad0d9_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e43cb2f_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d744e99_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e0b34f_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f24666_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3644a834_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15761b43_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632c4488_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0bfb0e_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc2ad17_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cde1238_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464622f6_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291d594d_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a096780_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d333fd1_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567342a0_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c31ecf5_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a61202_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c19bd7_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7098609b_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ef4d_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a30170c_ARCHIVE_LOCATION">d:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1041affe_ARCHIVE_LOCATION">D:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a42869_ARCHIVE_LOCATION">D:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742c2ea3_ARCHIVE_LOCATION">D:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3d6dc5_ARCHIVE_LOCATION">D:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ccaea14_ARCHIVE_LOCATION">D:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b372fd_ARCHIVE_LOCATION">D:/Projects/Repository/HPU_Core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bce824d_ARCHIVE_LOCATION">D:/Projects/Repository/HPU_Core</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0a8614a2"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871a59ce"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ede073c7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a06afc39"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="5381dd58"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5a2c33dd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
