<!-- Creator     : groff version 1.22.2 -->
<!-- CreationDate: Thu Aug 18 15:19:12 2016 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>OPENSSL_ia32cap</title>

</head>
<body>

<h1 align="center">OPENSSL_ia32cap</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#DESCRIPTION">DESCRIPTION</a><br>

<hr>


<h2>NAME
<a name="NAME"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em">OPENSSL_ia32cap
&minus; finding the IA&minus;32 processor capabilities</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<pre style="margin-left:11%; margin-top: 1em"> unsigned long *OPENSSL_ia32cap_loc(void);
 #define OPENSSL_ia32cap (*(OPENSSL_ia32cap_loc()))</pre>


<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Value returned
by <i>OPENSSL_ia32cap_loc()</i> is address of a variable
containing <small>IA&minus;32</small> processor capabilities
bit vector as it appears in <small>EDX</small> register
after executing <small>CPUID</small> instruction with EAX=1
input value (see Intel Application Note #241618). Naturally
it&rsquo;s meaningful on IA&minus;32[E] platforms only. The
variable is normally set up automatically upon toolkit
initialization, but can be manipulated afterwards to modify
crypto library behaviour. For the moment of this writing six
bits are significant, namely:</p>

<p style="margin-left:11%; margin-top: 1em">1. bit #28
denoting Hyperthreading, which is used to distiguish <br>
cores with shared cache; 2. bit #26 denoting
<small>SSE2</small> support; 3. bit #25 denoting
<small>SSE</small> support; 4. bit #23 denoting
<small>MMX</small> support; 5. bit #20, reserved by Intel,
is used to choose between <small>RC4</small> code <br>
pathes; 6. bit #4 denoting presence of Time-Stamp
Counter.</p>

<p style="margin-left:11%; margin-top: 1em">For example,
clearing bit #26 at run-time disables high-performance
<small>SSE2</small> code present in the crypto library. You
might have to do this if target OpenSSL application is
executed on <small>SSE2</small> capable <small>CPU,</small>
but under control of <small>OS</small> which does not
support <small>SSE2</small> extentions. Even though you can
manipulate the value programmatically, you most likely will
find it more appropriate to set up an environment variable
with the same name prior starting target application, e.g.
on Intel P4 processor &rsquo;env OPENSSL_ia32cap=0x12900010
apps/openssl&rsquo;, to achieve same effect without
modifying the application source code. Alternatively you can
reconfigure the toolkit with no&minus;sse2 option and
recompile.</p>
<hr>
</body>
</html>
