
uartCompatible.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009368  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  08009540  08009540  00019540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009908  08009908  00020600  2**0
                  CONTENTS
  4 .ARM          00000008  08009908  08009908  00019908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009910  08009910  00020600  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009910  08009910  00019910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009914  08009914  00019914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000600  20000000  08009918  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017c0  20000600  08009f18  00020600  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001dc0  08009f18  00021dc0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020600  2**0
                  CONTENTS, READONLY
 12 .debug_line   00042d27  00000000  00000000  00020630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   00050b07  00000000  00000000  00063357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000088b4  00000000  00000000  000b3e5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c58  00000000  00000000  000bc718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00105ad6  00000000  00000000  000be370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00005650  00000000  00000000  001c3e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loc    00028723  00000000  00000000  001c9498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002cb7a  00000000  00000000  001f1bbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0021e735  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000056fc  00000000  00000000  0021e788  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000600 	.word	0x20000600
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009528 	.word	0x08009528

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000604 	.word	0x20000604
 8000214:	08009528 	.word	0x08009528

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96e 	b.w	800050c <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468c      	mov	ip, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	f040 8083 	bne.w	800035e <__udivmoddi4+0x116>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d947      	bls.n	80002ee <__udivmoddi4+0xa6>
 800025e:	fab2 f282 	clz	r2, r2
 8000262:	b142      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000264:	f1c2 0020 	rsb	r0, r2, #32
 8000268:	fa24 f000 	lsr.w	r0, r4, r0
 800026c:	4091      	lsls	r1, r2
 800026e:	4097      	lsls	r7, r2
 8000270:	ea40 0c01 	orr.w	ip, r0, r1
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbbc f6f8 	udiv	r6, ip, r8
 8000280:	fa1f fe87 	uxth.w	lr, r7
 8000284:	fb08 c116 	mls	r1, r8, r6, ip
 8000288:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028c:	fb06 f10e 	mul.w	r1, r6, lr
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18fb      	adds	r3, r7, r3
 8000296:	f106 30ff 	add.w	r0, r6, #4294967295
 800029a:	f080 8119 	bcs.w	80004d0 <__udivmoddi4+0x288>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8116 	bls.w	80004d0 <__udivmoddi4+0x288>
 80002a4:	3e02      	subs	r6, #2
 80002a6:	443b      	add	r3, r7
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b0:	fb08 3310 	mls	r3, r8, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002bc:	45a6      	cmp	lr, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	193c      	adds	r4, r7, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8105 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 80002ca:	45a6      	cmp	lr, r4
 80002cc:	f240 8102 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002d0:	3802      	subs	r0, #2
 80002d2:	443c      	add	r4, r7
 80002d4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d8:	eba4 040e 	sub.w	r4, r4, lr
 80002dc:	2600      	movs	r6, #0
 80002de:	b11d      	cbz	r5, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c5 4300 	strd	r4, r3, [r5]
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	b902      	cbnz	r2, 80002f2 <__udivmoddi4+0xaa>
 80002f0:	deff      	udf	#255	; 0xff
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d150      	bne.n	800039c <__udivmoddi4+0x154>
 80002fa:	1bcb      	subs	r3, r1, r7
 80002fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000300:	fa1f f887 	uxth.w	r8, r7
 8000304:	2601      	movs	r6, #1
 8000306:	fbb3 fcfe 	udiv	ip, r3, lr
 800030a:	0c21      	lsrs	r1, r4, #16
 800030c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000310:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000314:	fb08 f30c 	mul.w	r3, r8, ip
 8000318:	428b      	cmp	r3, r1
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0xe4>
 800031c:	1879      	adds	r1, r7, r1
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0xe2>
 8000324:	428b      	cmp	r3, r1
 8000326:	f200 80e9 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 800032a:	4684      	mov	ip, r0
 800032c:	1ac9      	subs	r1, r1, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1110 	mls	r1, lr, r0, r1
 8000338:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x10c>
 8000344:	193c      	adds	r4, r7, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x10a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80d9 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e7bf      	b.n	80002de <__udivmoddi4+0x96>
 800035e:	428b      	cmp	r3, r1
 8000360:	d909      	bls.n	8000376 <__udivmoddi4+0x12e>
 8000362:	2d00      	cmp	r5, #0
 8000364:	f000 80b1 	beq.w	80004ca <__udivmoddi4+0x282>
 8000368:	2600      	movs	r6, #0
 800036a:	e9c5 0100 	strd	r0, r1, [r5]
 800036e:	4630      	mov	r0, r6
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	fab3 f683 	clz	r6, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d14a      	bne.n	8000414 <__udivmoddi4+0x1cc>
 800037e:	428b      	cmp	r3, r1
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0x140>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 80b8 	bhi.w	80004f8 <__udivmoddi4+0x2b0>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb61 0103 	sbc.w	r1, r1, r3
 800038e:	2001      	movs	r0, #1
 8000390:	468c      	mov	ip, r1
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0a8      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000396:	e9c5 4c00 	strd	r4, ip, [r5]
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0xa0>
 800039c:	f1c2 0320 	rsb	r3, r2, #32
 80003a0:	fa20 f603 	lsr.w	r6, r0, r3
 80003a4:	4097      	lsls	r7, r2
 80003a6:	fa01 f002 	lsl.w	r0, r1, r2
 80003aa:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ae:	40d9      	lsrs	r1, r3
 80003b0:	4330      	orrs	r0, r6
 80003b2:	0c03      	lsrs	r3, r0, #16
 80003b4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b8:	fa1f f887 	uxth.w	r8, r7
 80003bc:	fb0e 1116 	mls	r1, lr, r6, r1
 80003c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003c4:	fb06 f108 	mul.w	r1, r6, r8
 80003c8:	4299      	cmp	r1, r3
 80003ca:	fa04 f402 	lsl.w	r4, r4, r2
 80003ce:	d909      	bls.n	80003e4 <__udivmoddi4+0x19c>
 80003d0:	18fb      	adds	r3, r7, r3
 80003d2:	f106 3cff 	add.w	ip, r6, #4294967295
 80003d6:	f080 808d 	bcs.w	80004f4 <__udivmoddi4+0x2ac>
 80003da:	4299      	cmp	r1, r3
 80003dc:	f240 808a 	bls.w	80004f4 <__udivmoddi4+0x2ac>
 80003e0:	3e02      	subs	r6, #2
 80003e2:	443b      	add	r3, r7
 80003e4:	1a5b      	subs	r3, r3, r1
 80003e6:	b281      	uxth	r1, r0
 80003e8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ec:	fb0e 3310 	mls	r3, lr, r0, r3
 80003f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003f4:	fb00 f308 	mul.w	r3, r0, r8
 80003f8:	428b      	cmp	r3, r1
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x1c4>
 80003fc:	1879      	adds	r1, r7, r1
 80003fe:	f100 3cff 	add.w	ip, r0, #4294967295
 8000402:	d273      	bcs.n	80004ec <__udivmoddi4+0x2a4>
 8000404:	428b      	cmp	r3, r1
 8000406:	d971      	bls.n	80004ec <__udivmoddi4+0x2a4>
 8000408:	3802      	subs	r0, #2
 800040a:	4439      	add	r1, r7
 800040c:	1acb      	subs	r3, r1, r3
 800040e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000412:	e778      	b.n	8000306 <__udivmoddi4+0xbe>
 8000414:	f1c6 0c20 	rsb	ip, r6, #32
 8000418:	fa03 f406 	lsl.w	r4, r3, r6
 800041c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000420:	431c      	orrs	r4, r3
 8000422:	fa20 f70c 	lsr.w	r7, r0, ip
 8000426:	fa01 f306 	lsl.w	r3, r1, r6
 800042a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800042e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000432:	431f      	orrs	r7, r3
 8000434:	0c3b      	lsrs	r3, r7, #16
 8000436:	fbb1 f9fe 	udiv	r9, r1, lr
 800043a:	fa1f f884 	uxth.w	r8, r4
 800043e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000442:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000446:	fb09 fa08 	mul.w	sl, r9, r8
 800044a:	458a      	cmp	sl, r1
 800044c:	fa02 f206 	lsl.w	r2, r2, r6
 8000450:	fa00 f306 	lsl.w	r3, r0, r6
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x220>
 8000456:	1861      	adds	r1, r4, r1
 8000458:	f109 30ff 	add.w	r0, r9, #4294967295
 800045c:	d248      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 800045e:	458a      	cmp	sl, r1
 8000460:	d946      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 8000462:	f1a9 0902 	sub.w	r9, r9, #2
 8000466:	4421      	add	r1, r4
 8000468:	eba1 010a 	sub.w	r1, r1, sl
 800046c:	b2bf      	uxth	r7, r7
 800046e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000472:	fb0e 1110 	mls	r1, lr, r0, r1
 8000476:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800047a:	fb00 f808 	mul.w	r8, r0, r8
 800047e:	45b8      	cmp	r8, r7
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x24a>
 8000482:	19e7      	adds	r7, r4, r7
 8000484:	f100 31ff 	add.w	r1, r0, #4294967295
 8000488:	d22e      	bcs.n	80004e8 <__udivmoddi4+0x2a0>
 800048a:	45b8      	cmp	r8, r7
 800048c:	d92c      	bls.n	80004e8 <__udivmoddi4+0x2a0>
 800048e:	3802      	subs	r0, #2
 8000490:	4427      	add	r7, r4
 8000492:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000496:	eba7 0708 	sub.w	r7, r7, r8
 800049a:	fba0 8902 	umull	r8, r9, r0, r2
 800049e:	454f      	cmp	r7, r9
 80004a0:	46c6      	mov	lr, r8
 80004a2:	4649      	mov	r1, r9
 80004a4:	d31a      	bcc.n	80004dc <__udivmoddi4+0x294>
 80004a6:	d017      	beq.n	80004d8 <__udivmoddi4+0x290>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x27a>
 80004aa:	ebb3 020e 	subs.w	r2, r3, lr
 80004ae:	eb67 0701 	sbc.w	r7, r7, r1
 80004b2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004b6:	40f2      	lsrs	r2, r6
 80004b8:	ea4c 0202 	orr.w	r2, ip, r2
 80004bc:	40f7      	lsrs	r7, r6
 80004be:	e9c5 2700 	strd	r2, r7, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	462e      	mov	r6, r5
 80004cc:	4628      	mov	r0, r5
 80004ce:	e70b      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d0:	4606      	mov	r6, r0
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d4:	4618      	mov	r0, r3
 80004d6:	e6fd      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004d8:	4543      	cmp	r3, r8
 80004da:	d2e5      	bcs.n	80004a8 <__udivmoddi4+0x260>
 80004dc:	ebb8 0e02 	subs.w	lr, r8, r2
 80004e0:	eb69 0104 	sbc.w	r1, r9, r4
 80004e4:	3801      	subs	r0, #1
 80004e6:	e7df      	b.n	80004a8 <__udivmoddi4+0x260>
 80004e8:	4608      	mov	r0, r1
 80004ea:	e7d2      	b.n	8000492 <__udivmoddi4+0x24a>
 80004ec:	4660      	mov	r0, ip
 80004ee:	e78d      	b.n	800040c <__udivmoddi4+0x1c4>
 80004f0:	4681      	mov	r9, r0
 80004f2:	e7b9      	b.n	8000468 <__udivmoddi4+0x220>
 80004f4:	4666      	mov	r6, ip
 80004f6:	e775      	b.n	80003e4 <__udivmoddi4+0x19c>
 80004f8:	4630      	mov	r0, r6
 80004fa:	e74a      	b.n	8000392 <__udivmoddi4+0x14a>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	4439      	add	r1, r7
 8000502:	e713      	b.n	800032c <__udivmoddi4+0xe4>
 8000504:	3802      	subs	r0, #2
 8000506:	443c      	add	r4, r7
 8000508:	e724      	b.n	8000354 <__udivmoddi4+0x10c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000510:	480d      	ldr	r0, [pc, #52]	; (8000548 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000512:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000514:	480d      	ldr	r0, [pc, #52]	; (800054c <LoopForever+0x6>)
  ldr r1, =_edata
 8000516:	490e      	ldr	r1, [pc, #56]	; (8000550 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000518:	4a0e      	ldr	r2, [pc, #56]	; (8000554 <LoopForever+0xe>)
  movs r3, #0
 800051a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800051c:	e002      	b.n	8000524 <LoopCopyDataInit>

0800051e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800051e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000520:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000522:	3304      	adds	r3, #4

08000524 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000524:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000526:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000528:	d3f9      	bcc.n	800051e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800052a:	4a0b      	ldr	r2, [pc, #44]	; (8000558 <LoopForever+0x12>)
  ldr r4, =_ebss
 800052c:	4c0b      	ldr	r4, [pc, #44]	; (800055c <LoopForever+0x16>)
  movs r3, #0
 800052e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000530:	e001      	b.n	8000536 <LoopFillZerobss>

08000532 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000532:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000534:	3204      	adds	r2, #4

08000536 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000536:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000538:	d3fb      	bcc.n	8000532 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800053a:	f003 fb8b 	bl	8003c54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800053e:	f008 ffb9 	bl	80094b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000542:	f000 fb81 	bl	8000c48 <main>

08000546 <LoopForever>:

LoopForever:
    b LoopForever
 8000546:	e7fe      	b.n	8000546 <LoopForever>
  ldr   r0, =_estack
 8000548:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800054c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000550:	20000600 	.word	0x20000600
  ldr r2, =_sidata
 8000554:	08009918 	.word	0x08009918
  ldr r2, =_sbss
 8000558:	20000600 	.word	0x20000600
  ldr r4, =_ebss
 800055c:	20001dc0 	.word	0x20001dc0

08000560 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000560:	e7fe      	b.n	8000560 <BusFault_Handler>
	...

08000564 <ASPEP_start>:

    return crc == 0;
}

void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000564:	b510      	push	{r4, lr}
  pHandle->fASPEP_HWInit ( pHandle->HWIp );
 8000566:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
{
 8000568:	4604      	mov	r4, r0
  pHandle->fASPEP_HWInit ( pHandle->HWIp );
 800056a:	6940      	ldr	r0, [r0, #20]
 800056c:	4798      	blx	r3
  pHandle->ASPEP_State = ASPEP_IDLE;
 800056e:	2300      	movs	r3, #0
 8000570:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
  pHandle->ASPEP_TL_State = WAITING_PACKET;
  pHandle -> syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 8000574:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60

  /* Configure UART to receive first packet*/
  pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader , ASPEP_HEADER_SIZE );
 8000578:	6960      	ldr	r0, [r4, #20]
 800057a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800057c:	f104 011c 	add.w	r1, r4, #28
 8000580:	2204      	movs	r2, #4
}
 8000582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader , ASPEP_HEADER_SIZE );
 8000586:	4718      	bx	r3

08000588 <ASPEP_sendBeacon>:

void ASPEP_sendBeacon (ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000588:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t * packet = (uint32_t*) pHandle->ctrlBuffer.buffer;
  *packet =( BEACON |
           (capabilities->version <<4) |
           (capabilities->DATA_CRC << 7) |
 800058a:	780b      	ldrb	r3, [r1, #0]
           (capabilities->version <<4) |
 800058c:	790a      	ldrb	r2, [r1, #4]
           (((uint32_t)capabilities->RX_maxSize) << 8) |
           (((uint32_t)capabilities->TXS_maxSize) << 14) |
 800058e:	788c      	ldrb	r4, [r1, #2]
           (((uint32_t)capabilities->RX_maxSize) << 8) |
 8000590:	784f      	ldrb	r7, [r1, #1]
           (((uint32_t)capabilities->TXA_maxSize) << 21));
 8000592:	78ce      	ldrb	r6, [r1, #3]
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 8000594:	4d1b      	ldr	r5, [pc, #108]	; (8000604 <ASPEP_sendBeacon+0x7c>)
           (capabilities->DATA_CRC << 7) |
 8000596:	01db      	lsls	r3, r3, #7
           (capabilities->version <<4) |
 8000598:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800059c:	f043 0205 	orr.w	r2, r3, #5
           (((uint32_t)capabilities->TXS_maxSize) << 14) |
 80005a0:	03a3      	lsls	r3, r4, #14
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 80005a2:	f002 01f5 	and.w	r1, r2, #245	; 0xf5
           (((uint32_t)capabilities->TXS_maxSize) << 14) |
 80005a6:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80005aa:	ea43 5346 	orr.w	r3, r3, r6, lsl #21
 80005ae:	4313      	orrs	r3, r2
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 80005b0:	5c69      	ldrb	r1, [r5, r1]
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 80005b2:	4c15      	ldr	r4, [pc, #84]	; (8000608 <ASPEP_sendBeacon+0x80>)
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 80005b4:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80005b8:	404a      	eors	r2, r1
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 16) & 0xff) ];
 80005ba:	f3c3 4107 	ubfx	r1, r3, #16, #8
 80005be:	5caa      	ldrb	r2, [r5, r2]
 80005c0:	4051      	eors	r1, r2
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 80005c2:	f3c3 6603 	ubfx	r6, r3, #24, #4
 80005c6:	5c6a      	ldrb	r2, [r5, r1]
 80005c8:	4072      	eors	r2, r6
    *headerPtr |= (uint32_t)crc << 28;
 80005ca:	5ca2      	ldrb	r2, [r4, r2]
 80005cc:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80005d0:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005d2:	b672      	cpsid	i
uint8_t ASPEP_TXframeProcess (ASPEP_Handle_t *pHandle, uint8_t dataType, void *txBuffer, uint16_t bufferLength)
{
  uint8_t result = ASPEP_OK;
  ASPEP_ComputeHeaderCRC  ((uint32_t*)txBuffer); /* Insert CRC header in the packet to send */
  __disable_irq(); /*TODO: Disable High frequency task is enough */
  if (pHandle->lockBuffer == NULL ) /* Communication Ip free to send data*/
 80005d4:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80005d6:	b143      	cbz	r3, 80005ea <ASPEP_sendBeacon+0x62>
  __ASM volatile ("cpsie i" : : : "memory");
 80005d8:	b662      	cpsie	i
        pHandle -> syncBuffer.length = bufferLength;
      }
    }
    else  if ( dataType == ASPEP_CTRL )
    {
     if ( pHandle -> ctrlBuffer.state != free ) {
 80005da:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80005de:	b913      	cbnz	r3, 80005e6 <ASPEP_sendBeacon+0x5e>
        result = ASPEP_BUFFER_ERROR;
      }
      else {
        pHandle -> ctrlBuffer.state = pending;
 80005e0:	2302      	movs	r3, #2
 80005e2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 80005e6:	bcf0      	pop	{r4, r5, r6, r7}
 80005e8:	4770      	bx	lr
  ASPEP_TXframeProcess (pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80005ea:	f100 0120 	add.w	r1, r0, #32
      pHandle->ctrlBuffer.state = readLock;
 80005ee:	2303      	movs	r3, #3
      pHandle->lockBuffer = (void *) &pHandle->ctrlBuffer;
 80005f0:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->ctrlBuffer.state = readLock;
 80005f2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 80005f6:	b662      	cpsie	i
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 80005f8:	2204      	movs	r2, #4
 80005fa:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80005fc:	6940      	ldr	r0, [r0, #20]
}
 80005fe:	bcf0      	pop	{r4, r5, r6, r7}
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 8000600:	4718      	bx	r3
 8000602:	bf00      	nop
 8000604:	08009550 	.word	0x08009550
 8000608:	08009540 	.word	0x08009540

0800060c <ASPEP_sendPing>:
{
 800060c:	b470      	push	{r4, r5, r6}
  uint8_t ipID = pHandle->liid &0xF;
 800060e:	f890 3063 	ldrb.w	r3, [r0, #99]	; 0x63
  uint8_t Nbit = pHandle->syncPacketCount & 0x1; /* Keep only LSB */
 8000612:	f890 5060 	ldrb.w	r5, [r0, #96]	; 0x60
  *packet = PING|(cBit <<4)|(cBit <<5)|(Nbit<<6)|(Nbit<<7)|(ipID<<8)|(((uint32_t) packetNumber) <<12);
 8000616:	014c      	lsls	r4, r1, #5
 8000618:	f003 060f 	and.w	r6, r3, #15
 800061c:	ea44 1301 	orr.w	r3, r4, r1, lsl #4
 8000620:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8000624:	f005 0401 	and.w	r4, r5, #1
 8000628:	ea43 1384 	orr.w	r3, r3, r4, lsl #6
 800062c:	ea43 13c4 	orr.w	r3, r3, r4, lsl #7
 8000630:	f043 0306 	orr.w	r3, r3, #6
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 8000634:	4c16      	ldr	r4, [pc, #88]	; (8000690 <ASPEP_sendPing+0x84>)
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 8000636:	4d17      	ldr	r5, [pc, #92]	; (8000694 <ASPEP_sendPing+0x88>)
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 8000638:	f003 01f6 	and.w	r1, r3, #246	; 0xf6
  *packet = PING|(cBit <<4)|(cBit <<5)|(Nbit<<6)|(Nbit<<7)|(ipID<<8)|(((uint32_t) packetNumber) <<12);
 800063c:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 8000640:	5c61      	ldrb	r1, [r4, r1]
 8000642:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8000646:	b2c9      	uxtb	r1, r1
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 16) & 0xff) ];
 8000648:	5c63      	ldrb	r3, [r4, r1]
 800064a:	ea83 4312 	eor.w	r3, r3, r2, lsr #16
 800064e:	b2db      	uxtb	r3, r3
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 8000650:	5ce3      	ldrb	r3, [r4, r3]
 8000652:	ea83 6312 	eor.w	r3, r3, r2, lsr #24
    *headerPtr |= (uint32_t)crc << 28;
 8000656:	5ceb      	ldrb	r3, [r5, r3]
 8000658:	ea42 7203 	orr.w	r2, r2, r3, lsl #28
 800065c:	6202      	str	r2, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800065e:	b672      	cpsid	i
  if (pHandle->lockBuffer == NULL ) /* Communication Ip free to send data*/
 8000660:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000662:	b143      	cbz	r3, 8000676 <ASPEP_sendPing+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 8000664:	b662      	cpsie	i
     if ( pHandle -> ctrlBuffer.state != free ) {
 8000666:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800066a:	b913      	cbnz	r3, 8000672 <ASPEP_sendPing+0x66>
        pHandle -> ctrlBuffer.state = pending;
 800066c:	2302      	movs	r3, #2
 800066e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8000672:	bc70      	pop	{r4, r5, r6}
 8000674:	4770      	bx	lr
  ASPEP_TXframeProcess (pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000676:	f100 0120 	add.w	r1, r0, #32
      pHandle->ctrlBuffer.state = readLock;
 800067a:	2303      	movs	r3, #3
      pHandle->lockBuffer = (void *) &pHandle->ctrlBuffer;
 800067c:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->ctrlBuffer.state = readLock;
 800067e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 8000682:	b662      	cpsie	i
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 8000684:	2204      	movs	r2, #4
 8000686:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000688:	6940      	ldr	r0, [r0, #20]
}
 800068a:	bc70      	pop	{r4, r5, r6}
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 800068c:	4718      	bx	r3
 800068e:	bf00      	nop
 8000690:	08009550 	.word	0x08009550
 8000694:	08009540 	.word	0x08009540

08000698 <ASPEP_getBuffer>:
  if (syncAsync == MCTL_SYNC)
 8000698:	2a0a      	cmp	r2, #10
{
 800069a:	b410      	push	{r4}
 800069c:	4603      	mov	r3, r0
  if (syncAsync == MCTL_SYNC)
 800069e:	d00b      	beq.n	80006b8 <ASPEP_getBuffer+0x20>
    if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock ))
 80006a0:	f890 2036 	ldrb.w	r2, [r0, #54]	; 0x36
 80006a4:	2a01      	cmp	r2, #1
 80006a6:	d921      	bls.n	80006ec <ASPEP_getBuffer+0x54>
 80006a8:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80006ac:	2a01      	cmp	r2, #1
 80006ae:	d911      	bls.n	80006d4 <ASPEP_getBuffer+0x3c>
      result = false;
 80006b0:	2000      	movs	r0, #0
}
 80006b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80006b6:	4770      	bx	lr
    if (pHandle->syncBuffer.state <= writeLock ) /* Possible values are free or writeLock*/
 80006b8:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 80006bc:	2a01      	cmp	r2, #1
 80006be:	d8f7      	bhi.n	80006b0 <ASPEP_getBuffer+0x18>
      *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006c0:	6a82      	ldr	r2, [r0, #40]	; 0x28
      pHandle->syncBuffer.state = writeLock;
 80006c2:	2401      	movs	r4, #1
      *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80006c4:	3204      	adds	r2, #4
 80006c6:	600a      	str	r2, [r1, #0]
      pHandle->syncBuffer.state = writeLock;
 80006c8:	f883 402e 	strb.w	r4, [r3, #46]	; 0x2e
  bool result = true;
 80006cc:	4620      	mov	r0, r4
}
 80006ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80006d2:	4770      	bx	lr
        *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006d4:	6b82      	ldr	r2, [r0, #56]	; 0x38
        pHandle->asyncBufferB.state = writeLock;
 80006d6:	2001      	movs	r0, #1
        pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006d8:	f103 0438 	add.w	r4, r3, #56	; 0x38
        pHandle->asyncBufferB.state = writeLock;
 80006dc:	f883 003e 	strb.w	r0, [r3, #62]	; 0x3e
        *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006e0:	3204      	adds	r2, #4
        pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80006e2:	641c      	str	r4, [r3, #64]	; 0x40
}
 80006e4:	f85d 4b04 	ldr.w	r4, [sp], #4
        *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80006e8:	600a      	str	r2, [r1, #0]
}
 80006ea:	4770      	bx	lr
        *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006ec:	6b02      	ldr	r2, [r0, #48]	; 0x30
        pHandle->asyncBufferA.state = writeLock;
 80006ee:	2001      	movs	r0, #1
        pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006f0:	f103 0430 	add.w	r4, r3, #48	; 0x30
        pHandle->asyncBufferA.state = writeLock;
 80006f4:	f883 0036 	strb.w	r0, [r3, #54]	; 0x36
        *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80006f8:	3204      	adds	r2, #4
        pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80006fa:	641c      	str	r4, [r3, #64]	; 0x40
}
 80006fc:	f85d 4b04 	ldr.w	r4, [sp], #4
        *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000700:	600a      	str	r2, [r1, #0]
}
 8000702:	4770      	bx	lr

08000704 <ASPEP_sendPacket>:
{
 8000704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pHandle-> ASPEP_State == ASPEP_CONNECTED)
 8000706:	f890 4064 	ldrb.w	r4, [r0, #100]	; 0x64
 800070a:	2c02      	cmp	r4, #2
 800070c:	d002      	beq.n	8000714 <ASPEP_sendPacket+0x10>
    result = ASPEP_NOT_CONNECTED;
 800070e:	2102      	movs	r1, #2
}
 8000710:	4608      	mov	r0, r1
 8000712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpHeader =  (txDataLength << 4) | syncAsync;
 8000714:	ea43 1402 	orr.w	r4, r3, r2, lsl #4
    *header = tmpHeader;
 8000718:	f841 4c04 	str.w	r4, [r1, #-4]
    if (pHandle->Capabilities.DATA_CRC == 1)
 800071c:	f890 4067 	ldrb.w	r4, [r0, #103]	; 0x67
 8000720:	2c01      	cmp	r4, #1
    packet = packet - ASPEP_HEADER_SIZE; /* Header ues 4*8 bits on top of txBuffer*/
 8000722:	f1a1 0504 	sub.w	r5, r1, #4
    if (pHandle->Capabilities.DATA_CRC == 1)
 8000726:	d106      	bne.n	8000736 <ASPEP_sendPacket+0x32>
      *(packet+ASPEP_HEADER_SIZE+txDataLength+1) = (uint8_t) 0xFE; /* Dummy CRC */
 8000728:	18ac      	adds	r4, r5, r2
      *(packet+ASPEP_HEADER_SIZE+txDataLength) = (uint8_t) 0xCA; /* Dummy CRC */
 800072a:	26ca      	movs	r6, #202	; 0xca
 800072c:	548e      	strb	r6, [r1, r2]
      txDataLength+=ASPEP_DATACRC_SIZE;
 800072e:	1c97      	adds	r7, r2, #2
      *(packet+ASPEP_HEADER_SIZE+txDataLength+1) = (uint8_t) 0xFE; /* Dummy CRC */
 8000730:	26fe      	movs	r6, #254	; 0xfe
      txDataLength+=ASPEP_DATACRC_SIZE;
 8000732:	b2ba      	uxth	r2, r7
      *(packet+ASPEP_HEADER_SIZE+txDataLength+1) = (uint8_t) 0xFE; /* Dummy CRC */
 8000734:	7166      	strb	r6, [r4, #5]
    if (syncAsync == MCTL_SYNC )
 8000736:	2b0a      	cmp	r3, #10
 8000738:	d103      	bne.n	8000742 <ASPEP_sendPacket+0x3e>
      if ( pSupHandle->MCP_PacketAvailable)
 800073a:	7c04      	ldrb	r4, [r0, #16]
 800073c:	b37c      	cbz	r4, 800079e <ASPEP_sendPacket+0x9a>
        pSupHandle-> MCP_PacketAvailable = false; /* CMD from master is processed*/
 800073e:	2400      	movs	r4, #0
 8000740:	7404      	strb	r4, [r0, #16]
    uint32_t header = *headerPtr;
 8000742:	f851 4c04 	ldr.w	r4, [r1, #-4]
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 8000746:	4f34      	ldr	r7, [pc, #208]	; (8000818 <ASPEP_sendPacket+0x114>)
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 8000748:	f8df c0d0 	ldr.w	ip, [pc, #208]	; 800081c <ASPEP_sendPacket+0x118>
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 800074c:	b2e6      	uxtb	r6, r4
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 800074e:	f3c4 2e07 	ubfx	lr, r4, #8, #8
 8000752:	5dbe      	ldrb	r6, [r7, r6]
 8000754:	ea8e 0e06 	eor.w	lr, lr, r6
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 16) & 0xff) ];
 8000758:	f3c4 4607 	ubfx	r6, r4, #16, #8
 800075c:	f817 e00e 	ldrb.w	lr, [r7, lr]
 8000760:	ea86 060e 	eor.w	r6, r6, lr
      result = ASPEP_TXframeProcess (pHandle, syncAsync, packet, txDataLength+ASPEP_HEADER_SIZE);
 8000764:	3204      	adds	r2, #4
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 8000766:	5dbe      	ldrb	r6, [r7, r6]
 8000768:	f3c4 6703 	ubfx	r7, r4, #24, #4
 800076c:	407e      	eors	r6, r7
      result = ASPEP_TXframeProcess (pHandle, syncAsync, packet, txDataLength+ASPEP_HEADER_SIZE);
 800076e:	b292      	uxth	r2, r2
    *headerPtr |= (uint32_t)crc << 28;
 8000770:	f81c 6006 	ldrb.w	r6, [ip, r6]
 8000774:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
 8000778:	f841 4c04 	str.w	r4, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 800077c:	b672      	cpsid	i
  if (pHandle->lockBuffer == NULL ) /* Communication Ip free to send data*/
 800077e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8000780:	b1e9      	cbz	r1, 80007be <ASPEP_sendPacket+0xba>
  __ASM volatile ("cpsie i" : : : "memory");
 8000782:	b662      	cpsie	i
    if ( dataType == MCTL_ASYNC )
 8000784:	2b09      	cmp	r3, #9
 8000786:	d00d      	beq.n	80007a4 <ASPEP_sendPacket+0xa0>
    else if (dataType == MCTL_SYNC )
 8000788:	2b0a      	cmp	r3, #10
 800078a:	d02f      	beq.n	80007ec <ASPEP_sendPacket+0xe8>
    else  if ( dataType == ASPEP_CTRL )
 800078c:	2b00      	cmp	r3, #0
 800078e:	d133      	bne.n	80007f8 <ASPEP_sendPacket+0xf4>
     if ( pHandle -> ctrlBuffer.state != free ) {
 8000790:	f890 1024 	ldrb.w	r1, [r0, #36]	; 0x24
 8000794:	bb71      	cbnz	r1, 80007f4 <ASPEP_sendPacket+0xf0>
        pHandle -> ctrlBuffer.state = pending;
 8000796:	2302      	movs	r3, #2
 8000798:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 800079c:	e7b8      	b.n	8000710 <ASPEP_sendPacket+0xc>
        result = MCTL_SYNC_NOT_EXPECTED;
 800079e:	2101      	movs	r1, #1
}
 80007a0:	4608      	mov	r0, r1
 80007a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (pHandle->asyncNextBuffer == NULL)
 80007a4:	e9d0 3410 	ldrd	r3, r4, [r0, #64]	; 0x40
      if ( txBuffer != (uint8_t *) pHandle->lastRequestedAsyncBuff->buffer)
 80007a8:	6819      	ldr	r1, [r3, #0]
        result = ASPEP_BUFFER_ERROR;
 80007aa:	428d      	cmp	r5, r1
 80007ac:	bf14      	ite	ne
 80007ae:	2103      	movne	r1, #3
 80007b0:	2100      	moveq	r1, #0
      if (pHandle->asyncNextBuffer == NULL)
 80007b2:	b37c      	cbz	r4, 8000814 <ASPEP_sendPacket+0x110>
      pHandle->lastRequestedAsyncBuff->state = pending;
 80007b4:	2402      	movs	r4, #2
 80007b6:	719c      	strb	r4, [r3, #6]
      pHandle->lastRequestedAsyncBuff->length = bufferLength;
 80007b8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80007ba:	809a      	strh	r2, [r3, #4]
 80007bc:	e7a8      	b.n	8000710 <ASPEP_sendPacket+0xc>
    if (dataType == MCTL_ASYNC )
 80007be:	2b09      	cmp	r3, #9
 80007c0:	d022      	beq.n	8000808 <ASPEP_sendPacket+0x104>
    else if (dataType == MCTL_SYNC )
 80007c2:	2b0a      	cmp	r3, #10
      pHandle->syncBuffer.state = readLock;
 80007c4:	f04f 0103 	mov.w	r1, #3
      pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
 80007c8:	bf0b      	itete	eq
 80007ca:	f100 0328 	addeq.w	r3, r0, #40	; 0x28
      pHandle->lockBuffer = (void *) &pHandle->ctrlBuffer;
 80007ce:	f100 0320 	addne.w	r3, r0, #32
      pHandle->syncBuffer.state = readLock;
 80007d2:	f880 102e 	strbeq.w	r1, [r0, #46]	; 0x2e
      pHandle->ctrlBuffer.state = readLock;
 80007d6:	f880 1024 	strbne.w	r1, [r0, #36]	; 0x24
      pHandle->lockBuffer = (void *) &pHandle->ctrlBuffer;
 80007da:	6483      	str	r3, [r0, #72]	; 0x48
 80007dc:	b662      	cpsie	i
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 80007de:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80007e0:	6940      	ldr	r0, [r0, #20]
 80007e2:	4629      	mov	r1, r5
 80007e4:	4798      	blx	r3
  uint8_t result = ASPEP_OK;
 80007e6:	2100      	movs	r1, #0
}
 80007e8:	4608      	mov	r0, r1
 80007ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ( pHandle -> syncBuffer.state != writeLock ) {
 80007ec:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d003      	beq.n	80007fc <ASPEP_sendPacket+0xf8>
        result = ASPEP_BUFFER_ERROR;
 80007f4:	2103      	movs	r1, #3
 80007f6:	e78b      	b.n	8000710 <ASPEP_sendPacket+0xc>
  uint8_t result = ASPEP_OK;
 80007f8:	2100      	movs	r1, #0
 80007fa:	e789      	b.n	8000710 <ASPEP_sendPacket+0xc>
        pHandle -> syncBuffer.state = pending;
 80007fc:	2302      	movs	r3, #2
        pHandle -> syncBuffer.length = bufferLength;
 80007fe:	8582      	strh	r2, [r0, #44]	; 0x2c
        pHandle -> syncBuffer.state = pending;
 8000800:	f880 302e 	strb.w	r3, [r0, #46]	; 0x2e
  uint8_t result = ASPEP_OK;
 8000804:	2100      	movs	r1, #0
 8000806:	e783      	b.n	8000710 <ASPEP_sendPacket+0xc>
      pHandle->lastRequestedAsyncBuff->state = readLock;
 8000808:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800080a:	2103      	movs	r1, #3
 800080c:	7199      	strb	r1, [r3, #6]
      pHandle->lockBuffer = (void *) pHandle->lastRequestedAsyncBuff;
 800080e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000810:	6483      	str	r3, [r0, #72]	; 0x48
 8000812:	e7e3      	b.n	80007dc <ASPEP_sendPacket+0xd8>
        pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8000814:	6443      	str	r3, [r0, #68]	; 0x44
 8000816:	e7cd      	b.n	80007b4 <ASPEP_sendPacket+0xb0>
 8000818:	08009550 	.word	0x08009550
 800081c:	08009540 	.word	0x08009540

08000820 <ASPEP_HWDataTransmittedIT>:
/* ASPEP_HWDataTransmittedIT is called as soon as previous packet transfer is completed */
/* pHandle->lockBuffer is set before packet transmission and is never read here after */
/* therefore, there is no need to protect this ISR against another higher priority ISR (HF Task)*/

void ASPEP_HWDataTransmittedIT (ASPEP_Handle_t *pHandle )
{
 8000820:	b538      	push	{r3, r4, r5, lr}
  /* First free previous readLock buffer */
  if (pHandle->ctrlBuffer.state == readLock)
 8000822:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000826:	2b03      	cmp	r3, #3
{
 8000828:	4604      	mov	r4, r0
  if (pHandle->ctrlBuffer.state == readLock)
 800082a:	d015      	beq.n	8000858 <ASPEP_HWDataTransmittedIT+0x38>
  {
    pHandle -> ctrlBuffer.state = free;
  }
  else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
  {
    MCTL_Buff_t * tempBuff = (MCTL_Buff_t *) pHandle -> lockBuffer;
 800082c:	6c83      	ldr	r3, [r0, #72]	; 0x48
    tempBuff->state = free;
 800082e:	2200      	movs	r2, #0
 8000830:	719a      	strb	r2, [r3, #6]
  }
  if ( pHandle -> syncBuffer.state == pending )
 8000832:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
 8000836:	2b02      	cmp	r3, #2
 8000838:	d015      	beq.n	8000866 <ASPEP_HWDataTransmittedIT+0x46>
    pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
    pHandle->fASPEP_send (pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
    pHandle ->syncBuffer.state = readLock;
  }
  /* Second prepare transfer of pending buffer */
  else if ( pHandle -> ctrlBuffer.state == pending )
 800083a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800083e:	2b02      	cmp	r3, #2
 8000840:	d11d      	bne.n	800087e <ASPEP_HWDataTransmittedIT+0x5e>
  {
    pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000842:	f100 0120 	add.w	r1, r0, #32
    pHandle->fASPEP_send (pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000846:	6d83      	ldr	r3, [r0, #88]	; 0x58
    pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000848:	6481      	str	r1, [r0, #72]	; 0x48
    pHandle->fASPEP_send (pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 800084a:	2204      	movs	r2, #4
 800084c:	6940      	ldr	r0, [r0, #20]
 800084e:	4798      	blx	r3
    pHandle -> ctrlBuffer.state = readLock;
 8000850:	2303      	movs	r3, #3
 8000852:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    {
      pHandle->lockBuffer = NULL;
    }
    __enable_irq();
  }
}
 8000856:	bd38      	pop	{r3, r4, r5, pc}
  if ( pHandle -> syncBuffer.state == pending )
 8000858:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
    pHandle -> ctrlBuffer.state = free;
 800085c:	2200      	movs	r2, #0
  if ( pHandle -> syncBuffer.state == pending )
 800085e:	2b02      	cmp	r3, #2
    pHandle -> ctrlBuffer.state = free;
 8000860:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  if ( pHandle -> syncBuffer.state == pending )
 8000864:	d10b      	bne.n	800087e <ASPEP_HWDataTransmittedIT+0x5e>
    pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
 8000866:	f104 0328 	add.w	r3, r4, #40	; 0x28
 800086a:	64a3      	str	r3, [r4, #72]	; 0x48
    pHandle->fASPEP_send (pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800086c:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 800086e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000870:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000872:	6960      	ldr	r0, [r4, #20]
 8000874:	4798      	blx	r3
    pHandle ->syncBuffer.state = readLock;
 8000876:	2303      	movs	r3, #3
 8000878:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
}
 800087c:	bd38      	pop	{r3, r4, r5, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 800087e:	b672      	cpsid	i
    if ( pHandle->asyncNextBuffer != NULL )
 8000880:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000882:	b1d3      	cbz	r3, 80008ba <ASPEP_HWDataTransmittedIT+0x9a>
      pHandle->asyncNextBuffer->state = readLock;
 8000884:	2203      	movs	r2, #3
      pHandle->lockBuffer = (void *) pHandle->asyncNextBuffer;
 8000886:	64a3      	str	r3, [r4, #72]	; 0x48
      pHandle->asyncNextBuffer->state = readLock;
 8000888:	719a      	strb	r2, [r3, #6]
      pHandle->fASPEP_send (pHandle ->HWIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 800088a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800088c:	6da5      	ldr	r5, [r4, #88]	; 0x58
 800088e:	889a      	ldrh	r2, [r3, #4]
 8000890:	6819      	ldr	r1, [r3, #0]
 8000892:	6960      	ldr	r0, [r4, #20]
 8000894:	47a8      	blx	r5
      if ( (pHandle->asyncBufferA.state == pending ) || (pHandle->asyncBufferB.state == pending))
 8000896:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 800089a:	2b02      	cmp	r3, #2
 800089c:	d007      	beq.n	80008ae <ASPEP_HWDataTransmittedIT+0x8e>
 800089e:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d003      	beq.n	80008ae <ASPEP_HWDataTransmittedIT+0x8e>
        pHandle->asyncNextBuffer = NULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	6463      	str	r3, [r4, #68]	; 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 80008aa:	b662      	cpsie	i
}
 80008ac:	bd38      	pop	{r3, r4, r5, pc}
        uint32_t temp = (uint32_t) &pHandle->asyncBufferA + (uint32_t) &pHandle->asyncBufferB - (uint32_t)  pHandle->asyncNextBuffer;
 80008ae:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80008b0:	0063      	lsls	r3, r4, #1
 80008b2:	3368      	adds	r3, #104	; 0x68
 80008b4:	1a9b      	subs	r3, r3, r2
        pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp;
 80008b6:	6463      	str	r3, [r4, #68]	; 0x44
      {
 80008b8:	e7f7      	b.n	80008aa <ASPEP_HWDataTransmittedIT+0x8a>
      pHandle->lockBuffer = NULL;
 80008ba:	64a3      	str	r3, [r4, #72]	; 0x48
 80008bc:	e7f5      	b.n	80008aa <ASPEP_HWDataTransmittedIT+0x8a>
 80008be:	bf00      	nop

080008c0 <ASPEP_RXframeProcess>:

uint8_t* ASPEP_RXframeProcess (MCTL_Handle_t *pSupHandle, uint16_t *packetLength)
{
 80008c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  ASPEP_Capabilities_def MasterCapabilities;
  uint16_t packetNumber;
  uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader);

  *packetLength = 0;
  if (pHandle->NewPacketAvailable)
 80008c2:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
  uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader);
 80008c6:	69c2      	ldr	r2, [r0, #28]
  *packetLength = 0;
 80008c8:	2500      	movs	r5, #0
{
 80008ca:	4604      	mov	r4, r0
  *packetLength = 0;
 80008cc:	800d      	strh	r5, [r1, #0]
  if (pHandle->NewPacketAvailable)
 80008ce:	b18b      	cbz	r3, 80008f4 <ASPEP_RXframeProcess+0x34>
  {
    pHandle -> NewPacketAvailable = false; /* Consumes new packet*/
    switch (pHandle->ASPEP_State)
 80008d0:	f890 6064 	ldrb.w	r6, [r0, #100]	; 0x64
    pHandle -> NewPacketAvailable = false; /* Consumes new packet*/
 80008d4:	f880 5061 	strb.w	r5, [r0, #97]	; 0x61
    switch (pHandle->ASPEP_State)
 80008d8:	2e01      	cmp	r6, #1
 80008da:	d050      	beq.n	800097e <ASPEP_RXframeProcess+0xbe>
 80008dc:	2e02      	cmp	r6, #2
 80008de:	d03a      	beq.n	8000956 <ASPEP_RXframeProcess+0x96>
 80008e0:	2e00      	cmp	r6, #0
 80008e2:	d030      	beq.n	8000946 <ASPEP_RXframeProcess+0x86>
      }

      break;
    }
    /* The valid received packet is now safely consumes, we are ready to receive a new packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader , ASPEP_HEADER_SIZE );
 80008e4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008e6:	6960      	ldr	r0, [r4, #20]
 80008e8:	2204      	movs	r2, #4
 80008ea:	f104 011c 	add.w	r1, r4, #28
 80008ee:	4798      	blx	r3
  else
  {
    /* Nothing to do, no response is due to the master */
  }
  return result;
}
 80008f0:	4628      	mov	r0, r5
 80008f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (pHandle->badPacketFlag > ASPEP_OK )
 80008f4:	f890 5062 	ldrb.w	r5, [r0, #98]	; 0x62
 80008f8:	2d00      	cmp	r5, #0
 80008fa:	d0f9      	beq.n	80008f0 <ASPEP_RXframeProcess+0x30>
  *packet = NACK | (((uint32_t) error) << 8) |(((uint32_t) error) << 16);
 80008fc:	042b      	lsls	r3, r5, #16
 80008fe:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 8000902:	f3c5 2307 	ubfx	r3, r5, #8, #8
 8000906:	4a7a      	ldr	r2, [pc, #488]	; (8000af0 <ASPEP_RXframeProcess+0x230>)
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 8000908:	497a      	ldr	r1, [pc, #488]	; (8000af4 <ASPEP_RXframeProcess+0x234>)
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 800090a:	f083 0309 	eor.w	r3, r3, #9
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 16) & 0xff) ];
 800090e:	5cd3      	ldrb	r3, [r2, r3]
 8000910:	ea83 4315 	eor.w	r3, r3, r5, lsr #16
  *packet = NACK | (((uint32_t) error) << 8) |(((uint32_t) error) << 16);
 8000914:	f045 050f 	orr.w	r5, r5, #15
    crc = CRC4_Lookup4[ crc ^ (uint8_t)((header >> 24) & 0x0f) ];
 8000918:	5cd3      	ldrb	r3, [r2, r3]
    *headerPtr |= (uint32_t)crc << 28;
 800091a:	5ccb      	ldrb	r3, [r1, r3]
 800091c:	ea45 7503 	orr.w	r5, r5, r3, lsl #28
 8000920:	6205      	str	r5, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000922:	b672      	cpsid	i
  if (pHandle->lockBuffer == NULL ) /* Communication Ip free to send data*/
 8000924:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000926:	b3cb      	cbz	r3, 800099c <ASPEP_RXframeProcess+0xdc>
  __ASM volatile ("cpsie i" : : : "memory");
 8000928:	b662      	cpsie	i
     if ( pHandle -> ctrlBuffer.state != free ) {
 800092a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800092e:	b913      	cbnz	r3, 8000936 <ASPEP_RXframeProcess+0x76>
        pHandle -> ctrlBuffer.state = pending;
 8000930:	2302      	movs	r3, #2
 8000932:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    pHandle->badPacketFlag = ASPEP_OK;
 8000936:	2500      	movs	r5, #0
    pHandle->fASPEP_HWSync (pHandle->HWIp);
 8000938:	6960      	ldr	r0, [r4, #20]
 800093a:	6d23      	ldr	r3, [r4, #80]	; 0x50
    pHandle->badPacketFlag = ASPEP_OK;
 800093c:	f884 5062 	strb.w	r5, [r4, #98]	; 0x62
    pHandle->fASPEP_HWSync (pHandle->HWIp);
 8000940:	4798      	blx	r3
}
 8000942:	4628      	mov	r0, r5
 8000944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (pHandle->rxPacketType == beacon )
 8000946:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 800094a:	2b05      	cmp	r3, #5
 800094c:	d04b      	beq.n	80009e6 <ASPEP_RXframeProcess+0x126>
      else if (pHandle->rxPacketType == ping)
 800094e:	2b06      	cmp	r3, #6
 8000950:	d069      	beq.n	8000a26 <ASPEP_RXframeProcess+0x166>
  uint8_t* result = NULL;
 8000952:	4635      	mov	r5, r6
 8000954:	e7c6      	b.n	80008e4 <ASPEP_RXframeProcess+0x24>
      if (pHandle->rxPacketType == beacon )
 8000956:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 800095a:	2b05      	cmp	r3, #5
 800095c:	d03a      	beq.n	80009d4 <ASPEP_RXframeProcess+0x114>
      else if (pHandle->rxPacketType == ping )
 800095e:	2b06      	cmp	r3, #6
 8000960:	d068      	beq.n	8000a34 <ASPEP_RXframeProcess+0x174>
      else if (pHandle->rxPacketType == data )
 8000962:	2b09      	cmp	r3, #9
 8000964:	d1be      	bne.n	80008e4 <ASPEP_RXframeProcess+0x24>
        { pHandle -> syncPacketCount++; /* this counter is incremented at each valid data packet received from the master */
 8000966:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
          *packetLength = pHandle->rxLength;
 800096a:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
          result = pHandle->rxBuffer;
 800096e:	6985      	ldr	r5, [r0, #24]
        { pHandle -> syncPacketCount++; /* this counter is incremented at each valid data packet received from the master */
 8000970:	3301      	adds	r3, #1
          pSupHandle ->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000972:	2001      	movs	r0, #1
        { pHandle -> syncPacketCount++; /* this counter is incremented at each valid data packet received from the master */
 8000974:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
          pSupHandle ->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000978:	7420      	strb	r0, [r4, #16]
          *packetLength = pHandle->rxLength;
 800097a:	800a      	strh	r2, [r1, #0]
          result = pHandle->rxBuffer;
 800097c:	e7b2      	b.n	80008e4 <ASPEP_RXframeProcess+0x24>
      if (pHandle->rxPacketType == beacon )
 800097e:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 8000982:	2b05      	cmp	r3, #5
 8000984:	d016      	beq.n	80009b4 <ASPEP_RXframeProcess+0xf4>
      else if (pHandle->rxPacketType == ping)
 8000986:	2b06      	cmp	r3, #6
 8000988:	d1ac      	bne.n	80008e4 <ASPEP_RXframeProcess+0x24>
        ASPEP_sendPing (pHandle,ASPEP_PING_CFG,packetNumber);
 800098a:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800098e:	4631      	mov	r1, r6
 8000990:	f7ff fe3c 	bl	800060c <ASPEP_sendPing>
        pHandle->ASPEP_State = ASPEP_CONNECTED;
 8000994:	2302      	movs	r3, #2
 8000996:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 800099a:	e7a3      	b.n	80008e4 <ASPEP_RXframeProcess+0x24>
  ASPEP_TXframeProcess (pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800099c:	f100 0120 	add.w	r1, r0, #32
      pHandle->ctrlBuffer.state = readLock;
 80009a0:	2303      	movs	r3, #3
      pHandle->lockBuffer = (void *) &pHandle->ctrlBuffer;
 80009a2:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->ctrlBuffer.state = readLock;
 80009a4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 80009a8:	b662      	cpsie	i
    pHandle->fASPEP_send  (pHandle ->HWIp, txBuffer, bufferLength);
 80009aa:	2204      	movs	r2, #4
 80009ac:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80009ae:	6940      	ldr	r0, [r0, #20]
 80009b0:	4798      	blx	r3
 80009b2:	e7c0      	b.n	8000936 <ASPEP_RXframeProcess+0x76>
  MasterCapabilities->DATA_CRC = pHandle->rxHeader[0] >> 7 ;      /*Bit 7 */
 80009b4:	7f01      	ldrb	r1, [r0, #28]
  if ((MasterCapabilities->DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 80009b6:	f890 3067 	ldrb.w	r3, [r0, #103]	; 0x67
 80009ba:	ebb3 1fd1 	cmp.w	r3, r1, lsr #7
 80009be:	d059      	beq.n	8000a74 <ASPEP_RXframeProcess+0x1b4>
          pHandle->ASPEP_State = ASPEP_IDLE;
 80009c0:	2300      	movs	r3, #0
 80009c2:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        ASPEP_sendBeacon (pHandle, &pHandle->Capabilities);
 80009c6:	f104 0167 	add.w	r1, r4, #103	; 0x67
 80009ca:	4620      	mov	r0, r4
 80009cc:	f7ff fddc 	bl	8000588 <ASPEP_sendBeacon>
  uint8_t* result = NULL;
 80009d0:	2500      	movs	r5, #0
 80009d2:	e787      	b.n	80008e4 <ASPEP_RXframeProcess+0x24>
  MasterCapabilities->DATA_CRC = pHandle->rxHeader[0] >> 7 ;      /*Bit 7 */
 80009d4:	7f01      	ldrb	r1, [r0, #28]
  if ((MasterCapabilities->DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 80009d6:	f890 3067 	ldrb.w	r3, [r0, #103]	; 0x67
 80009da:	ebb3 1fd1 	cmp.w	r3, r1, lsr #7
 80009de:	d02e      	beq.n	8000a3e <ASPEP_RXframeProcess+0x17e>
 80009e0:	f884 5064 	strb.w	r5, [r4, #100]	; 0x64
 80009e4:	e7ef      	b.n	80009c6 <ASPEP_RXframeProcess+0x106>
  MasterCapabilities->DATA_CRC = pHandle->rxHeader[0] >> 7 ;      /*Bit 7 */
 80009e6:	7f01      	ldrb	r1, [r0, #28]
  if ((MasterCapabilities->DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 80009e8:	f890 7067 	ldrb.w	r7, [r0, #103]	; 0x67
 80009ec:	ebb7 1fd1 	cmp.w	r7, r1, lsr #7
  MasterCapabilities->DATA_CRC = pHandle->rxHeader[0] >> 7 ;      /*Bit 7 */
 80009f0:	ea4f 15d1 	mov.w	r5, r1, lsr #7
  MasterCapabilities->TXS_maxSize = (packetHeader&0x1FC000)  >> 14; /*Bits 14 to 20 */
 80009f4:	f3c2 3086 	ubfx	r0, r2, #14, #7
  MasterCapabilities->TXA_maxSize = (packetHeader&0xFE00000) >> 21; /*Bits 21 to 27  */
 80009f8:	f3c2 5346 	ubfx	r3, r2, #21, #7
  if ((MasterCapabilities->DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 80009fc:	d054      	beq.n	8000aa8 <ASPEP_RXframeProcess+0x1e8>
 80009fe:	f894 1069 	ldrb.w	r1, [r4, #105]	; 0x69
 8000a02:	f894 c06a 	ldrb.w	ip, [r4, #106]	; 0x6a
          pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a06:	42bd      	cmp	r5, r7
 8000a08:	bf28      	it	cs
 8000a0a:	463d      	movcs	r5, r7
          pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a0c:	4281      	cmp	r1, r0
 8000a0e:	bf28      	it	cs
 8000a10:	4601      	movcs	r1, r0
          pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a12:	4563      	cmp	r3, ip
 8000a14:	bf28      	it	cs
 8000a16:	4663      	movcs	r3, ip
          pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000a18:	f884 5067 	strb.w	r5, [r4, #103]	; 0x67
          pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000a1c:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
          pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000a20:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
 8000a24:	e7cf      	b.n	80009c6 <ASPEP_RXframeProcess+0x106>
        ASPEP_sendPing (pHandle,ASPEP_PING_RESET,packetNumber);
 8000a26:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000a2a:	4631      	mov	r1, r6
 8000a2c:	f7ff fdee 	bl	800060c <ASPEP_sendPing>
  uint8_t* result = NULL;
 8000a30:	4635      	mov	r5, r6
 8000a32:	e757      	b.n	80008e4 <ASPEP_RXframeProcess+0x24>
        ASPEP_sendPing (pHandle,ASPEP_PING_CFG,packetNumber);
 8000a34:	7f42      	ldrb	r2, [r0, #29]
 8000a36:	2101      	movs	r1, #1
 8000a38:	f7ff fde8 	bl	800060c <ASPEP_sendPing>
 8000a3c:	e752      	b.n	80008e4 <ASPEP_RXframeProcess+0x24>
  MasterCapabilities->RX_maxSize =  pHandle->rxHeader[1] &0x3F; /*Bits 8 to  13*/
 8000a3e:	7f43      	ldrb	r3, [r0, #29]
  if ((MasterCapabilities->DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 8000a40:	f890 1068 	ldrb.w	r1, [r0, #104]	; 0x68
 8000a44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a48:	4299      	cmp	r1, r3
 8000a4a:	d3c9      	bcc.n	80009e0 <ASPEP_RXframeProcess+0x120>
      (MasterCapabilities->RX_maxSize > pHandle->Capabilities.RX_maxSize) || /* Data packet the master can send is bigger than slave can receive */
 8000a4c:	f890 1069 	ldrb.w	r1, [r0, #105]	; 0x69
 8000a50:	f3c2 3386 	ubfx	r3, r2, #14, #7
 8000a54:	4299      	cmp	r1, r3
 8000a56:	d1c3      	bne.n	80009e0 <ASPEP_RXframeProcess+0x120>
      (pHandle->Capabilities.TXS_maxSize != MasterCapabilities->TXS_maxSize ) || /*Sync packet size alignement is required in order for the master to be able to store it, and to not request a response bigger than slave capability */
 8000a58:	f890 106a 	ldrb.w	r1, [r0, #106]	; 0x6a
 8000a5c:	f3c2 5346 	ubfx	r3, r2, #21, #7
 8000a60:	4299      	cmp	r1, r3
 8000a62:	d1bd      	bne.n	80009e0 <ASPEP_RXframeProcess+0x120>
      (pHandle->Capabilities.TXA_maxSize != MasterCapabilities->TXA_maxSize ) || /*Async packet the slave can send is bigger than the master can receive (but master must not request a bigger packet than slave can transmit */
 8000a64:	f890 506b 	ldrb.w	r5, [r0, #107]	; 0x6b
 8000a68:	f3c2 1302 	ubfx	r3, r2, #4, #3
          pHandle->ASPEP_State = ASPEP_IDLE;
 8000a6c:	1aeb      	subs	r3, r5, r3
 8000a6e:	425d      	negs	r5, r3
 8000a70:	415d      	adcs	r5, r3
 8000a72:	e7b5      	b.n	80009e0 <ASPEP_RXframeProcess+0x120>
  MasterCapabilities->RX_maxSize =  pHandle->rxHeader[1] &0x3F; /*Bits 8 to  13*/
 8000a74:	7f43      	ldrb	r3, [r0, #29]
  if ((MasterCapabilities->DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 8000a76:	f890 1068 	ldrb.w	r1, [r0, #104]	; 0x68
 8000a7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a7e:	4299      	cmp	r1, r3
 8000a80:	d39e      	bcc.n	80009c0 <ASPEP_RXframeProcess+0x100>
      (MasterCapabilities->RX_maxSize > pHandle->Capabilities.RX_maxSize) || /* Data packet the master can send is bigger than slave can receive */
 8000a82:	f890 1069 	ldrb.w	r1, [r0, #105]	; 0x69
 8000a86:	f3c2 3386 	ubfx	r3, r2, #14, #7
 8000a8a:	4299      	cmp	r1, r3
 8000a8c:	d198      	bne.n	80009c0 <ASPEP_RXframeProcess+0x100>
      (pHandle->Capabilities.TXS_maxSize != MasterCapabilities->TXS_maxSize ) || /*Sync packet size alignement is required in order for the master to be able to store it, and to not request a response bigger than slave capability */
 8000a8e:	f890 106a 	ldrb.w	r1, [r0, #106]	; 0x6a
 8000a92:	f3c2 5346 	ubfx	r3, r2, #21, #7
 8000a96:	4299      	cmp	r1, r3
 8000a98:	d192      	bne.n	80009c0 <ASPEP_RXframeProcess+0x100>
      (pHandle->Capabilities.TXA_maxSize != MasterCapabilities->TXA_maxSize ) || /*Async packet the slave can send is bigger than the master can receive (but master must not request a bigger packet than slave can transmit */
 8000a9a:	f890 106b 	ldrb.w	r1, [r0, #107]	; 0x6b
 8000a9e:	f3c2 1302 	ubfx	r3, r2, #4, #3
 8000aa2:	4299      	cmp	r1, r3
 8000aa4:	d18c      	bne.n	80009c0 <ASPEP_RXframeProcess+0x100>
 8000aa6:	e78e      	b.n	80009c6 <ASPEP_RXframeProcess+0x106>
  MasterCapabilities->RX_maxSize =  pHandle->rxHeader[1] &0x3F; /*Bits 8 to  13*/
 8000aa8:	7f61      	ldrb	r1, [r4, #29]
      (MasterCapabilities->RX_maxSize > pHandle->Capabilities.RX_maxSize) || /* Data packet the master can send is bigger than slave can receive */
 8000aaa:	f894 6068 	ldrb.w	r6, [r4, #104]	; 0x68
  if ((MasterCapabilities->DATA_CRC != pHandle->Capabilities.DATA_CRC) ||
 8000aae:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8000ab2:	42b1      	cmp	r1, r6
 8000ab4:	d8a3      	bhi.n	80009fe <ASPEP_RXframeProcess+0x13e>
      (pHandle->Capabilities.TXS_maxSize != MasterCapabilities->TXS_maxSize ) || /*Sync packet size alignement is required in order for the master to be able to store it, and to not request a response bigger than slave capability */
 8000ab6:	f894 1069 	ldrb.w	r1, [r4, #105]	; 0x69
 8000aba:	f894 c06a 	ldrb.w	ip, [r4, #106]	; 0x6a
      (MasterCapabilities->RX_maxSize > pHandle->Capabilities.RX_maxSize) || /* Data packet the master can send is bigger than slave can receive */
 8000abe:	4288      	cmp	r0, r1
 8000ac0:	d1a1      	bne.n	8000a06 <ASPEP_RXframeProcess+0x146>
      (pHandle->Capabilities.TXS_maxSize != MasterCapabilities->TXS_maxSize ) || /*Sync packet size alignement is required in order for the master to be able to store it, and to not request a response bigger than slave capability */
 8000ac2:	4563      	cmp	r3, ip
 8000ac4:	d19f      	bne.n	8000a06 <ASPEP_RXframeProcess+0x146>
      (pHandle->Capabilities.TXA_maxSize != MasterCapabilities->TXA_maxSize ) || /*Async packet the slave can send is bigger than the master can receive (but master must not request a bigger packet than slave can transmit */
 8000ac6:	f894 e06b 	ldrb.w	lr, [r4, #107]	; 0x6b
 8000aca:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8000ace:	4596      	cmp	lr, r2
 8000ad0:	d199      	bne.n	8000a06 <ASPEP_RXframeProcess+0x146>
          pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize+1)*32;
 8000ad2:	1c4b      	adds	r3, r1, #1
          pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize+1)*32;
 8000ad4:	1c72      	adds	r2, r6, #1
          pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize+1)*32;
 8000ad6:	015b      	lsls	r3, r3, #5
          pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize+1)*32;
 8000ad8:	0152      	lsls	r2, r2, #5
          pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize)*64;
 8000ada:	ea4f 1c8c 	mov.w	ip, ip, lsl #6
          pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000ade:	2101      	movs	r1, #1
          pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize+1)*32;
 8000ae0:	81a3      	strh	r3, [r4, #12]
          pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize+1)*32;
 8000ae2:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
          pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize)*64;
 8000ae6:	f8a4 c00e 	strh.w	ip, [r4, #14]
          pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000aea:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
 8000aee:	e76a      	b.n	80009c6 <ASPEP_RXframeProcess+0x106>
 8000af0:	08009550 	.word	0x08009550
 8000af4:	08009540 	.word	0x08009540

08000af8 <ASPEP_HWDataReceivedIT>:

/* This function is called once DMA has transfered the configure number of byte*/
void ASPEP_HWDataReceivedIT (ASPEP_Handle_t *pHandle)
{
 8000af8:	b538      	push	{r3, r4, r5, lr}
/* Upon reception of a Newpacket the DMA will be re-configured only once the answer has been sent.*/
/* This is mandatory to avoid a race condition in case of a new packet is received while executing ASPEP_RXframeProcess*/
/* If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.*/
  switch (pHandle->ASPEP_TL_State) {
 8000afa:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
{
 8000afe:	4604      	mov	r4, r0
  switch (pHandle->ASPEP_TL_State) {
 8000b00:	b13b      	cbz	r3, 8000b12 <ASPEP_HWDataReceivedIT+0x1a>
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d104      	bne.n	8000b10 <ASPEP_HWDataReceivedIT+0x18>
    {
      pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
    }
    break;
  case WAITING_PAYLOAD:
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b06:	2200      	movs	r2, #0
    // Payload received,
    pHandle->NewPacketAvailable = true;
 8000b08:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b0c:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
    /*The receiver is not reconfigure right now on purpose to avoid race condition when the packet will be processed in ASPEP_RXframeProcess */
    break;
  }
}
 8000b10:	bd38      	pop	{r3, r4, r5, pc}
    if (ASPEP_CheckHeaderCRC (*(uint32_t*)pHandle->rxHeader) == true )
 8000b12:	69c2      	ldr	r2, [r0, #28]
    crc = CRC4_Lookup8[ crc ^ (uint8_t)( header        & 0xff) ];
 8000b14:	491f      	ldr	r1, [pc, #124]	; (8000b94 <ASPEP_HWDataReceivedIT+0x9c>)
 8000b16:	b2d3      	uxtb	r3, r2
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 8 ) & 0xff) ];
 8000b18:	5ccb      	ldrb	r3, [r1, r3]
 8000b1a:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8000b1e:	b2db      	uxtb	r3, r3
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 16) & 0xff) ];
 8000b20:	5ccb      	ldrb	r3, [r1, r3]
 8000b22:	ea83 4312 	eor.w	r3, r3, r2, lsr #16
 8000b26:	b2db      	uxtb	r3, r3
    crc = CRC4_Lookup8[ crc ^ (uint8_t)((header >> 24) & 0xff) ];
 8000b28:	5ccb      	ldrb	r3, [r1, r3]
 8000b2a:	ea83 6312 	eor.w	r3, r3, r2, lsr #24
    if (ASPEP_CheckHeaderCRC (*(uint32_t*)pHandle->rxHeader) == true )
 8000b2e:	5ccb      	ldrb	r3, [r1, r3]
 8000b30:	b963      	cbnz	r3, 8000b4c <ASPEP_HWDataReceivedIT+0x54>
       pHandle->rxPacketType = (ASPEP_packetType_def) (pHandle->rxHeader[0] & ID_MASK);
 8000b32:	7f03      	ldrb	r3, [r0, #28]
 8000b34:	f003 030f 	and.w	r3, r3, #15
 8000b38:	2b06      	cmp	r3, #6
 8000b3a:	f880 3066 	strb.w	r3, [r0, #102]	; 0x66
       switch (pHandle->rxPacketType) {
 8000b3e:	d809      	bhi.n	8000b54 <ASPEP_HWDataReceivedIT+0x5c>
 8000b40:	2b04      	cmp	r3, #4
 8000b42:	d81e      	bhi.n	8000b82 <ASPEP_HWDataReceivedIT+0x8a>
         pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000b44:	2301      	movs	r3, #1
 8000b46:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
}
 8000b4a:	bd38      	pop	{r3, r4, r5, pc}
      pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8000b4c:	2304      	movs	r3, #4
 8000b4e:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 8000b52:	bd38      	pop	{r3, r4, r5, pc}
 8000b54:	2b09      	cmp	r3, #9
 8000b56:	d1f5      	bne.n	8000b44 <ASPEP_HWDataReceivedIT+0x4c>
         pHandle->rxLength = (*((uint32_t *)pHandle->rxHeader) & 0x0001FFF0) >> 4;
 8000b58:	f3c2 120c 	ubfx	r2, r2, #4, #13
 8000b5c:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
         if (pHandle->rxLength == 0) /* data packet with length 0 is a valid packet*/
 8000b60:	b17a      	cbz	r2, 8000b82 <ASPEP_HWDataReceivedIT+0x8a>
         else if (pHandle->rxLength <= pHandle->maxRXPayload)
 8000b62:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d30f      	bcc.n	8000b8a <ASPEP_HWDataReceivedIT+0x92>
           pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer , pHandle->rxLength+ASPEP_DATACRC_SIZE*pHandle->Capabilities.DATA_CRC); /* need to read + 2 bytes CRC*/
 8000b6a:	f890 5067 	ldrb.w	r5, [r0, #103]	; 0x67
 8000b6e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000b70:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 8000b74:	e9d0 0105 	ldrd	r0, r1, [r0, #20]
 8000b78:	4798      	blx	r3
           pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
}
 8000b80:	bd38      	pop	{r3, r4, r5, pc}
         pHandle->NewPacketAvailable = true;
 8000b82:	2301      	movs	r3, #1
 8000b84:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
}
 8000b88:	bd38      	pop	{r3, r4, r5, pc}
           pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 8000b90:	bd38      	pop	{r3, r4, r5, pc}
 8000b92:	bf00      	nop
 8000b94:	08009550 	.word	0x08009550

08000b98 <ASPEP_HWDMAReset>:

/* Called after debugger has stopped the MCU*/
void ASPEP_HWDMAReset (ASPEP_Handle_t *pHandle)
{ /* We must reset the RX state machine to be sure to not be in Waiting packet state */
 8000b98:	4601      	mov	r1, r0
  /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
  /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
  pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f880 3065 	strb.w	r3, [r0, #101]	; 0x65
  pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader , ASPEP_HEADER_SIZE );
 8000ba0:	311c      	adds	r1, #28
 8000ba2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000ba4:	6940      	ldr	r0, [r0, #20]
 8000ba6:	2204      	movs	r2, #4
 8000ba8:	4718      	bx	r3
 8000baa:	bf00      	nop

08000bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bac:	b5f0      	push	{r4, r5, r6, r7, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bae:	2100      	movs	r1, #0
{
 8000bb0:	b0a7      	sub	sp, #156	; 0x9c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bb2:	460c      	mov	r4, r1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bb4:	2238      	movs	r2, #56	; 0x38
 8000bb6:	a806      	add	r0, sp, #24
 8000bb8:	f008 fcae 	bl	8009518 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bbc:	4621      	mov	r1, r4
 8000bbe:	2244      	movs	r2, #68	; 0x44
 8000bc0:	a814      	add	r0, sp, #80	; 0x50
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc2:	e9cd 4400 	strd	r4, r4, [sp]
 8000bc6:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000bca:	9404      	str	r4, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bcc:	f008 fca4 	bl	8009518 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000bd0:	4620      	mov	r0, r4
 8000bd2:	f004 fbbf 	bl	8005354 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bd6:	2601      	movs	r6, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bd8:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bda:	f44f 3780 	mov.w	r7, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bde:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000be0:	2155      	movs	r1, #85	; 0x55
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000be2:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000be4:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000be6:	e9cd 6706 	strd	r6, r7, [sp, #24]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bea:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000bee:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bf2:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000bf4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bf6:	940e      	str	r4, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bf8:	f004 fc32 	bl	8005460 <HAL_RCC_OscConfig>
 8000bfc:	b108      	cbz	r0, 8000c02 <SystemClock_Config+0x56>
  __ASM volatile ("cpsid i" : : : "memory");
 8000bfe:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <SystemClock_Config+0x54>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c02:	240f      	movs	r4, #15
 8000c04:	2503      	movs	r5, #3
 8000c06:	e9cd 4500 	strd	r4, r5, [sp]
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2400      	movs	r4, #0
 8000c0e:	2500      	movs	r5, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c10:	4668      	mov	r0, sp
 8000c12:	2104      	movs	r1, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c14:	e9cd 4502 	strd	r4, r5, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c18:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c1a:	f004 fea5 	bl	8005968 <HAL_RCC_ClockConfig>
 8000c1e:	b108      	cbz	r0, 8000c24 <SystemClock_Config+0x78>
 8000c20:	b672      	cpsid	i
  while (1)
 8000c22:	e7fe      	b.n	8000c22 <SystemClock_Config+0x76>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 8000c24:	f248 0206 	movw	r2, #32774	; 0x8006
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8000c28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c2c:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c2e:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 8000c32:	9214      	str	r2, [sp, #80]	; 0x50
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8000c34:	9323      	str	r3, [sp, #140]	; 0x8c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c36:	f004 ffd3 	bl	8005be0 <HAL_RCCEx_PeriphCLKConfig>
 8000c3a:	b108      	cbz	r0, 8000c40 <SystemClock_Config+0x94>
 8000c3c:	b672      	cpsid	i
  while (1)
 8000c3e:	e7fe      	b.n	8000c3e <SystemClock_Config+0x92>
}
 8000c40:	b027      	add	sp, #156	; 0x9c
 8000c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c44:	0000      	movs	r0, r0
	...

08000c48 <main>:
{
 8000c48:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c4c:	2600      	movs	r6, #0
{
 8000c4e:	b0af      	sub	sp, #188	; 0xbc
  HAL_Init();
 8000c50:	f003 f830 	bl	8003cb4 <HAL_Init>
  SystemClock_Config();
 8000c54:	f7ff ffaa 	bl	8000bac <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	e9cd 6621 	strd	r6, r6, [sp, #132]	; 0x84
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c5c:	4cb4      	ldr	r4, [pc, #720]	; (8000f30 <main+0x2e8>)
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000c5e:	f8df 930c 	ldr.w	r9, [pc, #780]	; 8000f6c <main+0x324>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c62:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000c64:	48b3      	ldr	r0, [pc, #716]	; (8000f34 <main+0x2ec>)
  hadc1.Instance = ADC1;
 8000c66:	f8df a308 	ldr.w	sl, [pc, #776]	; 8000f70 <main+0x328>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c6a:	f042 0204 	orr.w	r2, r2, #4
 8000c6e:	64e2      	str	r2, [r4, #76]	; 0x4c
 8000c70:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000c72:	f002 0204 	and.w	r2, r2, #4
 8000c76:	9204      	str	r2, [sp, #16]
 8000c78:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c7a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000c7c:	f042 0220 	orr.w	r2, r2, #32
 8000c80:	64e2      	str	r2, [r4, #76]	; 0x4c
 8000c82:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000c84:	f002 0220 	and.w	r2, r2, #32
 8000c88:	9205      	str	r2, [sp, #20]
 8000c8a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8c:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000c8e:	f042 0201 	orr.w	r2, r2, #1
 8000c92:	64e2      	str	r2, [r4, #76]	; 0x4c
 8000c94:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000c96:	f002 0201 	and.w	r2, r2, #1
 8000c9a:	9206      	str	r2, [sp, #24]
 8000c9c:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c9e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8000ca0:	f042 0202 	orr.w	r2, r2, #2
 8000ca4:	64e2      	str	r2, [r4, #76]	; 0x4c
 8000ca6:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	9620      	str	r6, [sp, #128]	; 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000caa:	f002 0202 	and.w	r2, r2, #2
 8000cae:	9207      	str	r2, [sp, #28]
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000cb0:	a91e      	add	r1, sp, #120	; 0x78
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000cb2:	f44f 6880 	mov.w	r8, #1024	; 0x400
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb6:	9a07      	ldr	r2, [sp, #28]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000cb8:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000cbc:	f004 f9d0 	bl	8005060 <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000cc0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000cc2:	f042 0204 	orr.w	r2, r2, #4
 8000cc6:	64a2      	str	r2, [r4, #72]	; 0x48
 8000cc8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000cca:	f002 0204 	and.w	r2, r2, #4
 8000cce:	9202      	str	r2, [sp, #8]
 8000cd0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000cd2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000cd4:	f042 0202 	orr.w	r2, r2, #2
 8000cd8:	64a2      	str	r2, [r4, #72]	; 0x48
 8000cda:	6ca2      	ldr	r2, [r4, #72]	; 0x48
  ADC_MultiModeTypeDef multimode = {0};
 8000cdc:	9610      	str	r6, [sp, #64]	; 0x40
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000cde:	f002 0202 	and.w	r2, r2, #2
 8000ce2:	9203      	str	r2, [sp, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	223c      	movs	r2, #60	; 0x3c
 8000ce8:	a81e      	add	r0, sp, #120	; 0x78
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000cea:	9c03      	ldr	r4, [sp, #12]
  ADC_MultiModeTypeDef multimode = {0};
 8000cec:	e9cd 6611 	strd	r6, r6, [sp, #68]	; 0x44
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000cf0:	f008 fc12 	bl	8009518 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000cf4:	2220      	movs	r2, #32
 8000cf6:	4631      	mov	r1, r6
 8000cf8:	a816      	add	r0, sp, #88	; 0x58
 8000cfa:	f008 fc0d 	bl	8009518 <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000cfe:	f44f 4b00 	mov.w	fp, #32768	; 0x8000
  hadc1.Instance = ADC1;
 8000d02:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d06:	2501      	movs	r5, #1
  hadc1.Init.NbrOfConversion = 2;
 8000d08:	2402      	movs	r4, #2
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d0a:	2304      	movs	r3, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d0c:	4650      	mov	r0, sl
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d0e:	f8aa 601c 	strh.w	r6, [sl, #28]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d12:	e9ca 6601 	strd	r6, r6, [sl, #4]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d16:	e9ca 660b 	strd	r6, r6, [sl, #44]	; 0x2c
  hadc1.Init.GainCompensation = 0;
 8000d1a:	f8ca 6010 	str.w	r6, [sl, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d1e:	f88a 6024 	strb.w	r6, [sl, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d22:	f88a 6038 	strb.w	r6, [sl, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d26:	f8ca 603c 	str.w	r6, [sl, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000d2a:	f88a 6040 	strb.w	r6, [sl, #64]	; 0x40
  hadc1.Instance = ADC1;
 8000d2e:	f8ca 2000 	str.w	r2, [sl]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000d32:	f8ca b00c 	str.w	fp, [sl, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d36:	f8ca 5014 	str.w	r5, [sl, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d3a:	f8ca 3018 	str.w	r3, [sl, #24]
  hadc1.Init.NbrOfConversion = 2;
 8000d3e:	f8ca 4020 	str.w	r4, [sl, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d42:	f002 ffeb 	bl	8003d1c <HAL_ADC_Init>
 8000d46:	b108      	cbz	r0, 8000d4c <main+0x104>
 8000d48:	b672      	cpsid	i
  while (1)
 8000d4a:	e7fe      	b.n	8000d4a <main+0x102>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d4c:	4602      	mov	r2, r0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d4e:	a910      	add	r1, sp, #64	; 0x40
 8000d50:	4650      	mov	r0, sl
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d52:	9210      	str	r2, [sp, #64]	; 0x40
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d54:	f003 fe56 	bl	8004a04 <HAL_ADCEx_MultiModeConfigChannel>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	b108      	cbz	r0, 8000d60 <main+0x118>
 8000d5c:	b672      	cpsid	i
  while (1)
 8000d5e:	e7fe      	b.n	8000d5e <main+0x116>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000d60:	237f      	movs	r3, #127	; 0x7f
 8000d62:	f8df 8210 	ldr.w	r8, [pc, #528]	; 8000f74 <main+0x32c>
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d66:	f8ad 209c 	strh.w	r2, [sp, #156]	; 0x9c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000d6a:	f88d 209e 	strb.w	r2, [sp, #158]	; 0x9e
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000d6e:	f88d 20a8 	strb.w	r2, [sp, #168]	; 0xa8
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000d72:	2201      	movs	r2, #1
 8000d74:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8000d78:	f04f 0909 	mov.w	r9, #9
 8000d7c:	2604      	movs	r6, #4
 8000d7e:	2700      	movs	r7, #0
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000d80:	2284      	movs	r2, #132	; 0x84
 8000d82:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d84:	a91e      	add	r1, sp, #120	; 0x78
 8000d86:	4650      	mov	r0, sl
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000d88:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
 8000d8c:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000d90:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000d94:	9426      	str	r4, [sp, #152]	; 0x98
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d96:	f003 fb31 	bl	80043fc <HAL_ADCEx_InjectedConfigChannel>
 8000d9a:	b108      	cbz	r0, 8000da0 <main+0x158>
 8000d9c:	b672      	cpsid	i
  while (1)
 8000d9e:	e7fe      	b.n	8000d9e <main+0x156>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000da0:	a35f      	add	r3, pc, #380	; (adr r3, 8000f20 <main+0x2d8>)
 8000da2:	e9d3 2300 	ldrd	r2, r3, [r3]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000da6:	a91e      	add	r1, sp, #120	; 0x78
 8000da8:	4650      	mov	r0, sl
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000daa:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000dae:	f003 fb25 	bl	80043fc <HAL_ADCEx_InjectedConfigChannel>
 8000db2:	b108      	cbz	r0, 8000db8 <main+0x170>
 8000db4:	b672      	cpsid	i
  while (1)
 8000db6:	e7fe      	b.n	8000db6 <main+0x16e>
  sConfig.Channel = ADC_CHANNEL_1;
 8000db8:	4a5f      	ldr	r2, [pc, #380]	; (8000f38 <main+0x2f0>)
 8000dba:	2306      	movs	r3, #6
 8000dbc:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dc0:	a916      	add	r1, sp, #88	; 0x58
  sConfig.Channel = ADC_CHANNEL_1;
 8000dc2:	2204      	movs	r2, #4
 8000dc4:	237f      	movs	r3, #127	; 0x7f
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dc6:	4650      	mov	r0, sl
  sConfig.Channel = ADC_CHANNEL_1;
 8000dc8:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
 8000dcc:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dd0:	f003 f8aa 	bl	8003f28 <HAL_ADC_ConfigChannel>
 8000dd4:	b108      	cbz	r0, 8000dda <main+0x192>
 8000dd6:	b672      	cpsid	i
  while (1)
 8000dd8:	e7fe      	b.n	8000dd8 <main+0x190>
  sConfig.Channel = ADC_CHANNEL_5;
 8000dda:	a353      	add	r3, pc, #332	; (adr r3, 8000f28 <main+0x2e0>)
 8000ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000de0:	a916      	add	r1, sp, #88	; 0x58
 8000de2:	4650      	mov	r0, sl
  sConfig.Channel = ADC_CHANNEL_5;
 8000de4:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000de8:	f003 f89e 	bl	8003f28 <HAL_ADC_ConfigChannel>
 8000dec:	4601      	mov	r1, r0
 8000dee:	b108      	cbz	r0, 8000df4 <main+0x1ac>
 8000df0:	b672      	cpsid	i
  while (1)
 8000df2:	e7fe      	b.n	8000df2 <main+0x1aa>
  hadc2.Instance = ADC2;
 8000df4:	f8df a180 	ldr.w	sl, [pc, #384]	; 8000f78 <main+0x330>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000df8:	9001      	str	r0, [sp, #4]
 8000dfa:	223c      	movs	r2, #60	; 0x3c
 8000dfc:	a81e      	add	r0, sp, #120	; 0x78
 8000dfe:	f008 fb8b 	bl	8009518 <memset>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e02:	9901      	ldr	r1, [sp, #4]
  hadc2.Instance = ADC2;
 8000e04:	4a4d      	ldr	r2, [pc, #308]	; (8000f3c <main+0x2f4>)
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000e06:	f8aa 101c 	strh.w	r1, [sl, #28]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e0a:	2304      	movs	r3, #4
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e0c:	4650      	mov	r0, sl
  hadc2.Instance = ADC2;
 8000e0e:	f8ca 2000 	str.w	r2, [sl]
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000e12:	e9ca 1b02 	strd	r1, fp, [sl, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000e16:	e9ca 1504 	strd	r1, r5, [sl, #16]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e1a:	f8ca 1004 	str.w	r1, [sl, #4]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e1e:	f8ca 3018 	str.w	r3, [sl, #24]
  hadc2.Init.NbrOfConversion = 1;
 8000e22:	f8ca 5020 	str.w	r5, [sl, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e26:	f88a 1024 	strb.w	r1, [sl, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000e2a:	f88a 1038 	strb.w	r1, [sl, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e2e:	f8ca 103c 	str.w	r1, [sl, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000e32:	f88a 1040 	strb.w	r1, [sl, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e36:	f002 ff71 	bl	8003d1c <HAL_ADC_Init>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	b108      	cbz	r0, 8000e42 <main+0x1fa>
 8000e3e:	b672      	cpsid	i
  while (1)
 8000e40:	e7fe      	b.n	8000e40 <main+0x1f8>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000e42:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000e46:	9426      	str	r4, [sp, #152]	; 0x98
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000e48:	f04f 0801 	mov.w	r8, #1
 8000e4c:	f04f 097f 	mov.w	r9, #127	; 0x7f
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000e50:	2384      	movs	r3, #132	; 0x84
 8000e52:	2480      	movs	r4, #128	; 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e54:	a91e      	add	r1, sp, #120	; 0x78
 8000e56:	4650      	mov	r0, sl
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000e58:	e9cd 8920 	strd	r8, r9, [sp, #128]	; 0x80
 8000e5c:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000e60:	e9cd 3428 	strd	r3, r4, [sp, #160]	; 0xa0
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e64:	f8ad 209c 	strh.w	r2, [sp, #156]	; 0x9c
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e68:	f88d 209e 	strb.w	r2, [sp, #158]	; 0x9e
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000e6c:	f88d 20a8 	strb.w	r2, [sp, #168]	; 0xa8
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e70:	f003 fac4 	bl	80043fc <HAL_ADCEx_InjectedConfigChannel>
 8000e74:	b108      	cbz	r0, 8000e7a <main+0x232>
 8000e76:	b672      	cpsid	i
  while (1)
 8000e78:	e7fe      	b.n	8000e78 <main+0x230>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8000e7a:	4a31      	ldr	r2, [pc, #196]	; (8000f40 <main+0x2f8>)
 8000e7c:	f240 130f 	movw	r3, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e80:	4650      	mov	r0, sl
 8000e82:	a91e      	add	r1, sp, #120	; 0x78
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8000e84:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e88:	f003 fab8 	bl	80043fc <HAL_ADCEx_InjectedConfigChannel>
 8000e8c:	b108      	cbz	r0, 8000e92 <main+0x24a>
 8000e8e:	b672      	cpsid	i
  while (1)
 8000e90:	e7fe      	b.n	8000e90 <main+0x248>
  hcomp1.Instance = COMP1;
 8000e92:	4b2c      	ldr	r3, [pc, #176]	; (8000f44 <main+0x2fc>)
 8000e94:	492c      	ldr	r1, [pc, #176]	; (8000f48 <main+0x300>)
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000e96:	6058      	str	r0, [r3, #4]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000e98:	e9c3 0003 	strd	r0, r0, [r3, #12]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000e9c:	e9c3 0005 	strd	r0, r0, [r3, #20]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8000ea0:	2240      	movs	r2, #64	; 0x40
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000ea2:	4618      	mov	r0, r3
  hcomp1.Instance = COMP1;
 8000ea4:	6019      	str	r1, [r3, #0]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8000ea6:	609a      	str	r2, [r3, #8]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000ea8:	f003 fe12 	bl	8004ad0 <HAL_COMP_Init>
 8000eac:	b108      	cbz	r0, 8000eb2 <main+0x26a>
 8000eae:	b672      	cpsid	i
  while (1)
 8000eb0:	e7fe      	b.n	8000eb0 <main+0x268>
  hcomp2.Instance = COMP2;
 8000eb2:	4826      	ldr	r0, [pc, #152]	; (8000f4c <main+0x304>)
 8000eb4:	4b26      	ldr	r3, [pc, #152]	; (8000f50 <main+0x308>)
 8000eb6:	6003      	str	r3, [r0, #0]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000eb8:	2440      	movs	r4, #64	; 0x40
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000eba:	2300      	movs	r3, #0
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000ebc:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000ec0:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000ec4:	6043      	str	r3, [r0, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000ec6:	6084      	str	r4, [r0, #8]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000ec8:	f003 fe02 	bl	8004ad0 <HAL_COMP_Init>
 8000ecc:	b108      	cbz	r0, 8000ed2 <main+0x28a>
 8000ece:	b672      	cpsid	i
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <main+0x288>
  hcomp4.Instance = COMP4;
 8000ed2:	4b20      	ldr	r3, [pc, #128]	; (8000f54 <main+0x30c>)
 8000ed4:	4a20      	ldr	r2, [pc, #128]	; (8000f58 <main+0x310>)
 8000ed6:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000ed8:	e9c3 0401 	strd	r0, r4, [r3, #4]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000edc:	e9c3 0003 	strd	r0, r0, [r3, #12]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000ee0:	e9c3 0005 	strd	r0, r0, [r3, #20]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f003 fdf3 	bl	8004ad0 <HAL_COMP_Init>
 8000eea:	b108      	cbz	r0, 8000ef0 <main+0x2a8>
 8000eec:	b672      	cpsid	i
  while (1)
 8000eee:	e7fe      	b.n	8000eee <main+0x2a6>
  hcordic.Instance = CORDIC;
 8000ef0:	481a      	ldr	r0, [pc, #104]	; (8000f5c <main+0x314>)
 8000ef2:	4b1b      	ldr	r3, [pc, #108]	; (8000f60 <main+0x318>)
 8000ef4:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8000ef6:	f003 fe8f 	bl	8004c18 <HAL_CORDIC_Init>
 8000efa:	4601      	mov	r1, r0
 8000efc:	b108      	cbz	r0, 8000f02 <main+0x2ba>
 8000efe:	b672      	cpsid	i
  while (1)
 8000f00:	e7fe      	b.n	8000f00 <main+0x2b8>
  hdac3.Instance = DAC3;
 8000f02:	4d18      	ldr	r5, [pc, #96]	; (8000f64 <main+0x31c>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8000f04:	2230      	movs	r2, #48	; 0x30
 8000f06:	a81e      	add	r0, sp, #120	; 0x78
 8000f08:	f008 fb06 	bl	8009518 <memset>
  hdac3.Instance = DAC3;
 8000f0c:	4b16      	ldr	r3, [pc, #88]	; (8000f68 <main+0x320>)
 8000f0e:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000f10:	4628      	mov	r0, r5
 8000f12:	f003 ff15 	bl	8004d40 <HAL_DAC_Init>
 8000f16:	b388      	cbz	r0, 8000f7c <main+0x334>
 8000f18:	b672      	cpsid	i
  while (1)
 8000f1a:	e7fe      	b.n	8000f1a <main+0x2d2>
 8000f1c:	f3af 8000 	nop.w
 8000f20:	32601000 	.word	0x32601000
 8000f24:	0000010f 	.word	0x0000010f
 8000f28:	14f00020 	.word	0x14f00020
 8000f2c:	0000000c 	.word	0x0000000c
 8000f30:	40021000 	.word	0x40021000
 8000f34:	48000800 	.word	0x48000800
 8000f38:	04300002 	.word	0x04300002
 8000f3c:	50000100 	.word	0x50000100
 8000f40:	cb8c0000 	.word	0xcb8c0000
 8000f44:	20000864 	.word	0x20000864
 8000f48:	40010200 	.word	0x40010200
 8000f4c:	20000a28 	.word	0x20000a28
 8000f50:	40010204 	.word	0x40010204
 8000f54:	200008c4 	.word	0x200008c4
 8000f58:	4001020c 	.word	0x4001020c
 8000f5c:	200009b4 	.word	0x200009b4
 8000f60:	40020c00 	.word	0x40020c00
 8000f64:	200006cc 	.word	0x200006cc
 8000f68:	50001000 	.word	0x50001000
 8000f6c:	10210000 	.word	0x10210000
 8000f70:	200008e8 	.word	0x200008e8
 8000f74:	0c900008 	.word	0x0c900008
 8000f78:	200007bc 	.word	0x200007bc
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000f7c:	2600      	movs	r6, #0
 8000f7e:	2700      	movs	r7, #0
 8000f80:	e9cd 6720 	strd	r6, r7, [sp, #128]	; 0x80
 8000f84:	2600      	movs	r6, #0
 8000f86:	2702      	movs	r7, #2
 8000f88:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f8c:	4602      	mov	r2, r0
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000f8e:	2302      	movs	r3, #2
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000f90:	f8ad 007c 	strh.w	r0, [sp, #124]	; 0x7c
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000f94:	2602      	movs	r6, #2
 8000f96:	2700      	movs	r7, #0
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f98:	a91e      	add	r1, sp, #120	; 0x78
 8000f9a:	4628      	mov	r0, r5
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000f9c:	e9cd 6724 	strd	r6, r7, [sp, #144]	; 0x90
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000fa0:	931e      	str	r3, [sp, #120]	; 0x78
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fa2:	f003 fee3 	bl	8004d6c <HAL_DAC_ConfigChannel>
 8000fa6:	b108      	cbz	r0, 8000fac <main+0x364>
 8000fa8:	b672      	cpsid	i
  while (1)
 8000faa:	e7fe      	b.n	8000faa <main+0x362>
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000fac:	2210      	movs	r2, #16
 8000fae:	4628      	mov	r0, r5
 8000fb0:	a91e      	add	r1, sp, #120	; 0x78
 8000fb2:	f003 fedb 	bl	8004d6c <HAL_DAC_ConfigChannel>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	b108      	cbz	r0, 8000fbe <main+0x376>
 8000fba:	b672      	cpsid	i
  while (1)
 8000fbc:	e7fe      	b.n	8000fbc <main+0x374>
  hopamp1.Instance = OPAMP1;
 8000fbe:	489b      	ldr	r0, [pc, #620]	; (800122c <main+0x5e4>)
 8000fc0:	499b      	ldr	r1, [pc, #620]	; (8001230 <main+0x5e8>)
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8000fc2:	6042      	str	r2, [r0, #4]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8000fc4:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8000fc8:	f44f 4540 	mov.w	r5, #49152	; 0xc000
 8000fcc:	e9c0 6509 	strd	r6, r5, [r0, #36]	; 0x24
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8000fd0:	6084      	str	r4, [r0, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000fd2:	6102      	str	r2, [r0, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8000fd4:	7502      	strb	r2, [r0, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000fd6:	6182      	str	r2, [r0, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000fd8:	62c2      	str	r2, [r0, #44]	; 0x2c
  hopamp1.Instance = OPAMP1;
 8000fda:	6001      	str	r1, [r0, #0]
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8000fdc:	f004 f934 	bl	8005248 <HAL_OPAMP_Init>
 8000fe0:	b108      	cbz	r0, 8000fe6 <main+0x39e>
 8000fe2:	b672      	cpsid	i
  while (1)
 8000fe4:	e7fe      	b.n	8000fe4 <main+0x39c>
  hopamp2.Instance = OPAMP2;
 8000fe6:	4b93      	ldr	r3, [pc, #588]	; (8001234 <main+0x5ec>)
 8000fe8:	4a93      	ldr	r2, [pc, #588]	; (8001238 <main+0x5f0>)
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000fea:	6118      	str	r0, [r3, #16]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8000fec:	e9c3 0401 	strd	r0, r4, [r3, #4]
  hopamp2.Init.InternalOutput = DISABLE;
 8000ff0:	7518      	strb	r0, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000ff2:	6198      	str	r0, [r3, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000ff4:	62d8      	str	r0, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8000ff6:	4618      	mov	r0, r3
  hopamp2.Instance = OPAMP2;
 8000ff8:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8000ffa:	e9c3 6509 	strd	r6, r5, [r3, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8000ffe:	f004 f923 	bl	8005248 <HAL_OPAMP_Init>
 8001002:	4602      	mov	r2, r0
 8001004:	b108      	cbz	r0, 800100a <main+0x3c2>
 8001006:	b672      	cpsid	i
  while (1)
 8001008:	e7fe      	b.n	8001008 <main+0x3c0>
  hopamp3.Instance = OPAMP3;
 800100a:	488c      	ldr	r0, [pc, #560]	; (800123c <main+0x5f4>)
 800100c:	498c      	ldr	r1, [pc, #560]	; (8001240 <main+0x5f8>)
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 800100e:	6246      	str	r6, [r0, #36]	; 0x24
  hopamp3.Init.InternalOutput = ENABLE;
 8001010:	2601      	movs	r6, #1
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8001012:	e9c0 2401 	strd	r2, r4, [r0, #4]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001016:	e9c0 520a 	strd	r5, r2, [r0, #40]	; 0x28
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800101a:	6102      	str	r2, [r0, #16]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800101c:	6182      	str	r2, [r0, #24]
  hopamp3.Instance = OPAMP3;
 800101e:	6001      	str	r1, [r0, #0]
  hopamp3.Init.InternalOutput = ENABLE;
 8001020:	7506      	strb	r6, [r0, #20]
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8001022:	f004 f911 	bl	8005248 <HAL_OPAMP_Init>
 8001026:	4604      	mov	r4, r0
 8001028:	b108      	cbz	r0, 800102e <main+0x3e6>
 800102a:	b672      	cpsid	i
  while (1)
 800102c:	e7fe      	b.n	800102c <main+0x3e4>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800102e:	4601      	mov	r1, r0
 8001030:	2234      	movs	r2, #52	; 0x34
 8001032:	a81e      	add	r0, sp, #120	; 0x78
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001034:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
 8001038:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 800103c:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 8001040:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
 8001044:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001048:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800104c:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001050:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001052:	9408      	str	r4, [sp, #32]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001054:	940c      	str	r4, [sp, #48]	; 0x30
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001056:	941c      	str	r4, [sp, #112]	; 0x70
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001058:	f008 fa5e 	bl	8009518 <memset>
  htim1.Instance = TIM1;
 800105c:	4879      	ldr	r0, [pc, #484]	; (8001244 <main+0x5fc>)
 800105e:	4d7a      	ldr	r5, [pc, #488]	; (8001248 <main+0x600>)
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8001060:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001062:	2120      	movs	r1, #32
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8001064:	f640 3211 	movw	r2, #2833	; 0xb11
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001068:	f44f 7380 	mov.w	r3, #256	; 0x100
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 800106c:	e9c0 1202 	strd	r1, r2, [r0, #8]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8001070:	6146      	str	r6, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001072:	6184      	str	r4, [r0, #24]
  htim1.Instance = TIM1;
 8001074:	6005      	str	r5, [r0, #0]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001076:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001078:	f004 ffbc 	bl	8005ff4 <HAL_TIM_Base_Init>
 800107c:	b108      	cbz	r0, 8001082 <main+0x43a>
 800107e:	b672      	cpsid	i
  while (1)
 8001080:	e7fe      	b.n	8001080 <main+0x438>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001082:	4870      	ldr	r0, [pc, #448]	; (8001244 <main+0x5fc>)
 8001084:	f005 f83c 	bl	8006100 <HAL_TIM_PWM_Init>
 8001088:	b108      	cbz	r0, 800108e <main+0x446>
 800108a:	b672      	cpsid	i
  while (1)
 800108c:	e7fe      	b.n	800108c <main+0x444>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800108e:	2206      	movs	r2, #6
 8001090:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001092:	486c      	ldr	r0, [pc, #432]	; (8001244 <main+0x5fc>)
 8001094:	a910      	add	r1, sp, #64	; 0x40
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001096:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800109a:	f005 f97b 	bl	8006394 <HAL_TIM_SlaveConfigSynchro>
 800109e:	b108      	cbz	r0, 80010a4 <main+0x45c>
 80010a0:	b672      	cpsid	i
  while (1)
 80010a2:	e7fe      	b.n	80010a2 <main+0x45a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80010a4:	2270      	movs	r2, #112	; 0x70
 80010a6:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a8:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010aa:	a908      	add	r1, sp, #32
 80010ac:	4865      	ldr	r0, [pc, #404]	; (8001244 <main+0x5fc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80010ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010b2:	f005 fc21 	bl	80068f8 <HAL_TIMEx_MasterConfigSynchronization>
 80010b6:	b108      	cbz	r0, 80010bc <main+0x474>
 80010b8:	b672      	cpsid	i
  while (1)
 80010ba:	e7fe      	b.n	80010ba <main+0x472>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80010bc:	2402      	movs	r4, #2
 80010be:	2501      	movs	r5, #1
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80010c0:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80010c2:	aa0c      	add	r2, sp, #48	; 0x30
 80010c4:	485f      	ldr	r0, [pc, #380]	; (8001244 <main+0x5fc>)
 80010c6:	2102      	movs	r1, #2
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80010c8:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80010cc:	f005 fcaa 	bl	8006a24 <HAL_TIMEx_ConfigBreakInput>
 80010d0:	b108      	cbz	r0, 80010d6 <main+0x48e>
 80010d2:	b672      	cpsid	i
  while (1)
 80010d4:	e7fe      	b.n	80010d4 <main+0x48c>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 80010d6:	2404      	movs	r4, #4
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80010d8:	485a      	ldr	r0, [pc, #360]	; (8001244 <main+0x5fc>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 80010da:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80010dc:	aa0c      	add	r2, sp, #48	; 0x30
 80010de:	2102      	movs	r1, #2
 80010e0:	f005 fca0 	bl	8006a24 <HAL_TIMEx_ConfigBreakInput>
 80010e4:	b108      	cbz	r0, 80010ea <main+0x4a2>
 80010e6:	b672      	cpsid	i
  while (1)
 80010e8:	e7fe      	b.n	80010e8 <main+0x4a0>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 80010ea:	2310      	movs	r3, #16
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80010ec:	4855      	ldr	r0, [pc, #340]	; (8001244 <main+0x5fc>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 80010ee:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80010f0:	aa0c      	add	r2, sp, #48	; 0x30
 80010f2:	2102      	movs	r1, #2
 80010f4:	f005 fc96 	bl	8006a24 <HAL_TIMEx_ConfigBreakInput>
 80010f8:	b108      	cbz	r0, 80010fe <main+0x4b6>
 80010fa:	b672      	cpsid	i
  while (1)
 80010fc:	e7fe      	b.n	80010fc <main+0x4b4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010fe:	2660      	movs	r6, #96	; 0x60
 8001100:	2700      	movs	r7, #0
 8001102:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001106:	4602      	mov	r2, r0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001108:	2600      	movs	r6, #0
 800110a:	2700      	movs	r7, #0
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800110c:	901c      	str	r0, [sp, #112]	; 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800110e:	a916      	add	r1, sp, #88	; 0x58
 8001110:	484c      	ldr	r0, [pc, #304]	; (8001244 <main+0x5fc>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001112:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
 8001116:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800111a:	f005 fa53 	bl	80065c4 <HAL_TIM_PWM_ConfigChannel>
 800111e:	b108      	cbz	r0, 8001124 <main+0x4dc>
 8001120:	b672      	cpsid	i
  while (1)
 8001122:	e7fe      	b.n	8001122 <main+0x4da>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001124:	4847      	ldr	r0, [pc, #284]	; (8001244 <main+0x5fc>)
 8001126:	4622      	mov	r2, r4
 8001128:	a916      	add	r1, sp, #88	; 0x58
 800112a:	f005 fa4b 	bl	80065c4 <HAL_TIM_PWM_ConfigChannel>
 800112e:	b108      	cbz	r0, 8001134 <main+0x4ec>
 8001130:	b672      	cpsid	i
  while (1)
 8001132:	e7fe      	b.n	8001132 <main+0x4ea>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001134:	4843      	ldr	r0, [pc, #268]	; (8001244 <main+0x5fc>)
 8001136:	2208      	movs	r2, #8
 8001138:	a916      	add	r1, sp, #88	; 0x58
 800113a:	f005 fa43 	bl	80065c4 <HAL_TIM_PWM_ConfigChannel>
 800113e:	b108      	cbz	r0, 8001144 <main+0x4fc>
 8001140:	b672      	cpsid	i
  while (1)
 8001142:	e7fe      	b.n	8001142 <main+0x4fa>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001144:	2370      	movs	r3, #112	; 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001146:	483f      	ldr	r0, [pc, #252]	; (8001244 <main+0x5fc>)
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001148:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800114a:	220c      	movs	r2, #12
 800114c:	a916      	add	r1, sp, #88	; 0x58
 800114e:	f005 fa39 	bl	80065c4 <HAL_TIM_PWM_ConfigChannel>
 8001152:	b108      	cbz	r0, 8001158 <main+0x510>
 8001154:	b672      	cpsid	i
  while (1)
 8001156:	e7fe      	b.n	8001156 <main+0x50e>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001158:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800115c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001160:	e9cd 011e 	strd	r0, r1, [sp, #120]	; 0x78
 8001164:	2000      	movs	r0, #0
 8001166:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800116a:	e9cd 0122 	strd	r0, r1, [sp, #136]	; 0x88
 800116e:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8001172:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001176:	e9cd 0126 	strd	r0, r1, [sp, #152]	; 0x98
 800117a:	2003      	movs	r0, #3
 800117c:	2100      	movs	r1, #0
 800117e:	e9cd 0128 	strd	r0, r1, [sp, #160]	; 0xa0
 8001182:	f44f 7480 	mov.w	r4, #256	; 0x100
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001186:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001188:	482e      	ldr	r0, [pc, #184]	; (8001244 <main+0x5fc>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800118a:	932a      	str	r3, [sp, #168]	; 0xa8
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800118c:	2544      	movs	r5, #68	; 0x44
 800118e:	2600      	movs	r6, #0
 8001190:	2700      	movs	r7, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001192:	a91e      	add	r1, sp, #120	; 0x78
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001194:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
 8001198:	e9cd 6724 	strd	r6, r7, [sp, #144]	; 0x90
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800119c:	f005 fbf4 	bl	8006988 <HAL_TIMEx_ConfigBreakDeadTime>
 80011a0:	4604      	mov	r4, r0
 80011a2:	b108      	cbz	r0, 80011a8 <main+0x560>
 80011a4:	b672      	cpsid	i
  while (1)
 80011a6:	e7fe      	b.n	80011a6 <main+0x55e>
  htim4.Instance = TIM4;
 80011a8:	4d28      	ldr	r5, [pc, #160]	; (800124c <main+0x604>)
  HAL_TIM_MspPostInit(&htim1);
 80011aa:	4826      	ldr	r0, [pc, #152]	; (8001244 <main+0x5fc>)
 80011ac:	f002 fb1e 	bl	80037ec <HAL_TIM_MspPostInit>
  htim4.Instance = TIM4;
 80011b0:	4a27      	ldr	r2, [pc, #156]	; (8001250 <main+0x608>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b2:	9412      	str	r4, [sp, #72]	; 0x48
  htim4.Init.Period = M1_HALL_TIM_PERIOD;
 80011b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80011b8:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ba:	e9cd 441e 	strd	r4, r4, [sp, #120]	; 0x78
 80011be:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
  TIM_HallSensor_InitTypeDef sConfig = {0};
 80011c2:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 80011c6:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011ca:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ce:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011d2:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011d4:	61ac      	str	r4, [r5, #24]
  htim4.Instance = TIM4;
 80011d6:	602a      	str	r2, [r5, #0]
  htim4.Init.Period = M1_HALL_TIM_PERIOD;
 80011d8:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80011da:	f004 ff0b 	bl	8005ff4 <HAL_TIM_Base_Init>
 80011de:	b108      	cbz	r0, 80011e4 <main+0x59c>
 80011e0:	b672      	cpsid	i
  while (1)
 80011e2:	e7fe      	b.n	80011e2 <main+0x59a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80011e8:	a91e      	add	r1, sp, #120	; 0x78
 80011ea:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ec:	931e      	str	r3, [sp, #120]	; 0x78
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80011ee:	f005 f80b 	bl	8006208 <HAL_TIM_ConfigClockSource>
 80011f2:	b108      	cbz	r0, 80011f8 <main+0x5b0>
 80011f4:	b672      	cpsid	i
  while (1)
 80011f6:	e7fe      	b.n	80011f6 <main+0x5ae>
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011f8:	2300      	movs	r3, #0
 80011fa:	220e      	movs	r2, #14
  if (HAL_TIMEx_HallSensor_Init(&htim4, &sConfig) != HAL_OK)
 80011fc:	a916      	add	r1, sp, #88	; 0x58
 80011fe:	4628      	mov	r0, r5
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001200:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8001204:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
  if (HAL_TIMEx_HallSensor_Init(&htim4, &sConfig) != HAL_OK)
 8001208:	f005 fb0c 	bl	8006824 <HAL_TIMEx_HallSensor_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	b108      	cbz	r0, 8001214 <main+0x5cc>
 8001210:	b672      	cpsid	i
  while (1)
 8001212:	e7fe      	b.n	8001212 <main+0x5ca>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001214:	2250      	movs	r2, #80	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001216:	a910      	add	r1, sp, #64	; 0x40
 8001218:	4628      	mov	r0, r5
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800121a:	9312      	str	r3, [sp, #72]	; 0x48
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800121c:	9210      	str	r2, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800121e:	f005 fb6b 	bl	80068f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001222:	4603      	mov	r3, r0
 8001224:	b1b0      	cbz	r0, 8001254 <main+0x60c>
 8001226:	b672      	cpsid	i
  while (1)
 8001228:	e7fe      	b.n	8001228 <main+0x5e0>
 800122a:	bf00      	nop
 800122c:	20000888 	.word	0x20000888
 8001230:	40010300 	.word	0x40010300
 8001234:	20000690 	.word	0x20000690
 8001238:	40010304 	.word	0x40010304
 800123c:	20000828 	.word	0x20000828
 8001240:	40010308 	.word	0x40010308
 8001244:	200009dc 	.word	0x200009dc
 8001248:	40012c00 	.word	0x40012c00
 800124c:	200006e0 	.word	0x200006e0
 8001250:	40000800 	.word	0x40000800
  huart2.Instance = USART2;
 8001254:	4c4a      	ldr	r4, [pc, #296]	; (8001380 <main+0x738>)
 8001256:	494b      	ldr	r1, [pc, #300]	; (8001384 <main+0x73c>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001258:	60a0      	str	r0, [r4, #8]
  huart2.Init.BaudRate = 1843200;
 800125a:	f44f 12e1 	mov.w	r2, #1843200	; 0x1c2000
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800125e:	4620      	mov	r0, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001260:	250c      	movs	r5, #12
  huart2.Init.BaudRate = 1843200;
 8001262:	e9c4 1200 	strd	r1, r2, [r4]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001266:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800126a:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800126e:	e9c4 3308 	strd	r3, r3, [r4, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001272:	62a3      	str	r3, [r4, #40]	; 0x28
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001274:	6165      	str	r5, [r4, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001276:	f005 fce9 	bl	8006c4c <HAL_UART_Init>
 800127a:	4601      	mov	r1, r0
 800127c:	b108      	cbz	r0, 8001282 <main+0x63a>
 800127e:	b672      	cpsid	i
  while (1)
 8001280:	e7fe      	b.n	8001280 <main+0x638>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001282:	4620      	mov	r0, r4
 8001284:	f005 ffb8 	bl	80071f8 <HAL_UARTEx_SetTxFifoThreshold>
 8001288:	4601      	mov	r1, r0
 800128a:	b108      	cbz	r0, 8001290 <main+0x648>
 800128c:	b672      	cpsid	i
  while (1)
 800128e:	e7fe      	b.n	800128e <main+0x646>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001290:	4620      	mov	r0, r4
 8001292:	f005 ffef 	bl	8007274 <HAL_UARTEx_SetRxFifoThreshold>
 8001296:	b108      	cbz	r0, 800129c <main+0x654>
 8001298:	b672      	cpsid	i
  while (1)
 800129a:	e7fe      	b.n	800129a <main+0x652>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800129c:	4620      	mov	r0, r4
 800129e:	f005 ff8d 	bl	80071bc <HAL_UARTEx_DisableFifoMode>
 80012a2:	4604      	mov	r4, r0
 80012a4:	b108      	cbz	r0, 80012aa <main+0x662>
 80012a6:	b672      	cpsid	i
  while (1)
 80012a8:	e7fe      	b.n	80012a8 <main+0x660>
  MX_MotorControl_Init();
 80012aa:	f000 fe09 	bl	8001ec0 <MX_MotorControl_Init>
  huart3.Instance = USART3;
 80012ae:	4836      	ldr	r0, [pc, #216]	; (8001388 <main+0x740>)
 80012b0:	4936      	ldr	r1, [pc, #216]	; (800138c <main+0x744>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012b2:	6084      	str	r4, [r0, #8]
  huart3.Init.BaudRate = 115200;
 80012b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart3.Init.Parity = UART_PARITY_NONE;
 80012b8:	e9c0 4403 	strd	r4, r4, [r0, #12]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012bc:	e9c0 5405 	strd	r5, r4, [r0, #20]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012c0:	e9c0 4407 	strd	r4, r4, [r0, #28]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012c4:	e9c0 4409 	strd	r4, r4, [r0, #36]	; 0x24
  huart3.Init.BaudRate = 115200;
 80012c8:	e9c0 1200 	strd	r1, r2, [r0]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012cc:	f005 fcbe 	bl	8006c4c <HAL_UART_Init>
 80012d0:	b108      	cbz	r0, 80012d6 <main+0x68e>
 80012d2:	b672      	cpsid	i
  while (1)
 80012d4:	e7fe      	b.n	80012d4 <main+0x68c>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012d6:	2100      	movs	r1, #0
 80012d8:	482b      	ldr	r0, [pc, #172]	; (8001388 <main+0x740>)
 80012da:	f005 ff8d 	bl	80071f8 <HAL_UARTEx_SetTxFifoThreshold>
 80012de:	4601      	mov	r1, r0
 80012e0:	b108      	cbz	r0, 80012e6 <main+0x69e>
 80012e2:	b672      	cpsid	i
  while (1)
 80012e4:	e7fe      	b.n	80012e4 <main+0x69c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012e6:	4828      	ldr	r0, [pc, #160]	; (8001388 <main+0x740>)
 80012e8:	f005 ffc4 	bl	8007274 <HAL_UARTEx_SetRxFifoThreshold>
 80012ec:	b108      	cbz	r0, 80012f2 <main+0x6aa>
 80012ee:	b672      	cpsid	i
  while (1)
 80012f0:	e7fe      	b.n	80012f0 <main+0x6a8>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80012f2:	4825      	ldr	r0, [pc, #148]	; (8001388 <main+0x740>)
 80012f4:	f005 ff62 	bl	80071bc <HAL_UARTEx_DisableFifoMode>
 80012f8:	4604      	mov	r4, r0
 80012fa:	b108      	cbz	r0, 8001300 <main+0x6b8>
 80012fc:	b672      	cpsid	i
  while (1)
 80012fe:	e7fe      	b.n	80012fe <main+0x6b6>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 8001300:	2201      	movs	r2, #1
 8001302:	2104      	movs	r1, #4
 8001304:	2018      	movs	r0, #24
 8001306:	f003 fcb5 	bl	8004c74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800130a:	2018      	movs	r0, #24
 800130c:	f003 fcea 	bl	8004ce4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001310:	4622      	mov	r2, r4
 8001312:	4621      	mov	r1, r4
 8001314:	2019      	movs	r0, #25
 8001316:	f003 fcad 	bl	8004c74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800131a:	2019      	movs	r0, #25
 800131c:	f003 fce2 	bl	8004ce4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001320:	4622      	mov	r2, r4
 8001322:	2102      	movs	r1, #2
 8001324:	2012      	movs	r0, #18
 8001326:	f003 fca5 	bl	8004c74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800132a:	2012      	movs	r0, #18
 800132c:	f003 fcda 	bl	8004ce4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 8001330:	4622      	mov	r2, r4
 8001332:	2103      	movs	r1, #3
 8001334:	201e      	movs	r0, #30
 8001336:	f003 fc9d 	bl	8004c74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800133a:	201e      	movs	r0, #30
 800133c:	f003 fcd2 	bl	8004ce4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 8001340:	2201      	movs	r2, #1
 8001342:	2103      	movs	r1, #3
 8001344:	2026      	movs	r0, #38	; 0x26
 8001346:	f003 fc95 	bl	8004c74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 800134a:	2026      	movs	r0, #38	; 0x26
 800134c:	f003 fcca 	bl	8004ce4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8001350:	4622      	mov	r2, r4
 8001352:	2103      	movs	r1, #3
 8001354:	2028      	movs	r0, #40	; 0x28
 8001356:	f003 fc8d 	bl	8004c74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800135a:	2028      	movs	r0, #40	; 0x28
 800135c:	f003 fcc2 	bl	8004ce4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8001360:	4622      	mov	r2, r4
 8001362:	4621      	mov	r1, r4
 8001364:	2039      	movs	r0, #57	; 0x39
 8001366:	f003 fc85 	bl	8004c74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 800136a:	2039      	movs	r0, #57	; 0x39
 800136c:	f003 fcba 	bl	8004ce4 <HAL_NVIC_EnableIRQ>
  HAL_UART_Transmit(&huart3, "Hello world!", 12, HAL_MAX_DELAY);
 8001370:	4907      	ldr	r1, [pc, #28]	; (8001390 <main+0x748>)
 8001372:	4805      	ldr	r0, [pc, #20]	; (8001388 <main+0x740>)
 8001374:	f04f 33ff 	mov.w	r3, #4294967295
 8001378:	220c      	movs	r2, #12
 800137a:	f005 fe79 	bl	8007070 <HAL_UART_Transmit>
  while (1)
 800137e:	e7fe      	b.n	800137e <main+0x736>
 8001380:	20000a4c 	.word	0x20000a4c
 8001384:	40004400 	.word	0x40004400
 8001388:	2000072c 	.word	0x2000072c
 800138c:	40004800 	.word	0x40004800
 8001390:	08009650 	.word	0x08009650

08001394 <Error_Handler>:
 8001394:	b672      	cpsid	i
  while (1)
 8001396:	e7fe      	b.n	8001396 <Error_Handler+0x2>

08001398 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 8001398:	4b01      	ldr	r3, [pc, #4]	; (80013a0 <MC_StartMotor1+0x8>)
 800139a:	6818      	ldr	r0, [r3, #0]
 800139c:	f000 b83c 	b.w	8001418 <MCI_StartMotor>
 80013a0:	20001d64 	.word	0x20001d64

080013a4 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 80013a4:	4b01      	ldr	r3, [pc, #4]	; (80013ac <MC_StopMotor1+0x8>)
 80013a6:	6818      	ldr	r0, [r3, #0]
 80013a8:	f000 b840 	b.w	800142c <MCI_StopMotor>
 80013ac:	20001d64 	.word	0x20001d64

080013b0 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 80013b0:	4b01      	ldr	r3, [pc, #4]	; (80013b8 <MC_GetSTMStateMotor1+0x8>)
 80013b2:	6818      	ldr	r0, [r3, #0]
 80013b4:	f000 b882 	b.w	80014bc <MCI_GetSTMState>
 80013b8:	20001d64 	.word	0x20001d64

080013bc <MCI_Init>:
  * @param  pSTC the speed and torque controller used by the MCI.
  * @param  pFOCVars pointer to FOC vars to be used by MCI.
  * @retval none.
  */
__weak void MCI_Init( MCI_Handle_t * pHandle, STM_Handle_t * pSTM, SpeednTorqCtrl_Handle_t * pSTC, pFOCVars_t pFOCVars )
{
 80013bc:	b410      	push	{r4}
  pHandle->pSTM = pSTM;
  pHandle->pSTC = pSTC;
  pHandle->pFOCVars = pFOCVars;

  /* Buffer related initialization */
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 80013be:	2400      	movs	r4, #0
 80013c0:	7304      	strb	r4, [r0, #12]
  pHandle->hFinalSpeed = 0;
 80013c2:	81c4      	strh	r4, [r0, #14]
  pHandle->hFinalTorque = 0;
 80013c4:	8204      	strh	r4, [r0, #16]
  pHandle->hDurationms = 0;
 80013c6:	82c4      	strh	r4, [r0, #22]
  pHandle->CommandState = MCI_BUFFER_EMPTY;
 80013c8:	7604      	strb	r4, [r0, #24]
  pHandle->pSTC = pSTC;
 80013ca:	e9c0 1200 	strd	r1, r2, [r0]
}
 80013ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->pFOCVars = pFOCVars;
 80013d2:	6083      	str	r3, [r0, #8]
}
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop

080013d8 <MCI_ExecSpeedRamp>:
  *         is possible to set 0 to perform an instantaneous change in the
  *         value.
  * @retval none.
  */
__weak void MCI_ExecSpeedRamp( MCI_Handle_t * pHandle,  int16_t hFinalSpeed, uint16_t hDurationms )
{
 80013d8:	b410      	push	{r4}
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
  pHandle->hFinalSpeed = hFinalSpeed;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013da:	f240 1301 	movw	r3, #257	; 0x101
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 80013de:	2401      	movs	r4, #1
 80013e0:	7304      	strb	r4, [r0, #12]
  pHandle->hFinalSpeed = hFinalSpeed;
 80013e2:	81c1      	strh	r1, [r0, #14]
  pHandle->LastModalitySetByUser = STC_SPEED_MODE;
}
 80013e4:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->hDurationms = hDurationms;
 80013e8:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013ea:	8303      	strh	r3, [r0, #24]
}
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop

080013f0 <MCI_ExecTorqueRamp>:
  *         is possible to set 0 to perform an instantaneous change in the
  *         value.
  * @retval none.
  */
__weak void MCI_ExecTorqueRamp( MCI_Handle_t * pHandle,  int16_t hFinalTorque, uint16_t hDurationms )
{
 80013f0:	b410      	push	{r4}
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
  pHandle->hFinalTorque = hFinalTorque;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80013f2:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 80013f4:	2402      	movs	r4, #2
 80013f6:	7304      	strb	r4, [r0, #12]
  pHandle->hFinalTorque = hFinalTorque;
 80013f8:	8201      	strh	r1, [r0, #16]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 80013fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->hDurationms = hDurationms;
 80013fe:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001400:	8303      	strh	r3, [r0, #24]
}
 8001402:	4770      	bx	lr

08001404 <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences( MCI_Handle_t * pHandle, qd_t Iqdref )
{
 8001404:	b082      	sub	sp, #8
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8001406:	2203      	movs	r2, #3
  pHandle->Iqdref.q = Iqdref.q;
  pHandle->Iqdref.d = Iqdref.d;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001408:	2301      	movs	r3, #1
  pHandle->Iqdref.q = Iqdref.q;
 800140a:	f8c0 1012 	str.w	r1, [r0, #18]
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 800140e:	7302      	strb	r2, [r0, #12]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001410:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8001412:	b002      	add	sp, #8
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop

08001418 <MCI_StartMotor>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StartMotor( MCI_Handle_t * pHandle )
{
 8001418:	b510      	push	{r4, lr}
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 800141a:	2103      	movs	r1, #3
{
 800141c:	4604      	mov	r4, r0
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 800141e:	6800      	ldr	r0, [r0, #0]
 8001420:	f007 ffc0 	bl	80093a4 <STM_NextState>

  if ( RetVal == true )
 8001424:	b108      	cbz	r0, 800142a <MCI_StartMotor+0x12>
  {
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001426:	2301      	movs	r3, #1
 8001428:	7623      	strb	r3, [r4, #24]
  }

  return RetVal;
}
 800142a:	bd10      	pop	{r4, pc}

0800142c <MCI_StopMotor>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StopMotor( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, ANY_STOP );
 800142c:	6800      	ldr	r0, [r0, #0]
 800142e:	2107      	movs	r1, #7
 8001430:	f007 bfb8 	b.w	80093a4 <STM_NextState>

08001434 <MCI_FaultAcknowledged>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_FaultAcknowledged( MCI_Handle_t * pHandle )
{
  return STM_FaultAcknowledged( pHandle->pSTM );
 8001434:	6800      	ldr	r0, [r0, #0]
 8001436:	f008 b82b 	b.w	8009490 <STM_FaultAcknowledged>
 800143a:	bf00      	nop

0800143c <MCI_EncoderAlign>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_EncoderAlign( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, IDLE_ALIGNMENT );
 800143c:	6800      	ldr	r0, [r0, #0]
 800143e:	2101      	movs	r1, #1
 8001440:	f007 bfb0 	b.w	80093a4 <STM_NextState>

08001444 <MCI_ExecBufferedCommands>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none.
  */
__weak void MCI_ExecBufferedCommands( MCI_Handle_t * pHandle )
{
  if ( pHandle != MC_NULL )
 8001444:	b178      	cbz	r0, 8001466 <MCI_ExecBufferedCommands+0x22>
{
 8001446:	b510      	push	{r4, lr}
  {
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001448:	7e03      	ldrb	r3, [r0, #24]
 800144a:	2b01      	cmp	r3, #1
 800144c:	4604      	mov	r4, r0
 800144e:	d000      	beq.n	8001452 <MCI_ExecBufferedCommands+0xe>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
      }
    }
  }
}
 8001450:	bd10      	pop	{r4, pc}
      switch ( pHandle->lastCommand )
 8001452:	7b01      	ldrb	r1, [r0, #12]
 8001454:	2902      	cmp	r1, #2
 8001456:	d020      	beq.n	800149a <MCI_ExecBufferedCommands+0x56>
 8001458:	2903      	cmp	r1, #3
 800145a:	d005      	beq.n	8001468 <MCI_ExecBufferedCommands+0x24>
 800145c:	2901      	cmp	r1, #1
 800145e:	d00c      	beq.n	800147a <MCI_ExecBufferedCommands+0x36>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 8001460:	2303      	movs	r3, #3
 8001462:	7623      	strb	r3, [r4, #24]
}
 8001464:	bd10      	pop	{r4, pc}
 8001466:	4770      	bx	lr
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8001468:	6882      	ldr	r2, [r0, #8]
 800146a:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 800146e:	f8d0 3012 	ldr.w	r3, [r0, #18]
 8001472:	6113      	str	r3, [r2, #16]
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8001474:	2302      	movs	r3, #2
 8001476:	7623      	strb	r3, [r4, #24]
}
 8001478:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 800147a:	6883      	ldr	r3, [r0, #8]
 800147c:	2200      	movs	r2, #0
 800147e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_SPEED_MODE );
 8001482:	6840      	ldr	r0, [r0, #4]
 8001484:	f007 fece 	bl	8009224 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms );
 8001488:	8ae2      	ldrh	r2, [r4, #22]
 800148a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800148e:	6860      	ldr	r0, [r4, #4]
 8001490:	f007 fecc 	bl	800922c <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 8001494:	2800      	cmp	r0, #0
 8001496:	d0e3      	beq.n	8001460 <MCI_ExecBufferedCommands+0x1c>
 8001498:	e7ec      	b.n	8001474 <MCI_ExecBufferedCommands+0x30>
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 800149a:	6883      	ldr	r3, [r0, #8]
 800149c:	2100      	movs	r1, #0
 800149e:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 80014a2:	6840      	ldr	r0, [r0, #4]
 80014a4:	f007 febe 	bl	8009224 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 80014a8:	8ae2      	ldrh	r2, [r4, #22]
 80014aa:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 80014ae:	6860      	ldr	r0, [r4, #4]
 80014b0:	f007 febc 	bl	800922c <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 80014b4:	2800      	cmp	r0, #0
 80014b6:	d0d3      	beq.n	8001460 <MCI_ExecBufferedCommands+0x1c>
 80014b8:	e7dc      	b.n	8001474 <MCI_ExecBufferedCommands+0x30>
 80014ba:	bf00      	nop

080014bc <MCI_GetSTMState>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak State_t  MCI_GetSTMState( MCI_Handle_t * pHandle )
{
  return STM_GetState( pHandle->pSTM );
 80014bc:	6800      	ldr	r0, [r0, #0]
 80014be:	f007 bfe5 	b.w	800948c <STM_GetState>
 80014c2:	bf00      	nop

080014c4 <MCI_GetControlMode>:
  *         these two values: STC_TORQUE_MODE or STC_SPEED_MODE.
  */
__weak STC_Modality_t MCI_GetControlMode( MCI_Handle_t * pHandle )
{
  return pHandle->LastModalitySetByUser;
}
 80014c4:	7e40      	ldrb	r0, [r0, #25]
 80014c6:	4770      	bx	lr

080014c8 <MCI_GetLastRampFinalSpeed>:
  *         of HZ.
  */
__weak int16_t MCI_GetLastRampFinalSpeed( MCI_Handle_t * pHandle )
 {
   return  pHandle->hFinalSpeed;
 }
 80014c8:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop

080014d0 <MCI_GetLastRampFinalTorque>:
  * @retval int16_t last ramp final torque sent by the user expressed in digit
  */
__weak int16_t MCI_GetLastRampFinalTorque( MCI_Handle_t * pHandle )
{
    return pHandle->hFinalTorque;
}
 80014d0:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop

080014d8 <MCI_GetLastRampFinalDuration>:
  * @retval uint16_t last ramp final torque sent by the user expressed in digit
  */
__weak uint16_t MCI_GetLastRampFinalDuration( MCI_Handle_t * pHandle )
{
    return pHandle->hDurationms;
}
 80014d8:	8ac0      	ldrh	r0, [r0, #22]
 80014da:	4770      	bx	lr

080014dc <MCI_StopRamp>:
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp( MCI_Handle_t * pHandle)
{
   STC_StopRamp( pHandle->pSTC );
 80014dc:	6840      	ldr	r0, [r0, #4]
 80014de:	f007 beed 	b.w	80092bc <STC_StopRamp>
 80014e2:	bf00      	nop

080014e4 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit( MCI_Handle_t * pHandle )
{
 80014e4:	b508      	push	{r3, lr}
  SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor( pHandle->pSTC );
 80014e6:	6840      	ldr	r0, [r0, #4]
 80014e8:	f007 fe82 	bl	80091f0 <STC_GetSpeedSensor>

  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
}
 80014ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
 80014f0:	f007 be2c 	b.w	800914c <SPD_GetAvrgMecSpeedUnit>

080014f4 <MCI_GetMecSpeedRefUnit>:
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit( MCI_Handle_t * pHandle )
{
  return ( STC_GetMecSpeedRefUnit( pHandle->pSTC ) );
 80014f4:	6840      	ldr	r0, [r0, #4]
 80014f6:	f007 be85 	b.w	8009204 <STC_GetMecSpeedRefUnit>
 80014fa:	bf00      	nop

080014fc <MCI_GetIab>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iab );
 80014fc:	6882      	ldr	r2, [r0, #8]
 80014fe:	6810      	ldr	r0, [r2, #0]
 8001500:	2300      	movs	r3, #0
 8001502:	b282      	uxth	r2, r0
 8001504:	f362 030f 	bfi	r3, r2, #0, #16
 8001508:	0c00      	lsrs	r0, r0, #16
 800150a:	f360 431f 	bfi	r3, r0, #16, #16
{
 800150e:	b082      	sub	sp, #8
}
 8001510:	4618      	mov	r0, r3
 8001512:	b002      	add	sp, #8
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop

08001518 <MCI_GetIalphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Ialphabeta );
 8001518:	6882      	ldr	r2, [r0, #8]
 800151a:	6850      	ldr	r0, [r2, #4]
 800151c:	2300      	movs	r3, #0
 800151e:	b282      	uxth	r2, r0
 8001520:	f362 030f 	bfi	r3, r2, #0, #16
 8001524:	0c00      	lsrs	r0, r0, #16
 8001526:	f360 431f 	bfi	r3, r0, #16, #16
{
 800152a:	b082      	sub	sp, #8
}
 800152c:	4618      	mov	r0, r3
 800152e:	b002      	add	sp, #8
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop

08001534 <MCI_GetIqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqd );
 8001534:	6882      	ldr	r2, [r0, #8]
 8001536:	68d0      	ldr	r0, [r2, #12]
 8001538:	2300      	movs	r3, #0
 800153a:	b282      	uxth	r2, r0
 800153c:	f362 030f 	bfi	r3, r2, #0, #16
 8001540:	0c00      	lsrs	r0, r0, #16
 8001542:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001546:	b082      	sub	sp, #8
}
 8001548:	4618      	mov	r0, r3
 800154a:	b002      	add	sp, #8
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop

08001550 <MCI_GetIqdref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqdref );
 8001550:	6882      	ldr	r2, [r0, #8]
 8001552:	6910      	ldr	r0, [r2, #16]
 8001554:	2300      	movs	r3, #0
 8001556:	b282      	uxth	r2, r0
 8001558:	f362 030f 	bfi	r3, r2, #0, #16
 800155c:	0c00      	lsrs	r0, r0, #16
 800155e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001562:	b082      	sub	sp, #8
}
 8001564:	4618      	mov	r0, r3
 8001566:	b002      	add	sp, #8
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop

0800156c <MCI_GetVqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Vqd );
 800156c:	6882      	ldr	r2, [r0, #8]
 800156e:	f8d2 0016 	ldr.w	r0, [r2, #22]
 8001572:	2300      	movs	r3, #0
 8001574:	b282      	uxth	r2, r0
 8001576:	f362 030f 	bfi	r3, r2, #0, #16
 800157a:	0c00      	lsrs	r0, r0, #16
 800157c:	f360 431f 	bfi	r3, r0, #16, #16
{
 8001580:	b082      	sub	sp, #8
}
 8001582:	4618      	mov	r0, r3
 8001584:	b002      	add	sp, #8
 8001586:	4770      	bx	lr

08001588 <MCI_GetValphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Valphabeta );
 8001588:	6882      	ldr	r2, [r0, #8]
 800158a:	f8d2 001a 	ldr.w	r0, [r2, #26]
 800158e:	2300      	movs	r3, #0
 8001590:	b282      	uxth	r2, r0
 8001592:	f362 030f 	bfi	r3, r2, #0, #16
 8001596:	0c00      	lsrs	r0, r0, #16
 8001598:	f360 431f 	bfi	r3, r0, #16, #16
{
 800159c:	b082      	sub	sp, #8
}
 800159e:	4618      	mov	r0, r3
 80015a0:	b002      	add	sp, #8
 80015a2:	4770      	bx	lr

080015a4 <MCI_GetTeref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval int16_t Teref
  */
__weak int16_t MCI_GetTeref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->hTeref );
 80015a4:	6883      	ldr	r3, [r0, #8]
}
 80015a6:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 80015aa:	4770      	bx	lr

080015ac <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref( MCI_Handle_t * pHandle )
{
 80015ac:	b510      	push	{r4, lr}
  pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref( pHandle->pSTC );
 80015ae:	e9d0 0401 	ldrd	r0, r4, [r0, #4]
 80015b2:	f007 febd 	bl	8009330 <STC_GetDefaultIqdref>
 80015b6:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80015ba:	8220      	strh	r0, [r4, #16]
 80015bc:	8263      	strh	r3, [r4, #18]
}
 80015be:	bd10      	pop	{r4, pc}

080015c0 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format
  * @retval Stator values alpha and beta in alphabeta_t format
  */
__weak alphabeta_t MCM_Clarke( ab_t Input  )
{
 80015c0:	b203      	sxth	r3, r0
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;

  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 80015c2:	f644 11e6 	movw	r1, #18918	; 0x49e6
 80015c6:	f3c0 400f 	ubfx	r0, r0, #16, #16
  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;
 80015ca:	fb13 f201 	smulbb	r2, r3, r1
  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 80015ce:	fb10 f101 	smulbb	r1, r0, r1
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */

  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 80015d2:	4250      	negs	r0, r2
 80015d4:	eba0 0041 	sub.w	r0, r0, r1, lsl #1
                 ( b_divSQRT3_tmp ) ) >> 15;
#endif

  /* Check saturation of Ibeta */
  if ( wbeta_tmp > INT16_MAX )
 80015d8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 80015dc:	b084      	sub	sp, #16
  if ( wbeta_tmp > INT16_MAX )
 80015de:	da05      	bge.n	80015ec <MCM_Clarke+0x2c>
 80015e0:	13c1      	asrs	r1, r0, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if ( wbeta_tmp < ( -32768 ) )
 80015e2:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
 80015e6:	da0c      	bge.n	8001602 <MCM_Clarke+0x42>
 80015e8:	4a09      	ldr	r2, [pc, #36]	; (8001610 <MCM_Clarke+0x50>)
 80015ea:	e001      	b.n	80015f0 <MCM_Clarke+0x30>
 80015ec:	f647 72ff 	movw	r2, #32767	; 0x7fff
  if ( Output.beta == ( int16_t )( -32768 ) )
  {
    Output.beta = -32767;
  }

  return ( Output );
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	2000      	movs	r0, #0
 80015f4:	b292      	uxth	r2, r2
 80015f6:	f363 000f 	bfi	r0, r3, #0, #16
 80015fa:	f362 401f 	bfi	r0, r2, #16, #16
}
 80015fe:	b004      	add	sp, #16
 8001600:	4770      	bx	lr
    hbeta_tmp = ( int16_t )( wbeta_tmp );
 8001602:	4803      	ldr	r0, [pc, #12]	; (8001610 <MCM_Clarke+0x50>)
 8001604:	b20a      	sxth	r2, r1
 8001606:	4282      	cmp	r2, r0
 8001608:	bfb8      	it	lt
 800160a:	4602      	movlt	r2, r0
 800160c:	e7f0      	b.n	80015f0 <MCM_Clarke+0x30>
 800160e:	bf00      	nop
 8001610:	ffff8001 	.word	0xffff8001

08001614 <MCM_Trig_Functions>:
    uint32_t CordicRdata;
    Trig_Components Components;
  } CosSin;

  /* Configure CORDIC */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8001614:	4b09      	ldr	r3, [pc, #36]	; (800163c <MCM_Trig_Functions+0x28>)
  LL_CORDIC_WriteData(CORDIC, 0x7FFF0000 + (uint32_t) hAngle);
 8001616:	f100 40ff 	add.w	r0, r0, #2139095040	; 0x7f800000
 800161a:	f500 00fe 	add.w	r0, r0, #8323072	; 0x7f0000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 800161e:	f04f 1260 	mov.w	r2, #6291552	; 0x600060
 8001622:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8001624:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001626:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components);
 8001628:	2000      	movs	r0, #0
 800162a:	b29a      	uxth	r2, r3
 800162c:	f362 000f 	bfi	r0, r2, #0, #16
 8001630:	0c1b      	lsrs	r3, r3, #16
{
 8001632:	b082      	sub	sp, #8
  return (CosSin.Components);
 8001634:	f363 401f 	bfi	r0, r3, #16, #16

}
 8001638:	b002      	add	sp, #8
 800163a:	4770      	bx	lr
 800163c:	40020c00 	.word	0x40020c00

08001640 <MCM_Park>:
{
 8001640:	b570      	push	{r4, r5, r6, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	4605      	mov	r5, r0
 8001646:	9001      	str	r0, [sp, #4]
 8001648:	4606      	mov	r6, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 800164a:	4608      	mov	r0, r1
 800164c:	f7ff ffe2 	bl	8001614 <MCM_Trig_Functions>
 8001650:	b22d      	sxth	r5, r5
 8001652:	b204      	sxth	r4, r0
 8001654:	1436      	asrs	r6, r6, #16
 8001656:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 8001658:	fb05 f204 	mul.w	r2, r5, r4
  wqd_tmp = ( q_tmp_1 - q_tmp_2 ) >> 15;
 800165c:	fb06 2210 	mls	r2, r6, r0, r2
  if ( wqd_tmp > INT16_MAX )
 8001660:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8001664:	da12      	bge.n	800168c <MCM_Park+0x4c>
 8001666:	13d3      	asrs	r3, r2, #15
  else if ( wqd_tmp < ( -32768 ) )
 8001668:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800166c:	4914      	ldr	r1, [pc, #80]	; (80016c0 <MCM_Park+0x80>)
 800166e:	da21      	bge.n	80016b4 <MCM_Park+0x74>
  d_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hCos;
 8001670:	fb04 f406 	mul.w	r4, r4, r6
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8001674:	fb05 4000 	mla	r0, r5, r0, r4
  if ( wqd_tmp > INT16_MAX )
 8001678:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 800167c:	ea4f 32e0 	mov.w	r2, r0, asr #15
  if ( wqd_tmp > INT16_MAX )
 8001680:	da07      	bge.n	8001692 <MCM_Park+0x52>
  else if ( wqd_tmp < ( -32768 ) )
 8001682:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 8001686:	da0f      	bge.n	80016a8 <MCM_Park+0x68>
 8001688:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <MCM_Park+0x80>)
 800168a:	e004      	b.n	8001696 <MCM_Park+0x56>
 800168c:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8001690:	e7ee      	b.n	8001670 <MCM_Park+0x30>
 8001692:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return ( Output );
 8001696:	b28a      	uxth	r2, r1
 8001698:	2000      	movs	r0, #0
 800169a:	b29b      	uxth	r3, r3
 800169c:	f362 000f 	bfi	r0, r2, #0, #16
 80016a0:	f363 401f 	bfi	r0, r3, #16, #16
}
 80016a4:	b004      	add	sp, #16
 80016a6:	bd70      	pop	{r4, r5, r6, pc}
    hqd_tmp = ( int16_t )( wqd_tmp );
 80016a8:	4805      	ldr	r0, [pc, #20]	; (80016c0 <MCM_Park+0x80>)
 80016aa:	b213      	sxth	r3, r2
 80016ac:	4283      	cmp	r3, r0
 80016ae:	bfb8      	it	lt
 80016b0:	4603      	movlt	r3, r0
 80016b2:	e7f0      	b.n	8001696 <MCM_Park+0x56>
    hqd_tmp = ( int16_t )( wqd_tmp );
 80016b4:	b21a      	sxth	r2, r3
 80016b6:	4291      	cmp	r1, r2
 80016b8:	bfb8      	it	lt
 80016ba:	4611      	movlt	r1, r2
 80016bc:	e7d8      	b.n	8001670 <MCM_Park+0x30>
 80016be:	bf00      	nop
 80016c0:	ffff8001 	.word	0xffff8001

080016c4 <MCM_Rev_Park>:
{
 80016c4:	b530      	push	{r4, r5, lr}
 80016c6:	b085      	sub	sp, #20
 80016c8:	4604      	mov	r4, r0
 80016ca:	9001      	str	r0, [sp, #4]
 80016cc:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 80016ce:	4608      	mov	r0, r1
 80016d0:	f7ff ffa0 	bl	8001614 <MCM_Trig_Functions>
 80016d4:	142d      	asrs	r5, r5, #16
 80016d6:	1403      	asrs	r3, r0, #16
 80016d8:	b224      	sxth	r4, r4
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 80016da:	fb05 f203 	mul.w	r2, r5, r3
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 80016de:	b200      	sxth	r0, r0
  Output.alpha = ( int16_t )( ( ( alpha_tmp1 ) + ( alpha_tmp2 ) ) >> 15 );
 80016e0:	fb04 2200 	mla	r2, r4, r0, r2
  beta_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hCos;
 80016e4:	fb00 f005 	mul.w	r0, r0, r5
  Output.beta = ( int16_t )( ( beta_tmp2 - beta_tmp1 ) >> 15 );
 80016e8:	fb04 0313 	mls	r3, r4, r3, r0
  return ( Output );
 80016ec:	f3c2 32cf 	ubfx	r2, r2, #15, #16
 80016f0:	2000      	movs	r0, #0
 80016f2:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 80016f6:	f362 000f 	bfi	r0, r2, #0, #16
 80016fa:	f363 401f 	bfi	r0, r3, #16, #16
}
 80016fe:	b005      	add	sp, #20
 8001700:	bd30      	pop	{r4, r5, pc}
 8001702:	bf00      	nop

08001704 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt( int32_t wInput )
{
  int32_t wtemprootnew;

  if ( wInput > 0 )
 8001704:	2800      	cmp	r0, #0
 8001706:	dd09      	ble.n	800171c <MCM_Sqrt+0x18>
 8001708:	b672      	cpsid	i
  {

    /* disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 800170a:	4b05      	ldr	r3, [pc, #20]	; (8001720 <MCM_Sqrt+0x1c>)
 800170c:	f240 1269 	movw	r2, #361	; 0x169
 8001710:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 8001712:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8001714:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, (uint32_t) (wInput));
    /* Read sqrt and return */
    wtemprootnew = ((int32_t) (LL_CORDIC_ReadData(CORDIC))>>15);
 8001716:	13c0      	asrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 8001718:	b662      	cpsie	i
}
 800171a:	4770      	bx	lr
	__enable_irq();

  }
  else
  {
    wtemprootnew = ( int32_t )0;
 800171c:	2000      	movs	r0, #0
  }

  return ( wtemprootnew );
}
 800171e:	4770      	bx	lr
 8001720:	40020c00 	.word	0x40020c00

08001724 <FOC_Clear>:
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 8001724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001726:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
  /* USER CODE END FOC_Clear 0 */
  ab_t NULL_ab = {(int16_t)0, (int16_t)0};
  qd_t NULL_qd = {(int16_t)0, (int16_t)0};
  alphabeta_t NULL_alphabeta = {(int16_t)0, (int16_t)0};

  FOCVars[bMotor].Iab = NULL_ab;
 800172a:	4b1b      	ldr	r3, [pc, #108]	; (8001798 <FOC_Clear+0x74>)
 800172c:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 8001730:	eb03 0c41 	add.w	ip, r3, r1, lsl #1
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 8001734:	004a      	lsls	r2, r1, #1
  FOCVars[bMotor].Iab = NULL_ab;
 8001736:	2500      	movs	r5, #0
{
 8001738:	4604      	mov	r4, r0
  FOCVars[bMotor].Iqd = NULL_qd;
 800173a:	f102 070c 	add.w	r7, r2, #12
  FOCVars[bMotor].Iqdref = NULL_qd;
  FOCVars[bMotor].hTeref = (int16_t)0;
 800173e:	2626      	movs	r6, #38	; 0x26
  FOCVars[bMotor].Vqd = NULL_qd;
 8001740:	3216      	adds	r2, #22
  FOCVars[bMotor].Iab = NULL_ab;
 8001742:	f843 5011 	str.w	r5, [r3, r1, lsl #1]
  FOCVars[bMotor].Iqd = NULL_qd;
 8001746:	eb07 0e03 	add.w	lr, r7, r3
  FOCVars[bMotor].Iab = NULL_ab;
 800174a:	f8cc 5004 	str.w	r5, [ip, #4]
  FOCVars[bMotor].hTeref = (int16_t)0;
 800174e:	fb06 3604 	mla	r6, r6, r4, r3
  FOCVars[bMotor].Vqd = NULL_qd;
 8001752:	eb02 0c03 	add.w	ip, r2, r3
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001756:	4811      	ldr	r0, [pc, #68]	; (800179c <FOC_Clear+0x78>)
  FOCVars[bMotor].Iqd = NULL_qd;
 8001758:	50fd      	str	r5, [r7, r3]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 800175a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 800175e:	f8ce 5004 	str.w	r5, [lr, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 8001762:	4629      	mov	r1, r5
  FOCVars[bMotor].hTeref = (int16_t)0;
 8001764:	83f5      	strh	r5, [r6, #30]
  FOCVars[bMotor].Vqd = NULL_qd;
 8001766:	50d5      	str	r5, [r2, r3]
 8001768:	f8cc 5004 	str.w	r5, [ip, #4]
  FOCVars[bMotor].hElAngle = (int16_t)0;
 800176c:	8435      	strh	r5, [r6, #32]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 800176e:	f006 fc8f 	bl	8008090 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], (int32_t)0);
 8001772:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <FOC_Clear+0x7c>)
 8001774:	4629      	mov	r1, r5
 8001776:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800177a:	f006 fc89 	bl	8008090 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 800177e:	4b09      	ldr	r3, [pc, #36]	; (80017a4 <FOC_Clear+0x80>)
 8001780:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001784:	f007 fd36 	bl	80091f4 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001788:	4b07      	ldr	r3, [pc, #28]	; (80017a8 <FOC_Clear+0x84>)
 800178a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 800178e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001792:	f000 bcdf 	b.w	8002154 <PWMC_SwitchOffPWM>
 8001796:	bf00      	nop
 8001798:	20000b18 	.word	0x20000b18
 800179c:	20000448 	.word	0x20000448
 80017a0:	20000444 	.word	0x20000444
 80017a4:	2000044c 	.word	0x2000044c
 80017a8:	20000b10 	.word	0x20000b10

080017ac <MCboot>:
{
 80017ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  STM_Init(&STM[M1]);
 80017b0:	f8df b110 	ldr.w	fp, [pc, #272]	; 80018c4 <MCboot+0x118>
  bMCBootCompleted = 0;
 80017b4:	f8df 9110 	ldr.w	r9, [pc, #272]	; 80018c8 <MCboot+0x11c>
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017b8:	4f32      	ldr	r7, [pc, #200]	; (8001884 <MCboot+0xd8>)
  pCLM[M1] = &CircleLimitationM1;
 80017ba:	4c33      	ldr	r4, [pc, #204]	; (8001888 <MCboot+0xdc>)
  STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &HALL_M1._Super);
 80017bc:	4d33      	ldr	r5, [pc, #204]	; (800188c <MCboot+0xe0>)
  RVBS_Init(&BusVoltageSensor_M1);
 80017be:	f8df a10c 	ldr.w	sl, [pc, #268]	; 80018cc <MCboot+0x120>
{
 80017c2:	b083      	sub	sp, #12
 80017c4:	4606      	mov	r6, r0
  STM_Init(&STM[M1]);
 80017c6:	4658      	mov	r0, fp
 80017c8:	f007 fdc8 	bl	800935c <STM_Init>
  pCLM[M1] = &CircleLimitationM1;
 80017cc:	4b30      	ldr	r3, [pc, #192]	; (8001890 <MCboot+0xe4>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017ce:	4831      	ldr	r0, [pc, #196]	; (8001894 <MCboot+0xe8>)
  pCLM[M1] = &CircleLimitationM1;
 80017d0:	601c      	str	r4, [r3, #0]
  bMCBootCompleted = 0;
 80017d2:	f04f 0800 	mov.w	r8, #0
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 80017d6:	6038      	str	r0, [r7, #0]
  bMCBootCompleted = 0;
 80017d8:	f889 8000 	strb.w	r8, [r9]
  R3_2_Init(&PWM_Handle_M1);
 80017dc:	f007 f86a 	bl	80088b4 <R3_2_Init>
  ASPEP_start (&aspepOverUartA);
 80017e0:	482d      	ldr	r0, [pc, #180]	; (8001898 <MCboot+0xec>)
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 80017e2:	4c2e      	ldr	r4, [pc, #184]	; (800189c <MCboot+0xf0>)
  MCI_Init(&Mci[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 80017e4:	4f2e      	ldr	r7, [pc, #184]	; (80018a0 <MCboot+0xf4>)
  ASPEP_start (&aspepOverUartA);
 80017e6:	f7fe febd 	bl	8000564 <ASPEP_start>
  startTimers();
 80017ea:	f006 fcfd 	bl	80081e8 <startTimers>
  PID_HandleInit(&PIDSpeedHandle_M1);
 80017ee:	492d      	ldr	r1, [pc, #180]	; (80018a4 <MCboot+0xf8>)
 80017f0:	4608      	mov	r0, r1
 80017f2:	f006 fc39 	bl	8008068 <PID_HandleInit>
  HALL_Init (&HALL_M1);
 80017f6:	4a2c      	ldr	r2, [pc, #176]	; (80018a8 <MCboot+0xfc>)
 80017f8:	4610      	mov	r0, r2
 80017fa:	f005 fdaf 	bl	800735c <HALL_Init>
  STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &HALL_M1._Super);
 80017fe:	4929      	ldr	r1, [pc, #164]	; (80018a4 <MCboot+0xf8>)
 8001800:	4a29      	ldr	r2, [pc, #164]	; (80018a8 <MCboot+0xfc>)
 8001802:	6828      	ldr	r0, [r5, #0]
 8001804:	f007 fce0 	bl	80091c8 <STC_Init>
  PID_HandleInit(&PIDIqHandle_M1);
 8001808:	4828      	ldr	r0, [pc, #160]	; (80018ac <MCboot+0x100>)
 800180a:	f006 fc2d 	bl	8008068 <PID_HandleInit>
  PID_HandleInit(&PIDIdHandle_M1);
 800180e:	4828      	ldr	r0, [pc, #160]	; (80018b0 <MCboot+0x104>)
 8001810:	f006 fc2a 	bl	8008068 <PID_HandleInit>
  RVBS_Init(&BusVoltageSensor_M1);
 8001814:	4650      	mov	r0, sl
 8001816:	f007 fc3f 	bl	8009098 <RVBS_Init>
  pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 800181a:	4b26      	ldr	r3, [pc, #152]	; (80018b4 <MCboot+0x108>)
  NTC_Init(&TempSensor_M1);
 800181c:	4826      	ldr	r0, [pc, #152]	; (80018b8 <MCboot+0x10c>)
  pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 800181e:	681b      	ldr	r3, [r3, #0]
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 8001820:	e9c3 4a43 	strd	r4, sl, [r3, #268]	; 0x10c
  NTC_Init(&TempSensor_M1);
 8001824:	f006 fbdc 	bl	8007fe0 <NTC_Init>
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 8001828:	4b24      	ldr	r3, [pc, #144]	; (80018bc <MCboot+0x110>)
 800182a:	4825      	ldr	r0, [pc, #148]	; (80018c0 <MCboot+0x114>)
 800182c:	6018      	str	r0, [r3, #0]
  FOCVars[M1].bDriveInput = EXTERNAL;
 800182e:	f04f 0a01 	mov.w	sl, #1
  REMNG_Init(pREMNG[M1]);
 8001832:	f007 fc7f 	bl	8009134 <REMNG_Init>
  FOC_Clear(M1);
 8001836:	4640      	mov	r0, r8
 8001838:	f7ff ff74 	bl	8001724 <FOC_Clear>
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 800183c:	6828      	ldr	r0, [r5, #0]
  FOCVars[M1].bDriveInput = EXTERNAL;
 800183e:	f884 a024 	strb.w	sl, [r4, #36]	; 0x24
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8001842:	f007 fd75 	bl	8009330 <STC_GetDefaultIqdref>
 8001846:	4603      	mov	r3, r0
 8001848:	f3c0 420f 	ubfx	r2, r0, #16, #16
 800184c:	8223      	strh	r3, [r4, #16]
 800184e:	8262      	strh	r2, [r4, #18]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8001850:	6828      	ldr	r0, [r5, #0]
 8001852:	f007 fd6d 	bl	8009330 <STC_GetDefaultIqdref>
 8001856:	f3c0 400f 	ubfx	r0, r0, #16, #16
  MCI_Init(&Mci[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 800185a:	682a      	ldr	r2, [r5, #0]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 800185c:	82a0      	strh	r0, [r4, #20]
  MCI_Init(&Mci[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 800185e:	4623      	mov	r3, r4
 8001860:	4659      	mov	r1, fp
 8001862:	4638      	mov	r0, r7
 8001864:	f7ff fdaa 	bl	80013bc <MCI_Init>
  MCI_ExecSpeedRamp(&Mci[M1],
 8001868:	6828      	ldr	r0, [r5, #0]
 800186a:	f007 fd5d 	bl	8009328 <STC_GetMecSpeedRefUnitDefault>
 800186e:	4642      	mov	r2, r8
 8001870:	4601      	mov	r1, r0
 8001872:	4638      	mov	r0, r7
 8001874:	f7ff fdb0 	bl	80013d8 <MCI_ExecSpeedRamp>
  pMCIList[M1] = &Mci[M1];
 8001878:	6037      	str	r7, [r6, #0]
  bMCBootCompleted = 1;
 800187a:	f889 a000 	strb.w	sl, [r9]
}
 800187e:	b003      	add	sp, #12
 8001880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001884:	20000b10 	.word	0x20000b10
 8001888:	20000028 	.word	0x20000028
 800188c:	2000044c 	.word	0x2000044c
 8001890:	20000b40 	.word	0x20000b40
 8001894:	2000033c 	.word	0x2000033c
 8001898:	20000578 	.word	0x20000578
 800189c:	20000b18 	.word	0x20000b18
 80018a0:	20000adc 	.word	0x20000adc
 80018a4:	200001fc 	.word	0x200001fc
 80018a8:	200000dc 	.word	0x200000dc
 80018ac:	200001d0 	.word	0x200001d0
 80018b0:	200001a4 	.word	0x200001a4
 80018b4:	20000440 	.word	0x20000440
 80018b8:	20000418 	.word	0x20000418
 80018bc:	20000b44 	.word	0x20000b44
 80018c0:	200003cc 	.word	0x200003cc
 80018c4:	20000af8 	.word	0x20000af8
 80018c8:	2000061c 	.word	0x2000061c
 80018cc:	20000000 	.word	0x20000000

080018d0 <FOC_InitAdditionalMethods>:
__weak void FOC_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop

080018d4 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 80018d4:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(FOCVars[bMotor].bDriveInput == INTERNAL)
 80018d6:	4b08      	ldr	r3, [pc, #32]	; (80018f8 <FOC_CalcCurrRef+0x24>)
 80018d8:	2426      	movs	r4, #38	; 0x26
 80018da:	fb04 3400 	mla	r4, r4, r0, r3
 80018de:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80018e2:	b103      	cbz	r3, 80018e6 <FOC_CalcCurrRef+0x12>

  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 80018e4:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 80018e6:	4b05      	ldr	r3, [pc, #20]	; (80018fc <FOC_CalcCurrRef+0x28>)
 80018e8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80018ec:	f007 fcea 	bl	80092c4 <STC_CalcTorqueReference>
 80018f0:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 80018f2:	8220      	strh	r0, [r4, #16]
}
 80018f4:	bd10      	pop	{r4, pc}
 80018f6:	bf00      	nop
 80018f8:	20000b18 	.word	0x20000b18
 80018fc:	2000044c 	.word	0x2000044c

08001900 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001900:	4b01      	ldr	r3, [pc, #4]	; (8001908 <TSK_SetChargeBootCapDelayM1+0x8>)
 8001902:	8018      	strh	r0, [r3, #0]
}
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	2000061e 	.word	0x2000061e

0800190c <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (hBootCapDelayCounterM1 == 0)
 800190c:	4b03      	ldr	r3, [pc, #12]	; (800191c <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 800190e:	8818      	ldrh	r0, [r3, #0]
 8001910:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001912:	fab0 f080 	clz	r0, r0
 8001916:	0940      	lsrs	r0, r0, #5
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	2000061e 	.word	0x2000061e

08001920 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001920:	4b01      	ldr	r3, [pc, #4]	; (8001928 <TSK_SetStopPermanencyTimeM1+0x8>)
 8001922:	8018      	strh	r0, [r3, #0]
}
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	20000622 	.word	0x20000622

0800192c <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (hStopPermanencyCounterM1 == 0)
 800192c:	4b03      	ldr	r3, [pc, #12]	; (800193c <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 800192e:	8818      	ldrh	r0, [r3, #0]
 8001930:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001932:	fab0 f080 	clz	r0, r0
 8001936:	0940      	lsrs	r0, r0, #5
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	20000622 	.word	0x20000622

08001940 <TSK_MediumFrequencyTaskM1>:
{
 8001940:	b530      	push	{r4, r5, lr}
 8001942:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8001944:	2300      	movs	r3, #0
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001946:	f10d 0106 	add.w	r1, sp, #6
 800194a:	484c      	ldr	r0, [pc, #304]	; (8001a7c <TSK_MediumFrequencyTaskM1+0x13c>)
  int16_t wAux = 0;
 800194c:	f8ad 3006 	strh.w	r3, [sp, #6]
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001950:	f005 fe4e 	bl	80075f0 <HALL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower( pMPM[M1] );
 8001954:	4d4a      	ldr	r5, [pc, #296]	; (8001a80 <TSK_MediumFrequencyTaskM1+0x140>)
  bool IsSpeedReliable = HALL_CalcAvrgMecSpeedUnit( &HALL_M1, &wAux );
 8001956:	4604      	mov	r4, r0
  PQD_CalcElMotorPower( pMPM[M1] );
 8001958:	6828      	ldr	r0, [r5, #0]
 800195a:	f006 fc11 	bl	8008180 <PQD_CalcElMotorPower>
  StateM1 = STM_GetState( &STM[M1] );
 800195e:	4849      	ldr	r0, [pc, #292]	; (8001a84 <TSK_MediumFrequencyTaskM1+0x144>)
 8001960:	f007 fd94 	bl	800948c <STM_GetState>
  switch ( StateM1 )
 8001964:	1ec3      	subs	r3, r0, #3
 8001966:	2b0f      	cmp	r3, #15
 8001968:	d80d      	bhi.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
 800196a:	e8df f003 	tbb	[pc, r3]
 800196e:	2b1f      	.short	0x2b1f
 8001970:	63504230 	.word	0x63504230
 8001974:	0c0c0c08 	.word	0x0c0c0c08
 8001978:	6c0c0c0c 	.word	0x6c0c0c0c
 800197c:	0e7a      	.short	0x0e7a
    STM_NextState( &STM[M1], IDLE );
 800197e:	4841      	ldr	r0, [pc, #260]	; (8001a84 <TSK_MediumFrequencyTaskM1+0x144>)
 8001980:	2100      	movs	r1, #0
 8001982:	f007 fd0f 	bl	80093a4 <STM_NextState>
}
 8001986:	b003      	add	sp, #12
 8001988:	bd30      	pop	{r4, r5, pc}
    HALL_Clear( &HALL_M1 );
 800198a:	483c      	ldr	r0, [pc, #240]	; (8001a7c <TSK_MediumFrequencyTaskM1+0x13c>)
 800198c:	f005 fd68 	bl	8007460 <HALL_Clear>
    if ( STM_NextState( &STM[M1], START ) == true )
 8001990:	483c      	ldr	r0, [pc, #240]	; (8001a84 <TSK_MediumFrequencyTaskM1+0x144>)
 8001992:	2104      	movs	r1, #4
 8001994:	f007 fd06 	bl	80093a4 <STM_NextState>
 8001998:	2800      	cmp	r0, #0
 800199a:	d0f4      	beq.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
      FOC_Clear( M1 );
 800199c:	2000      	movs	r0, #0
 800199e:	f7ff fec1 	bl	8001724 <FOC_Clear>
      R3_2_SwitchOnPWM( pwmcHandle[M1] );
 80019a2:	4b39      	ldr	r3, [pc, #228]	; (8001a88 <TSK_MediumFrequencyTaskM1+0x148>)
 80019a4:	6818      	ldr	r0, [r3, #0]
 80019a6:	f006 fe13 	bl	80085d0 <R3_2_SwitchOnPWM>
 80019aa:	e7ec      	b.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
    R3_2_TurnOnLowSides( pwmcHandle[M1] );
 80019ac:	4b36      	ldr	r3, [pc, #216]	; (8001a88 <TSK_MediumFrequencyTaskM1+0x148>)
 80019ae:	6818      	ldr	r0, [r3, #0]
 80019b0:	f006 fde6 	bl	8008580 <R3_2_TurnOnLowSides>
    TSK_SetChargeBootCapDelayM1( CHARGE_BOOT_CAP_TICKS );
 80019b4:	2014      	movs	r0, #20
 80019b6:	f7ff ffa3 	bl	8001900 <TSK_SetChargeBootCapDelayM1>
    STM_NextState( &STM[M1], CHARGE_BOOT_CAP );
 80019ba:	2110      	movs	r1, #16
 80019bc:	4831      	ldr	r0, [pc, #196]	; (8001a84 <TSK_MediumFrequencyTaskM1+0x144>)
 80019be:	f007 fcf1 	bl	80093a4 <STM_NextState>
    break;
 80019c2:	e7e0      	b.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
        STM_NextState( &STM[M1], START_RUN ); /* only for sensored*/
 80019c4:	2105      	movs	r1, #5
 80019c6:	482f      	ldr	r0, [pc, #188]	; (8001a84 <TSK_MediumFrequencyTaskM1+0x144>)
 80019c8:	f007 fcec 	bl	80093a4 <STM_NextState>
    break;
 80019cc:	e7db      	b.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
	  FOC_InitAdditionalMethods(M1);
 80019ce:	2000      	movs	r0, #0
 80019d0:	f7ff ff7e 	bl	80018d0 <FOC_InitAdditionalMethods>
      FOC_CalcCurrRef( M1 );
 80019d4:	2000      	movs	r0, #0
 80019d6:	f7ff ff7d 	bl	80018d4 <FOC_CalcCurrRef>
      STM_NextState( &STM[M1], RUN );
 80019da:	2106      	movs	r1, #6
 80019dc:	4829      	ldr	r0, [pc, #164]	; (8001a84 <TSK_MediumFrequencyTaskM1+0x144>)
 80019de:	f007 fce1 	bl	80093a4 <STM_NextState>
    STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 80019e2:	4b2a      	ldr	r3, [pc, #168]	; (8001a8c <TSK_MediumFrequencyTaskM1+0x14c>)
 80019e4:	6818      	ldr	r0, [r3, #0]
 80019e6:	f007 fcb1 	bl	800934c <STC_ForceSpeedReferenceToCurrentSpeed>
    MCI_ExecBufferedCommands( &Mci[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 80019ea:	4829      	ldr	r0, [pc, #164]	; (8001a90 <TSK_MediumFrequencyTaskM1+0x150>)
 80019ec:	f7ff fd2a 	bl	8001444 <MCI_ExecBufferedCommands>
    break;
 80019f0:	e7c9      	b.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
    MCI_ExecBufferedCommands( &Mci[M1] );
 80019f2:	4827      	ldr	r0, [pc, #156]	; (8001a90 <TSK_MediumFrequencyTaskM1+0x150>)
 80019f4:	f7ff fd26 	bl	8001444 <MCI_ExecBufferedCommands>
    FOC_CalcCurrRef( M1 );
 80019f8:	2000      	movs	r0, #0
 80019fa:	f7ff ff6b 	bl	80018d4 <FOC_CalcCurrRef>
    if( !IsSpeedReliable )
 80019fe:	2c00      	cmp	r4, #0
 8001a00:	d1c1      	bne.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
      STM_FaultProcessing( &STM[M1], MC_SPEED_FDBK, 0 );
 8001a02:	4622      	mov	r2, r4
 8001a04:	2120      	movs	r1, #32
 8001a06:	481f      	ldr	r0, [pc, #124]	; (8001a84 <TSK_MediumFrequencyTaskM1+0x144>)
 8001a08:	f007 fcae 	bl	8009368 <STM_FaultProcessing>
 8001a0c:	e7bb      	b.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
    R3_2_SwitchOffPWM( pwmcHandle[M1] );
 8001a0e:	4b1e      	ldr	r3, [pc, #120]	; (8001a88 <TSK_MediumFrequencyTaskM1+0x148>)
 8001a10:	6818      	ldr	r0, [r3, #0]
 8001a12:	f006 fe29 	bl	8008668 <R3_2_SwitchOffPWM>
    FOC_Clear( M1 );
 8001a16:	2000      	movs	r0, #0
 8001a18:	f7ff fe84 	bl	8001724 <FOC_Clear>
    MPM_Clear( (MotorPowMeas_Handle_t*) pMPM[M1] );
 8001a1c:	6828      	ldr	r0, [r5, #0]
 8001a1e:	f006 fa9b 	bl	8007f58 <MPM_Clear>
    TSK_SetStopPermanencyTimeM1( STOPPERMANENCY_TICKS );
 8001a22:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001a26:	f7ff ff7b 	bl	8001920 <TSK_SetStopPermanencyTimeM1>
    STM_NextState( &STM[M1], STOP );
 8001a2a:	2108      	movs	r1, #8
 8001a2c:	4815      	ldr	r0, [pc, #84]	; (8001a84 <TSK_MediumFrequencyTaskM1+0x144>)
 8001a2e:	f007 fcb9 	bl	80093a4 <STM_NextState>
    break;
 8001a32:	e7a8      	b.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
    if ( TSK_StopPermanencyTimeHasElapsedM1() )
 8001a34:	f7ff ff7a 	bl	800192c <TSK_StopPermanencyTimeHasElapsedM1>
 8001a38:	2800      	cmp	r0, #0
 8001a3a:	d0a4      	beq.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
      STM_NextState( &STM[M1], STOP_IDLE );
 8001a3c:	2109      	movs	r1, #9
 8001a3e:	4811      	ldr	r0, [pc, #68]	; (8001a84 <TSK_MediumFrequencyTaskM1+0x144>)
 8001a40:	f007 fcb0 	bl	80093a4 <STM_NextState>
 8001a44:	e79f      	b.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
    if ( TSK_ChargeBootCapDelayHasElapsedM1() )
 8001a46:	f7ff ff61 	bl	800190c <TSK_ChargeBootCapDelayHasElapsedM1>
 8001a4a:	2800      	cmp	r0, #0
 8001a4c:	d09b      	beq.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
      PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_START );
 8001a4e:	4b0e      	ldr	r3, [pc, #56]	; (8001a88 <TSK_MediumFrequencyTaskM1+0x148>)
 8001a50:	2100      	movs	r1, #0
 8001a52:	6818      	ldr	r0, [r3, #0]
 8001a54:	f000 fb80 	bl	8002158 <PWMC_CurrentReadingCalibr>
      STM_NextState(&STM[M1],OFFSET_CALIB);
 8001a58:	2111      	movs	r1, #17
 8001a5a:	480a      	ldr	r0, [pc, #40]	; (8001a84 <TSK_MediumFrequencyTaskM1+0x144>)
 8001a5c:	f007 fca2 	bl	80093a4 <STM_NextState>
 8001a60:	e791      	b.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 8001a62:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <TSK_MediumFrequencyTaskM1+0x148>)
 8001a64:	2101      	movs	r1, #1
 8001a66:	6818      	ldr	r0, [r3, #0]
 8001a68:	f000 fb76 	bl	8002158 <PWMC_CurrentReadingCalibr>
 8001a6c:	2800      	cmp	r0, #0
 8001a6e:	d08a      	beq.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
      STM_NextState( &STM[M1], CLEAR );
 8001a70:	2112      	movs	r1, #18
 8001a72:	4804      	ldr	r0, [pc, #16]	; (8001a84 <TSK_MediumFrequencyTaskM1+0x144>)
 8001a74:	f007 fc96 	bl	80093a4 <STM_NextState>
 8001a78:	e785      	b.n	8001986 <TSK_MediumFrequencyTaskM1+0x46>
 8001a7a:	bf00      	nop
 8001a7c:	200000dc 	.word	0x200000dc
 8001a80:	20000440 	.word	0x20000440
 8001a84:	20000af8 	.word	0x20000af8
 8001a88:	20000b10 	.word	0x20000b10
 8001a8c:	2000044c 	.word	0x2000044c
 8001a90:	20000adc 	.word	0x20000adc

08001a94 <MC_Scheduler>:
  if (bMCBootCompleted == 1)
 8001a94:	4b1e      	ldr	r3, [pc, #120]	; (8001b10 <MC_Scheduler+0x7c>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d000      	beq.n	8001a9e <MC_Scheduler+0xa>
 8001a9c:	4770      	bx	lr
{
 8001a9e:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8001aa0:	4c1c      	ldr	r4, [pc, #112]	; (8001b14 <MC_Scheduler+0x80>)
 8001aa2:	8823      	ldrh	r3, [r4, #0]
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	b1a3      	cbz	r3, 8001ad2 <MC_Scheduler+0x3e>
      hMFTaskCounterM1--;
 8001aa8:	8823      	ldrh	r3, [r4, #0]
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0u)
 8001ab0:	4a19      	ldr	r2, [pc, #100]	; (8001b18 <MC_Scheduler+0x84>)
 8001ab2:	8813      	ldrh	r3, [r2, #0]
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	b11b      	cbz	r3, 8001ac0 <MC_Scheduler+0x2c>
      hBootCapDelayCounterM1--;
 8001ab8:	8813      	ldrh	r3, [r2, #0]
 8001aba:	3b01      	subs	r3, #1
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0u)
 8001ac0:	4a16      	ldr	r2, [pc, #88]	; (8001b1c <MC_Scheduler+0x88>)
 8001ac2:	8813      	ldrh	r3, [r2, #0]
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	b11b      	cbz	r3, 8001ad0 <MC_Scheduler+0x3c>
      hStopPermanencyCounterM1--;
 8001ac8:	8813      	ldrh	r3, [r2, #0]
 8001aca:	3b01      	subs	r3, #1
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	8013      	strh	r3, [r2, #0]
}
 8001ad0:	bd70      	pop	{r4, r5, r6, pc}
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess ( MCP_Over_UartA.pTransportLayer,  &MCP_Over_UartA.rxLength);
 8001ad2:	4d13      	ldr	r5, [pc, #76]	; (8001b20 <MC_Scheduler+0x8c>)
      TSK_MediumFrequencyTaskM1();
 8001ad4:	f7ff ff34 	bl	8001940 <TSK_MediumFrequencyTaskM1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess ( MCP_Over_UartA.pTransportLayer,  &MCP_Over_UartA.rxLength);
 8001ad8:	4629      	mov	r1, r5
 8001ada:	f851 0b0c 	ldr.w	r0, [r1], #12
 8001ade:	6883      	ldr	r3, [r0, #8]
 8001ae0:	4798      	blx	r3
 8001ae2:	6068      	str	r0, [r5, #4]
      if (MCP_Over_UartA.rxBuffer)
 8001ae4:	b130      	cbz	r0, 8001af4 <MC_Scheduler+0x60>
        if (MCP_Over_UartA.pTransportLayer->fGetBuffer (MCP_Over_UartA.pTransportLayer, (void **) &MCP_Over_UartA.txBuffer, MCTL_SYNC))
 8001ae6:	4629      	mov	r1, r5
 8001ae8:	220a      	movs	r2, #10
 8001aea:	f851 0b08 	ldr.w	r0, [r1], #8
 8001aee:	6803      	ldr	r3, [r0, #0]
 8001af0:	4798      	blx	r3
 8001af2:	b910      	cbnz	r0, 8001afa <MC_Scheduler+0x66>
      hMFTaskCounterM1 = MF_TASK_OCCURENCE_TICKS;
 8001af4:	2301      	movs	r3, #1
 8001af6:	8023      	strh	r3, [r4, #0]
 8001af8:	e7da      	b.n	8001ab0 <MC_Scheduler+0x1c>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8001afa:	4628      	mov	r0, r5
 8001afc:	f006 f81c 	bl	8007b38 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket (MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer, MCP_Over_UartA.txLength, MCTL_SYNC);
 8001b00:	6828      	ldr	r0, [r5, #0]
 8001b02:	89ea      	ldrh	r2, [r5, #14]
 8001b04:	6846      	ldr	r6, [r0, #4]
 8001b06:	68a9      	ldr	r1, [r5, #8]
 8001b08:	230a      	movs	r3, #10
 8001b0a:	47b0      	blx	r6
 8001b0c:	e7f2      	b.n	8001af4 <MC_Scheduler+0x60>
 8001b0e:	bf00      	nop
 8001b10:	2000061c 	.word	0x2000061c
 8001b14:	20000620 	.word	0x20000620
 8001b18:	2000061e 	.word	0x2000061e
 8001b1c:	20000622 	.word	0x20000622
 8001b20:	20000554 	.word	0x20000554

08001b24 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE END HighFrequencyTask 0 */

  uint8_t bMotorNbr = 0;
  uint16_t hFOCreturn;

  HALL_CalcElAngle (&HALL_M1);
 8001b28:	4838      	ldr	r0, [pc, #224]	; (8001c0c <TSK_HighFrequencyTask+0xe8>)
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001b2a:	4f39      	ldr	r7, [pc, #228]	; (8001c10 <TSK_HighFrequencyTask+0xec>)
  RCM_ReadOngoingConv();
  RCM_ExecNextConv();
  Ialphabeta = MCM_Clarke(Iab);
  Iqd = MCM_Park(Ialphabeta, hElAngle);
  Vqd.q = PI_Controller(pPIDIq[M1],
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001b2c:	4c39      	ldr	r4, [pc, #228]	; (8001c14 <TSK_HighFrequencyTask+0xf0>)
{
 8001b2e:	b086      	sub	sp, #24
  HALL_CalcElAngle (&HALL_M1);
 8001b30:	f005 fd3c 	bl	80075ac <HALL_CalcElAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001b34:	4b38      	ldr	r3, [pc, #224]	; (8001c18 <TSK_HighFrequencyTask+0xf4>)
 8001b36:	6818      	ldr	r0, [r3, #0]
 8001b38:	f007 fb5a 	bl	80091f0 <STC_GetSpeedSensor>
 8001b3c:	4605      	mov	r5, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001b3e:	f007 fb01 	bl	8009144 <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001b42:	a903      	add	r1, sp, #12
  hElAngle = SPD_GetElAngle(speedHandle);
 8001b44:	4606      	mov	r6, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001b46:	6838      	ldr	r0, [r7, #0]
 8001b48:	f000 f9ce 	bl	8001ee8 <PWMC_GetPhaseCurrents>
  RCM_ReadOngoingConv();
 8001b4c:	f001 fc50 	bl	80033f0 <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8001b50:	f001 fc04 	bl	800335c <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 8001b54:	9803      	ldr	r0, [sp, #12]
 8001b56:	f7ff fd33 	bl	80015c0 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001b5a:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 8001b5c:	9004      	str	r0, [sp, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001b5e:	f7ff fd6f 	bl	8001640 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001b62:	4a2e      	ldr	r2, [pc, #184]	; (8001c1c <TSK_HighFrequencyTask+0xf8>)
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001b64:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001b68:	9001      	str	r0, [sp, #4]
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8001b6a:	b203      	sxth	r3, r0
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001b6c:	1ac9      	subs	r1, r1, r3
 8001b6e:	6810      	ldr	r0, [r2, #0]
 8001b70:	f006 fac0 	bl	80080f4 <PI_Controller>

  Vqd.d = PI_Controller(pPIDId[M1],
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001b74:	f9bd 2006 	ldrsh.w	r2, [sp, #6]
  Vqd.d = PI_Controller(pPIDId[M1],
 8001b78:	4b29      	ldr	r3, [pc, #164]	; (8001c20 <TSK_HighFrequencyTask+0xfc>)
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001b7a:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
  Vqd.q = PI_Controller(pPIDIq[M1],
 8001b7e:	4680      	mov	r8, r0
  Vqd.d = PI_Controller(pPIDId[M1],
 8001b80:	1a89      	subs	r1, r1, r2
 8001b82:	6818      	ldr	r0, [r3, #0]
 8001b84:	f006 fab6 	bl	80080f4 <PI_Controller>

  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001b88:	4b26      	ldr	r3, [pc, #152]	; (8001c24 <TSK_HighFrequencyTask+0x100>)
 8001b8a:	f8ad 8008 	strh.w	r8, [sp, #8]
 8001b8e:	f8ad 000a 	strh.w	r0, [sp, #10]
 8001b92:	9902      	ldr	r1, [sp, #8]
 8001b94:	6818      	ldr	r0, [r3, #0]
 8001b96:	f005 fbb1 	bl	80072fc <Circle_Limitation>
 8001b9a:	4603      	mov	r3, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001b9c:	4628      	mov	r0, r5
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001b9e:	fa0f f883 	sxth.w	r8, r3
 8001ba2:	141d      	asrs	r5, r3, #16
 8001ba4:	9302      	str	r3, [sp, #8]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001ba6:	f007 fad5 	bl	8009154 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001baa:	4631      	mov	r1, r6
 8001bac:	9802      	ldr	r0, [sp, #8]
 8001bae:	f7ff fd89 	bl	80016c4 <MCM_Rev_Park>
 8001bb2:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001bb4:	6838      	ldr	r0, [r7, #0]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001bb6:	9105      	str	r1, [sp, #20]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001bb8:	f000 f998 	bl	8001eec <PWMC_SetPhaseVoltage>
 8001bbc:	4601      	mov	r1, r0

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8001bbe:	9803      	ldr	r0, [sp, #12]
 8001bc0:	6020      	str	r0, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001bc2:	9804      	ldr	r0, [sp, #16]
 8001bc4:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8001bc6:	9801      	ldr	r0, [sp, #4]
 8001bc8:	60e0      	str	r0, [r4, #12]
  if(hFOCreturn == MC_FOC_DURATION)
 8001bca:	2901      	cmp	r1, #1
  FOCVars[M1].Valphabeta = Valphabeta;
 8001bcc:	9805      	ldr	r0, [sp, #20]
  FOCVars[M1].Vqd = Vqd;
 8001bce:	f8a4 8016 	strh.w	r8, [r4, #22]
 8001bd2:	8325      	strh	r5, [r4, #24]
  FOCVars[M1].hElAngle = hElAngle;
 8001bd4:	8426      	strh	r6, [r4, #32]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001bd6:	f8c4 001a 	str.w	r0, [r4, #26]
  if(hFOCreturn == MC_FOC_DURATION)
 8001bda:	d011      	beq.n	8001c00 <TSK_HighFrequencyTask+0xdc>
  GLOBAL_TIMESTAMP++;
 8001bdc:	4a12      	ldr	r2, [pc, #72]	; (8001c28 <TSK_HighFrequencyTask+0x104>)
  if (MCPA_UART_A.Mark != 0)
 8001bde:	4813      	ldr	r0, [pc, #76]	; (8001c2c <TSK_HighFrequencyTask+0x108>)
  GLOBAL_TIMESTAMP++;
 8001be0:	6813      	ldr	r3, [r2, #0]
  if (MCPA_UART_A.Mark != 0)
 8001be2:	f890 1088 	ldrb.w	r1, [r0, #136]	; 0x88
  GLOBAL_TIMESTAMP++;
 8001be6:	3301      	adds	r3, #1
 8001be8:	6013      	str	r3, [r2, #0]
  if (MCPA_UART_A.Mark != 0)
 8001bea:	b919      	cbnz	r1, 8001bf4 <TSK_HighFrequencyTask+0xd0>
}
 8001bec:	2000      	movs	r0, #0
 8001bee:	b006      	add	sp, #24
 8001bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MCPA_dataLog (&MCPA_UART_A);
 8001bf4:	f006 f81c 	bl	8007c30 <MCPA_dataLog>
}
 8001bf8:	2000      	movs	r0, #0
 8001bfa:	b006      	add	sp, #24
 8001bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    STM_FaultProcessing(&STM[M1], MC_FOC_DURATION, 0);
 8001c00:	2200      	movs	r2, #0
 8001c02:	480b      	ldr	r0, [pc, #44]	; (8001c30 <TSK_HighFrequencyTask+0x10c>)
 8001c04:	f007 fbb0 	bl	8009368 <STM_FaultProcessing>
 8001c08:	e7e8      	b.n	8001bdc <TSK_HighFrequencyTask+0xb8>
 8001c0a:	bf00      	nop
 8001c0c:	200000dc 	.word	0x200000dc
 8001c10:	20000b10 	.word	0x20000b10
 8001c14:	20000b18 	.word	0x20000b18
 8001c18:	2000044c 	.word	0x2000044c
 8001c1c:	20000448 	.word	0x20000448
 8001c20:	20000444 	.word	0x20000444
 8001c24:	20000b40 	.word	0x20000b40
 8001c28:	2000062c 	.word	0x2000062c
 8001c2c:	200004c8 	.word	0x200004c8
 8001c30:	20000af8 	.word	0x20000af8

08001c34 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001c36:	4b1f      	ldr	r3, [pc, #124]	; (8001cb4 <TSK_SafetyTask_PWMOFF+0x80>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001c38:	4e1f      	ldr	r6, [pc, #124]	; (8001cb8 <TSK_SafetyTask_PWMOFF+0x84>)
{
 8001c3a:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001c3c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001c40:	f006 f9e0 	bl	8008004 <NTC_CalcAvTemp>
 8001c44:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001c46:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001c4a:	f000 faaf 	bl	80021ac <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001c4e:	f005 050e 	and.w	r5, r5, #14
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001c52:	4328      	orrs	r0, r5
 8001c54:	b285      	uxth	r5, r0
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(bMotor == M1)
 8001c56:	b334      	cbz	r4, 8001ca6 <TSK_SafetyTask_PWMOFF+0x72>
  {
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(&BusVoltageSensor_M1);
  }

  STM_FaultProcessing(&STM[bMotor], CodeReturn, ~CodeReturn); /* Update the STM according error code */
 8001c58:	4f18      	ldr	r7, [pc, #96]	; (8001cbc <TSK_SafetyTask_PWMOFF+0x88>)
 8001c5a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8001c5e:	eb07 0743 	add.w	r7, r7, r3, lsl #1
 8001c62:	43ea      	mvns	r2, r5
 8001c64:	b292      	uxth	r2, r2
 8001c66:	4629      	mov	r1, r5
 8001c68:	4638      	mov	r0, r7
 8001c6a:	f007 fb7d 	bl	8009368 <STM_FaultProcessing>
  switch (STM_GetState(&STM[bMotor])) /* Acts on PWM outputs in case of faults */
 8001c6e:	4638      	mov	r0, r7
 8001c70:	f007 fc0c 	bl	800948c <STM_GetState>
 8001c74:	280a      	cmp	r0, #10
 8001c76:	d002      	beq.n	8001c7e <TSK_SafetyTask_PWMOFF+0x4a>
 8001c78:	280b      	cmp	r0, #11
 8001c7a:	d00e      	beq.n	8001c9a <TSK_SafetyTask_PWMOFF+0x66>
    break;
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001c7e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001c82:	f000 fa67 	bl	8002154 <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 8001c86:	4620      	mov	r0, r4
 8001c88:	f7ff fd4c 	bl	8001724 <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	; (8001cc0 <TSK_SafetyTask_PWMOFF+0x8c>)
 8001c8e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 8001c92:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001c96:	f006 b95f 	b.w	8007f58 <MPM_Clear>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001c9a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
}
 8001c9e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001ca2:	f000 ba57 	b.w	8002154 <PWMC_SwitchOffPWM>
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(&BusVoltageSensor_M1);
 8001ca6:	4807      	ldr	r0, [pc, #28]	; (8001cc4 <TSK_SafetyTask_PWMOFF+0x90>)
 8001ca8:	f007 fa0e 	bl	80090c8 <RVBS_CalcAvVbus>
 8001cac:	f000 000e 	and.w	r0, r0, #14
 8001cb0:	4305      	orrs	r5, r0
 8001cb2:	e7d1      	b.n	8001c58 <TSK_SafetyTask_PWMOFF+0x24>
 8001cb4:	20000450 	.word	0x20000450
 8001cb8:	20000b10 	.word	0x20000b10
 8001cbc:	20000af8 	.word	0x20000af8
 8001cc0:	20000440 	.word	0x20000440
 8001cc4:	20000000 	.word	0x20000000

08001cc8 <TSK_SafetyTask>:
{
 8001cc8:	b508      	push	{r3, lr}
  if (bMCBootCompleted == 1)
 8001cca:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <TSK_SafetyTask+0x1c>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d000      	beq.n	8001cd4 <TSK_SafetyTask+0xc>
}
 8001cd2:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	f7ff ffad 	bl	8001c34 <TSK_SafetyTask_PWMOFF>
}
 8001cda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv ();
 8001cde:	f001 bb0d 	b.w	80032fc <RCM_ExecUserConv>
 8001ce2:	bf00      	nop
 8001ce4:	2000061c 	.word	0x2000061c

08001ce8 <MC_RunMotorControlTasks>:
{
 8001ce8:	b508      	push	{r3, lr}
  if ( bMCBootCompleted ) {
 8001cea:	4b04      	ldr	r3, [pc, #16]	; (8001cfc <MC_RunMotorControlTasks+0x14>)
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	b903      	cbnz	r3, 8001cf2 <MC_RunMotorControlTasks+0xa>
}
 8001cf0:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8001cf2:	f7ff fecf 	bl	8001a94 <MC_Scheduler>
    TSK_SafetyTask();
 8001cf6:	f7ff ffe7 	bl	8001cc8 <TSK_SafetyTask>
}
 8001cfa:	bd08      	pop	{r3, pc}
 8001cfc:	2000061c 	.word	0x2000061c

08001d00 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001d00:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8001d02:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <TSK_HardwareFaultTask+0x18>)
 8001d04:	6818      	ldr	r0, [r3, #0]
 8001d06:	f006 fcaf 	bl	8008668 <R3_2_SwitchOffPWM>
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001d0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
 8001d0e:	4803      	ldr	r0, [pc, #12]	; (8001d1c <TSK_HardwareFaultTask+0x1c>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	2180      	movs	r1, #128	; 0x80
 8001d14:	f007 bb28 	b.w	8009368 <STM_FaultProcessing>
 8001d18:	20000b10 	.word	0x20000b10
 8001d1c:	20000af8 	.word	0x20000af8

08001d20 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8001d20:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (MC_GetSTMStateMotor1() == IDLE)
 8001d22:	f7ff fb45 	bl	80013b0 <MC_GetSTMStateMotor1>
 8001d26:	b918      	cbnz	r0, 8001d30 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8001d28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    MC_StartMotor1();
 8001d2c:	f7ff bb34 	b.w	8001398 <MC_StartMotor1>
}
 8001d30:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    MC_StopMotor1();
 8001d34:	f7ff bb36 	b.w	80013a4 <MC_StopMotor1>

08001d38 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 8001d38:	b4f0      	push	{r4, r5, r6, r7}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d3a:	4a58      	ldr	r2, [pc, #352]	; (8001e9c <mc_lock_pins+0x164>)
 8001d3c:	4858      	ldr	r0, [pc, #352]	; (8001ea0 <mc_lock_pins+0x168>)
 8001d3e:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d40:	2604      	movs	r6, #4
 8001d42:	b094      	sub	sp, #80	; 0x50
 8001d44:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d46:	61d0      	str	r0, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 8001d48:	69d3      	ldr	r3, [r2, #28]
 8001d4a:	9313      	str	r3, [sp, #76]	; 0x4c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d4c:	4c55      	ldr	r4, [pc, #340]	; (8001ea4 <mc_lock_pins+0x16c>)
  (void) temp;
 8001d4e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d50:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d52:	2702      	movs	r7, #2
 8001d54:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d56:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d58:	69d3      	ldr	r3, [r2, #28]
 8001d5a:	9312      	str	r3, [sp, #72]	; 0x48
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d5c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d60:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
  (void) temp;
 8001d64:	9d12      	ldr	r5, [sp, #72]	; 0x48
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d66:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d68:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d6a:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d6c:	69d3      	ldr	r3, [r2, #28]
 8001d6e:	9311      	str	r3, [sp, #68]	; 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001d74:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d78:	2501      	movs	r5, #1
  (void) temp;
 8001d7a:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d7e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d80:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d82:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d84:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8001d88:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  (void) temp;
 8001d8c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d90:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001d92:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d94:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001d96:	69d1      	ldr	r1, [r2, #28]
 8001d98:	910f      	str	r1, [sp, #60]	; 0x3c
  (void) temp;
 8001d9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001d9c:	4942      	ldr	r1, [pc, #264]	; (8001ea8 <mc_lock_pins+0x170>)
 8001d9e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001da0:	2580      	movs	r5, #128	; 0x80
 8001da2:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001da4:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001da6:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8001daa:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  (void) temp;
 8001dae:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001db2:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001db4:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001db6:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001db8:	69dc      	ldr	r4, [r3, #28]
 8001dba:	940d      	str	r4, [sp, #52]	; 0x34
  (void) temp;
 8001dbc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dbe:	4c3b      	ldr	r4, [pc, #236]	; (8001eac <mc_lock_pins+0x174>)
 8001dc0:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001dc2:	2708      	movs	r7, #8
 8001dc4:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dc6:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001dc8:	69dc      	ldr	r4, [r3, #28]
 8001dca:	940c      	str	r4, [sp, #48]	; 0x30
  (void) temp;
 8001dcc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dce:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001dd0:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dd2:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001dd4:	69d8      	ldr	r0, [r3, #28]
 8001dd6:	900b      	str	r0, [sp, #44]	; 0x2c
  (void) temp;
 8001dd8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dda:	4835      	ldr	r0, [pc, #212]	; (8001eb0 <mc_lock_pins+0x178>)
 8001ddc:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001dde:	2440      	movs	r4, #64	; 0x40
 8001de0:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001de2:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001de4:	69de      	ldr	r6, [r3, #28]
 8001de6:	960a      	str	r6, [sp, #40]	; 0x28
  (void) temp;
 8001de8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dea:	4e32      	ldr	r6, [pc, #200]	; (8001eb4 <mc_lock_pins+0x17c>)
 8001dec:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001dee:	2720      	movs	r7, #32
 8001df0:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001df2:	61de      	str	r6, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001df4:	69de      	ldr	r6, [r3, #28]
 8001df6:	9609      	str	r6, [sp, #36]	; 0x24
  (void) temp;
 8001df8:	9e09      	ldr	r6, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dfa:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001dfc:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001dfe:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e00:	69d0      	ldr	r0, [r2, #28]
 8001e02:	9008      	str	r0, [sp, #32]
  (void) temp;
 8001e04:	9808      	ldr	r0, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e06:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e08:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e0a:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e0c:	69d1      	ldr	r1, [r2, #28]
 8001e0e:	9107      	str	r1, [sp, #28]
  (void) temp;
 8001e10:	9807      	ldr	r0, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e12:	4929      	ldr	r1, [pc, #164]	; (8001eb8 <mc_lock_pins+0x180>)
 8001e14:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e16:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001e1a:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e1c:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e1e:	69d4      	ldr	r4, [r2, #28]
 8001e20:	9406      	str	r4, [sp, #24]
  (void) temp;
 8001e22:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e24:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e26:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e28:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e2a:	69d9      	ldr	r1, [r3, #28]
 8001e2c:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e2e:	f44f 7000 	mov.w	r0, #512	; 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e32:	f44f 3181 	mov.w	r1, #66048	; 0x10200
  (void) temp;
 8001e36:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e38:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e3a:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e3c:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e3e:	69d9      	ldr	r1, [r3, #28]
 8001e40:	9104      	str	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e42:	f44f 6080 	mov.w	r0, #1024	; 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e46:	f44f 3182 	mov.w	r1, #66560	; 0x10400
  (void) temp;
 8001e4a:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e4c:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e4e:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e50:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e52:	69d9      	ldr	r1, [r3, #28]
 8001e54:	9103      	str	r1, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e56:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e5a:	f44f 3188 	mov.w	r1, #69632	; 0x11000
  (void) temp;
 8001e5e:	9c03      	ldr	r4, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e60:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e62:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e64:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	9302      	str	r3, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e6e:	f44f 33c0 	mov.w	r3, #98304	; 0x18000
  (void) temp;
 8001e72:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e74:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e76:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e78:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e7a:	69d2      	ldr	r2, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e7c:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <mc_lock_pins+0x184>)
  temp = READ_REG(GPIOx->LCKR);
 8001e7e:	9201      	str	r2, [sp, #4]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e80:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e84:	f44f 3290 	mov.w	r2, #73728	; 0x12000
  (void) temp;
 8001e88:	9801      	ldr	r0, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e8a:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001e8c:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001e8e:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	9300      	str	r3, [sp, #0]
  (void) temp;
 8001e94:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
}
 8001e96:	b014      	add	sp, #80	; 0x50
 8001e98:	bcf0      	pop	{r4, r5, r6, r7}
 8001e9a:	4770      	bx	lr
 8001e9c:	48000400 	.word	0x48000400
 8001ea0:	00010004 	.word	0x00010004
 8001ea4:	00010002 	.word	0x00010002
 8001ea8:	00010080 	.word	0x00010080
 8001eac:	00010008 	.word	0x00010008
 8001eb0:	00010040 	.word	0x00010040
 8001eb4:	00010020 	.word	0x00010020
 8001eb8:	00010100 	.word	0x00010100
 8001ebc:	48000800 	.word	0x48000800

08001ec0 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8001ec0:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8001ec2:	f003 fe63 	bl	8005b8c <HAL_RCC_GetHCLKFreq>
 8001ec6:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <MX_MotorControl_Init+0x20>)
 8001ec8:	fba3 3000 	umull	r3, r0, r3, r0
 8001ecc:	09c0      	lsrs	r0, r0, #7
 8001ece:	f002 ff17 	bl	8004d00 <HAL_SYSTICK_Config>
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8001ed2:	4804      	ldr	r0, [pc, #16]	; (8001ee4 <MX_MotorControl_Init+0x24>)
 8001ed4:	f7ff fc6a 	bl	80017ac <MCboot>
  mc_lock_pins();

}
 8001ed8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 8001edc:	f7ff bf2c 	b.w	8001d38 <mc_lock_pins>
 8001ee0:	10624dd3 	.word	0x10624dd3
 8001ee4:	20001d64 	.word	0x20001d64

08001ee8 <PWMC_GetPhaseCurrents>:
  * @param  pStator_Currents Pointer to the structure that will receive motor current
  *         of phase A and B in ElectricalValue format.
*/
__weak void PWMC_GetPhaseCurrents( PWMC_Handle_t * pHandle, ab_t * Iab )
{
  pHandle->pFctGetPhaseCurrents( pHandle, Iab );
 8001ee8:	6843      	ldr	r3, [r0, #4]
 8001eea:	4718      	bx	r3

08001eec <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, alphabeta_t Valfa_beta )
{
 8001eec:	b470      	push	{r4, r5, r6}
  int32_t wX, wY, wZ, wUAlpha, wUBeta, wTimePhA, wTimePhB, wTimePhC;

  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8001eee:	f8b0 605c 	ldrh.w	r6, [r0, #92]	; 0x5c
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8001ef2:	8f03      	ldrh	r3, [r0, #56]	; 0x38
{
 8001ef4:	b083      	sub	sp, #12
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8001ef6:	140c      	asrs	r4, r1, #16
{
 8001ef8:	9101      	str	r1, [sp, #4]
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8001efa:	fb06 f404 	mul.w	r4, r6, r4
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8001efe:	b209      	sxth	r1, r1
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8001f00:	ebc4 74c4 	rsb	r4, r4, r4, lsl #31
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8001f04:	fb03 f101 	mul.w	r1, r3, r1

  wX = wUBeta;
  wY = ( wUBeta + wUAlpha ) / 2;
 8001f08:	eb01 0344 	add.w	r3, r1, r4, lsl #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8001f0c:	ebc1 0144 	rsb	r1, r1, r4, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 8001f10:	eb03 75d3 	add.w	r5, r3, r3, lsr #31
  wZ = ( wUBeta - wUAlpha ) / 2;
 8001f14:	eb01 72d1 	add.w	r2, r1, r1, lsr #31

  /* Sector calculation from wX, wY, wZ */
  if ( wY < 0 )
 8001f18:	f1b3 3fff 	cmp.w	r3, #4294967295
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8001f1c:	ea4f 0444 	mov.w	r4, r4, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 8001f20:	ea4f 0565 	mov.w	r5, r5, asr #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8001f24:	ea4f 0262 	mov.w	r2, r2, asr #1
  if ( wY < 0 )
 8001f28:	db7b      	blt.n	8002022 <PWMC_SetPhaseVoltage+0x136>
        pHandle->highDuty = wTimePhA;
      }
  }
  else /* wY > 0 */
  {
    if ( wZ >= 0 )
 8001f2a:	f1b1 3fff 	cmp.w	r1, #4294967295
 8001f2e:	db50      	blt.n	8001fd2 <PWMC_SetPhaseVoltage+0xe6>
    {
      pHandle->Sector = SECTOR_2;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8001f30:	1aad      	subs	r5, r5, r2
 8001f32:	bf44      	itt	mi
 8001f34:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8001f38:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8001f3c:	2900      	cmp	r1, #0
 8001f3e:	bfbc      	itt	lt
 8001f40:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 8001f44:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	bfb8      	it	lt
 8001f4c:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8001f50:	ea4f 0296 	mov.w	r2, r6, lsr #2
 8001f54:	eb02 42a5 	add.w	r2, r2, r5, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8001f58:	bfb8      	it	lt
 8001f5a:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      pHandle->Sector = SECTOR_2;
 8001f5e:	2401      	movs	r4, #1
      wTimePhB = wTimePhA + wZ / 131072;
 8001f60:	eb02 41a1 	add.w	r1, r2, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8001f64:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
      pHandle->Sector = SECTOR_2;
 8001f68:	f880 4068 	strb.w	r4, [r0, #104]	; 0x68
      pHandle->lowDuty = wTimePhB;
      pHandle->midDuty = wTimePhA;
      pHandle->highDuty = wTimePhC;
 8001f6c:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
      pHandle->lowDuty = wTimePhB;
 8001f70:	f8a0 1042 	strh.w	r1, [r0, #66]	; 0x42
      pHandle->midDuty = wTimePhA;
 8001f74:	f8a0 2044 	strh.w	r2, [r0, #68]	; 0x44

  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));

  if ( pHandle->DTTest == 1u )
 8001f78:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 8001f7c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8001f80:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8001f84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001f88:	b292      	uxth	r2, r2
 8001f8a:	b289      	uxth	r1, r1
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	2c01      	cmp	r4, #1
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 8001f90:	8742      	strh	r2, [r0, #58]	; 0x3a
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 8001f92:	8781      	strh	r1, [r0, #60]	; 0x3c
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 8001f94:	87c3      	strh	r3, [r0, #62]	; 0x3e
  if ( pHandle->DTTest == 1u )
 8001f96:	d118      	bne.n	8001fca <PWMC_SetPhaseVoltage+0xde>
  {
    /* Dead time compensation */
    if ( pHandle->Ia > 0 )
 8001f98:	f9b0 404c 	ldrsh.w	r4, [r0, #76]	; 0x4c
    else
    {
      pHandle->CntPhA -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ib > 0 )
 8001f9c:	f9b0 504e 	ldrsh.w	r5, [r0, #78]	; 0x4e
    if ( pHandle->Ia > 0 )
 8001fa0:	2c00      	cmp	r4, #0
      pHandle->CntPhA += pHandle->DTCompCnt;
 8001fa2:	f8b0 4060 	ldrh.w	r4, [r0, #96]	; 0x60
 8001fa6:	bfcc      	ite	gt
 8001fa8:	1912      	addgt	r2, r2, r4
      pHandle->CntPhA -= pHandle->DTCompCnt;
 8001faa:	1b12      	suble	r2, r2, r4
 8001fac:	b292      	uxth	r2, r2
 8001fae:	8742      	strh	r2, [r0, #58]	; 0x3a
    else
    {
      pHandle->CntPhB -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ic > 0 )
 8001fb0:	f9b0 2050 	ldrsh.w	r2, [r0, #80]	; 0x50
    if ( pHandle->Ib > 0 )
 8001fb4:	2d00      	cmp	r5, #0
      pHandle->CntPhB += pHandle->DTCompCnt;
 8001fb6:	bfcc      	ite	gt
 8001fb8:	1909      	addgt	r1, r1, r4
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8001fba:	1b09      	suble	r1, r1, r4
    if ( pHandle->Ic > 0 )
 8001fbc:	2a00      	cmp	r2, #0
      pHandle->CntPhB -= pHandle->DTCompCnt;
 8001fbe:	b289      	uxth	r1, r1
    {
      pHandle->CntPhC += pHandle->DTCompCnt;
 8001fc0:	bfcc      	ite	gt
 8001fc2:	191b      	addgt	r3, r3, r4
    }
    else
    {
      pHandle->CntPhC -= pHandle->DTCompCnt;
 8001fc4:	1b1b      	suble	r3, r3, r4
 8001fc6:	8781      	strh	r1, [r0, #60]	; 0x3c
 8001fc8:	87c3      	strh	r3, [r0, #62]	; 0x3e
    }
  }

  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8001fca:	6983      	ldr	r3, [r0, #24]
}
 8001fcc:	b003      	add	sp, #12
 8001fce:	bc70      	pop	{r4, r5, r6}
  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 8001fd0:	4718      	bx	r3
      if ( wX <= 0 )
 8001fd2:	2c00      	cmp	r4, #0
 8001fd4:	dd4b      	ble.n	800206e <PWMC_SetPhaseVoltage+0x182>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8001fd6:	1aa5      	subs	r5, r4, r2
 8001fd8:	bf44      	itt	mi
 8001fda:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8001fde:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 8001fe2:	2900      	cmp	r1, #0
 8001fe4:	bfb8      	it	lt
 8001fe6:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_1;
 8001fea:	f04f 0300 	mov.w	r3, #0
        wTimePhB = wTimePhA + wZ / 131072;
 8001fee:	bfb8      	it	lt
 8001ff0:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        pHandle->Sector = SECTOR_1;
 8001ff4:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8001ff8:	08b2      	lsrs	r2, r6, #2
        wTimePhC = wTimePhB - wX / 131072;
 8001ffa:	1e23      	subs	r3, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8001ffc:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8002000:	bfb8      	it	lt
 8002002:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8002006:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 800200a:	bfb8      	it	lt
 800200c:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 8002010:	eba1 4363 	sub.w	r3, r1, r3, asr #17
        pHandle->highDuty = wTimePhC;
 8002014:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
        pHandle->lowDuty = wTimePhA;
 8002018:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
        pHandle->midDuty = wTimePhB;
 800201c:	f8a0 1044 	strh.w	r1, [r0, #68]	; 0x44
        pHandle->highDuty = wTimePhC;
 8002020:	e7aa      	b.n	8001f78 <PWMC_SetPhaseVoltage+0x8c>
    if ( wZ < 0 )
 8002022:	f1b1 3fff 	cmp.w	r1, #4294967295
 8002026:	db6f      	blt.n	8002108 <PWMC_SetPhaseVoltage+0x21c>
      if ( wX <= 0 )
 8002028:	2c00      	cmp	r4, #0
 800202a:	dd47      	ble.n	80020bc <PWMC_SetPhaseVoltage+0x1d0>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 800202c:	1b2d      	subs	r5, r5, r4
 800202e:	bf48      	it	mi
 8002030:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_3;
 8002034:	f04f 0202 	mov.w	r2, #2
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8002038:	bf48      	it	mi
 800203a:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 800203e:	2b00      	cmp	r3, #0
 8002040:	bfb8      	it	lt
 8002042:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_3;
 8002046:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 800204a:	ea4f 0296 	mov.w	r2, r6, lsr #2
 800204e:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhA - wY / 131072;
 8002052:	bfb8      	it	lt
 8002054:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
 8002058:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 800205c:	eb03 4164 	add.w	r1, r3, r4, asr #17
        pHandle->lowDuty = wTimePhB;
 8002060:	f8a0 1042 	strh.w	r1, [r0, #66]	; 0x42
        pHandle->midDuty = wTimePhC;
 8002064:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
        pHandle->highDuty = wTimePhA;
 8002068:	f8a0 2046 	strh.w	r2, [r0, #70]	; 0x46
 800206c:	e784      	b.n	8001f78 <PWMC_SetPhaseVoltage+0x8c>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 800206e:	1b2d      	subs	r5, r5, r4
 8002070:	bf44      	itt	mi
 8002072:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8002076:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 800207a:	2b00      	cmp	r3, #0
 800207c:	bfb8      	it	lt
 800207e:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_6;
 8002082:	f04f 0205 	mov.w	r2, #5
        wTimePhC = wTimePhA - wY / 131072;
 8002086:	bfb8      	it	lt
 8002088:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        pHandle->Sector = SECTOR_6;
 800208c:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
        wTimePhB = wTimePhC + wX / 131072;
 8002090:	1e21      	subs	r1, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8002092:	ea4f 0296 	mov.w	r2, r6, lsr #2
 8002096:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 800209a:	bfb8      	it	lt
 800209c:	f501 31ff 	addlt.w	r1, r1, #130560	; 0x1fe00
        wTimePhC = wTimePhA - wY / 131072;
 80020a0:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 80020a4:	bfb8      	it	lt
 80020a6:	f201 11ff 	addwlt	r1, r1, #511	; 0x1ff
 80020aa:	eb03 4161 	add.w	r1, r3, r1, asr #17
        pHandle->highDuty = wTimePhB;
 80020ae:	f8a0 1046 	strh.w	r1, [r0, #70]	; 0x46
        pHandle->lowDuty = wTimePhA;
 80020b2:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
        pHandle->midDuty = wTimePhC;
 80020b6:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
        pHandle->highDuty = wTimePhB;
 80020ba:	e75d      	b.n	8001f78 <PWMC_SetPhaseVoltage+0x8c>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80020bc:	1aa5      	subs	r5, r4, r2
 80020be:	bf44      	itt	mi
 80020c0:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 80020c4:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 80020c8:	2900      	cmp	r1, #0
 80020ca:	bfb8      	it	lt
 80020cc:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
        pHandle->Sector = SECTOR_4;
 80020d0:	f04f 0303 	mov.w	r3, #3
        wTimePhB = wTimePhA + wZ / 131072;
 80020d4:	bfb8      	it	lt
 80020d6:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
        pHandle->Sector = SECTOR_4;
 80020da:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80020de:	08b2      	lsrs	r2, r6, #2
        wTimePhC = wTimePhB - wX / 131072;
 80020e0:	1e23      	subs	r3, r4, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80020e2:	eb02 42a5 	add.w	r2, r2, r5, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 80020e6:	bfb8      	it	lt
 80020e8:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 80020ec:	eb02 41a1 	add.w	r1, r2, r1, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 80020f0:	bfb8      	it	lt
 80020f2:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 80020f6:	eba1 4363 	sub.w	r3, r1, r3, asr #17
        pHandle->lowDuty = wTimePhC;
 80020fa:	f8a0 3042 	strh.w	r3, [r0, #66]	; 0x42
        pHandle->midDuty = wTimePhB;
 80020fe:	f8a0 1044 	strh.w	r1, [r0, #68]	; 0x44
        pHandle->highDuty = wTimePhA;
 8002102:	f8a0 2046 	strh.w	r2, [r0, #70]	; 0x46
 8002106:	e737      	b.n	8001f78 <PWMC_SetPhaseVoltage+0x8c>
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8002108:	1aad      	subs	r5, r5, r2
 800210a:	bf44      	itt	mi
 800210c:	f505 357f 	addmi.w	r5, r5, #261120	; 0x3fc00
 8002110:	f205 35ff 	addwmi	r5, r5, #1023	; 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8002114:	2900      	cmp	r1, #0
 8002116:	bfbc      	itt	lt
 8002118:	f501 317f 	addlt.w	r1, r1, #261120	; 0x3fc00
 800211c:	f201 31ff 	addwlt	r1, r1, #1023	; 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8002120:	2b00      	cmp	r3, #0
 8002122:	bfb8      	it	lt
 8002124:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8002128:	ea4f 0296 	mov.w	r2, r6, lsr #2
 800212c:	eb02 42a5 	add.w	r2, r2, r5, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8002130:	bfb8      	it	lt
 8002132:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
      pHandle->Sector = SECTOR_5;
 8002136:	2404      	movs	r4, #4
      wTimePhB = wTimePhA + wZ / 131072;
 8002138:	eb02 41a1 	add.w	r1, r2, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 800213c:	eba2 43a3 	sub.w	r3, r2, r3, asr #18
      pHandle->Sector = SECTOR_5;
 8002140:	f880 4068 	strb.w	r4, [r0, #104]	; 0x68
      pHandle->lowDuty = wTimePhC;
 8002144:	f8a0 3042 	strh.w	r3, [r0, #66]	; 0x42
      pHandle->midDuty = wTimePhA;
 8002148:	f8a0 2044 	strh.w	r2, [r0, #68]	; 0x44
      pHandle->highDuty = wTimePhB;
 800214c:	f8a0 1046 	strh.w	r1, [r0, #70]	; 0x46
 8002150:	e712      	b.n	8001f78 <PWMC_SetPhaseVoltage+0x8c>
 8002152:	bf00      	nop

08002154 <PWMC_SwitchOffPWM>:
  * @brief  Switches PWM generation off, inactivating the outputs.
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOffPWM( PWMC_Handle_t * pHandle )
{
  pHandle->pFctSwitchOffPwm( pHandle );
 8002154:	6883      	ldr	r3, [r0, #8]
 8002156:	4718      	bx	r3

08002158 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr( PWMC_Handle_t * pHandle, CRCAction_t action )
{
 8002158:	b510      	push	{r4, lr}
 800215a:	4604      	mov	r4, r0
 800215c:	b082      	sub	sp, #8
  bool retVal = false;
  if ( action == CRC_START )
 800215e:	b199      	cbz	r1, 8002188 <PWMC_CurrentReadingCalibr+0x30>
    {
      pHandle->pFctCurrReadingCalib( pHandle );
      retVal = true;
    }
  }
  else if ( action == CRC_EXEC )
 8002160:	2901      	cmp	r1, #1
 8002162:	d002      	beq.n	800216a <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 8002164:	2000      	movs	r0, #0
  }
  else
  {
  }
  return retVal;
}
 8002166:	b002      	add	sp, #8
 8002168:	bd10      	pop	{r4, pc}
    if ( pHandle->OffCalibrWaitTimeCounter > 0u )
 800216a:	f8b0 304a 	ldrh.w	r3, [r0, #74]	; 0x4a
 800216e:	b1cb      	cbz	r3, 80021a4 <PWMC_CurrentReadingCalibr+0x4c>
      pHandle->OffCalibrWaitTimeCounter--;
 8002170:	3b01      	subs	r3, #1
 8002172:	b29b      	uxth	r3, r3
 8002174:	9101      	str	r1, [sp, #4]
 8002176:	f8a0 304a 	strh.w	r3, [r0, #74]	; 0x4a
      if ( pHandle->OffCalibrWaitTimeCounter == 0u )
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1f2      	bne.n	8002164 <PWMC_CurrentReadingCalibr+0xc>
        pHandle->pFctCurrReadingCalib( pHandle );
 800217e:	6903      	ldr	r3, [r0, #16]
 8002180:	4798      	blx	r3
        retVal = true;
 8002182:	9901      	ldr	r1, [sp, #4]
 8002184:	4608      	mov	r0, r1
 8002186:	e7ee      	b.n	8002166 <PWMC_CurrentReadingCalibr+0xe>
    PWMC_SwitchOffPWM( pHandle );
 8002188:	f7ff ffe4 	bl	8002154 <PWMC_SwitchOffPWM>
    pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 800218c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8002190:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
    if ( pHandle->OffCalibrWaitTicks == 0u )
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1e5      	bne.n	8002164 <PWMC_CurrentReadingCalibr+0xc>
      pHandle->pFctCurrReadingCalib( pHandle );
 8002198:	4620      	mov	r0, r4
 800219a:	6923      	ldr	r3, [r4, #16]
 800219c:	4798      	blx	r3
      retVal = true;
 800219e:	2001      	movs	r0, #1
}
 80021a0:	b002      	add	sp, #8
 80021a2:	bd10      	pop	{r4, pc}
      retVal = true;
 80021a4:	4608      	mov	r0, r1
}
 80021a6:	b002      	add	sp, #8
 80021a8:	bd10      	pop	{r4, pc}
 80021aa:	bf00      	nop

080021ac <PWMC_CheckOverCurrent>:
/** @brief Returns #MC_BREAK_IN if an over current condition was detected on the power stage
 *         controlled by the PWMC component pointed by  @p pHandle, since the last call to this function;
 *         returns #MC_NO_FAULTS otherwise. */
__weak uint16_t PWMC_CheckOverCurrent( PWMC_Handle_t * pHandle )
{
  return pHandle->pFctIsOverCurrentOccurred( pHandle );
 80021ac:	69c3      	ldr	r3, [r0, #28]
 80021ae:	4718      	bx	r3

080021b0 <RI_SetRegCommandParser>:
static uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, uint16_t maxSize);
static uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, uint16_t maxSize);
static uint8_t RI_MovString (const char * srcString, char * destString, uint16_t *size, uint16_t maxSize);

__weak uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle)
{
 80021b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t * dataElementID;
  uint8_t * rxData = pHandle->rxBuffer+MCP_HEADER_SIZE;
  uint8_t * txData = pHandle->txBuffer;
  int16_t rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80021b4:	8985      	ldrh	r5, [r0, #12]
  uint8_t * txData = pHandle->txBuffer;
 80021b6:	f8d0 b008 	ldr.w	fp, [r0, #8]
  uint8_t * rxData = pHandle->rxBuffer+MCP_HEADER_SIZE;
 80021ba:	e9d0 2400 	ldrd	r2, r4, [r0]
  int16_t rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80021be:	3d02      	subs	r5, #2
  int16_t txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* 1 Byte must be available for MCP CMD status*/
  uint16_t size;
  uint8_t retVal=MCP_CMD_OK;
  uint8_t accessResult;
  uint8_t number_of_item =0;
  pHandle->txLength = 0;
 80021c0:	2300      	movs	r3, #0
{
 80021c2:	b087      	sub	sp, #28
  int16_t rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80021c4:	b22d      	sxth	r5, r5
  int16_t txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* 1 Byte must be available for MCP CMD status*/
 80021c6:	8992      	ldrh	r2, [r2, #12]
 80021c8:	9201      	str	r2, [sp, #4]
  while (rxLength > 0)
 80021ca:	429d      	cmp	r5, r3
{
 80021cc:	4682      	mov	sl, r0
  pHandle->txLength = 0;
 80021ce:	81c3      	strh	r3, [r0, #14]
  while (rxLength > 0)
 80021d0:	f340 80f6 	ble.w	80023c0 <RI_SetRegCommandParser+0x210>
  uint8_t retVal=MCP_CMD_OK;
 80021d4:	9302      	str	r3, [sp, #8]
 80021d6:	f1cb 0201 	rsb	r2, fp, #1
 80021da:	4bb3      	ldr	r3, [pc, #716]	; (80024a8 <RI_SetRegCommandParser+0x2f8>)
 80021dc:	9200      	str	r2, [sp, #0]
 80021de:	3402      	adds	r4, #2
  uint8_t * txData = pHandle->txBuffer;
 80021e0:	46d9      	mov	r9, fp
 80021e2:	462f      	mov	r7, r5
  {
     number_of_item ++;
     dataElementID = (uint16_t *) rxData;
     rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
     rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 80021e4:	46a0      	mov	r8, r4
     rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80021e6:	b2bf      	uxth	r7, r7
     accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
 80021e8:	f838 0b02 	ldrh.w	r0, [r8], #2
  uint8_t typeID;
  uint8_t motorID;
  uint8_t retVal = MCP_CMD_OK;
  uint16_t regID = dataID & REG_MASK;
  typeID = dataID & TYPE_MASK;
  motorID = (dataID & MOTOR_MASK)-1;
 80021ec:	f000 0c07 	and.w	ip, r0, #7
 80021f0:	f10c 3cff 	add.w	ip, ip, #4294967295

  MCI_Handle_t * pMCI = &Mci[motorID];
 80021f4:	fa5f f68c 	uxtb.w	r6, ip
 80021f8:	f000 0138 	and.w	r1, r0, #56	; 0x38
 80021fc:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
  uint16_t regID = dataID & REG_MASK;
 8002200:	f020 0207 	bic.w	r2, r0, #7
     rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002204:	1ebd      	subs	r5, r7, #2
 8002206:	3908      	subs	r1, #8
  MCI_Handle_t * pMCI = &Mci[motorID];
 8002208:	eb03 0686 	add.w	r6, r3, r6, lsl #2
  motorID = (dataID & MOTOR_MASK)-1;
 800220c:	fa5f fc8c 	uxtb.w	ip, ip
  uint16_t regID = dataID & REG_MASK;
 8002210:	b292      	uxth	r2, r2
     rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002212:	b2ad      	uxth	r5, r5

  switch (typeID)
 8002214:	2920      	cmp	r1, #32
 8002216:	d812      	bhi.n	800223e <RI_SetRegCommandParser+0x8e>
 8002218:	e8df f001 	tbb	[pc, r1]
 800221c:	111111a7 	.word	0x111111a7
 8002220:	11111111 	.word	0x11111111
 8002224:	1111117a 	.word	0x1111117a
 8002228:	11111111 	.word	0x11111111
 800222c:	111111b3 	.word	0x111111b3
 8002230:	11111111 	.word	0x11111111
 8002234:	1111115e 	.word	0x1111115e
 8002238:	11111111 	.word	0x11111111
 800223c:	30          	.byte	0x30
 800223d:	00          	.byte	0x00
  MCI_Handle_t * pMCI = &Mci[motorID];
 800223e:	2207      	movs	r2, #7
     if (number_of_item == 1 && rxLength == 0)
 8002240:	9900      	ldr	r1, [sp, #0]
 8002242:	4449      	add	r1, r9
 8002244:	b2c9      	uxtb	r1, r1
 8002246:	2901      	cmp	r1, #1
     rxLength = (int16_t) (rxLength - size);
 8002248:	b22f      	sxth	r7, r5
     if (number_of_item == 1 && rxLength == 0)
 800224a:	f000 80b4 	beq.w	80023b6 <RI_SetRegCommandParser+0x206>
       if (txSyncFreeSpace >=0 )
 800224e:	9901      	ldr	r1, [sp, #4]
 8002250:	4459      	add	r1, fp
 8002252:	3901      	subs	r1, #1
 8002254:	eba1 0109 	sub.w	r1, r1, r9
 8002258:	0409      	lsls	r1, r1, #16
 800225a:	f100 80a7 	bmi.w	80023ac <RI_SetRegCommandParser+0x1fc>
         *txData = accessResult;
 800225e:	f809 2b01 	strb.w	r2, [r9], #1
         pHandle->txLength++;
 8002262:	f8ba 100e 	ldrh.w	r1, [sl, #14]
 8002266:	3101      	adds	r1, #1
 8002268:	f8aa 100e 	strh.w	r1, [sl, #14]
         retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 800226c:	2a00      	cmp	r2, #0
 800226e:	f040 80ae 	bne.w	80023ce <RI_SetRegCommandParser+0x21e>
  while (rxLength > 0)
 8002272:	2f00      	cmp	r7, #0
 8002274:	f340 8274 	ble.w	8002760 <RI_SetRegCommandParser+0x5b0>
 8002278:	4644      	mov	r4, r8
 800227a:	e7b3      	b.n	80021e4 <RI_SetRegCommandParser+0x34>
    }
    break;
  case TYPE_DATA_RAW:
    {
      uint16_t rawSize = *(uint16_t *) data;
      *size = rawSize+2; /* The size consumed by the structure is the structure size + 2 bytes used to store the size*/
 800227c:	8867      	ldrh	r7, [r4, #2]
 800227e:	3702      	adds	r7, #2
 8002280:	b2bf      	uxth	r7, r7
      uint8_t * rawData = data+2; /* rawData points to the first data (after size extraction) */
      if (*size > freeSpace )
 8002282:	42bd      	cmp	r5, r7
 8002284:	f0c0 81b2 	bcc.w	80025ec <RI_SetRegCommandParser+0x43c>
        *size =0;
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
      }
      else
      {
        switch (regID)
 8002288:	f5b2 7fd4 	cmp.w	r2, #424	; 0x1a8
 800228c:	f000 81f9 	beq.w	8002682 <RI_SetRegCommandParser+0x4d2>
 8002290:	d910      	bls.n	80022b4 <RI_SetRegCommandParser+0x104>
 8002292:	f5b2 7f5a 	cmp.w	r2, #872	; 0x368
 8002296:	f000 81d8 	beq.w	800264a <RI_SetRegCommandParser+0x49a>
 800229a:	f5b2 6fa5 	cmp.w	r2, #1320	; 0x528
 800229e:	d10e      	bne.n	80022be <RI_SetRegCommandParser+0x10e>
          }
          break;

        case MC_REG_ASYNC_UARTA:
          {
           retVal =  MCPA_cfgLog ( &MCPA_UART_A, rawData );
 80022a0:	4882      	ldr	r0, [pc, #520]	; (80024ac <RI_SetRegCommandParser+0x2fc>)
 80022a2:	1d21      	adds	r1, r4, #4
 80022a4:	f005 fde6 	bl	8007e74 <MCPA_cfgLog>
 80022a8:	1bed      	subs	r5, r5, r7
          }
          break;
 80022aa:	4b7f      	ldr	r3, [pc, #508]	; (80024a8 <RI_SetRegCommandParser+0x2f8>)
 80022ac:	44b8      	add	r8, r7
           retVal =  MCPA_cfgLog ( &MCPA_UART_A, rawData );
 80022ae:	4602      	mov	r2, r0
          break;
 80022b0:	b2ad      	uxth	r5, r5
 80022b2:	e7c5      	b.n	8002240 <RI_SetRegCommandParser+0x90>
 80022b4:	f5b2 7fb4 	cmp.w	r2, #360	; 0x168
 80022b8:	f000 81d2 	beq.w	8002660 <RI_SetRegCommandParser+0x4b0>
 80022bc:	d904      	bls.n	80022c8 <RI_SetRegCommandParser+0x118>
            currComp.d = *((uint16_t *) &rawData[2]);
            MCI_SetCurrentReferences(pMCI,currComp);
          }
          break;
        default:
          retVal = MCP_ERROR_UNKNOWN_REG;
 80022be:	1bed      	subs	r5, r5, r7
 80022c0:	b2ad      	uxth	r5, r5
 80022c2:	44b8      	add	r8, r7
 80022c4:	2205      	movs	r2, #5
 80022c6:	e7bb      	b.n	8002240 <RI_SetRegCommandParser+0x90>
 80022c8:	2aa8      	cmp	r2, #168	; 0xa8
 80022ca:	f040 8178 	bne.w	80025be <RI_SetRegCommandParser+0x40e>
 80022ce:	1bed      	subs	r5, r5, r7
 80022d0:	b2ad      	uxth	r5, r5
 80022d2:	44b8      	add	r8, r7
          retVal = MCP_ERROR_RO_REG;
 80022d4:	2204      	movs	r2, #4
 80022d6:	e7b3      	b.n	8002240 <RI_SetRegCommandParser+0x90>

uint8_t RI_MovString (const char * srcString, char * destString, uint16_t *size, uint16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  *size= 1 ; /* /0 is the min String size */
  while ((*srcString != 0) && (*size < maxSize) )
 80022d8:	78a2      	ldrb	r2, [r4, #2]
 80022da:	2a00      	cmp	r2, #0
 80022dc:	f000 81e7 	beq.w	80026ae <RI_SetRegCommandParser+0x4fe>
 80022e0:	2d01      	cmp	r5, #1
 80022e2:	f240 817d 	bls.w	80025e0 <RI_SetRegCommandParser+0x430>
 80022e6:	3403      	adds	r4, #3
  *size= 1 ; /* /0 is the min String size */
 80022e8:	2201      	movs	r2, #1
 80022ea:	e002      	b.n	80022f2 <RI_SetRegCommandParser+0x142>
  while ((*srcString != 0) && (*size < maxSize) )
 80022ec:	4295      	cmp	r5, r2
 80022ee:	f000 816c 	beq.w	80025ca <RI_SetRegCommandParser+0x41a>
  {
    *destString = *srcString ;
    srcString = srcString+1;
 80022f2:	4621      	mov	r1, r4
  while ((*srcString != 0) && (*size < maxSize) )
 80022f4:	f814 0b01 	ldrb.w	r0, [r4], #1
    destString = destString+1;
    *size=*size+1;
 80022f8:	3201      	adds	r2, #1
 80022fa:	b292      	uxth	r2, r2
  while ((*srcString != 0) && (*size < maxSize) )
 80022fc:	2800      	cmp	r0, #0
 80022fe:	d1f5      	bne.n	80022ec <RI_SetRegCommandParser+0x13c>
 8002300:	4610      	mov	r0, r2
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *destString = 0;
 8002302:	1aad      	subs	r5, r5, r2
 8002304:	2200      	movs	r2, #0
 8002306:	700a      	strb	r2, [r1, #0]
 8002308:	b2ad      	uxth	r5, r5
 800230a:	4480      	add	r8, r0
      retVal = MCP_ERROR_RO_REG;
 800230c:	2204      	movs	r2, #4
 800230e:	e797      	b.n	8002240 <RI_SetRegCommandParser+0x90>
    uint16_t regdata16 = *(uint16_t *)data;
 8002310:	f5b2 6f19 	cmp.w	r2, #2448	; 0x990
 8002314:	8861      	ldrh	r1, [r4, #2]
    switch (regID)
 8002316:	f000 8216 	beq.w	8002746 <RI_SetRegCommandParser+0x596>
 800231a:	f200 8082 	bhi.w	8002422 <RI_SetRegCommandParser+0x272>
 800231e:	f5b2 7f04 	cmp.w	r2, #528	; 0x210
 8002322:	f000 81c8 	beq.w	80026b6 <RI_SetRegCommandParser+0x506>
 8002326:	d969      	bls.n	80023fc <RI_SetRegCommandParser+0x24c>
 8002328:	f5b2 7f44 	cmp.w	r2, #784	; 0x310
 800232c:	f000 8204 	beq.w	8002738 <RI_SetRegCommandParser+0x588>
 8002330:	f240 80c4 	bls.w	80024bc <RI_SetRegCommandParser+0x30c>
 8002334:	f5b2 6f05 	cmp.w	r2, #2128	; 0x850
 8002338:	d05a      	beq.n	80023f0 <RI_SetRegCommandParser+0x240>
 800233a:	d950      	bls.n	80023de <RI_SetRegCommandParser+0x22e>
 800233c:	f5b2 6f15 	cmp.w	r2, #2384	; 0x950
 8002340:	f040 80ab 	bne.w	800249a <RI_SetRegCommandParser+0x2ea>
        currComp = MCI_GetIqdref(pMCI);
 8002344:	4630      	mov	r0, r6
 8002346:	9103      	str	r1, [sp, #12]
 8002348:	f7ff f902 	bl	8001550 <MCI_GetIqdref>
        currComp.q = (int16_t)regdata16;
 800234c:	9903      	ldr	r1, [sp, #12]
        currComp = MCI_GetIqdref(pMCI);
 800234e:	9005      	str	r0, [sp, #20]
        currComp.q = (int16_t)regdata16;
 8002350:	f8ad 1014 	strh.w	r1, [sp, #20]
        MCI_SetCurrentReferences(pMCI,currComp);
 8002354:	9905      	ldr	r1, [sp, #20]
 8002356:	4630      	mov	r0, r6
 8002358:	f7ff f854 	bl	8001404 <MCI_SetCurrentReferences>
      break;
 800235c:	1f3d      	subs	r5, r7, #4
 800235e:	4b52      	ldr	r3, [pc, #328]	; (80024a8 <RI_SetRegCommandParser+0x2f8>)
 8002360:	f104 0804 	add.w	r8, r4, #4
 8002364:	b2ad      	uxth	r5, r5
  uint8_t retVal = MCP_CMD_OK;
 8002366:	2200      	movs	r2, #0
      break;
 8002368:	e76a      	b.n	8002240 <RI_SetRegCommandParser+0x90>
    switch (regID)
 800236a:	2a48      	cmp	r2, #72	; 0x48
 800236c:	f000 8138 	beq.w	80025e0 <RI_SetRegCommandParser+0x430>
 8002370:	2a88      	cmp	r2, #136	; 0x88
 8002372:	f000 8150 	beq.w	8002616 <RI_SetRegCommandParser+0x466>
      retVal = MCP_ERROR_UNKNOWN_REG;
 8002376:	1efd      	subs	r5, r7, #3
 8002378:	b2ad      	uxth	r5, r5
 800237a:	f104 0803 	add.w	r8, r4, #3
 800237e:	2205      	movs	r2, #5
 8002380:	e75e      	b.n	8002240 <RI_SetRegCommandParser+0x90>
    switch (regID)
 8002382:	2a98      	cmp	r2, #152	; 0x98
 8002384:	f000 8134 	beq.w	80025f0 <RI_SetRegCommandParser+0x440>
 8002388:	f240 8101 	bls.w	800258e <RI_SetRegCommandParser+0x3de>
 800238c:	f5b2 7fac 	cmp.w	r2, #344	; 0x158
 8002390:	f000 80a8 	beq.w	80024e4 <RI_SetRegCommandParser+0x334>
 8002394:	f240 80a0 	bls.w	80024d8 <RI_SetRegCommandParser+0x328>
 8002398:	f5b2 7fcc 	cmp.w	r2, #408	; 0x198
 800239c:	f000 80a2 	beq.w	80024e4 <RI_SetRegCommandParser+0x334>
      retVal = MCP_ERROR_UNKNOWN_REG;
 80023a0:	1fbd      	subs	r5, r7, #6
 80023a2:	b2ad      	uxth	r5, r5
 80023a4:	f104 0806 	add.w	r8, r4, #6
 80023a8:	2205      	movs	r2, #5
 80023aa:	e749      	b.n	8002240 <RI_SetRegCommandParser+0x90>
         retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80023ac:	2208      	movs	r2, #8
}
 80023ae:	4610      	mov	r0, r2
 80023b0:	b007      	add	sp, #28
 80023b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     if (number_of_item == 1 && rxLength == 0)
 80023b6:	2f00      	cmp	r7, #0
 80023b8:	f47f af49 	bne.w	800224e <RI_SetRegCommandParser+0x9e>
  if (retVal == MCP_CMD_OK)
 80023bc:	2a00      	cmp	r2, #0
 80023be:	d1f6      	bne.n	80023ae <RI_SetRegCommandParser+0x1fe>
    pHandle->txLength = 0;
 80023c0:	2200      	movs	r2, #0
}
 80023c2:	4610      	mov	r0, r2
    pHandle->txLength = 0;
 80023c4:	f8aa 200e 	strh.w	r2, [sl, #14]
}
 80023c8:	b007      	add	sp, #28
 80023ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
         if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 80023ce:	2a07      	cmp	r2, #7
 80023d0:	f040 80ee 	bne.w	80025b0 <RI_SetRegCommandParser+0x400>
         retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80023d4:	2201      	movs	r2, #1
}
 80023d6:	4610      	mov	r0, r2
 80023d8:	b007      	add	sp, #28
 80023da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023de:	f5b2 6fc2 	cmp.w	r2, #1552	; 0x610
 80023e2:	d005      	beq.n	80023f0 <RI_SetRegCommandParser+0x240>
 80023e4:	f240 80a8 	bls.w	8002538 <RI_SetRegCommandParser+0x388>
 80023e8:	f5b2 6f01 	cmp.w	r2, #2064	; 0x810
 80023ec:	f040 8092 	bne.w	8002514 <RI_SetRegCommandParser+0x364>
     break;
 80023f0:	1f3d      	subs	r5, r7, #4
 80023f2:	b2ad      	uxth	r5, r5
 80023f4:	f104 0804 	add.w	r8, r4, #4
      retVal = MCP_ERROR_RO_REG;
 80023f8:	2204      	movs	r2, #4
     break;
 80023fa:	e721      	b.n	8002240 <RI_SetRegCommandParser+0x90>
 80023fc:	f5b2 7f88 	cmp.w	r2, #272	; 0x110
 8002400:	f000 8181 	beq.w	8002706 <RI_SetRegCommandParser+0x556>
 8002404:	d928      	bls.n	8002458 <RI_SetRegCommandParser+0x2a8>
 8002406:	f5b2 7fc8 	cmp.w	r2, #400	; 0x190
 800240a:	f000 8169 	beq.w	80026e0 <RI_SetRegCommandParser+0x530>
 800240e:	f5b2 7fe8 	cmp.w	r2, #464	; 0x1d0
 8002412:	d143      	bne.n	800249c <RI_SetRegCommandParser+0x2ec>
      PID_SetKI(pPIDIq[motorID], regdata16);
 8002414:	4a26      	ldr	r2, [pc, #152]	; (80024b0 <RI_SetRegCommandParser+0x300>)
 8002416:	b209      	sxth	r1, r1
 8002418:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 800241c:	f005 fe2e 	bl	800807c <PID_SetKI>
     break;
 8002420:	e79c      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
 8002422:	f241 5510 	movw	r5, #5392	; 0x1510
 8002426:	42aa      	cmp	r2, r5
 8002428:	f000 817a 	beq.w	8002720 <RI_SetRegCommandParser+0x570>
 800242c:	d960      	bls.n	80024f0 <RI_SetRegCommandParser+0x340>
 800242e:	f241 50d0 	movw	r0, #5584	; 0x15d0
 8002432:	4282      	cmp	r2, r0
 8002434:	f000 817a 	beq.w	800272c <RI_SetRegCommandParser+0x57c>
 8002438:	d91a      	bls.n	8002470 <RI_SetRegCommandParser+0x2c0>
 800243a:	f241 6010 	movw	r0, #5648	; 0x1610
 800243e:	4282      	cmp	r2, r0
 8002440:	f000 8155 	beq.w	80026ee <RI_SetRegCommandParser+0x53e>
 8002444:	f241 6050 	movw	r0, #5712	; 0x1650
 8002448:	4282      	cmp	r2, r0
 800244a:	d127      	bne.n	800249c <RI_SetRegCommandParser+0x2ec>
      PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 800244c:	4a18      	ldr	r2, [pc, #96]	; (80024b0 <RI_SetRegCommandParser+0x300>)
 800244e:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 8002452:	f005 fe49 	bl	80080e8 <PID_SetKDDivisorPOW2>
 8002456:	e781      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
 8002458:	2a90      	cmp	r2, #144	; 0x90
 800245a:	f000 813a 	beq.w	80026d2 <RI_SetRegCommandParser+0x522>
 800245e:	2ad0      	cmp	r2, #208	; 0xd0
 8002460:	d11c      	bne.n	800249c <RI_SetRegCommandParser+0x2ec>
      PID_SetKI(pPIDSpeed[motorID], regdata16);
 8002462:	4a14      	ldr	r2, [pc, #80]	; (80024b4 <RI_SetRegCommandParser+0x304>)
 8002464:	b209      	sxth	r1, r1
 8002466:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 800246a:	f005 fe07 	bl	800807c <PID_SetKI>
      break;
 800246e:	e775      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
 8002470:	f241 5050 	movw	r0, #5456	; 0x1550
 8002474:	4282      	cmp	r2, r0
 8002476:	f000 8140 	beq.w	80026fa <RI_SetRegCommandParser+0x54a>
 800247a:	f241 5090 	movw	r0, #5520	; 0x1590
 800247e:	4282      	cmp	r2, r0
 8002480:	d10c      	bne.n	800249c <RI_SetRegCommandParser+0x2ec>
      PID_SetKDDivisorPOW2(pPIDId[motorID], regdata16);
 8002482:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <RI_SetRegCommandParser+0x308>)
 8002484:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 8002488:	f005 fe2e 	bl	80080e8 <PID_SetKDDivisorPOW2>
      break;
 800248c:	1f3d      	subs	r5, r7, #4
 800248e:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <RI_SetRegCommandParser+0x2f8>)
 8002490:	b2ad      	uxth	r5, r5
 8002492:	f104 0804 	add.w	r8, r4, #4
  uint8_t retVal = MCP_CMD_OK;
 8002496:	2200      	movs	r2, #0
      break;
 8002498:	e6d2      	b.n	8002240 <RI_SetRegCommandParser+0x90>
 800249a:	d942      	bls.n	8002522 <RI_SetRegCommandParser+0x372>
      retVal = MCP_ERROR_UNKNOWN_REG;
 800249c:	1f3d      	subs	r5, r7, #4
 800249e:	b2ad      	uxth	r5, r5
 80024a0:	f104 0804 	add.w	r8, r4, #4
 80024a4:	2205      	movs	r2, #5
 80024a6:	e6cb      	b.n	8002240 <RI_SetRegCommandParser+0x90>
 80024a8:	20000adc 	.word	0x20000adc
 80024ac:	200004c8 	.word	0x200004c8
 80024b0:	20000448 	.word	0x20000448
 80024b4:	200005ec 	.word	0x200005ec
 80024b8:	20000444 	.word	0x20000444
 80024bc:	f5b2 7f24 	cmp.w	r2, #656	; 0x290
 80024c0:	f000 8100 	beq.w	80026c4 <RI_SetRegCommandParser+0x514>
 80024c4:	f5b2 7f34 	cmp.w	r2, #720	; 0x2d0
 80024c8:	d1e8      	bne.n	800249c <RI_SetRegCommandParser+0x2ec>
      PID_SetKI(pPIDId[motorID], regdata16);
 80024ca:	4ba8      	ldr	r3, [pc, #672]	; (800276c <RI_SetRegCommandParser+0x5bc>)
 80024cc:	b209      	sxth	r1, r1
 80024ce:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 80024d2:	f005 fdd3 	bl	800807c <PID_SetKI>
     break;
 80024d6:	e7d9      	b.n	800248c <RI_SetRegCommandParser+0x2dc>
 80024d8:	2ad8      	cmp	r2, #216	; 0xd8
 80024da:	d003      	beq.n	80024e4 <RI_SetRegCommandParser+0x334>
 80024dc:	f5b2 7f8c 	cmp.w	r2, #280	; 0x118
 80024e0:	f47f af5e 	bne.w	80023a0 <RI_SetRegCommandParser+0x1f0>
 80024e4:	1fbd      	subs	r5, r7, #6
 80024e6:	b2ad      	uxth	r5, r5
 80024e8:	f104 0806 	add.w	r8, r4, #6
      retVal = MCP_ERROR_RO_REG;
 80024ec:	2204      	movs	r2, #4
 80024ee:	e6a7      	b.n	8002240 <RI_SetRegCommandParser+0x90>
 80024f0:	f241 4550 	movw	r5, #5200	; 0x1450
 80024f4:	42aa      	cmp	r2, r5
 80024f6:	f000 810d 	beq.w	8002714 <RI_SetRegCommandParser+0x564>
 80024fa:	d923      	bls.n	8002544 <RI_SetRegCommandParser+0x394>
 80024fc:	f020 0047 	bic.w	r0, r0, #71	; 0x47
 8002500:	f241 4290 	movw	r2, #5264	; 0x1490
 8002504:	4290      	cmp	r0, r2
 8002506:	d1c9      	bne.n	800249c <RI_SetRegCommandParser+0x2ec>
      PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002508:	4a99      	ldr	r2, [pc, #612]	; (8002770 <RI_SetRegCommandParser+0x5c0>)
      PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 800250a:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 800250e:	f005 fdeb 	bl	80080e8 <PID_SetKDDivisorPOW2>
 8002512:	e723      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
 8002514:	f020 0047 	bic.w	r0, r0, #71	; 0x47
 8002518:	f5b0 6ff2 	cmp.w	r0, #1936	; 0x790
 800251c:	f43f af68 	beq.w	80023f0 <RI_SetRegCommandParser+0x240>
 8002520:	e7bc      	b.n	800249c <RI_SetRegCommandParser+0x2ec>
 8002522:	f5b2 6f11 	cmp.w	r2, #2320	; 0x910
 8002526:	f43f af63 	beq.w	80023f0 <RI_SetRegCommandParser+0x240>
 800252a:	f020 0047 	bic.w	r0, r0, #71	; 0x47
 800252e:	f5b0 6f09 	cmp.w	r0, #2192	; 0x890
 8002532:	f43f af5d 	beq.w	80023f0 <RI_SetRegCommandParser+0x240>
 8002536:	e7b1      	b.n	800249c <RI_SetRegCommandParser+0x2ec>
 8002538:	f020 0047 	bic.w	r0, r0, #71	; 0x47
 800253c:	f5b0 6fb2 	cmp.w	r0, #1424	; 0x590
 8002540:	d1ac      	bne.n	800249c <RI_SetRegCommandParser+0x2ec>
 8002542:	e755      	b.n	80023f0 <RI_SetRegCommandParser+0x240>
 8002544:	f5b2 6f65 	cmp.w	r2, #3664	; 0xe50
 8002548:	d003      	beq.n	8002552 <RI_SetRegCommandParser+0x3a2>
 800254a:	d912      	bls.n	8002572 <RI_SetRegCommandParser+0x3c2>
 800254c:	f5b2 6f69 	cmp.w	r2, #3728	; 0xe90
 8002550:	d105      	bne.n	800255e <RI_SetRegCommandParser+0x3ae>
 8002552:	1f3d      	subs	r5, r7, #4
 8002554:	b2ad      	uxth	r5, r5
 8002556:	f104 0804 	add.w	r8, r4, #4
  uint8_t retVal = MCP_CMD_OK;
 800255a:	2200      	movs	r2, #0
 800255c:	e670      	b.n	8002240 <RI_SetRegCommandParser+0x90>
 800255e:	d39d      	bcc.n	800249c <RI_SetRegCommandParser+0x2ec>
 8002560:	f5b2 6f6d 	cmp.w	r2, #3792	; 0xed0
 8002564:	f43f af44 	beq.w	80023f0 <RI_SetRegCommandParser+0x240>
 8002568:	f5b2 6f71 	cmp.w	r2, #3856	; 0xf10
 800256c:	f43f af40 	beq.w	80023f0 <RI_SetRegCommandParser+0x240>
 8002570:	e794      	b.n	800249c <RI_SetRegCommandParser+0x2ec>
 8002572:	f5b2 6f29 	cmp.w	r2, #2704	; 0xa90
 8002576:	f43f af3b 	beq.w	80023f0 <RI_SetRegCommandParser+0x240>
 800257a:	d90e      	bls.n	800259a <RI_SetRegCommandParser+0x3ea>
 800257c:	f5b2 6f2d 	cmp.w	r2, #2768	; 0xad0
 8002580:	f43f af36 	beq.w	80023f0 <RI_SetRegCommandParser+0x240>
 8002584:	f5b2 6f31 	cmp.w	r2, #2832	; 0xb10
 8002588:	f43f af32 	beq.w	80023f0 <RI_SetRegCommandParser+0x240>
 800258c:	e786      	b.n	800249c <RI_SetRegCommandParser+0x2ec>
 800258e:	f020 0047 	bic.w	r0, r0, #71	; 0x47
 8002592:	2818      	cmp	r0, #24
 8002594:	f47f af04 	bne.w	80023a0 <RI_SetRegCommandParser+0x1f0>
 8002598:	e7a4      	b.n	80024e4 <RI_SetRegCommandParser+0x334>
 800259a:	f020 0047 	bic.w	r0, r0, #71	; 0x47
 800259e:	f5b0 6f21 	cmp.w	r0, #2576	; 0xa10
 80025a2:	f43f af25 	beq.w	80023f0 <RI_SetRegCommandParser+0x240>
 80025a6:	f5b2 6f1d 	cmp.w	r2, #2512	; 0x9d0
 80025aa:	f43f af21 	beq.w	80023f0 <RI_SetRegCommandParser+0x240>
 80025ae:	e775      	b.n	800249c <RI_SetRegCommandParser+0x2ec>
         if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 80025b0:	2a0a      	cmp	r2, #10
         retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80025b2:	f04f 0201 	mov.w	r2, #1
         if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 80025b6:	f43f aefa 	beq.w	80023ae <RI_SetRegCommandParser+0x1fe>
         retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80025ba:	9202      	str	r2, [sp, #8]
 80025bc:	e659      	b.n	8002272 <RI_SetRegCommandParser+0xc2>
 80025be:	f020 0047 	bic.w	r0, r0, #71	; 0x47
 80025c2:	2828      	cmp	r0, #40	; 0x28
 80025c4:	f43f ae83 	beq.w	80022ce <RI_SetRegCommandParser+0x11e>
 80025c8:	e679      	b.n	80022be <RI_SetRegCommandParser+0x10e>
     if (number_of_item == 1 && rxLength == 0)
 80025ca:	9a00      	ldr	r2, [sp, #0]
 80025cc:	444a      	add	r2, r9
 80025ce:	b2d2      	uxtb	r2, r2
 80025d0:	2a01      	cmp	r2, #1
 80025d2:	44a8      	add	r8, r5
      retVal = MCP_ERROR_RO_REG;
 80025d4:	f04f 0204 	mov.w	r2, #4
     if (number_of_item == 1 && rxLength == 0)
 80025d8:	f43f aee9 	beq.w	80023ae <RI_SetRegCommandParser+0x1fe>
     rxLength = (int16_t) (rxLength - size);
 80025dc:	2700      	movs	r7, #0
 80025de:	e636      	b.n	800224e <RI_SetRegCommandParser+0x9e>
 80025e0:	1efd      	subs	r5, r7, #3
 80025e2:	b2ad      	uxth	r5, r5
 80025e4:	f104 0803 	add.w	r8, r4, #3
      retVal = MCP_ERROR_RO_REG;
 80025e8:	2204      	movs	r2, #4
 80025ea:	e629      	b.n	8002240 <RI_SetRegCommandParser+0x90>
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 80025ec:	220a      	movs	r2, #10
 80025ee:	e627      	b.n	8002240 <RI_SetRegCommandParser+0x90>
      MCI_ExecSpeedRamp(pMCI,(int16_t)((regdata32*SPEED_UNIT)/_RPM),0);
 80025f0:	f8d4 2002 	ldr.w	r2, [r4, #2]
 80025f4:	4b5f      	ldr	r3, [pc, #380]	; (8002774 <RI_SetRegCommandParser+0x5c4>)
 80025f6:	fb83 3102 	smull	r3, r1, r3, r2
 80025fa:	eba1 71e2 	sub.w	r1, r1, r2, asr #31
 80025fe:	4630      	mov	r0, r6
 8002600:	2200      	movs	r2, #0
 8002602:	b209      	sxth	r1, r1
 8002604:	1fbd      	subs	r5, r7, #6
 8002606:	f7fe fee7 	bl	80013d8 <MCI_ExecSpeedRamp>
      break;
 800260a:	f104 0806 	add.w	r8, r4, #6
 800260e:	4b5a      	ldr	r3, [pc, #360]	; (8002778 <RI_SetRegCommandParser+0x5c8>)
 8002610:	b2ad      	uxth	r5, r5
  uint8_t retVal = MCP_CMD_OK;
 8002612:	2200      	movs	r2, #0
      break;
 8002614:	e614      	b.n	8002240 <RI_SetRegCommandParser+0x90>
    uint8_t regdata8 = *data;
 8002616:	78a2      	ldrb	r2, [r4, #2]
        if ((STC_Modality_t)regdata8 == STC_TORQUE_MODE)
 8002618:	b13a      	cbz	r2, 800262a <RI_SetRegCommandParser+0x47a>
        if ((STC_Modality_t)regdata8 == STC_SPEED_MODE)
 800261a:	2a01      	cmp	r2, #1
 800261c:	d038      	beq.n	8002690 <RI_SetRegCommandParser+0x4e0>
 800261e:	1efd      	subs	r5, r7, #3
 8002620:	b2ad      	uxth	r5, r5
 8002622:	f104 0803 	add.w	r8, r4, #3
  uint8_t retVal = MCP_CMD_OK;
 8002626:	2200      	movs	r2, #0
 8002628:	e60a      	b.n	8002240 <RI_SetRegCommandParser+0x90>
          MCI_ExecTorqueRamp(pMCI, MCI_GetTeref(pMCI),0);
 800262a:	4630      	mov	r0, r6
 800262c:	9203      	str	r2, [sp, #12]
 800262e:	f7fe ffb9 	bl	80015a4 <MCI_GetTeref>
 8002632:	1efd      	subs	r5, r7, #3
 8002634:	9a03      	ldr	r2, [sp, #12]
 8002636:	4601      	mov	r1, r0
 8002638:	4630      	mov	r0, r6
 800263a:	f7fe fed9 	bl	80013f0 <MCI_ExecTorqueRamp>
        if ((STC_Modality_t)regdata8 == STC_SPEED_MODE)
 800263e:	f104 0803 	add.w	r8, r4, #3
 8002642:	9a03      	ldr	r2, [sp, #12]
 8002644:	4b4c      	ldr	r3, [pc, #304]	; (8002778 <RI_SetRegCommandParser+0x5c8>)
 8002646:	b2ad      	uxth	r5, r5
 8002648:	e5fa      	b.n	8002240 <RI_SetRegCommandParser+0x90>
            currComp.q = *((uint16_t *) rawData);
 800264a:	6861      	ldr	r1, [r4, #4]
 800264c:	9105      	str	r1, [sp, #20]
            MCI_SetCurrentReferences(pMCI,currComp);
 800264e:	4630      	mov	r0, r6
 8002650:	1bed      	subs	r5, r5, r7
 8002652:	f7fe fed7 	bl	8001404 <MCI_SetCurrentReferences>
          break;
 8002656:	b2ad      	uxth	r5, r5
 8002658:	4b47      	ldr	r3, [pc, #284]	; (8002778 <RI_SetRegCommandParser+0x5c8>)
 800265a:	44b8      	add	r8, r7
  uint8_t retVal = MCP_CMD_OK;
 800265c:	2200      	movs	r2, #0
          break;
 800265e:	e5ef      	b.n	8002240 <RI_SetRegCommandParser+0x90>
            MCI_ExecSpeedRamp(pMCI,(int16_t)((rpm*SPEED_UNIT)/_RPM),duration);
 8002660:	6860      	ldr	r0, [r4, #4]
 8002662:	4b44      	ldr	r3, [pc, #272]	; (8002774 <RI_SetRegCommandParser+0x5c4>)
 8002664:	8922      	ldrh	r2, [r4, #8]
 8002666:	fb83 3100 	smull	r3, r1, r3, r0
 800266a:	eba1 71e0 	sub.w	r1, r1, r0, asr #31
 800266e:	b209      	sxth	r1, r1
 8002670:	4630      	mov	r0, r6
 8002672:	f7fe feb1 	bl	80013d8 <MCI_ExecSpeedRamp>
          break;
 8002676:	1bed      	subs	r5, r5, r7
 8002678:	4b3f      	ldr	r3, [pc, #252]	; (8002778 <RI_SetRegCommandParser+0x5c8>)
 800267a:	44b8      	add	r8, r7
 800267c:	b2ad      	uxth	r5, r5
  uint8_t retVal = MCP_CMD_OK;
 800267e:	2200      	movs	r2, #0
          break;
 8002680:	e5de      	b.n	8002240 <RI_SetRegCommandParser+0x90>
            MCI_ExecTorqueRamp(pMCI,torque,duration);
 8002682:	8922      	ldrh	r2, [r4, #8]
 8002684:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
 8002688:	4630      	mov	r0, r6
 800268a:	f7fe feb1 	bl	80013f0 <MCI_ExecTorqueRamp>
 800268e:	e7f2      	b.n	8002676 <RI_SetRegCommandParser+0x4c6>
          MCI_ExecSpeedRamp(pMCI, MCI_GetMecSpeedRefUnit(pMCI),0);
 8002690:	4630      	mov	r0, r6
 8002692:	f7fe ff2f 	bl	80014f4 <MCI_GetMecSpeedRefUnit>
 8002696:	1efd      	subs	r5, r7, #3
 8002698:	4601      	mov	r1, r0
 800269a:	2200      	movs	r2, #0
 800269c:	4630      	mov	r0, r6
 800269e:	f7fe fe9b 	bl	80013d8 <MCI_ExecSpeedRamp>
 80026a2:	f104 0803 	add.w	r8, r4, #3
 80026a6:	4b34      	ldr	r3, [pc, #208]	; (8002778 <RI_SetRegCommandParser+0x5c8>)
 80026a8:	b2ad      	uxth	r5, r5
  uint8_t retVal = MCP_CMD_OK;
 80026aa:	2200      	movs	r2, #0
 80026ac:	e5c8      	b.n	8002240 <RI_SetRegCommandParser+0x90>
  while ((*srcString != 0) && (*size < maxSize) )
 80026ae:	2001      	movs	r0, #1
  *size= 1 ; /* /0 is the min String size */
 80026b0:	4602      	mov	r2, r0
  while ((*srcString != 0) && (*size < maxSize) )
 80026b2:	4641      	mov	r1, r8
 80026b4:	e625      	b.n	8002302 <RI_SetRegCommandParser+0x152>
      PID_SetKD(pPIDIq[motorID], regdata16);
 80026b6:	4a31      	ldr	r2, [pc, #196]	; (800277c <RI_SetRegCommandParser+0x5cc>)
 80026b8:	b209      	sxth	r1, r1
 80026ba:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 80026be:	f005 fd0b 	bl	80080d8 <PID_SetKD>
     break;
 80026c2:	e64b      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
      PID_SetKP(pPIDId[motorID], regdata16);
 80026c4:	4b29      	ldr	r3, [pc, #164]	; (800276c <RI_SetRegCommandParser+0x5bc>)
 80026c6:	b209      	sxth	r1, r1
 80026c8:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 80026cc:	f005 fcd4 	bl	8008078 <PID_SetKP>
     break;
 80026d0:	e6dc      	b.n	800248c <RI_SetRegCommandParser+0x2dc>
      PID_SetKP(pPIDSpeed[motorID], regdata16);
 80026d2:	4a27      	ldr	r2, [pc, #156]	; (8002770 <RI_SetRegCommandParser+0x5c0>)
 80026d4:	b209      	sxth	r1, r1
 80026d6:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 80026da:	f005 fccd 	bl	8008078 <PID_SetKP>
      break;
 80026de:	e63d      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
      PID_SetKP(pPIDIq[motorID], regdata16);
 80026e0:	4a26      	ldr	r2, [pc, #152]	; (800277c <RI_SetRegCommandParser+0x5cc>)
 80026e2:	b209      	sxth	r1, r1
 80026e4:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 80026e8:	f005 fcc6 	bl	8008078 <PID_SetKP>
     break;
 80026ec:	e636      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
      PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 80026ee:	4a23      	ldr	r2, [pc, #140]	; (800277c <RI_SetRegCommandParser+0x5cc>)
 80026f0:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 80026f4:	f005 fcdc 	bl	80080b0 <PID_SetKIDivisorPOW2>
      break;
 80026f8:	e630      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
      PID_SetKIDivisorPOW2(pPIDId[motorID], regdata16);
 80026fa:	4b1c      	ldr	r3, [pc, #112]	; (800276c <RI_SetRegCommandParser+0x5bc>)
 80026fc:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 8002700:	f005 fcd6 	bl	80080b0 <PID_SetKIDivisorPOW2>
      break;
 8002704:	e6c2      	b.n	800248c <RI_SetRegCommandParser+0x2dc>
      PID_SetKD(pPIDSpeed[motorID], regdata16);
 8002706:	4a1a      	ldr	r2, [pc, #104]	; (8002770 <RI_SetRegCommandParser+0x5c0>)
 8002708:	b209      	sxth	r1, r1
 800270a:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 800270e:	f005 fce3 	bl	80080d8 <PID_SetKD>
     break;
 8002712:	e623      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
      PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8002714:	4a16      	ldr	r2, [pc, #88]	; (8002770 <RI_SetRegCommandParser+0x5c0>)
 8002716:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 800271a:	f005 fcbd 	bl	8008098 <PID_SetKPDivisorPOW2>
     break;
 800271e:	e61d      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
      PID_SetKPDivisorPOW2(pPIDId[motorID], regdata16);
 8002720:	4b12      	ldr	r3, [pc, #72]	; (800276c <RI_SetRegCommandParser+0x5bc>)
 8002722:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 8002726:	f005 fcb7 	bl	8008098 <PID_SetKPDivisorPOW2>
      break;
 800272a:	e6af      	b.n	800248c <RI_SetRegCommandParser+0x2dc>
      PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 800272c:	4a13      	ldr	r2, [pc, #76]	; (800277c <RI_SetRegCommandParser+0x5cc>)
 800272e:	f852 002c 	ldr.w	r0, [r2, ip, lsl #2]
 8002732:	f005 fcb1 	bl	8008098 <PID_SetKPDivisorPOW2>
      break;
 8002736:	e611      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
      PID_SetKD(pPIDId[motorID], regdata16);
 8002738:	4b0c      	ldr	r3, [pc, #48]	; (800276c <RI_SetRegCommandParser+0x5bc>)
 800273a:	b209      	sxth	r1, r1
 800273c:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 8002740:	f005 fcca 	bl	80080d8 <PID_SetKD>
     break;
 8002744:	e6a2      	b.n	800248c <RI_SetRegCommandParser+0x2dc>
        currComp = MCI_GetIqdref(pMCI);
 8002746:	4630      	mov	r0, r6
 8002748:	9103      	str	r1, [sp, #12]
 800274a:	f7fe ff01 	bl	8001550 <MCI_GetIqdref>
        currComp.d = regdata16;
 800274e:	9903      	ldr	r1, [sp, #12]
        currComp = MCI_GetIqdref(pMCI);
 8002750:	9005      	str	r0, [sp, #20]
        currComp.d = regdata16;
 8002752:	f8ad 1016 	strh.w	r1, [sp, #22]
        MCI_SetCurrentReferences(pMCI,currComp);
 8002756:	9905      	ldr	r1, [sp, #20]
 8002758:	4630      	mov	r0, r6
 800275a:	f7fe fe53 	bl	8001404 <MCI_SetCurrentReferences>
      break;
 800275e:	e5fd      	b.n	800235c <RI_SetRegCommandParser+0x1ac>
 8002760:	9a02      	ldr	r2, [sp, #8]
  if (retVal == MCP_CMD_OK)
 8002762:	2a00      	cmp	r2, #0
 8002764:	f43f ae2c 	beq.w	80023c0 <RI_SetRegCommandParser+0x210>
 8002768:	e621      	b.n	80023ae <RI_SetRegCommandParser+0x1fe>
 800276a:	bf00      	nop
 800276c:	20000444 	.word	0x20000444
 8002770:	200005ec 	.word	0x200005ec
 8002774:	2aaaaaab 	.word	0x2aaaaaab
 8002778:	20000adc 	.word	0x20000adc
 800277c:	20000448 	.word	0x20000448

08002780 <RI_GetRegCommandParser>:
{
 8002780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8002784:	f8b0 a00c 	ldrh.w	sl, [r0, #12]
  uint16_t txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* 1 Byte must be available for MCP CMD status*/
 8002788:	6803      	ldr	r3, [r0, #0]
  uint16_t rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 800278a:	f1aa 0a02 	sub.w	sl, sl, #2
  pHandle->txLength = 0;
 800278e:	f04f 0e00 	mov.w	lr, #0
  uint16_t rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8002792:	fa1f fa8a 	uxth.w	sl, sl
  uint16_t txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* 1 Byte must be available for MCP CMD status*/
 8002796:	899c      	ldrh	r4, [r3, #12]
  pHandle->txLength = 0;
 8002798:	f8a0 e00e 	strh.w	lr, [r0, #14]
  uint8_t * txData = pHandle->txBuffer;
 800279c:	e9d0 1701 	ldrd	r1, r7, [r0, #4]
{
 80027a0:	b08f      	sub	sp, #60	; 0x3c
  while (rxLength > 0)
 80027a2:	f1ba 0f00 	cmp.w	sl, #0
 80027a6:	f000 82ba 	beq.w	8002d1e <RI_GetRegCommandParser+0x59e>
 80027aa:	3c01      	subs	r4, #1
 80027ac:	f101 0902 	add.w	r9, r1, #2
 80027b0:	f8df b410 	ldr.w	fp, [pc, #1040]	; 8002bc4 <RI_GetRegCommandParser+0x444>
 80027b4:	4680      	mov	r8, r0
 80027b6:	b2a4      	uxth	r4, r4
  uint8_t * rxData = pHandle->rxBuffer+MCP_HEADER_SIZE;
 80027b8:	464e      	mov	r6, r9
     retVal = RI_GetReg (*dataElementID,txData, &size, txSyncFreeSpace);
 80027ba:	f836 3b02 	ldrh.w	r3, [r6], #2
  uint8_t motorID = (dataID & MOTOR_MASK)-1;
 80027be:	f003 0207 	and.w	r2, r3, #7
 80027c2:	3a01      	subs	r2, #1
  MCI_Handle_t * pMCI = &Mci[motorID];
 80027c4:	b2d0      	uxtb	r0, r2
 80027c6:	f003 0c38 	and.w	ip, r3, #56	; 0x38
 80027ca:	ebc0 05c0 	rsb	r5, r0, r0, lsl #3
  uint16_t regID = dataID & REG_MASK;
 80027ce:	f023 0307 	bic.w	r3, r3, #7
 80027d2:	f1ac 0c08 	sub.w	ip, ip, #8
  uint8_t motorID = (dataID & MOTOR_MASK)-1;
 80027d6:	4602      	mov	r2, r0
  MCI_Handle_t * pMCI = &Mci[motorID];
 80027d8:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
  uint16_t regID = dataID & REG_MASK;
 80027dc:	b29b      	uxth	r3, r3
  switch (typeID)
 80027de:	f1bc 0f20 	cmp.w	ip, #32
 80027e2:	d812      	bhi.n	800280a <RI_GetRegCommandParser+0x8a>
 80027e4:	e8df f00c 	tbb	[pc, ip]
 80027e8:	111111a7 	.word	0x111111a7
 80027ec:	11111111 	.word	0x11111111
 80027f0:	1111116a 	.word	0x1111116a
 80027f4:	11111111 	.word	0x11111111
 80027f8:	111111b2 	.word	0x111111b2
 80027fc:	11111111 	.word	0x11111111
 8002800:	1111112c 	.word	0x1111112c
 8002804:	11111111 	.word	0x11111111
 8002808:	15          	.byte	0x15
 8002809:	00          	.byte	0x00
  MCI_Handle_t * pMCI = &Mci[motorID];
 800280a:	2007      	movs	r0, #7
}
 800280c:	b00f      	add	sp, #60	; 0x3c
 800280e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      uint8_t * rawData = data+2;
 8002812:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8002816:	f107 0002 	add.w	r0, r7, #2
      switch (regID)
 800281a:	f000 826a 	beq.w	8002cf2 <RI_GetRegCommandParser+0x572>
 800281e:	f200 80ba 	bhi.w	8002996 <RI_GetRegCommandParser+0x216>
 8002822:	2b68      	cmp	r3, #104	; 0x68
 8002824:	f000 825e 	beq.w	8002ce4 <RI_GetRegCommandParser+0x564>
 8002828:	2ba8      	cmp	r3, #168	; 0xa8
 800282a:	f040 80a5 	bne.w	8002978 <RI_GetRegCommandParser+0x1f8>
        *rawSize = sizeof(FOCFwConfig_reg_t);
 800282e:	230e      	movs	r3, #14
        if ((*rawSize) +2  > freeSpace)
 8002830:	2c0f      	cmp	r4, #15
        *rawSize = sizeof(FOCFwConfig_reg_t);
 8002832:	803b      	strh	r3, [r7, #0]
        if ((*rawSize) +2  > freeSpace)
 8002834:	f200 8246 	bhi.w	8002cc4 <RI_GetRegCommandParser+0x544>
        retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002838:	2008      	movs	r0, #8
}
 800283a:	b00f      	add	sp, #60	; 0x3c
 800283c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (regID)
 8002840:	2ba0      	cmp	r3, #160	; 0xa0
 8002842:	f000 8211 	beq.w	8002c68 <RI_GetRegCommandParser+0x4e8>
 8002846:	f200 80c4 	bhi.w	80029d2 <RI_GetRegCommandParser+0x252>
 800284a:	2b20      	cmp	r3, #32
 800284c:	f000 81fd 	beq.w	8002c4a <RI_GetRegCommandParser+0x4ca>
 8002850:	2b60      	cmp	r3, #96	; 0x60
 8002852:	d179      	bne.n	8002948 <RI_GetRegCommandParser+0x1c8>
  while ((*srcString != 0) && (*size < maxSize) )
 8002854:	4dd2      	ldr	r5, [pc, #840]	; (8002ba0 <RI_GetRegCommandParser+0x420>)
 8002856:	7828      	ldrb	r0, [r5, #0]
 8002858:	2800      	cmp	r0, #0
 800285a:	f000 825b 	beq.w	8002d14 <RI_GetRegCommandParser+0x594>
 800285e:	2c01      	cmp	r4, #1
 8002860:	f240 81f5 	bls.w	8002c4e <RI_GetRegCommandParser+0x4ce>
 8002864:	f1a4 0c02 	sub.w	ip, r4, #2
 8002868:	fa1f fc8c 	uxth.w	ip, ip
 800286c:	f10c 0c01 	add.w	ip, ip, #1
 8002870:	44bc      	add	ip, r7
 8002872:	463b      	mov	r3, r7
 8002874:	f1c7 0201 	rsb	r2, r7, #1
 8002878:	e002      	b.n	8002880 <RI_GetRegCommandParser+0x100>
 800287a:	4563      	cmp	r3, ip
 800287c:	f000 81e7 	beq.w	8002c4e <RI_GetRegCommandParser+0x4ce>
    *destString = *srcString ;
 8002880:	f803 0b01 	strb.w	r0, [r3], #1
  while ((*srcString != 0) && (*size < maxSize) )
 8002884:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8002888:	eb03 0e02 	add.w	lr, r3, r2
 800288c:	fa1f fe8e 	uxth.w	lr, lr
 8002890:	2800      	cmp	r0, #0
 8002892:	d1f2      	bne.n	800287a <RI_GetRegCommandParser+0xfa>
 8002894:	4675      	mov	r5, lr
    *destString = 0;
 8002896:	2200      	movs	r2, #0
 8002898:	701a      	strb	r2, [r3, #0]
       pHandle->txLength += size;
 800289a:	f8b8 000e 	ldrh.w	r0, [r8, #14]
  while (rxLength > 0)
 800289e:	eb09 030a 	add.w	r3, r9, sl
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	b2b2      	uxth	r2, r6
       txSyncFreeSpace = txSyncFreeSpace-size;
 80028a6:	eba4 040e 	sub.w	r4, r4, lr
       pHandle->txLength += size;
 80028aa:	4470      	add	r0, lr
  while (rxLength > 0)
 80028ac:	429a      	cmp	r2, r3
       txSyncFreeSpace = txSyncFreeSpace-size;
 80028ae:	b2a4      	uxth	r4, r4
       txData = txData+size;
 80028b0:	442f      	add	r7, r5
       pHandle->txLength += size;
 80028b2:	f8a8 000e 	strh.w	r0, [r8, #14]
  while (rxLength > 0)
 80028b6:	d180      	bne.n	80027ba <RI_GetRegCommandParser+0x3a>
     retVal = RI_GetReg (*dataElementID,txData, &size, txSyncFreeSpace);
 80028b8:	2000      	movs	r0, #0
 80028ba:	e7a7      	b.n	800280c <RI_GetRegCommandParser+0x8c>
      if (freeSpace >= 2 )
 80028bc:	2c01      	cmp	r4, #1
 80028be:	d9bb      	bls.n	8002838 <RI_GetRegCommandParser+0xb8>
        switch (regID)
 80028c0:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 80028c4:	f000 8290 	beq.w	8002de8 <RI_GetRegCommandParser+0x668>
 80028c8:	f200 80a8 	bhi.w	8002a1c <RI_GetRegCommandParser+0x29c>
 80028cc:	f5b3 6fb2 	cmp.w	r3, #1424	; 0x590
 80028d0:	f000 8281 	beq.w	8002dd6 <RI_GetRegCommandParser+0x656>
 80028d4:	d917      	bls.n	8002906 <RI_GetRegCommandParser+0x186>
 80028d6:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 80028da:	f000 8247 	beq.w	8002d6c <RI_GetRegCommandParser+0x5ec>
 80028de:	f240 80c9 	bls.w	8002a74 <RI_GetRegCommandParser+0x2f4>
 80028e2:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 80028e6:	f000 824b 	beq.w	8002d80 <RI_GetRegCommandParser+0x600>
 80028ea:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 80028ee:	f040 80b3 	bne.w	8002a58 <RI_GetRegCommandParser+0x2d8>
          *regdata16 = MCI_GetIqd(pMCI).d;
 80028f2:	4628      	mov	r0, r5
 80028f4:	f7fe fe1e 	bl	8001534 <MCI_GetIqd>
 80028f8:	2502      	movs	r5, #2
 80028fa:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80028fe:	9008      	str	r0, [sp, #32]
        *size = 2;
 8002900:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetIqd(pMCI).d;
 8002902:	803b      	strh	r3, [r7, #0]
     if (retVal == MCP_CMD_OK )
 8002904:	e7c9      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002906:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
 800290a:	f000 8237 	beq.w	8002d7c <RI_GetRegCommandParser+0x5fc>
 800290e:	f240 815b 	bls.w	8002bc8 <RI_GetRegCommandParser+0x448>
 8002912:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 8002916:	f000 826f 	beq.w	8002df8 <RI_GetRegCommandParser+0x678>
 800291a:	f240 812f 	bls.w	8002b7c <RI_GetRegCommandParser+0x3fc>
 800291e:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8002922:	d111      	bne.n	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdata16 = PID_GetKD(pPIDId[motorID]);
 8002924:	4b9f      	ldr	r3, [pc, #636]	; (8002ba4 <RI_GetRegCommandParser+0x424>)
 8002926:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800292a:	f005 fbd7 	bl	80080dc <PID_GetKD>
         break;
 800292e:	2502      	movs	r5, #2
          *regdata16 = PID_GetKD(pPIDId[motorID]);
 8002930:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002932:	46ae      	mov	lr, r5
         break;
 8002934:	e7b1      	b.n	800289a <RI_GetRegCommandParser+0x11a>
      if (freeSpace > 0 )
 8002936:	2c00      	cmp	r4, #0
 8002938:	f43f af7e 	beq.w	8002838 <RI_GetRegCommandParser+0xb8>
        switch (regID)
 800293c:	2b48      	cmp	r3, #72	; 0x48
 800293e:	f000 8188 	beq.w	8002c52 <RI_GetRegCommandParser+0x4d2>
 8002942:	2b88      	cmp	r3, #136	; 0x88
 8002944:	f000 816a 	beq.w	8002c1c <RI_GetRegCommandParser+0x49c>
 8002948:	2005      	movs	r0, #5
  return retVal;
 800294a:	e75f      	b.n	800280c <RI_GetRegCommandParser+0x8c>
      if ( freeSpace >= 4)
 800294c:	2c03      	cmp	r4, #3
 800294e:	f67f af73 	bls.w	8002838 <RI_GetRegCommandParser+0xb8>
        switch (regID)
 8002952:	2b58      	cmp	r3, #88	; 0x58
 8002954:	f000 81b2 	beq.w	8002cbc <RI_GetRegCommandParser+0x53c>
 8002958:	2b98      	cmp	r3, #152	; 0x98
 800295a:	f000 81a5 	beq.w	8002ca8 <RI_GetRegCommandParser+0x528>
 800295e:	2b18      	cmp	r3, #24
 8002960:	d1f2      	bne.n	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdataU32 = STM_GetFaultState(&STM[motorID]);
 8002962:	4b91      	ldr	r3, [pc, #580]	; (8002ba8 <RI_GetRegCommandParser+0x428>)
 8002964:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002968:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800296c:	f006 fd9c 	bl	80094a8 <STM_GetFaultState>
 8002970:	2504      	movs	r5, #4
 8002972:	6038      	str	r0, [r7, #0]
        *size = 4;
 8002974:	46ae      	mov	lr, r5
 8002976:	e790      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002978:	2b28      	cmp	r3, #40	; 0x28
 800297a:	d1e5      	bne.n	8002948 <RI_GetRegCommandParser+0x1c8>
        *rawSize = sizeof(GlobalConfig_reg_t);
 800297c:	2306      	movs	r3, #6
        if ((*rawSize) +2  > freeSpace)
 800297e:	2c07      	cmp	r4, #7
        *rawSize = sizeof(GlobalConfig_reg_t);
 8002980:	803b      	strh	r3, [r7, #0]
        if ((*rawSize) +2  > freeSpace)
 8002982:	f67f af59 	bls.w	8002838 <RI_GetRegCommandParser+0xb8>
          memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t) );
 8002986:	4b89      	ldr	r3, [pc, #548]	; (8002bac <RI_GetRegCommandParser+0x42c>)
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	6002      	str	r2, [r0, #0]
 800298c:	889b      	ldrh	r3, [r3, #4]
 800298e:	8083      	strh	r3, [r0, #4]
 8002990:	2508      	movs	r5, #8
      *size = (*rawSize)+2;
 8002992:	46ae      	mov	lr, r5
 8002994:	e781      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002996:	f5b3 7fd4 	cmp.w	r3, #424	; 0x1a8
 800299a:	f000 8146 	beq.w	8002c2a <RI_GetRegCommandParser+0x4aa>
 800299e:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 80029a2:	d1d1      	bne.n	8002948 <RI_GetRegCommandParser+0x1c8>
        *rawSize = 4;
 80029a4:	2304      	movs	r3, #4
 80029a6:	803b      	strh	r3, [r7, #0]
        *iqref = MCI_GetIqdref(pMCI).q;
 80029a8:	4628      	mov	r0, r5
 80029aa:	f7fe fdd1 	bl	8001550 <MCI_GetIqdref>
 80029ae:	4603      	mov	r3, r0
 80029b0:	8078      	strh	r0, [r7, #2]
        *idref = MCI_GetIqdref(pMCI).d;
 80029b2:	4628      	mov	r0, r5
        *iqref = MCI_GetIqdref(pMCI).q;
 80029b4:	9301      	str	r3, [sp, #4]
        *idref = MCI_GetIqdref(pMCI).d;
 80029b6:	f7fe fdcb 	bl	8001550 <MCI_GetIqdref>
      *size = (*rawSize)+2;
 80029ba:	f8b7 e000 	ldrh.w	lr, [r7]
        *idref = MCI_GetIqdref(pMCI).d;
 80029be:	9000      	str	r0, [sp, #0]
      *size = (*rawSize)+2;
 80029c0:	f10e 0e02 	add.w	lr, lr, #2
 80029c4:	fa1f fe8e 	uxth.w	lr, lr
        *idref = MCI_GetIqdref(pMCI).d;
 80029c8:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80029cc:	80bb      	strh	r3, [r7, #4]
     if (retVal == MCP_CMD_OK )
 80029ce:	4675      	mov	r5, lr
 80029d0:	e763      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 80029d2:	2be0      	cmp	r3, #224	; 0xe0
 80029d4:	d1b8      	bne.n	8002948 <RI_GetRegCommandParser+0x1c8>
        retVal = RI_MovString (MOTOR_NAME[motorID] ,charData, size, freeSpace);
 80029d6:	4b76      	ldr	r3, [pc, #472]	; (8002bb0 <RI_GetRegCommandParser+0x430>)
 80029d8:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
  while ((*srcString != 0) && (*size < maxSize) )
 80029dc:	7828      	ldrb	r0, [r5, #0]
 80029de:	2800      	cmp	r0, #0
 80029e0:	f000 8198 	beq.w	8002d14 <RI_GetRegCommandParser+0x594>
 80029e4:	2c01      	cmp	r4, #1
 80029e6:	f240 8132 	bls.w	8002c4e <RI_GetRegCommandParser+0x4ce>
 80029ea:	f1a4 0c02 	sub.w	ip, r4, #2
 80029ee:	fa1f fc8c 	uxth.w	ip, ip
 80029f2:	f10c 0c01 	add.w	ip, ip, #1
 80029f6:	44bc      	add	ip, r7
 80029f8:	463b      	mov	r3, r7
 80029fa:	f1c7 0201 	rsb	r2, r7, #1
 80029fe:	e002      	b.n	8002a06 <RI_GetRegCommandParser+0x286>
 8002a00:	4563      	cmp	r3, ip
 8002a02:	f000 8124 	beq.w	8002c4e <RI_GetRegCommandParser+0x4ce>
    *destString = *srcString ;
 8002a06:	f803 0b01 	strb.w	r0, [r3], #1
  while ((*srcString != 0) && (*size < maxSize) )
 8002a0a:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8002a0e:	eb03 0e02 	add.w	lr, r3, r2
 8002a12:	fa1f fe8e 	uxth.w	lr, lr
 8002a16:	2800      	cmp	r0, #0
 8002a18:	d1f2      	bne.n	8002a00 <RI_GetRegCommandParser+0x280>
 8002a1a:	e73b      	b.n	8002894 <RI_GetRegCommandParser+0x114>
 8002a1c:	f241 4050 	movw	r0, #5200	; 0x1450
 8002a20:	4283      	cmp	r3, r0
 8002a22:	f000 81d6 	beq.w	8002dd2 <RI_GetRegCommandParser+0x652>
 8002a26:	d96b      	bls.n	8002b00 <RI_GetRegCommandParser+0x380>
 8002a28:	f241 5090 	movw	r0, #5520	; 0x1590
 8002a2c:	4283      	cmp	r3, r0
 8002a2e:	f000 81ce 	beq.w	8002dce <RI_GetRegCommandParser+0x64e>
 8002a32:	d951      	bls.n	8002ad8 <RI_GetRegCommandParser+0x358>
 8002a34:	f241 6010 	movw	r0, #5648	; 0x1610
 8002a38:	4283      	cmp	r3, r0
 8002a3a:	f000 81a9 	beq.w	8002d90 <RI_GetRegCommandParser+0x610>
 8002a3e:	f241 6050 	movw	r0, #5712	; 0x1650
 8002a42:	4283      	cmp	r3, r0
 8002a44:	d129      	bne.n	8002a9a <RI_GetRegCommandParser+0x31a>
          *regdataU16 = PID_GetKDDivisor(pPIDIq[motorID]);
 8002a46:	4b5b      	ldr	r3, [pc, #364]	; (8002bb4 <RI_GetRegCommandParser+0x434>)
          *regdataU16 = PID_GetKDDivisor(pPIDId[motorID]);
 8002a48:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002a4c:	f005 fb4a 	bl	80080e4 <PID_GetKDDivisor>
 8002a50:	2502      	movs	r5, #2
 8002a52:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002a54:	46ae      	mov	lr, r5
 8002a56:	e720      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002a58:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 8002a5c:	f47f af74 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdata16 = MCI_GetIalphabeta(pMCI).beta;
 8002a60:	4628      	mov	r0, r5
 8002a62:	f7fe fd59 	bl	8001518 <MCI_GetIalphabeta>
 8002a66:	2502      	movs	r5, #2
 8002a68:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002a6c:	900a      	str	r0, [sp, #40]	; 0x28
        *size = 2;
 8002a6e:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetIalphabeta(pMCI).beta;
 8002a70:	803b      	strh	r3, [r7, #0]
     if (retVal == MCP_CMD_OK )
 8002a72:	e712      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002a74:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002a78:	f000 81a1 	beq.w	8002dbe <RI_GetRegCommandParser+0x63e>
 8002a7c:	d91b      	bls.n	8002ab6 <RI_GetRegCommandParser+0x336>
 8002a7e:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8002a82:	f47f af61 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdata16 = MCI_GetIab(pMCI).b;
 8002a86:	4628      	mov	r0, r5
 8002a88:	f7fe fd38 	bl	80014fc <MCI_GetIab>
         break;
 8002a8c:	2502      	movs	r5, #2
          *regdata16 = MCI_GetIab(pMCI).b;
 8002a8e:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002a92:	900c      	str	r0, [sp, #48]	; 0x30
        *size = 2;
 8002a94:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetIab(pMCI).b;
 8002a96:	803b      	strh	r3, [r7, #0]
         break;
 8002a98:	e6ff      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002a9a:	f241 50d0 	movw	r0, #5584	; 0x15d0
 8002a9e:	4283      	cmp	r3, r0
 8002aa0:	f47f af52 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdataU16 = PID_GetKPDivisor(pPIDIq[motorID]);
 8002aa4:	4b43      	ldr	r3, [pc, #268]	; (8002bb4 <RI_GetRegCommandParser+0x434>)
          *regdataU16 = PID_GetKPDivisor(pPIDId[motorID]);
 8002aa6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002aaa:	f005 faf3 	bl	8008094 <PID_GetKPDivisor>
 8002aae:	2502      	movs	r5, #2
 8002ab0:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002ab2:	46ae      	mov	lr, r5
 8002ab4:	e6f1      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002ab6:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
 8002aba:	f000 816d 	beq.w	8002d98 <RI_GetRegCommandParser+0x618>
 8002abe:	f5b3 6fc2 	cmp.w	r3, #1552	; 0x610
 8002ac2:	f47f af41 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdata16 = MPM_GetAvrgElMotorPowerW((MotorPowMeas_Handle_t *)pMPM[motorID]);
 8002ac6:	4b3c      	ldr	r3, [pc, #240]	; (8002bb8 <RI_GetRegCommandParser+0x438>)
 8002ac8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8002acc:	f005 fa72 	bl	8007fb4 <MPM_GetAvrgElMotorPowerW>
         break;
 8002ad0:	2502      	movs	r5, #2
          *regdata16 = MPM_GetAvrgElMotorPowerW((MotorPowMeas_Handle_t *)pMPM[motorID]);
 8002ad2:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002ad4:	46ae      	mov	lr, r5
         break;
 8002ad6:	e6e0      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002ad8:	f241 5010 	movw	r0, #5392	; 0x1510
 8002adc:	4283      	cmp	r3, r0
 8002ade:	f000 8135 	beq.w	8002d4c <RI_GetRegCommandParser+0x5cc>
 8002ae2:	d924      	bls.n	8002b2e <RI_GetRegCommandParser+0x3ae>
 8002ae4:	f241 5050 	movw	r0, #5456	; 0x1550
 8002ae8:	4283      	cmp	r3, r0
 8002aea:	f47f af2d 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdataU16 = PID_GetKIDivisor(pPIDId[motorID]);
 8002aee:	4b2d      	ldr	r3, [pc, #180]	; (8002ba4 <RI_GetRegCommandParser+0x424>)
 8002af0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002af4:	f005 fad6 	bl	80080a4 <PID_GetKIDivisor>
 8002af8:	2502      	movs	r5, #2
 8002afa:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002afc:	46ae      	mov	lr, r5
 8002afe:	e6cc      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002b00:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8002b04:	f000 8151 	beq.w	8002daa <RI_GetRegCommandParser+0x62a>
 8002b08:	d927      	bls.n	8002b5a <RI_GetRegCommandParser+0x3da>
 8002b0a:	f5b3 6f6d 	cmp.w	r3, #3792	; 0xed0
 8002b0e:	f000 8114 	beq.w	8002d3a <RI_GetRegCommandParser+0x5ba>
 8002b12:	d918      	bls.n	8002b46 <RI_GetRegCommandParser+0x3c6>
 8002b14:	f5b3 6f71 	cmp.w	r3, #3856	; 0xf10
 8002b18:	f47f af16 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdata16 = SPD_GetS16Speed ((SpeednPosFdbk_Handle_t*) pHallSensor[motorID]);
 8002b1c:	4b27      	ldr	r3, [pc, #156]	; (8002bbc <RI_GetRegCommandParser+0x43c>)
 8002b1e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002b22:	f006 fb47 	bl	80091b4 <SPD_GetS16Speed>
 8002b26:	2502      	movs	r5, #2
 8002b28:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002b2a:	46ae      	mov	lr, r5
 8002b2c:	e6b5      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002b2e:	f241 4090 	movw	r0, #5264	; 0x1490
 8002b32:	4283      	cmp	r3, r0
 8002b34:	f000 80ff 	beq.w	8002d36 <RI_GetRegCommandParser+0x5b6>
 8002b38:	f241 40d0 	movw	r0, #5328	; 0x14d0
 8002b3c:	4283      	cmp	r3, r0
 8002b3e:	f47f af03 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdataU16 = PID_GetKDDivisor(pPIDSpeed[motorID]);
 8002b42:	4b1f      	ldr	r3, [pc, #124]	; (8002bc0 <RI_GetRegCommandParser+0x440>)
 8002b44:	e780      	b.n	8002a48 <RI_GetRegCommandParser+0x2c8>
 8002b46:	f5b3 6f65 	cmp.w	r3, #3664	; 0xe50
 8002b4a:	d003      	beq.n	8002b54 <RI_GetRegCommandParser+0x3d4>
 8002b4c:	f5b3 6f69 	cmp.w	r3, #3728	; 0xe90
 8002b50:	f47f aefa 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
 8002b54:	2502      	movs	r5, #2
 8002b56:	46ae      	mov	lr, r5
 8002b58:	e69f      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002b5a:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8002b5e:	f000 80e0 	beq.w	8002d22 <RI_GetRegCommandParser+0x5a2>
 8002b62:	d93c      	bls.n	8002bde <RI_GetRegCommandParser+0x45e>
 8002b64:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8002b68:	f47f aeee 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdata16 = MCI_GetValphabeta(pMCI).alpha;
 8002b6c:	4628      	mov	r0, r5
 8002b6e:	f7fe fd0b 	bl	8001588 <MCI_GetValphabeta>
 8002b72:	2502      	movs	r5, #2
 8002b74:	9003      	str	r0, [sp, #12]
        *size = 2;
 8002b76:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetValphabeta(pMCI).alpha;
 8002b78:	8038      	strh	r0, [r7, #0]
     if (retVal == MCP_CMD_OK )
 8002b7a:	e68e      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002b7c:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 8002b80:	f000 80f0 	beq.w	8002d64 <RI_GetRegCommandParser+0x5e4>
 8002b84:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
 8002b88:	f47f aede 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdata16 = PID_GetKP(pPIDId[motorID]);
 8002b8c:	4b05      	ldr	r3, [pc, #20]	; (8002ba4 <RI_GetRegCommandParser+0x424>)
 8002b8e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002b92:	f005 fa75 	bl	8008080 <PID_GetKP>
         break;
 8002b96:	2502      	movs	r5, #2
          *regdata16 = PID_GetKP(pPIDId[motorID]);
 8002b98:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002b9a:	46ae      	mov	lr, r5
         break;
 8002b9c:	e67d      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002b9e:	bf00      	nop
 8002ba0:	20000454 	.word	0x20000454
 8002ba4:	20000444 	.word	0x20000444
 8002ba8:	20000af8 	.word	0x20000af8
 8002bac:	200004c0 	.word	0x200004c0
 8002bb0:	200004b4 	.word	0x200004b4
 8002bb4:	20000448 	.word	0x20000448
 8002bb8:	20000440 	.word	0x20000440
 8002bbc:	200005e8 	.word	0x200005e8
 8002bc0:	200005ec 	.word	0x200005ec
 8002bc4:	20000adc 	.word	0x20000adc
 8002bc8:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8002bcc:	f000 80cc 	beq.w	8002d68 <RI_GetRegCommandParser+0x5e8>
 8002bd0:	d915      	bls.n	8002bfe <RI_GetRegCommandParser+0x47e>
 8002bd2:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002bd6:	f47f aeb7 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdata16 = PID_GetKP(pPIDIq[motorID]);
 8002bda:	4b88      	ldr	r3, [pc, #544]	; (8002dfc <RI_GetRegCommandParser+0x67c>)
 8002bdc:	e7d7      	b.n	8002b8e <RI_GetRegCommandParser+0x40e>
 8002bde:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 8002be2:	f000 80b5 	beq.w	8002d50 <RI_GetRegCommandParser+0x5d0>
 8002be6:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 8002bea:	f47f aead 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdata16 = MCI_GetVqd(pMCI).q;
 8002bee:	4628      	mov	r0, r5
 8002bf0:	f7fe fcbc 	bl	800156c <MCI_GetVqd>
 8002bf4:	2502      	movs	r5, #2
 8002bf6:	9005      	str	r0, [sp, #20]
        *size = 2;
 8002bf8:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetVqd(pMCI).q;
 8002bfa:	8038      	strh	r0, [r7, #0]
     if (retVal == MCP_CMD_OK )
 8002bfc:	e64d      	b.n	800289a <RI_GetRegCommandParser+0x11a>
 8002bfe:	2b90      	cmp	r3, #144	; 0x90
 8002c00:	f000 80c8 	beq.w	8002d94 <RI_GetRegCommandParser+0x614>
 8002c04:	2bd0      	cmp	r3, #208	; 0xd0
 8002c06:	f47f ae9f 	bne.w	8002948 <RI_GetRegCommandParser+0x1c8>
          *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 8002c0a:	4b7d      	ldr	r3, [pc, #500]	; (8002e00 <RI_GetRegCommandParser+0x680>)
          *regdata16 = PID_GetKI(pPIDId[motorID]);
 8002c0c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002c10:	f005 fa3a 	bl	8008088 <PID_GetKI>
         break;
 8002c14:	2502      	movs	r5, #2
          *regdata16 = PID_GetKI(pPIDId[motorID]);
 8002c16:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002c18:	46ae      	mov	lr, r5
         break;
 8002c1a:	e63e      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *data =  MCI_GetControlMode(pMCI);
 8002c1c:	4628      	mov	r0, r5
 8002c1e:	f7fe fc51 	bl	80014c4 <MCI_GetControlMode>
          break;
 8002c22:	2501      	movs	r5, #1
          *data =  MCI_GetControlMode(pMCI);
 8002c24:	7038      	strb	r0, [r7, #0]
        *size = 1;
 8002c26:	46ae      	mov	lr, r5
          break;
 8002c28:	e637      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *rawSize = 4;
 8002c2a:	2304      	movs	r3, #4
 8002c2c:	803b      	strh	r3, [r7, #0]
          *torque = MCI_GetLastRampFinalTorque(pMCI);
 8002c2e:	4628      	mov	r0, r5
 8002c30:	f7fe fc4e 	bl	80014d0 <MCI_GetLastRampFinalTorque>
 8002c34:	8078      	strh	r0, [r7, #2]
          *duration = MCI_GetLastRampFinalDuration(pMCI) ;
 8002c36:	4628      	mov	r0, r5
 8002c38:	f7fe fc4e 	bl	80014d8 <MCI_GetLastRampFinalDuration>
      *size = (*rawSize)+2;
 8002c3c:	f8b7 e000 	ldrh.w	lr, [r7]
          *duration = MCI_GetLastRampFinalDuration(pMCI) ;
 8002c40:	80b8      	strh	r0, [r7, #4]
      *size = (*rawSize)+2;
 8002c42:	f10e 0e02 	add.w	lr, lr, #2
 8002c46:	fa1f fe8e 	uxth.w	lr, lr
     if (retVal == MCP_CMD_OK )
 8002c4a:	4675      	mov	r5, lr
 8002c4c:	e625      	b.n	800289a <RI_GetRegCommandParser+0x11a>
    retVal = MCP_ERROR_STRING_FORMAT;
 8002c4e:	2006      	movs	r0, #6
 8002c50:	e5dc      	b.n	800280c <RI_GetRegCommandParser+0x8c>
          *data = STM_GetState(&STM[motorID]);
 8002c52:	4b6c      	ldr	r3, [pc, #432]	; (8002e04 <RI_GetRegCommandParser+0x684>)
 8002c54:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002c58:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8002c5c:	f006 fc16 	bl	800948c <STM_GetState>
 8002c60:	2501      	movs	r5, #1
 8002c62:	7038      	strb	r0, [r7, #0]
        *size = 1;
 8002c64:	46ae      	mov	lr, r5
 8002c66:	e618      	b.n	800289a <RI_GetRegCommandParser+0x11a>
        retVal = RI_MovString (PWR_BOARD_NAME[motorID] ,charData, size, freeSpace);
 8002c68:	4b67      	ldr	r3, [pc, #412]	; (8002e08 <RI_GetRegCommandParser+0x688>)
 8002c6a:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
  while ((*srcString != 0) && (*size < maxSize) )
 8002c6e:	7828      	ldrb	r0, [r5, #0]
 8002c70:	2800      	cmp	r0, #0
 8002c72:	d04f      	beq.n	8002d14 <RI_GetRegCommandParser+0x594>
 8002c74:	2c01      	cmp	r4, #1
 8002c76:	d9ea      	bls.n	8002c4e <RI_GetRegCommandParser+0x4ce>
 8002c78:	f1a4 0c02 	sub.w	ip, r4, #2
 8002c7c:	fa1f fc8c 	uxth.w	ip, ip
 8002c80:	f10c 0c01 	add.w	ip, ip, #1
 8002c84:	44bc      	add	ip, r7
 8002c86:	463b      	mov	r3, r7
 8002c88:	f1c7 0201 	rsb	r2, r7, #1
 8002c8c:	e001      	b.n	8002c92 <RI_GetRegCommandParser+0x512>
 8002c8e:	4563      	cmp	r3, ip
 8002c90:	d0dd      	beq.n	8002c4e <RI_GetRegCommandParser+0x4ce>
    *destString = *srcString ;
 8002c92:	f803 0b01 	strb.w	r0, [r3], #1
  while ((*srcString != 0) && (*size < maxSize) )
 8002c96:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8002c9a:	eb03 0e02 	add.w	lr, r3, r2
 8002c9e:	fa1f fe8e 	uxth.w	lr, lr
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	d1f3      	bne.n	8002c8e <RI_GetRegCommandParser+0x50e>
 8002ca6:	e5f5      	b.n	8002894 <RI_GetRegCommandParser+0x114>
          *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCI)*_RPM)/SPEED_UNIT);
 8002ca8:	4628      	mov	r0, r5
 8002caa:	f7fe fc23 	bl	80014f4 <MCI_GetMecSpeedRefUnit>
 8002cae:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002cb2:	0040      	lsls	r0, r0, #1
 8002cb4:	2504      	movs	r5, #4
 8002cb6:	6038      	str	r0, [r7, #0]
        *size = 4;
 8002cb8:	46ae      	mov	lr, r5
 8002cba:	e5ee      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCI) * _RPM)/SPEED_UNIT);
 8002cbc:	4628      	mov	r0, r5
 8002cbe:	f7fe fc11 	bl	80014e4 <MCI_GetAvrgMecSpeedUnit>
 8002cc2:	e7f4      	b.n	8002cae <RI_GetRegCommandParser+0x52e>
          memcpy(rawData, FOCConfig_reg[motorID], sizeof(FOCFwConfig_reg_t) );
 8002cc4:	4b51      	ldr	r3, [pc, #324]	; (8002e0c <RI_GetRegCommandParser+0x68c>)
 8002cc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cca:	681d      	ldr	r5, [r3, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8002cd2:	f8c0 c008 	str.w	ip, [r0, #8]
 8002cd6:	6005      	str	r5, [r0, #0]
 8002cd8:	6042      	str	r2, [r0, #4]
 8002cda:	899b      	ldrh	r3, [r3, #12]
 8002cdc:	8183      	strh	r3, [r0, #12]
 8002cde:	2510      	movs	r5, #16
      *size = (*rawSize)+2;
 8002ce0:	46ae      	mov	lr, r5
 8002ce2:	e5da      	b.n	800289a <RI_GetRegCommandParser+0x11a>
        *rawSize = sizeof(MotorConfig_reg_t);
 8002ce4:	230e      	movs	r3, #14
        if ((*rawSize) +2  > freeSpace)
 8002ce6:	2c0f      	cmp	r4, #15
        *rawSize = sizeof(MotorConfig_reg_t);
 8002ce8:	803b      	strh	r3, [r7, #0]
        if ((*rawSize) +2  > freeSpace)
 8002cea:	f67f ada5 	bls.w	8002838 <RI_GetRegCommandParser+0xb8>
          memcpy(rawData, MotorConfig_reg[motorID], sizeof(MotorConfig_reg_t) );
 8002cee:	4b48      	ldr	r3, [pc, #288]	; (8002e10 <RI_GetRegCommandParser+0x690>)
 8002cf0:	e7e9      	b.n	8002cc6 <RI_GetRegCommandParser+0x546>
          *rpm = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 8002cf2:	4628      	mov	r0, r5
 8002cf4:	f7fe fbe8 	bl	80014c8 <MCI_GetLastRampFinalSpeed>
 8002cf8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002cfc:	0040      	lsls	r0, r0, #1
 8002cfe:	f8c7 0002 	str.w	r0, [r7, #2]
          *duration = MCI_GetLastRampFinalDuration(pMCI) ;
 8002d02:	4628      	mov	r0, r5
 8002d04:	f7fe fbe8 	bl	80014d8 <MCI_GetLastRampFinalDuration>
          *rawSize = 6;
 8002d08:	2508      	movs	r5, #8
 8002d0a:	2306      	movs	r3, #6
          *duration = MCI_GetLastRampFinalDuration(pMCI) ;
 8002d0c:	80f8      	strh	r0, [r7, #6]
          *rawSize = 6;
 8002d0e:	803b      	strh	r3, [r7, #0]
      *size = (*rawSize)+2;
 8002d10:	46ae      	mov	lr, r5
 8002d12:	e5c2      	b.n	800289a <RI_GetRegCommandParser+0x11a>
  while ((*srcString != 0) && (*size < maxSize) )
 8002d14:	f04f 0e01 	mov.w	lr, #1
  *size= 1 ; /* /0 is the min String size */
 8002d18:	4675      	mov	r5, lr
  while ((*srcString != 0) && (*size < maxSize) )
 8002d1a:	463b      	mov	r3, r7
 8002d1c:	e5bb      	b.n	8002896 <RI_GetRegCommandParser+0x116>
  uint8_t retVal = MCP_CMD_NOK;
 8002d1e:	2001      	movs	r0, #1
 8002d20:	e574      	b.n	800280c <RI_GetRegCommandParser+0x8c>
          *regdata16 = MCI_GetVqd(pMCI).d;
 8002d22:	4628      	mov	r0, r5
 8002d24:	f7fe fc22 	bl	800156c <MCI_GetVqd>
 8002d28:	2502      	movs	r5, #2
 8002d2a:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002d2e:	9004      	str	r0, [sp, #16]
        *size = 2;
 8002d30:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetVqd(pMCI).d;
 8002d32:	803b      	strh	r3, [r7, #0]
     if (retVal == MCP_CMD_OK )
 8002d34:	e5b1      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *regdataU16 = PID_GetKIDivisor(pPIDSpeed[motorID]);
 8002d36:	4b32      	ldr	r3, [pc, #200]	; (8002e00 <RI_GetRegCommandParser+0x680>)
 8002d38:	e6da      	b.n	8002af0 <RI_GetRegCommandParser+0x370>
          *regdata16 = SPD_GetElAngle ((SpeednPosFdbk_Handle_t*) pHallSensor[motorID]);
 8002d3a:	4b36      	ldr	r3, [pc, #216]	; (8002e14 <RI_GetRegCommandParser+0x694>)
 8002d3c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002d40:	f006 fa00 	bl	8009144 <SPD_GetElAngle>
 8002d44:	2502      	movs	r5, #2
 8002d46:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002d48:	46ae      	mov	lr, r5
 8002d4a:	e5a6      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *regdataU16 = PID_GetKPDivisor(pPIDId[motorID]);
 8002d4c:	4b32      	ldr	r3, [pc, #200]	; (8002e18 <RI_GetRegCommandParser+0x698>)
 8002d4e:	e6aa      	b.n	8002aa6 <RI_GetRegCommandParser+0x326>
          *regdata16 = MCI_GetIqdref(pMCI).d;
 8002d50:	4628      	mov	r0, r5
 8002d52:	f7fe fbfd 	bl	8001550 <MCI_GetIqdref>
 8002d56:	2502      	movs	r5, #2
 8002d58:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002d5c:	9006      	str	r0, [sp, #24]
        *size = 2;
 8002d5e:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetIqdref(pMCI).d;
 8002d60:	803b      	strh	r3, [r7, #0]
     if (retVal == MCP_CMD_OK )
 8002d62:	e59a      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *regdata16 = PID_GetKD(pPIDIq[motorID]);
 8002d64:	4b25      	ldr	r3, [pc, #148]	; (8002dfc <RI_GetRegCommandParser+0x67c>)
 8002d66:	e5de      	b.n	8002926 <RI_GetRegCommandParser+0x1a6>
          *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 8002d68:	4b25      	ldr	r3, [pc, #148]	; (8002e00 <RI_GetRegCommandParser+0x680>)
 8002d6a:	e5dc      	b.n	8002926 <RI_GetRegCommandParser+0x1a6>
          *regdata16 = MCI_GetIalphabeta(pMCI).alpha;
 8002d6c:	4628      	mov	r0, r5
 8002d6e:	f7fe fbd3 	bl	8001518 <MCI_GetIalphabeta>
         break;
 8002d72:	2502      	movs	r5, #2
          *regdata16 = MCI_GetIalphabeta(pMCI).alpha;
 8002d74:	900b      	str	r0, [sp, #44]	; 0x2c
        *size = 2;
 8002d76:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetIalphabeta(pMCI).alpha;
 8002d78:	8038      	strh	r0, [r7, #0]
         break;
 8002d7a:	e58e      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *regdata16 = PID_GetKI(pPIDIq[motorID]);
 8002d7c:	4b1f      	ldr	r3, [pc, #124]	; (8002dfc <RI_GetRegCommandParser+0x67c>)
 8002d7e:	e745      	b.n	8002c0c <RI_GetRegCommandParser+0x48c>
          *regdata16 = MCI_GetIqd(pMCI).q;
 8002d80:	4628      	mov	r0, r5
 8002d82:	f7fe fbd7 	bl	8001534 <MCI_GetIqd>
 8002d86:	2502      	movs	r5, #2
 8002d88:	9009      	str	r0, [sp, #36]	; 0x24
        *size = 2;
 8002d8a:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetIqd(pMCI).q;
 8002d8c:	8038      	strh	r0, [r7, #0]
     if (retVal == MCP_CMD_OK )
 8002d8e:	e584      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *regdataU16 = PID_GetKIDivisor(pPIDIq[motorID]);
 8002d90:	4b1a      	ldr	r3, [pc, #104]	; (8002dfc <RI_GetRegCommandParser+0x67c>)
 8002d92:	e6ad      	b.n	8002af0 <RI_GetRegCommandParser+0x370>
          *regdata16 = PID_GetKP(pPIDSpeed[motorID]);
 8002d94:	4b1a      	ldr	r3, [pc, #104]	; (8002e00 <RI_GetRegCommandParser+0x680>)
 8002d96:	e6fa      	b.n	8002b8e <RI_GetRegCommandParser+0x40e>
          *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 8002d98:	4b20      	ldr	r3, [pc, #128]	; (8002e1c <RI_GetRegCommandParser+0x69c>)
 8002d9a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8002d9e:	f005 f94d 	bl	800803c <NTC_GetAvTemp_C>
         break;
 8002da2:	2502      	movs	r5, #2
          *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 8002da4:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002da6:	46ae      	mov	lr, r5
         break;
 8002da8:	e577      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *regdata16 = MCI_GetValphabeta(pMCI).beta;
 8002daa:	4628      	mov	r0, r5
 8002dac:	f7fe fbec 	bl	8001588 <MCI_GetValphabeta>
 8002db0:	2502      	movs	r5, #2
 8002db2:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002db6:	9002      	str	r0, [sp, #8]
        *size = 2;
 8002db8:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetValphabeta(pMCI).beta;
 8002dba:	803b      	strh	r3, [r7, #0]
     if (retVal == MCP_CMD_OK )
 8002dbc:	e56d      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *regdata16 = MCI_GetIab(pMCI).a;
 8002dbe:	4628      	mov	r0, r5
 8002dc0:	f7fe fb9c 	bl	80014fc <MCI_GetIab>
         break;
 8002dc4:	2502      	movs	r5, #2
          *regdata16 = MCI_GetIab(pMCI).a;
 8002dc6:	900d      	str	r0, [sp, #52]	; 0x34
        *size = 2;
 8002dc8:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetIab(pMCI).a;
 8002dca:	8038      	strh	r0, [r7, #0]
         break;
 8002dcc:	e565      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *regdataU16 = PID_GetKDDivisor(pPIDId[motorID]);
 8002dce:	4b12      	ldr	r3, [pc, #72]	; (8002e18 <RI_GetRegCommandParser+0x698>)
 8002dd0:	e63a      	b.n	8002a48 <RI_GetRegCommandParser+0x2c8>
          *regdataU16 = PID_GetKPDivisor(pPIDSpeed[motorID]);
 8002dd2:	4b0b      	ldr	r3, [pc, #44]	; (8002e00 <RI_GetRegCommandParser+0x680>)
 8002dd4:	e667      	b.n	8002aa6 <RI_GetRegCommandParser+0x326>
         *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8002dd6:	4b12      	ldr	r3, [pc, #72]	; (8002e20 <RI_GetRegCommandParser+0x6a0>)
 8002dd8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8002ddc:	f004 fa88 	bl	80072f0 <VBS_GetAvBusVoltage_V>
         break;
 8002de0:	2502      	movs	r5, #2
         *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8002de2:	8038      	strh	r0, [r7, #0]
        *size = 2;
 8002de4:	46ae      	mov	lr, r5
         break;
 8002de6:	e558      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *regdata16 = MCI_GetIqdref(pMCI).q;
 8002de8:	4628      	mov	r0, r5
 8002dea:	f7fe fbb1 	bl	8001550 <MCI_GetIqdref>
 8002dee:	2502      	movs	r5, #2
 8002df0:	9007      	str	r0, [sp, #28]
        *size = 2;
 8002df2:	46ae      	mov	lr, r5
          *regdata16 = MCI_GetIqdref(pMCI).q;
 8002df4:	8038      	strh	r0, [r7, #0]
     if (retVal == MCP_CMD_OK )
 8002df6:	e550      	b.n	800289a <RI_GetRegCommandParser+0x11a>
          *regdata16 = PID_GetKI(pPIDId[motorID]);
 8002df8:	4b07      	ldr	r3, [pc, #28]	; (8002e18 <RI_GetRegCommandParser+0x698>)
 8002dfa:	e707      	b.n	8002c0c <RI_GetRegCommandParser+0x48c>
 8002dfc:	20000448 	.word	0x20000448
 8002e00:	200005ec 	.word	0x200005ec
 8002e04:	20000af8 	.word	0x20000af8
 8002e08:	200004bc 	.word	0x200004bc
 8002e0c:	20000464 	.word	0x20000464
 8002e10:	200004b8 	.word	0x200004b8
 8002e14:	200005e8 	.word	0x200005e8
 8002e18:	20000444 	.word	0x20000444
 8002e1c:	20000450 	.word	0x20000450
 8002e20:	200005e4 	.word	0x200005e4

08002e24 <RI_GetIDSize>:
return retVal;
}

uint8_t RI_GetIDSize (uint16_t dataID)
{
  uint8_t typeID = dataID & TYPE_MASK;
 8002e24:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8002e28:	3808      	subs	r0, #8
 8002e2a:	b2c0      	uxtb	r0, r0
 8002e2c:	2810      	cmp	r0, #16
 8002e2e:	bf9a      	itte	ls
 8002e30:	4b01      	ldrls	r3, [pc, #4]	; (8002e38 <RI_GetIDSize+0x14>)
 8002e32:	5c18      	ldrbls	r0, [r3, r0]
 8002e34:	2000      	movhi	r0, #0
    default:
      result=0;
      break;
  }
  return result;
}
 8002e36:	4770      	bx	lr
 8002e38:	08009798 	.word	0x08009798

08002e3c <RI_GetPtrReg>:
  uint16_t regID = dataID & REG_MASK;
  uint8_t retVal = MCP_CMD_OK;

  MCI_Handle_t * pMCI = &Mci[motorID];

  switch (typeID)
 8002e3c:	f000 0238 	and.w	r2, r0, #56	; 0x38
 8002e40:	2a10      	cmp	r2, #16
  uint8_t typeID = dataID & TYPE_MASK;
 8002e42:	b2c3      	uxtb	r3, r0
  switch (typeID)
 8002e44:	d003      	beq.n	8002e4e <RI_GetPtrReg+0x12>
      break;
      case MC_REG_HALL_EL_ANGLE:
        *dataPtr = &(pHallSensor[motorID]->_Super.hElAngle);
      break;
      default:
        *dataPtr = &nullData16;
 8002e46:	4b5f      	ldr	r3, [pc, #380]	; (8002fc4 <RI_GetPtrReg+0x188>)
 8002e48:	600b      	str	r3, [r1, #0]
        retVal = MCP_ERROR_UNKNOWN_REG;
 8002e4a:	2005      	movs	r0, #5
      *dataPtr = &nullData16;
      retVal = MCP_ERROR_UNKNOWN_REG;
      break;
  }
  return retVal;
}
 8002e4c:	4770      	bx	lr
  uint8_t motorID = (dataID & MOTOR_MASK)-1;
 8002e4e:	f003 0207 	and.w	r2, r3, #7
  uint16_t regID = dataID & REG_MASK;
 8002e52:	f020 0007 	bic.w	r0, r0, #7
  uint8_t motorID = (dataID & MOTOR_MASK)-1;
 8002e56:	3a01      	subs	r2, #1
 8002e58:	f5b0 6f19 	cmp.w	r0, #2448	; 0x990
  MCI_Handle_t * pMCI = &Mci[motorID];
 8002e5c:	b2d2      	uxtb	r2, r2
  uint16_t regID = dataID & REG_MASK;
 8002e5e:	b283      	uxth	r3, r0
 8002e60:	d06c      	beq.n	8002f3c <RI_GetPtrReg+0x100>
 8002e62:	d813      	bhi.n	8002e8c <RI_GetPtrReg+0x50>
 8002e64:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 8002e68:	d072      	beq.n	8002f50 <RI_GetPtrReg+0x114>
 8002e6a:	d92e      	bls.n	8002eca <RI_GetPtrReg+0x8e>
 8002e6c:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8002e70:	d078      	beq.n	8002f64 <RI_GetPtrReg+0x128>
 8002e72:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 8002e76:	d11b      	bne.n	8002eb0 <RI_GetPtrReg+0x74>
        *dataPtr = &(pMCI->pFOCVars->Iqdref.q);
 8002e78:	4853      	ldr	r0, [pc, #332]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002e7a:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002e7e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002e82:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iqdref.q);
 8002e84:	6893      	ldr	r3, [r2, #8]
 8002e86:	3310      	adds	r3, #16
 8002e88:	600b      	str	r3, [r1, #0]
       break;
 8002e8a:	4770      	bx	lr
 8002e8c:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8002e90:	d072      	beq.n	8002f78 <RI_GetPtrReg+0x13c>
 8002e92:	d92a      	bls.n	8002eea <RI_GetPtrReg+0xae>
 8002e94:	f5b3 6f6d 	cmp.w	r3, #3792	; 0xed0
 8002e98:	f000 808c 	beq.w	8002fb4 <RI_GetPtrReg+0x178>
 8002e9c:	f5b3 6f71 	cmp.w	r3, #3856	; 0xf10
 8002ea0:	d1d1      	bne.n	8002e46 <RI_GetPtrReg+0xa>
        *dataPtr = &(pHallSensor[motorID]->_Super.hAvrMecSpeedUnit);
 8002ea2:	4b4a      	ldr	r3, [pc, #296]	; (8002fcc <RI_GetPtrReg+0x190>)
 8002ea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ea8:	330c      	adds	r3, #12
 8002eaa:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002eac:	2000      	movs	r0, #0
      break;
 8002eae:	4770      	bx	lr
 8002eb0:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 8002eb4:	d1c7      	bne.n	8002e46 <RI_GetPtrReg+0xa>
        *dataPtr = &(pMCI->pFOCVars->Iqd.q);
 8002eb6:	4844      	ldr	r0, [pc, #272]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002eb8:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002ebc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002ec0:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iqd.q);
 8002ec2:	6893      	ldr	r3, [r2, #8]
 8002ec4:	330c      	adds	r3, #12
 8002ec6:	600b      	str	r3, [r1, #0]
       break;
 8002ec8:	4770      	bx	lr
 8002eca:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8002ece:	d05d      	beq.n	8002f8c <RI_GetPtrReg+0x150>
 8002ed0:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 8002ed4:	d119      	bne.n	8002f0a <RI_GetPtrReg+0xce>
        *dataPtr = &(pMCI->pFOCVars->Ialphabeta.alpha);
 8002ed6:	483c      	ldr	r0, [pc, #240]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002ed8:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002edc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002ee0:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Ialphabeta.alpha);
 8002ee2:	6893      	ldr	r3, [r2, #8]
 8002ee4:	3304      	adds	r3, #4
 8002ee6:	600b      	str	r3, [r1, #0]
       break;
 8002ee8:	4770      	bx	lr
 8002eea:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8002eee:	d057      	beq.n	8002fa0 <RI_GetPtrReg+0x164>
 8002ef0:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8002ef4:	d115      	bne.n	8002f22 <RI_GetPtrReg+0xe6>
        *dataPtr = &(pMCI->pFOCVars->Valphabeta.alpha);
 8002ef6:	4834      	ldr	r0, [pc, #208]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002ef8:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002efc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002f00:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Valphabeta.alpha);
 8002f02:	6893      	ldr	r3, [r2, #8]
 8002f04:	331a      	adds	r3, #26
 8002f06:	600b      	str	r3, [r1, #0]
       break;
 8002f08:	4770      	bx	lr
 8002f0a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002f0e:	d19a      	bne.n	8002e46 <RI_GetPtrReg+0xa>
        *dataPtr = &(pMCI->pFOCVars->Iab.a);
 8002f10:	482d      	ldr	r0, [pc, #180]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002f12:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002f16:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002f1a:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iab.a);
 8002f1c:	6893      	ldr	r3, [r2, #8]
 8002f1e:	600b      	str	r3, [r1, #0]
       break;
 8002f20:	4770      	bx	lr
 8002f22:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 8002f26:	d18e      	bne.n	8002e46 <RI_GetPtrReg+0xa>
        *dataPtr = &(pMCI->pFOCVars->Vqd.q);
 8002f28:	4827      	ldr	r0, [pc, #156]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002f2a:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002f2e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002f32:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Vqd.q);
 8002f34:	6893      	ldr	r3, [r2, #8]
 8002f36:	3316      	adds	r3, #22
 8002f38:	600b      	str	r3, [r1, #0]
       break;
 8002f3a:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Iqdref.d);
 8002f3c:	4822      	ldr	r0, [pc, #136]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002f3e:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002f42:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002f46:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iqdref.d);
 8002f48:	6893      	ldr	r3, [r2, #8]
 8002f4a:	3312      	adds	r3, #18
 8002f4c:	600b      	str	r3, [r1, #0]
       break;
 8002f4e:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Ialphabeta.beta);
 8002f50:	481d      	ldr	r0, [pc, #116]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002f52:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002f56:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002f5a:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Ialphabeta.beta);
 8002f5c:	6893      	ldr	r3, [r2, #8]
 8002f5e:	3306      	adds	r3, #6
 8002f60:	600b      	str	r3, [r1, #0]
       break;
 8002f62:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Iqd.d);
 8002f64:	4818      	ldr	r0, [pc, #96]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002f66:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002f6a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002f6e:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iqd.d);
 8002f70:	6893      	ldr	r3, [r2, #8]
 8002f72:	330e      	adds	r3, #14
 8002f74:	600b      	str	r3, [r1, #0]
       break;
 8002f76:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Valphabeta.beta);
 8002f78:	4813      	ldr	r0, [pc, #76]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002f7a:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002f7e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002f82:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Valphabeta.beta);
 8002f84:	6893      	ldr	r3, [r2, #8]
 8002f86:	331c      	adds	r3, #28
 8002f88:	600b      	str	r3, [r1, #0]
       break;
 8002f8a:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Iab.b);
 8002f8c:	480e      	ldr	r0, [pc, #56]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002f8e:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002f92:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002f96:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Iab.b);
 8002f98:	6893      	ldr	r3, [r2, #8]
 8002f9a:	3302      	adds	r3, #2
 8002f9c:	600b      	str	r3, [r1, #0]
       break;
 8002f9e:	4770      	bx	lr
        *dataPtr = &(pMCI->pFOCVars->Vqd.d);
 8002fa0:	4809      	ldr	r0, [pc, #36]	; (8002fc8 <RI_GetPtrReg+0x18c>)
 8002fa2:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8002fa6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  uint8_t retVal = MCP_CMD_OK;
 8002faa:	2000      	movs	r0, #0
        *dataPtr = &(pMCI->pFOCVars->Vqd.d);
 8002fac:	6893      	ldr	r3, [r2, #8]
 8002fae:	3318      	adds	r3, #24
 8002fb0:	600b      	str	r3, [r1, #0]
       break;
 8002fb2:	4770      	bx	lr
        *dataPtr = &(pHallSensor[motorID]->_Super.hElAngle);
 8002fb4:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <RI_GetPtrReg+0x190>)
 8002fb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fba:	3304      	adds	r3, #4
 8002fbc:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002fbe:	2000      	movs	r0, #0
      break;
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	20000624 	.word	0x20000624
 8002fc8:	20000adc 	.word	0x20000adc
 8002fcc:	200005e8 	.word	0x200005e8

08002fd0 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002fd0:	4a65      	ldr	r2, [pc, #404]	; (8003168 <RCM_RegisterRegConv+0x198>)
 8002fd2:	6813      	ldr	r3, [r2, #0]
{
 8002fd4:	b470      	push	{r4, r5, r6}
 8002fd6:	4601      	mov	r1, r0
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d07e      	beq.n	80030da <RCM_RegisterRegConv+0x10a>
        handle = i; /* First location available, but still looping to check that this config does not already exist*/
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (  RCM_handle_array [i] != 0 )
      {
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002fdc:	7904      	ldrb	r4, [r0, #4]
 8002fde:	7918      	ldrb	r0, [r3, #4]
 8002fe0:	4284      	cmp	r4, r0
 8002fe2:	d01e      	beq.n	8003022 <RCM_RegisterRegConv+0x52>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002fe4:	6855      	ldr	r5, [r2, #4]
 8002fe6:	2d00      	cmp	r5, #0
 8002fe8:	f000 808b 	beq.w	8003102 <RCM_RegisterRegConv+0x132>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002fec:	792b      	ldrb	r3, [r5, #4]
 8002fee:	42a3      	cmp	r3, r4
  uint8_t handle=255;
 8002ff0:	f04f 00ff 	mov.w	r0, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002ff4:	d079      	beq.n	80030ea <RCM_RegisterRegConv+0x11a>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002ff6:	6893      	ldr	r3, [r2, #8]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f000 80a2 	beq.w	8003142 <RCM_RegisterRegConv+0x172>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002ffe:	791d      	ldrb	r5, [r3, #4]
 8003000:	42a5      	cmp	r5, r4
 8003002:	d078      	beq.n	80030f6 <RCM_RegisterRegConv+0x126>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8003004:	68d3      	ldr	r3, [r2, #12]
 8003006:	2b00      	cmp	r3, #0
 8003008:	f000 80a0 	beq.w	800314c <RCM_RegisterRegConv+0x17c>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 800300c:	791d      	ldrb	r5, [r3, #4]
 800300e:	42a5      	cmp	r5, r4
 8003010:	f000 8082 	beq.w	8003118 <RCM_RegisterRegConv+0x148>
           i = RCM_MAX_CONV; /* we can skip the rest of the loop*/
          }
      }
      i++;
    }
    if (handle < RCM_MAX_CONV )
 8003014:	2803      	cmp	r0, #3
 8003016:	bf88      	it	hi
 8003018:	20ff      	movhi	r0, #255	; 0xff
 800301a:	f240 80a0 	bls.w	800315e <RCM_RegisterRegConv+0x18e>
    else
    {
      /* Nothing to do handle is already set to error value : 255 */
    }
  return handle;
}
 800301e:	bc70      	pop	{r4, r5, r6}
 8003020:	4770      	bx	lr
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8003022:	6818      	ldr	r0, [r3, #0]
 8003024:	680b      	ldr	r3, [r1, #0]
 8003026:	4283      	cmp	r3, r0
 8003028:	d1dc      	bne.n	8002fe4 <RCM_RegisterRegConv+0x14>
  uint8_t i=0;
 800302a:	2000      	movs	r0, #0
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800302c:	689c      	ldr	r4, [r3, #8]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 800302e:	4d4f      	ldr	r5, [pc, #316]	; (800316c <RCM_RegisterRegConv+0x19c>)
      RCM_handle_array [handle] = regConv;
 8003030:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8003034:	2200      	movs	r2, #0
 8003036:	f845 2030 	str.w	r2, [r5, r0, lsl #3]
      if (LL_ADC_IsEnabled(regConv->regADC) == 0 )
 800303a:	07e5      	lsls	r5, r4, #31
 800303c:	d422      	bmi.n	8003084 <RCM_RegisterRegConv+0xb4>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800303e:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003040:	2404      	movs	r4, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8003042:	f022 0204 	bic.w	r2, r2, #4
 8003046:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003048:	601c      	str	r4, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800304a:	685a      	ldr	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800304c:	2420      	movs	r4, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800304e:	f022 0220 	bic.w	r2, r2, #32
 8003052:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8003054:	601c      	str	r4, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800305c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003060:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003064:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	2a00      	cmp	r2, #0
 800306a:	dbfc      	blt.n	8003066 <RCM_RegisterRegConv+0x96>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800306c:	681a      	ldr	r2, [r3, #0]
        while (  LL_ADC_IsActiveFlag_ADRDY( regConv->regADC ) == 0)
 800306e:	07d4      	lsls	r4, r2, #31
 8003070:	d408      	bmi.n	8003084 <RCM_RegisterRegConv+0xb4>
  MODIFY_REG(ADCx->CR,
 8003072:	4c3f      	ldr	r4, [pc, #252]	; (8003170 <RCM_RegisterRegConv+0x1a0>)
 8003074:	689a      	ldr	r2, [r3, #8]
 8003076:	4022      	ands	r2, r4
 8003078:	f042 0201 	orr.w	r2, r2, #1
 800307c:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	07d2      	lsls	r2, r2, #31
 8003082:	d5f7      	bpl.n	8003074 <RCM_RegisterRegConv+0xa4>
      RCM_NoInj_array [handle].enable = false;
 8003084:	4d3b      	ldr	r5, [pc, #236]	; (8003174 <RCM_RegisterRegConv+0x1a4>)
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003086:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8003088:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800308c:	0056      	lsls	r6, r2, #1
 800308e:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 8003092:	f024 040f 	bic.w	r4, r4, #15
      RCM_NoInj_array [handle].next = handle;
 8003096:	7150      	strb	r0, [r2, #5]
      RCM_NoInj_array [handle].prev = handle;
 8003098:	7110      	strb	r0, [r2, #4]
      RCM_NoInj_array [handle].enable = false;
 800309a:	2200      	movs	r2, #0
 800309c:	55aa      	strb	r2, [r5, r6]
 800309e:	631c      	str	r4, [r3, #48]	; 0x30
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 80030a0:	790c      	ldrb	r4, [r1, #4]
 80030a2:	2c09      	cmp	r4, #9
 80030a4:	d83f      	bhi.n	8003126 <RCM_RegisterRegConv+0x156>
 80030a6:	eb04 0644 	add.w	r6, r4, r4, lsl #1
 80030aa:	06a2      	lsls	r2, r4, #26
 80030ac:	2501      	movs	r5, #1
 80030ae:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
 80030b2:	fa05 f404 	lsl.w	r4, r5, r4
 80030b6:	4322      	orrs	r2, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80030b8:	0dd4      	lsrs	r4, r2, #23
 80030ba:	f004 0404 	and.w	r4, r4, #4
 80030be:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 80030c0:	688d      	ldr	r5, [r1, #8]
 80030c2:	58e1      	ldr	r1, [r4, r3]
 80030c4:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80030c8:	2607      	movs	r6, #7
 80030ca:	4096      	lsls	r6, r2
 80030cc:	4095      	lsls	r5, r2
 80030ce:	ea21 0206 	bic.w	r2, r1, r6
 80030d2:	432a      	orrs	r2, r5
 80030d4:	50e2      	str	r2, [r4, r3]
}
 80030d6:	bc70      	pop	{r4, r5, r6}
 80030d8:	4770      	bx	lr
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80030da:	6855      	ldr	r5, [r2, #4]
 80030dc:	2d00      	cmp	r5, #0
 80030de:	d039      	beq.n	8003154 <RCM_RegisterRegConv+0x184>
 80030e0:	7904      	ldrb	r4, [r0, #4]
  uint8_t i=0;
 80030e2:	4618      	mov	r0, r3
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80030e4:	792b      	ldrb	r3, [r5, #4]
 80030e6:	42a3      	cmp	r3, r4
 80030e8:	d185      	bne.n	8002ff6 <RCM_RegisterRegConv+0x26>
 80030ea:	682d      	ldr	r5, [r5, #0]
 80030ec:	680b      	ldr	r3, [r1, #0]
 80030ee:	429d      	cmp	r5, r3
 80030f0:	d181      	bne.n	8002ff6 <RCM_RegisterRegConv+0x26>
 80030f2:	2001      	movs	r0, #1
 80030f4:	e79a      	b.n	800302c <RCM_RegisterRegConv+0x5c>
 80030f6:	681d      	ldr	r5, [r3, #0]
 80030f8:	680b      	ldr	r3, [r1, #0]
 80030fa:	429d      	cmp	r5, r3
 80030fc:	d182      	bne.n	8003004 <RCM_RegisterRegConv+0x34>
      i++;
 80030fe:	2002      	movs	r0, #2
 8003100:	e794      	b.n	800302c <RCM_RegisterRegConv+0x5c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8003102:	6893      	ldr	r3, [r2, #8]
 8003104:	2001      	movs	r0, #1
 8003106:	2b00      	cmp	r3, #0
 8003108:	f47f af79 	bne.w	8002ffe <RCM_RegisterRegConv+0x2e>
 800310c:	68d3      	ldr	r3, [r2, #12]
 800310e:	b333      	cbz	r3, 800315e <RCM_RegisterRegConv+0x18e>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8003110:	791d      	ldrb	r5, [r3, #4]
 8003112:	790c      	ldrb	r4, [r1, #4]
 8003114:	42a5      	cmp	r5, r4
 8003116:	d122      	bne.n	800315e <RCM_RegisterRegConv+0x18e>
 8003118:	681c      	ldr	r4, [r3, #0]
 800311a:	680b      	ldr	r3, [r1, #0]
 800311c:	429c      	cmp	r4, r3
 800311e:	f47f af79 	bne.w	8003014 <RCM_RegisterRegConv+0x44>
      i++;
 8003122:	2003      	movs	r0, #3
 8003124:	e782      	b.n	800302c <RCM_RegisterRegConv+0x5c>
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8003126:	2503      	movs	r5, #3
 8003128:	f06f 061d 	mvn.w	r6, #29
 800312c:	2201      	movs	r2, #1
 800312e:	fb15 6504 	smlabb	r5, r5, r4, r6
 8003132:	40a2      	lsls	r2, r4
 8003134:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
 8003138:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 800313c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003140:	e7ba      	b.n	80030b8 <RCM_RegisterRegConv+0xe8>
      i++;
 8003142:	2805      	cmp	r0, #5
 8003144:	bf34      	ite	cc
 8003146:	2000      	movcc	r0, #0
 8003148:	2002      	movcs	r0, #2
 800314a:	e7df      	b.n	800310c <RCM_RegisterRegConv+0x13c>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 800314c:	2804      	cmp	r0, #4
 800314e:	680b      	ldr	r3, [r1, #0]
 8003150:	d8e7      	bhi.n	8003122 <RCM_RegisterRegConv+0x152>
 8003152:	e76b      	b.n	800302c <RCM_RegisterRegConv+0x5c>
 8003154:	6893      	ldr	r3, [r2, #8]
 8003156:	b123      	cbz	r3, 8003162 <RCM_RegisterRegConv+0x192>
 8003158:	790c      	ldrb	r4, [r1, #4]
  uint8_t i=0;
 800315a:	4628      	mov	r0, r5
 800315c:	e74f      	b.n	8002ffe <RCM_RegisterRegConv+0x2e>
 800315e:	680b      	ldr	r3, [r1, #0]
 8003160:	e764      	b.n	800302c <RCM_RegisterRegConv+0x5c>
 8003162:	4618      	mov	r0, r3
 8003164:	e7d2      	b.n	800310c <RCM_RegisterRegConv+0x13c>
 8003166:	bf00      	nop
 8003168:	20001da8 	.word	0x20001da8
 800316c:	20001d84 	.word	0x20001d84
 8003170:	7fffffc0 	.word	0x7fffffc0
 8003174:	20001d6c 	.word	0x20001d6c

08003178 <RCM_ExecRegularConv>:
  uint16_t retVal;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (RCM_NoInj_array [handle].enable == false)
 8003178:	4b5c      	ldr	r3, [pc, #368]	; (80032ec <RCM_ExecRegularConv+0x174>)
 800317a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
{
 800317e:	b4f0      	push	{r4, r5, r6, r7}
  if (RCM_NoInj_array [handle].enable == false)
 8003180:	f813 2012 	ldrb.w	r2, [r3, r2, lsl #1]
 8003184:	0044      	lsls	r4, r0, #1
 8003186:	2a00      	cmp	r2, #0
 8003188:	d136      	bne.n	80031f8 <RCM_ExecRegularConv+0x80>
  {
    /* find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (RCM_NoInj_array [i].enable == true)
 800318a:	7819      	ldrb	r1, [r3, #0]
 800318c:	2900      	cmp	r1, #0
 800318e:	d179      	bne.n	8003284 <RCM_ExecRegularConv+0x10c>
 8003190:	7999      	ldrb	r1, [r3, #6]
  uint8_t LastEnable = RCM_MAX_CONV;
 8003192:	2204      	movs	r2, #4
      if (RCM_NoInj_array [i].enable == true)
 8003194:	2900      	cmp	r1, #0
 8003196:	d07b      	beq.n	8003290 <RCM_ExecRegularConv+0x118>
      {
        if (RCM_NoInj_array [i].next > handle)
 8003198:	7ade      	ldrb	r6, [r3, #11]
 800319a:	42b0      	cmp	r0, r6
 800319c:	f0c0 8098 	bcc.w	80032d0 <RCM_ExecRegularConv+0x158>
      if (RCM_NoInj_array [i].enable == true)
 80031a0:	7b1a      	ldrb	r2, [r3, #12]
 80031a2:	2a00      	cmp	r2, #0
 80031a4:	f000 8097 	beq.w	80032d6 <RCM_ExecRegularConv+0x15e>
        if (RCM_NoInj_array [i].next > handle)
 80031a8:	7c5e      	ldrb	r6, [r3, #17]
 80031aa:	42b0      	cmp	r0, r6
 80031ac:	d305      	bcc.n	80031ba <RCM_ExecRegularConv+0x42>
      if (RCM_NoInj_array [i].enable == true)
 80031ae:	7c9a      	ldrb	r2, [r3, #18]
 80031b0:	2a00      	cmp	r2, #0
 80031b2:	f040 8094 	bne.w	80032de <RCM_ExecRegularConv+0x166>
        }
      }
      else
      { /* nothing to do */
      }
      i++;
 80031b6:	2202      	movs	r2, #2
 80031b8:	e071      	b.n	800329e <RCM_ExecRegularConv+0x126>
 80031ba:	2202      	movs	r2, #2
      if (RCM_NoInj_array [i].enable == true)
 80031bc:	4611      	mov	r1, r2
          RCM_NoInj_array [i].next = handle;
 80031be:	eb01 0541 	add.w	r5, r1, r1, lsl #1
          RCM_NoInj_array [handle].next = formerNext;
 80031c2:	1821      	adds	r1, r4, r0
 80031c4:	eb03 0141 	add.w	r1, r3, r1, lsl #1
          RCM_NoInj_array [formerNext].prev = handle;
 80031c8:	eb06 0746 	add.w	r7, r6, r6, lsl #1
          RCM_NoInj_array [handle].next = formerNext;
 80031cc:	714e      	strb	r6, [r1, #5]
          RCM_NoInj_array [handle].prev = i;
 80031ce:	4e48      	ldr	r6, [pc, #288]	; (80032f0 <RCM_ExecRegularConv+0x178>)
 80031d0:	710a      	strb	r2, [r1, #4]
          RCM_NoInj_array [i].next = handle;
 80031d2:	eb03 0545 	add.w	r5, r3, r5, lsl #1
          RCM_NoInj_array [formerNext].prev = handle;
 80031d6:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 80031da:	7832      	ldrb	r2, [r6, #0]
          RCM_NoInj_array [i].next = handle;
 80031dc:	7168      	strb	r0, [r5, #5]
          RCM_NoInj_array [formerNext].prev = handle;
 80031de:	7138      	strb	r0, [r7, #4]
      {
       /* Nothing to do we are parsing the array, nothing inserted yet*/
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array [handle].enable = true;
 80031e0:	1821      	adds	r1, r4, r0
 80031e2:	2501      	movs	r5, #1
    RCM_NoInj_array [handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 80031e4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    RCM_NoInj_array [handle].enable = true;
 80031e8:	f823 5011 	strh.w	r5, [r3, r1, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 80031ec:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80031f0:	7852      	ldrb	r2, [r2, #1]
 80031f2:	42aa      	cmp	r2, r5
    {/* select the new conversion to be the next scheduled only if a conversion is not ongoing*/
      RCM_currentHandle = handle;
 80031f4:	bf18      	it	ne
 80031f6:	7030      	strbne	r0, [r6, #0]
  }
  else
  {
  /* Nothing to do the current handle is already scheduled */
  }
  if (PWM_Handle_M1.ADCRegularLocked == false)
 80031f8:	4a3e      	ldr	r2, [pc, #248]	; (80032f4 <RCM_ExecRegularConv+0x17c>)
 80031fa:	f892 208c 	ldrb.w	r2, [r2, #140]	; 0x8c
 80031fe:	bb8a      	cbnz	r2, 8003264 <RCM_ExecRegularConv+0xec>
  /* The ADC is free to be used asynchronously*/
  {
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8003200:	4a3d      	ldr	r2, [pc, #244]	; (80032f8 <RCM_ExecRegularConv+0x180>)
 8003202:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8003206:	7915      	ldrb	r5, [r2, #4]
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8003208:	6811      	ldr	r1, [r2, #0]
 800320a:	2d09      	cmp	r5, #9
 800320c:	d930      	bls.n	8003270 <RCM_ExecRegularConv+0xf8>
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 800320e:	2603      	movs	r6, #3
 8003210:	f06f 071d 	mvn.w	r7, #29
 8003214:	2201      	movs	r2, #1
 8003216:	fb16 7605 	smlabb	r6, r6, r5, r7
 800321a:	40aa      	lsls	r2, r5
 800321c:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
 8003220:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8003224:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 8003228:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 800322a:	0d12      	lsrs	r2, r2, #20
 800322c:	f402 62f8 	and.w	r2, r2, #1984	; 0x7c0
 8003230:	f425 65f8 	bic.w	r5, r5, #1984	; 0x7c0
 8003234:	432a      	orrs	r2, r5
 8003236:	630a      	str	r2, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003238:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 800323a:	688a      	ldr	r2, [r1, #8]
 800323c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003240:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003244:	f042 0204 	orr.w	r2, r2, #4
 8003248:	608a      	str	r2, [r1, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800324a:	680a      	ldr	r2, [r1, #0]
 800324c:	0752      	lsls	r2, r2, #29
 800324e:	d5fc      	bpl.n	800324a <RCM_ExecRegularConv+0xd2>
    while ( LL_ADC_IsActiveFlag_EOC( RCM_handle_array[handle]->regADC ) == RESET )
    {
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array [handle].value = LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );
 8003250:	1822      	adds	r2, r4, r0
 8003252:	eb03 0242 	add.w	r2, r3, r2, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003256:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003258:	8051      	strh	r1, [r2, #2]
    RCM_currentHandle = RCM_NoInj_array [handle].next;
 800325a:	4d25      	ldr	r5, [pc, #148]	; (80032f0 <RCM_ExecRegularConv+0x178>)
    RCM_NoInj_array [handle].status = valid;
 800325c:	2102      	movs	r1, #2
 800325e:	7051      	strb	r1, [r2, #1]
    RCM_currentHandle = RCM_NoInj_array [handle].next;
 8003260:	7952      	ldrb	r2, [r2, #5]
 8003262:	702a      	strb	r2, [r5, #0]
  }
  retVal = RCM_NoInj_array [handle].value;
 8003264:	4420      	add	r0, r4
 8003266:	eb03 0340 	add.w	r3, r3, r0, lsl #1
return retVal;
}
 800326a:	bcf0      	pop	{r4, r5, r6, r7}
 800326c:	8858      	ldrh	r0, [r3, #2]
 800326e:	4770      	bx	lr
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8003270:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8003274:	06aa      	lsls	r2, r5, #26
 8003276:	2601      	movs	r6, #1
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8003278:	ea42 5207 	orr.w	r2, r2, r7, lsl #20
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 800327c:	fa06 f505 	lsl.w	r5, r6, r5
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8003280:	432a      	orrs	r2, r5
 8003282:	e7d1      	b.n	8003228 <RCM_ExecRegularConv+0xb0>
        if (RCM_NoInj_array [i].next > handle)
 8003284:	795e      	ldrb	r6, [r3, #5]
 8003286:	4286      	cmp	r6, r0
 8003288:	d898      	bhi.n	80031bc <RCM_ExecRegularConv+0x44>
      if (RCM_NoInj_array [i].enable == true)
 800328a:	7999      	ldrb	r1, [r3, #6]
 800328c:	2900      	cmp	r1, #0
 800328e:	d183      	bne.n	8003198 <RCM_ExecRegularConv+0x20>
 8003290:	7b19      	ldrb	r1, [r3, #12]
 8003292:	2900      	cmp	r1, #0
 8003294:	d188      	bne.n	80031a8 <RCM_ExecRegularConv+0x30>
 8003296:	7c99      	ldrb	r1, [r3, #18]
 8003298:	bb09      	cbnz	r1, 80032de <RCM_ExecRegularConv+0x166>
       if (LastEnable != RCM_MAX_CONV )
 800329a:	2a04      	cmp	r2, #4
 800329c:	d014      	beq.n	80032c8 <RCM_ExecRegularConv+0x150>
         formerNext = RCM_NoInj_array [LastEnable].next;
 800329e:	eb02 0542 	add.w	r5, r2, r2, lsl #1
 80032a2:	eb03 0545 	add.w	r5, r3, r5, lsl #1
         RCM_NoInj_array [handle].next = formerNext;
 80032a6:	1821      	adds	r1, r4, r0
         formerNext = RCM_NoInj_array [LastEnable].next;
 80032a8:	f895 c005 	ldrb.w	ip, [r5, #5]
         RCM_NoInj_array [handle].next = formerNext;
 80032ac:	4e10      	ldr	r6, [pc, #64]	; (80032f0 <RCM_ExecRegularConv+0x178>)
         RCM_NoInj_array [formerNext].prev = handle;
 80032ae:	eb0c 074c 	add.w	r7, ip, ip, lsl #1
         RCM_NoInj_array [handle].next = formerNext;
 80032b2:	eb03 0141 	add.w	r1, r3, r1, lsl #1
         RCM_NoInj_array [formerNext].prev = handle;
 80032b6:	eb03 0747 	add.w	r7, r3, r7, lsl #1
         RCM_NoInj_array [handle].prev = LastEnable;
 80032ba:	710a      	strb	r2, [r1, #4]
         RCM_NoInj_array [handle].next = formerNext;
 80032bc:	f881 c005 	strb.w	ip, [r1, #5]
         RCM_NoInj_array [LastEnable].next = handle;
 80032c0:	7832      	ldrb	r2, [r6, #0]
 80032c2:	7168      	strb	r0, [r5, #5]
         RCM_NoInj_array [formerNext].prev = handle;
 80032c4:	7138      	strb	r0, [r7, #4]
    while (i < RCM_MAX_CONV)
 80032c6:	e78b      	b.n	80031e0 <RCM_ExecRegularConv+0x68>
         RCM_currentHandle = handle;
 80032c8:	4e09      	ldr	r6, [pc, #36]	; (80032f0 <RCM_ExecRegularConv+0x178>)
 80032ca:	4602      	mov	r2, r0
 80032cc:	7030      	strb	r0, [r6, #0]
    while (i < RCM_MAX_CONV)
 80032ce:	e787      	b.n	80031e0 <RCM_ExecRegularConv+0x68>
      i++;
 80032d0:	2201      	movs	r2, #1
      if (RCM_NoInj_array [i].enable == true)
 80032d2:	4611      	mov	r1, r2
 80032d4:	e773      	b.n	80031be <RCM_ExecRegularConv+0x46>
 80032d6:	7c9a      	ldrb	r2, [r3, #18]
 80032d8:	b90a      	cbnz	r2, 80032de <RCM_ExecRegularConv+0x166>
      i++;
 80032da:	2201      	movs	r2, #1
 80032dc:	e7df      	b.n	800329e <RCM_ExecRegularConv+0x126>
        if (RCM_NoInj_array [i].next > handle)
 80032de:	7dde      	ldrb	r6, [r3, #23]
 80032e0:	4286      	cmp	r6, r0
      i++;
 80032e2:	f04f 0203 	mov.w	r2, #3
        if (RCM_NoInj_array [i].next > handle)
 80032e6:	d9da      	bls.n	800329e <RCM_ExecRegularConv+0x126>
 80032e8:	e768      	b.n	80031bc <RCM_ExecRegularConv+0x44>
 80032ea:	bf00      	nop
 80032ec:	20001d6c 	.word	0x20001d6c
 80032f0:	20001d68 	.word	0x20001d68
 80032f4:	2000033c 	.word	0x2000033c
 80032f8:	20001da8 	.word	0x20001da8

080032fc <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv ()
{
 80032fc:	b570      	push	{r4, r5, r6, lr}
  if (RCM_UserConvState == RCM_USERCONV_REQUESTED)
 80032fe:	4c12      	ldr	r4, [pc, #72]	; (8003348 <RCM_ExecUserConv+0x4c>)
 8003300:	7823      	ldrb	r3, [r4, #0]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d000      	beq.n	8003308 <RCM_ExecUserConv+0xc>
    {
      RCM_UserConvState = RCM_USERCONV_IDLE;
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
    }
  }
}
 8003306:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8003308:	4d10      	ldr	r5, [pc, #64]	; (800334c <RCM_ExecUserConv+0x50>)
 800330a:	7828      	ldrb	r0, [r5, #0]
 800330c:	f7ff ff34 	bl	8003178 <RCM_ExecRegularConv>
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8003310:	782b      	ldrb	r3, [r5, #0]
 8003312:	4a0f      	ldr	r2, [pc, #60]	; (8003350 <RCM_ExecUserConv+0x54>)
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8003314:	490f      	ldr	r1, [pc, #60]	; (8003354 <RCM_ExecUserConv+0x58>)
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8003316:	eb03 0543 	add.w	r5, r3, r3, lsl #1
 800331a:	eb02 0245 	add.w	r2, r2, r5, lsl #1
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 800331e:	8008      	strh	r0, [r1, #0]
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8003320:	7852      	ldrb	r2, [r2, #1]
 8003322:	b10a      	cbz	r2, 8003328 <RCM_ExecUserConv+0x2c>
      RCM_UserConvState = RCM_USERCONV_EOC;
 8003324:	2202      	movs	r2, #2
 8003326:	7022      	strb	r2, [r4, #0]
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 8003328:	4a0b      	ldr	r2, [pc, #44]	; (8003358 <RCM_ExecUserConv+0x5c>)
 800332a:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 800332e:	2d00      	cmp	r5, #0
 8003330:	d0e9      	beq.n	8003306 <RCM_ExecUserConv+0xa>
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8003332:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8003336:	2100      	movs	r1, #0
 8003338:	7021      	strb	r1, [r4, #0]
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 800333a:	6852      	ldr	r2, [r2, #4]
 800333c:	4601      	mov	r1, r0
 800333e:	4618      	mov	r0, r3
 8003340:	462b      	mov	r3, r5
}
 8003342:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 8003346:	4718      	bx	r3
 8003348:	20001da4 	.word	0x20001da4
 800334c:	20001d69 	.word	0x20001d69
 8003350:	20001d6c 	.word	0x20001d6c
 8003354:	20001db8 	.word	0x20001db8
 8003358:	20001d84 	.word	0x20001d84

0800335c <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv (void)
{
  if (RCM_NoInj_array [RCM_currentHandle].enable == true)
 800335c:	4b21      	ldr	r3, [pc, #132]	; (80033e4 <RCM_ExecNextConv+0x88>)
 800335e:	4822      	ldr	r0, [pc, #136]	; (80033e8 <RCM_ExecNextConv+0x8c>)
 8003360:	781a      	ldrb	r2, [r3, #0]
 8003362:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8003366:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 800336a:	b383      	cbz	r3, 80033ce <RCM_ExecNextConv+0x72>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped.*/

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC );
 800336c:	4b1f      	ldr	r3, [pc, #124]	; (80033ec <RCM_ExecNextConv+0x90>)
{
 800336e:	b4f0      	push	{r4, r5, r6, r7}
    LL_ADC_ClearFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC );
 8003370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003374:	6819      	ldr	r1, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8003376:	2504      	movs	r5, #4
 8003378:	600d      	str	r5, [r1, #0]
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 800337a:	791d      	ldrb	r5, [r3, #4]
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 800337c:	2d09      	cmp	r5, #9
 800337e:	ea4f 0442 	mov.w	r4, r2, lsl #1
 8003382:	d925      	bls.n	80033d0 <RCM_ExecNextConv+0x74>
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 8003384:	2603      	movs	r6, #3
 8003386:	f06f 071d 	mvn.w	r7, #29
 800338a:	2301      	movs	r3, #1
 800338c:	fb16 7605 	smlabb	r6, r6, r5, r7
 8003390:	40ab      	lsls	r3, r5
 8003392:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
 8003396:	ea43 6385 	orr.w	r3, r3, r5, lsl #26
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 800339a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 800339e:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 80033a0:	0d1b      	lsrs	r3, r3, #20
 80033a2:	f425 65f8 	bic.w	r5, r5, #1984	; 0x7c0
 80033a6:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80033aa:	432b      	orrs	r3, r5
 80033ac:	630b      	str	r3, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80033ae:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 80033b0:	688b      	ldr	r3, [r1, #8]

    LL_ADC_REG_ReadConversionData12( RCM_handle_array[RCM_currentHandle]->regADC );

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion( RCM_handle_array[RCM_currentHandle]->regADC );
    RCM_NoInj_array [RCM_currentHandle].status = ongoing;
 80033b2:	4422      	add	r2, r4
 80033b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033b8:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 80033bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033c0:	f043 0304 	orr.w	r3, r3, #4
 80033c4:	2201      	movs	r2, #1
 80033c6:	608b      	str	r3, [r1, #8]
 80033c8:	7042      	strb	r2, [r0, #1]
  }
  else
  {
  /* nothing to do, conversion not enabled have already notvalid status */
  }
}
 80033ca:	bcf0      	pop	{r4, r5, r6, r7}
 80033cc:	4770      	bx	lr
 80033ce:	4770      	bx	lr
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 80033d0:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 80033d4:	06ab      	lsls	r3, r5, #26
 80033d6:	2601      	movs	r6, #1
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 80033d8:	ea43 5307 	orr.w	r3, r3, r7, lsl #20
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 80033dc:	fa06 f505 	lsl.w	r5, r6, r5
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 80033e0:	432b      	orrs	r3, r5
 80033e2:	e7dc      	b.n	800339e <RCM_ExecNextConv+0x42>
 80033e4:	20001d68 	.word	0x20001d68
 80033e8:	20001d6c 	.word	0x20001d6c
 80033ec:	20001da8 	.word	0x20001da8

080033f0 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv (void)
{
 80033f0:	b470      	push	{r4, r5, r6}
  if ( RCM_NoInj_array [RCM_currentHandle].status == ongoing &&
 80033f2:	4c0f      	ldr	r4, [pc, #60]	; (8003430 <RCM_ReadOngoingConv+0x40>)
 80033f4:	4a0f      	ldr	r2, [pc, #60]	; (8003434 <RCM_ReadOngoingConv+0x44>)
 80033f6:	7823      	ldrb	r3, [r4, #0]
 80033f8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80033fc:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8003400:	0058      	lsls	r0, r3, #1
 8003402:	784d      	ldrb	r5, [r1, #1]
 8003404:	2d01      	cmp	r5, #1
 8003406:	d006      	beq.n	8003416 <RCM_ReadOngoingConv+0x26>
    RCM_NoInj_array [RCM_currentHandle].status = valid;
    /* Restore back DMA configuration. */
  }

  /* Prepare next conversion */
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8003408:	4403      	add	r3, r0
 800340a:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800340e:	7953      	ldrb	r3, [r2, #5]
 8003410:	7023      	strb	r3, [r4, #0]
}
 8003412:	bc70      	pop	{r4, r5, r6}
 8003414:	4770      	bx	lr
      LL_ADC_IsActiveFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC ))
 8003416:	4d08      	ldr	r5, [pc, #32]	; (8003438 <RCM_ReadOngoingConv+0x48>)
 8003418:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
 800341c:	682d      	ldr	r5, [r5, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800341e:	682e      	ldr	r6, [r5, #0]
 8003420:	0776      	lsls	r6, r6, #29
 8003422:	d5f1      	bpl.n	8003408 <RCM_ReadOngoingConv+0x18>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8003424:	6c2d      	ldr	r5, [r5, #64]	; 0x40
 8003426:	804d      	strh	r5, [r1, #2]
    RCM_NoInj_array [RCM_currentHandle].status = valid;
 8003428:	2502      	movs	r5, #2
 800342a:	704d      	strb	r5, [r1, #1]
 800342c:	e7ec      	b.n	8003408 <RCM_ReadOngoingConv+0x18>
 800342e:	bf00      	nop
 8003430:	20001d68 	.word	0x20001d68
 8003434:	20001d6c 	.word	0x20001d6c
 8003438:	20001da8 	.word	0x20001da8

0800343c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800343c:	4b0e      	ldr	r3, [pc, #56]	; (8003478 <HAL_MspInit+0x3c>)
{
 800343e:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003440:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003442:	f042 0201 	orr.w	r2, r2, #1
 8003446:	661a      	str	r2, [r3, #96]	; 0x60
 8003448:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 800344a:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800344c:	f002 0201 	and.w	r2, r2, #1
 8003450:	9200      	str	r2, [sp, #0]
 8003452:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003454:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003456:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800345a:	659a      	str	r2, [r3, #88]	; 0x58
 800345c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800345e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003462:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003464:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8003466:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003468:	f001 fbf0 	bl	8004c4c <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800346c:	b003      	add	sp, #12
 800346e:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 8003472:	f001 bfed 	b.w	8005450 <HAL_PWREx_DisableUCPDDeadBattery>
 8003476:	bf00      	nop
 8003478:	40021000 	.word	0x40021000

0800347c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800347c:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 800347e:	6802      	ldr	r2, [r0, #0]
{
 8003480:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003482:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8003484:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003488:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800348c:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8003490:	930a      	str	r3, [sp, #40]	; 0x28
  if(hadc->Instance==ADC1)
 8003492:	d021      	beq.n	80034d8 <HAL_ADC_MspInit+0x5c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003494:	4b33      	ldr	r3, [pc, #204]	; (8003564 <HAL_ADC_MspInit+0xe8>)
 8003496:	429a      	cmp	r2, r3
 8003498:	d001      	beq.n	800349e <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800349a:	b00d      	add	sp, #52	; 0x34
 800349c:	bd30      	pop	{r4, r5, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 800349e:	4a32      	ldr	r2, [pc, #200]	; (8003568 <HAL_ADC_MspInit+0xec>)
 80034a0:	6813      	ldr	r3, [r2, #0]
 80034a2:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80034a4:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80034a6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80034a8:	d051      	beq.n	800354e <HAL_ADC_MspInit+0xd2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034aa:	4b30      	ldr	r3, [pc, #192]	; (800356c <HAL_ADC_MspInit+0xf0>)
 80034ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80034b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 80034bc:	2240      	movs	r2, #64	; 0x40
 80034be:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80034c0:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c2:	2400      	movs	r4, #0
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80034c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 80034c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034cc:	9d05      	ldr	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ce:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80034d0:	f001 fdc6 	bl	8005060 <HAL_GPIO_Init>
}
 80034d4:	b00d      	add	sp, #52	; 0x34
 80034d6:	bd30      	pop	{r4, r5, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80034d8:	4a23      	ldr	r2, [pc, #140]	; (8003568 <HAL_ADC_MspInit+0xec>)
 80034da:	6813      	ldr	r3, [r2, #0]
 80034dc:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80034de:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80034e0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80034e2:	d029      	beq.n	8003538 <HAL_ADC_MspInit+0xbc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034e4:	4b21      	ldr	r3, [pc, #132]	; (800356c <HAL_ADC_MspInit+0xf0>)
 80034e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034e8:	f042 0201 	orr.w	r2, r2, #1
 80034ec:	64da      	str	r2, [r3, #76]	; 0x4c
 80034ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034f0:	f002 0201 	and.w	r2, r2, #1
 80034f4:	9202      	str	r2, [sp, #8]
 80034f6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034fa:	f042 0202 	orr.w	r2, r2, #2
 80034fe:	64da      	str	r2, [r3, #76]	; 0x4c
 8003500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8003508:	2205      	movs	r2, #5
 800350a:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350c:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800350e:	a906      	add	r1, sp, #24
 8003510:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8003514:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003518:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351a:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800351c:	f001 fda0 	bl	8005060 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 8003520:	f244 0202 	movw	r2, #16386	; 0x4002
 8003524:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003526:	4812      	ldr	r0, [pc, #72]	; (8003570 <HAL_ADC_MspInit+0xf4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003528:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800352a:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 800352c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003530:	f001 fd96 	bl	8005060 <HAL_GPIO_Init>
}
 8003534:	b00d      	add	sp, #52	; 0x34
 8003536:	bd30      	pop	{r4, r5, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003538:	4b0c      	ldr	r3, [pc, #48]	; (800356c <HAL_ADC_MspInit+0xf0>)
 800353a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800353c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003540:	64da      	str	r2, [r3, #76]	; 0x4c
 8003542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003544:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003548:	9301      	str	r3, [sp, #4]
 800354a:	9b01      	ldr	r3, [sp, #4]
 800354c:	e7ca      	b.n	80034e4 <HAL_ADC_MspInit+0x68>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800354e:	4b07      	ldr	r3, [pc, #28]	; (800356c <HAL_ADC_MspInit+0xf0>)
 8003550:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003552:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003556:	64da      	str	r2, [r3, #76]	; 0x4c
 8003558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800355a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800355e:	9304      	str	r3, [sp, #16]
 8003560:	9b04      	ldr	r3, [sp, #16]
 8003562:	e7a2      	b.n	80034aa <HAL_ADC_MspInit+0x2e>
 8003564:	50000100 	.word	0x50000100
 8003568:	20000628 	.word	0x20000628
 800356c:	40021000 	.word	0x40021000
 8003570:	48000400 	.word	0x48000400

08003574 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8003574:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hcomp->Instance==COMP1)
 8003576:	6802      	ldr	r2, [r0, #0]
 8003578:	4929      	ldr	r1, [pc, #164]	; (8003620 <HAL_COMP_MspInit+0xac>)
{
 800357a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800357c:	2300      	movs	r3, #0
  if(hcomp->Instance==COMP1)
 800357e:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003580:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003584:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003588:	9308      	str	r3, [sp, #32]
  if(hcomp->Instance==COMP1)
 800358a:	d007      	beq.n	800359c <HAL_COMP_MspInit+0x28>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
  else if(hcomp->Instance==COMP2)
 800358c:	4925      	ldr	r1, [pc, #148]	; (8003624 <HAL_COMP_MspInit+0xb0>)
 800358e:	428a      	cmp	r2, r1
 8003590:	d01a      	beq.n	80035c8 <HAL_COMP_MspInit+0x54>

  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }
  else if(hcomp->Instance==COMP4)
 8003592:	4925      	ldr	r1, [pc, #148]	; (8003628 <HAL_COMP_MspInit+0xb4>)
 8003594:	428a      	cmp	r2, r1
 8003596:	d02d      	beq.n	80035f4 <HAL_COMP_MspInit+0x80>
  /* USER CODE BEGIN COMP4_MspInit 1 */

  /* USER CODE END COMP4_MspInit 1 */
  }

}
 8003598:	b00a      	add	sp, #40	; 0x28
 800359a:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800359c:	4a23      	ldr	r2, [pc, #140]	; (800362c <HAL_COMP_MspInit+0xb8>)
 800359e:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80035a0:	f041 0101 	orr.w	r1, r1, #1
 80035a4:	64d1      	str	r1, [r2, #76]	; 0x4c
 80035a6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a8:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035aa:	f002 0201 	and.w	r2, r2, #1
 80035ae:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 80035b0:	2303      	movs	r3, #3
 80035b2:	2202      	movs	r2, #2
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 80035b4:	a904      	add	r1, sp, #16
 80035b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 80035ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035be:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 80035c0:	f001 fd4e 	bl	8005060 <HAL_GPIO_Init>
}
 80035c4:	b00a      	add	sp, #40	; 0x28
 80035c6:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035c8:	4a18      	ldr	r2, [pc, #96]	; (800362c <HAL_COMP_MspInit+0xb8>)
 80035ca:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80035cc:	f041 0101 	orr.w	r1, r1, #1
 80035d0:	64d1      	str	r1, [r2, #76]	; 0x4c
 80035d2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d4:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035d6:	f002 0201 	and.w	r2, r2, #1
 80035da:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 80035dc:	2303      	movs	r3, #3
 80035de:	2280      	movs	r2, #128	; 0x80
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 80035e0:	a904      	add	r1, sp, #16
 80035e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 80035e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ea:	9c02      	ldr	r4, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 80035ec:	f001 fd38 	bl	8005060 <HAL_GPIO_Init>
}
 80035f0:	b00a      	add	sp, #40	; 0x28
 80035f2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035f4:	4a0d      	ldr	r2, [pc, #52]	; (800362c <HAL_COMP_MspInit+0xb8>)
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80035f6:	480e      	ldr	r0, [pc, #56]	; (8003630 <HAL_COMP_MspInit+0xbc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035f8:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80035fa:	f041 0102 	orr.w	r1, r1, #2
 80035fe:	64d1      	str	r1, [r2, #76]	; 0x4c
 8003600:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003602:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003604:	f002 0202 	and.w	r2, r2, #2
 8003608:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 800360a:	2303      	movs	r3, #3
 800360c:	2201      	movs	r2, #1
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 800360e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 8003610:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003614:	9c03      	ldr	r4, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8003616:	f001 fd23 	bl	8005060 <HAL_GPIO_Init>
}
 800361a:	b00a      	add	sp, #40	; 0x28
 800361c:	bd10      	pop	{r4, pc}
 800361e:	bf00      	nop
 8003620:	40010200 	.word	0x40010200
 8003624:	40010204 	.word	0x40010204
 8003628:	4001020c 	.word	0x4001020c
 800362c:	40021000 	.word	0x40021000
 8003630:	48000400 	.word	0x48000400

08003634 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8003634:	4b0a      	ldr	r3, [pc, #40]	; (8003660 <HAL_CORDIC_MspInit+0x2c>)
 8003636:	6802      	ldr	r2, [r0, #0]
 8003638:	429a      	cmp	r2, r3
 800363a:	d000      	beq.n	800363e <HAL_CORDIC_MspInit+0xa>
 800363c:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800363e:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 8003642:	f042 0208 	orr.w	r2, r2, #8
 8003646:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
 800364a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
{
 800364e:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003650:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003652:	f003 0308 	and.w	r3, r3, #8
 8003656:	9301      	str	r3, [sp, #4]
 8003658:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 800365a:	b002      	add	sp, #8
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	40020c00 	.word	0x40020c00

08003664 <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  if(hdac->Instance==DAC3)
 8003664:	4b0a      	ldr	r3, [pc, #40]	; (8003690 <HAL_DAC_MspInit+0x2c>)
 8003666:	6802      	ldr	r2, [r0, #0]
 8003668:	429a      	cmp	r2, r3
 800366a:	d000      	beq.n	800366e <HAL_DAC_MspInit+0xa>
 800366c:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 800366e:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8003672:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
{
 8003676:	b082      	sub	sp, #8
    __HAL_RCC_DAC3_CLK_ENABLE();
 8003678:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800367a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800367e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003682:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003686:	9301      	str	r3, [sp, #4]
 8003688:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 800368a:	b002      	add	sp, #8
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	50001000 	.word	0x50001000

08003694 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8003694:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hopamp->Instance==OPAMP1)
 8003696:	6802      	ldr	r2, [r0, #0]
 8003698:	4929      	ldr	r1, [pc, #164]	; (8003740 <HAL_OPAMP_MspInit+0xac>)
{
 800369a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800369c:	2300      	movs	r3, #0
  if(hopamp->Instance==OPAMP1)
 800369e:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80036a4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80036a8:	9308      	str	r3, [sp, #32]
  if(hopamp->Instance==OPAMP1)
 80036aa:	d007      	beq.n	80036bc <HAL_OPAMP_MspInit+0x28>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP2)
 80036ac:	4925      	ldr	r1, [pc, #148]	; (8003744 <HAL_OPAMP_MspInit+0xb0>)
 80036ae:	428a      	cmp	r2, r1
 80036b0:	d01a      	beq.n	80036e8 <HAL_OPAMP_MspInit+0x54>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP3)
 80036b2:	4925      	ldr	r1, [pc, #148]	; (8003748 <HAL_OPAMP_MspInit+0xb4>)
 80036b4:	428a      	cmp	r2, r1
 80036b6:	d02d      	beq.n	8003714 <HAL_OPAMP_MspInit+0x80>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 80036b8:	b00a      	add	sp, #40	; 0x28
 80036ba:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036bc:	4a23      	ldr	r2, [pc, #140]	; (800374c <HAL_OPAMP_MspInit+0xb8>)
 80036be:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80036c0:	f041 0101 	orr.w	r1, r1, #1
 80036c4:	64d1      	str	r1, [r2, #76]	; 0x4c
 80036c6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c8:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036ca:	f002 0201 	and.w	r2, r2, #1
 80036ce:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 80036d0:	2303      	movs	r3, #3
 80036d2:	220e      	movs	r2, #14
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036d4:	a904      	add	r1, sp, #16
 80036d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 80036da:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036de:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036e0:	f001 fcbe 	bl	8005060 <HAL_GPIO_Init>
}
 80036e4:	b00a      	add	sp, #40	; 0x28
 80036e6:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e8:	4a18      	ldr	r2, [pc, #96]	; (800374c <HAL_OPAMP_MspInit+0xb8>)
 80036ea:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80036ec:	f041 0101 	orr.w	r1, r1, #1
 80036f0:	64d1      	str	r1, [r2, #76]	; 0x4c
 80036f2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f4:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036f6:	f002 0201 	and.w	r2, r2, #1
 80036fa:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 80036fc:	2303      	movs	r3, #3
 80036fe:	22e0      	movs	r2, #224	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003700:	a904      	add	r1, sp, #16
 8003702:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 8003706:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800370a:	9c02      	ldr	r4, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800370c:	f001 fca8 	bl	8005060 <HAL_GPIO_Init>
}
 8003710:	b00a      	add	sp, #40	; 0x28
 8003712:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003714:	4a0d      	ldr	r2, [pc, #52]	; (800374c <HAL_OPAMP_MspInit+0xb8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003716:	480e      	ldr	r0, [pc, #56]	; (8003750 <HAL_OPAMP_MspInit+0xbc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003718:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800371a:	f041 0102 	orr.w	r1, r1, #2
 800371e:	64d1      	str	r1, [r2, #76]	; 0x4c
 8003720:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003722:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003724:	f002 0202 	and.w	r2, r2, #2
 8003728:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 800372a:	2303      	movs	r3, #3
 800372c:	2207      	movs	r2, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800372e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 8003730:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003734:	9c03      	ldr	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003736:	f001 fc93 	bl	8005060 <HAL_GPIO_Init>
}
 800373a:	b00a      	add	sp, #40	; 0x28
 800373c:	bd10      	pop	{r4, pc}
 800373e:	bf00      	nop
 8003740:	40010300 	.word	0x40010300
 8003744:	40010304 	.word	0x40010304
 8003748:	40010308 	.word	0x40010308
 800374c:	40021000 	.word	0x40021000
 8003750:	48000400 	.word	0x48000400

08003754 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003754:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8003756:	6802      	ldr	r2, [r0, #0]
 8003758:	4921      	ldr	r1, [pc, #132]	; (80037e0 <HAL_TIM_Base_MspInit+0x8c>)
{
 800375a:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800375c:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 800375e:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003760:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003764:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003768:	9308      	str	r3, [sp, #32]
  if(htim_base->Instance==TIM1)
 800376a:	d004      	beq.n	8003776 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 800376c:	4b1d      	ldr	r3, [pc, #116]	; (80037e4 <HAL_TIM_Base_MspInit+0x90>)
 800376e:	429a      	cmp	r2, r3
 8003770:	d010      	beq.n	8003794 <HAL_TIM_Base_MspInit+0x40>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003772:	b00b      	add	sp, #44	; 0x2c
 8003774:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003776:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800377a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800377e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003780:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003784:	661a      	str	r2, [r3, #96]	; 0x60
 8003786:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003788:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800378c:	9301      	str	r3, [sp, #4]
 800378e:	9b01      	ldr	r3, [sp, #4]
}
 8003790:	b00b      	add	sp, #44	; 0x2c
 8003792:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003794:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003798:	4813      	ldr	r0, [pc, #76]	; (80037e8 <HAL_TIM_Base_MspInit+0x94>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 800379a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800379c:	f042 0204 	orr.w	r2, r2, #4
 80037a0:	659a      	str	r2, [r3, #88]	; 0x58
 80037a2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80037a4:	f002 0204 	and.w	r2, r2, #4
 80037a8:	9202      	str	r2, [sp, #8]
 80037aa:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80037ae:	f042 0202 	orr.w	r2, r2, #2
 80037b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80037b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80037bc:	2302      	movs	r3, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037be:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80037c0:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 80037c2:	2200      	movs	r2, #0
 80037c4:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037c6:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_HALL_H1_Pin|M1_HALL_H2_Pin|M1_HALL_H3_Pin;
 80037c8:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 80037cc:	2502      	movs	r5, #2
 80037ce:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80037d2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037d6:	f001 fc43 	bl	8005060 <HAL_GPIO_Init>
}
 80037da:	b00b      	add	sp, #44	; 0x2c
 80037dc:	bd30      	pop	{r4, r5, pc}
 80037de:	bf00      	nop
 80037e0:	40012c00 	.word	0x40012c00
 80037e4:	40000800 	.word	0x40000800
 80037e8:	48000400 	.word	0x48000400

080037ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80037ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 80037ee:	6801      	ldr	r1, [r0, #0]
 80037f0:	4a2a      	ldr	r2, [pc, #168]	; (800389c <HAL_TIM_MspPostInit+0xb0>)
{
 80037f2:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037f4:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 80037f6:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037f8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80037fc:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003800:	9308      	str	r3, [sp, #32]
  if(htim->Instance==TIM1)
 8003802:	d001      	beq.n	8003808 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003804:	b00b      	add	sp, #44	; 0x2c
 8003806:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003808:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800380c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8003810:	2402      	movs	r4, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003812:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8003814:	4822      	ldr	r0, [pc, #136]	; (80038a0 <HAL_TIM_MspPostInit+0xb4>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003816:	f042 0204 	orr.w	r2, r2, #4
 800381a:	64da      	str	r2, [r3, #76]	; 0x4c
 800381c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800381e:	f002 0204 	and.w	r2, r2, #4
 8003822:	9201      	str	r2, [sp, #4]
 8003824:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003826:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003828:	f042 0202 	orr.w	r2, r2, #2
 800382c:	64da      	str	r2, [r3, #76]	; 0x4c
 800382e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003830:	f002 0202 	and.w	r2, r2, #2
 8003834:	9202      	str	r2, [sp, #8]
 8003836:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003838:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800383a:	f042 0201 	orr.w	r2, r2, #1
 800383e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8003848:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800384a:	9903      	ldr	r1, [sp, #12]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 800384c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003850:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8003852:	2604      	movs	r6, #4
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8003854:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8003856:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800385a:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 800385c:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8003860:	f001 fbfe 	bl	8005060 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 8003864:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003868:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 800386a:	a904      	add	r1, sp, #16
 800386c:	480d      	ldr	r0, [pc, #52]	; (80038a4 <HAL_TIM_MspPostInit+0xb8>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800386e:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 8003870:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003874:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 8003878:	f44f 56b8 	mov.w	r6, #5888	; 0x1700
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 800387c:	f001 fbf0 	bl	8005060 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 8003880:	2702      	movs	r7, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003882:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003884:	a904      	add	r1, sp, #16
 8003886:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 800388a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800388e:	e9cd 6704 	strd	r6, r7, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003892:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003894:	f001 fbe4 	bl	8005060 <HAL_GPIO_Init>
}
 8003898:	b00b      	add	sp, #44	; 0x2c
 800389a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800389c:	40012c00 	.word	0x40012c00
 80038a0:	48000800 	.word	0x48000800
 80038a4:	48000400 	.word	0x48000400

080038a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038a8:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 80038aa:	6803      	ldr	r3, [r0, #0]
 80038ac:	4a42      	ldr	r2, [pc, #264]	; (80039b8 <HAL_UART_MspInit+0x110>)
{
 80038ae:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038b0:	2400      	movs	r4, #0
  if(huart->Instance==USART2)
 80038b2:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038b4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80038b8:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80038bc:	9408      	str	r4, [sp, #32]
  if(huart->Instance==USART2)
 80038be:	d004      	beq.n	80038ca <HAL_UART_MspInit+0x22>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 80038c0:	4a3e      	ldr	r2, [pc, #248]	; (80039bc <HAL_UART_MspInit+0x114>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d04e      	beq.n	8003964 <HAL_UART_MspInit+0xbc>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80038c6:	b00a      	add	sp, #40	; 0x28
 80038c8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80038ca:	4b3d      	ldr	r3, [pc, #244]	; (80039c0 <HAL_UART_MspInit+0x118>)
    hdma_usart2_rx.Instance = DMA2_Channel2;
 80038cc:	4e3d      	ldr	r6, [pc, #244]	; (80039c4 <HAL_UART_MspInit+0x11c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80038ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80038d0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80038d4:	659a      	str	r2, [r3, #88]	; 0x58
 80038d6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80038d8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80038dc:	9200      	str	r2, [sp, #0]
 80038de:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038e2:	f042 0202 	orr.w	r2, r2, #2
 80038e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80038e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 80038f0:	2218      	movs	r2, #24
 80038f2:	2302      	movs	r3, #2
 80038f4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80038f8:	2200      	movs	r2, #0
 80038fa:	2300      	movs	r3, #0
 80038fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003900:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003902:	2307      	movs	r3, #7
 8003904:	4605      	mov	r5, r0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003906:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003908:	482f      	ldr	r0, [pc, #188]	; (80039c8 <HAL_UART_MspInit+0x120>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800390a:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800390c:	f001 fba8 	bl	8005060 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA2_Channel2;
 8003910:	492e      	ldr	r1, [pc, #184]	; (80039cc <HAL_UART_MspInit+0x124>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003912:	60b4      	str	r4, [r6, #8]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003914:	221a      	movs	r2, #26
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003916:	2380      	movs	r3, #128	; 0x80
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003918:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800391a:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800391e:	e9c6 4407 	strd	r4, r4, [r6, #28]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003922:	e9c6 1200 	strd	r1, r2, [r6]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003926:	60f4      	str	r4, [r6, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003928:	6133      	str	r3, [r6, #16]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800392a:	f001 fb01 	bl	8004f30 <HAL_DMA_Init>
 800392e:	2800      	cmp	r0, #0
 8003930:	d13f      	bne.n	80039b2 <HAL_UART_MspInit+0x10a>
    hdma_usart2_tx.Instance = DMA2_Channel3;
 8003932:	4c27      	ldr	r4, [pc, #156]	; (80039d0 <HAL_UART_MspInit+0x128>)
 8003934:	4827      	ldr	r0, [pc, #156]	; (80039d4 <HAL_UART_MspInit+0x12c>)
 8003936:	6020      	str	r0, [r4, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003938:	231b      	movs	r3, #27
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800393a:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800393c:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800393e:	6063      	str	r3, [r4, #4]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003940:	67ee      	str	r6, [r5, #124]	; 0x7c
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003942:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003944:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003946:	e9c4 3203 	strd	r3, r2, [r4, #12]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800394a:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800394e:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003952:	62b5      	str	r5, [r6, #40]	; 0x28
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003954:	60a1      	str	r1, [r4, #8]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003956:	f001 faeb 	bl	8004f30 <HAL_DMA_Init>
 800395a:	bb38      	cbnz	r0, 80039ac <HAL_UART_MspInit+0x104>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800395c:	67ac      	str	r4, [r5, #120]	; 0x78
 800395e:	62a5      	str	r5, [r4, #40]	; 0x28
}
 8003960:	b00a      	add	sp, #40	; 0x28
 8003962:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 8003964:	4b16      	ldr	r3, [pc, #88]	; (80039c0 <HAL_UART_MspInit+0x118>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003966:	4818      	ldr	r0, [pc, #96]	; (80039c8 <HAL_UART_MspInit+0x120>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8003968:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800396a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800396e:	659a      	str	r2, [r3, #88]	; 0x58
 8003970:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003972:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003976:	9202      	str	r2, [sp, #8]
 8003978:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800397a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800397c:	f042 0202 	orr.w	r2, r2, #2
 8003980:	64da      	str	r2, [r3, #76]	; 0x4c
 8003982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003984:	f003 0302 	and.w	r3, r3, #2
 8003988:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800398a:	2307      	movs	r3, #7
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800398c:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800398e:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003990:	2200      	movs	r2, #0
 8003992:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003994:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003996:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 800399a:	2502      	movs	r5, #2
 800399c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80039a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039a4:	f001 fb5c 	bl	8005060 <HAL_GPIO_Init>
}
 80039a8:	b00a      	add	sp, #40	; 0x28
 80039aa:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80039ac:	f7fd fcf2 	bl	8001394 <Error_Handler>
 80039b0:	e7d4      	b.n	800395c <HAL_UART_MspInit+0xb4>
      Error_Handler();
 80039b2:	f7fd fcef 	bl	8001394 <Error_Handler>
 80039b6:	e7bc      	b.n	8003932 <HAL_UART_MspInit+0x8a>
 80039b8:	40004400 	.word	0x40004400
 80039bc:	40004800 	.word	0x40004800
 80039c0:	40021000 	.word	0x40021000
 80039c4:	20000630 	.word	0x20000630
 80039c8:	48000400 	.word	0x48000400
 80039cc:	4002041c 	.word	0x4002041c
 80039d0:	20000954 	.word	0x20000954
 80039d4:	40020430 	.word	0x40020430

080039d8 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 80039d8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80039dc:	2240      	movs	r2, #64	; 0x40
 80039de:	601a      	str	r2, [r3, #0]
  /* USER CODE END ADC1_2_IRQn 0 */

  // Clear Flags M1
  LL_ADC_ClearFlag_JEOS( ADC1 );

  TSK_HighFrequencyTask();
 80039e0:	f7fe b8a0 	b.w	8001b24 <TSK_HighFrequencyTask>

080039e4 <TIM1_UP_TIM16_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80039e4:	4b03      	ldr	r3, [pc, #12]	; (80039f4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
    R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 80039e6:	4804      	ldr	r0, [pc, #16]	; (80039f8 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80039e8:	f06f 0201 	mvn.w	r2, #1
 80039ec:	611a      	str	r2, [r3, #16]
 80039ee:	f005 b98f 	b.w	8008d10 <R3_2_TIMx_UP_IRQHandler>
 80039f2:	bf00      	nop
 80039f4:	40012c00 	.word	0x40012c00
 80039f8:	2000033c 	.word	0x2000033c

080039fc <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 80039fc:	b508      	push	{r3, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 80039fe:	4b0c      	ldr	r3, [pc, #48]	; (8003a30 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003a00:	691a      	ldr	r2, [r3, #16]
 8003a02:	0611      	lsls	r1, r2, #24
 8003a04:	d505      	bpl.n	8003a12 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8003a06:	f06f 0280 	mvn.w	r2, #128	; 0x80

  /* USER CODE END TIMx_BRK_M1_IRQn 0 */
  if (LL_TIM_IsActiveFlag_BRK(TIM1))
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    R3_2_BRK_IRQHandler(&PWM_Handle_M1);
 8003a0a:	480a      	ldr	r0, [pc, #40]	; (8003a34 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003a0c:	611a      	str	r2, [r3, #16]
 8003a0e:	f005 f9e3 	bl	8008dd8 <R3_2_BRK_IRQHandler>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8003a12:	4b07      	ldr	r3, [pc, #28]	; (8003a30 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003a14:	691a      	ldr	r2, [r3, #16]
 8003a16:	05d2      	lsls	r2, r2, #23
 8003a18:	d505      	bpl.n	8003a26 <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8003a1a:	f46f 7280 	mvn.w	r2, #256	; 0x100
  }
  if (LL_TIM_IsActiveFlag_BRK2(TIM1))
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    R3_2_BRK2_IRQHandler(&PWM_Handle_M1);
 8003a1e:	4805      	ldr	r0, [pc, #20]	; (8003a34 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003a20:	611a      	str	r2, [r3, #16]
 8003a22:	f005 f9b7 	bl	8008d94 <R3_2_BRK2_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8003a26:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 8003a2a:	f7fe b833 	b.w	8001a94 <MC_Scheduler>
 8003a2e:	bf00      	nop
 8003a30:	40012c00 	.word	0x40012c00
 8003a34:	2000033c 	.word	0x2000033c

08003a38 <TIM4_IRQHandler>:
  * @brief  This function handles TIMx global interrupt request for M1 Speed Sensor.
  * @param  None
  * @retval None
  */
void SPD_TIM_M1_IRQHandler(void)
{
 8003a38:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

  /* HALL Timer Update IT always enabled, no need to check enable UPDATE state */
  if (LL_TIM_IsActiveFlag_UPDATE(HALL_M1.TIMx) != 0)
 8003a3a:	4c0c      	ldr	r4, [pc, #48]	; (8003a6c <TIM4_IRQHandler+0x34>)
 8003a3c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003a3e:	691a      	ldr	r2, [r3, #16]
 8003a40:	07d1      	lsls	r1, r2, #31
 8003a42:	d40b      	bmi.n	8003a5c <TIM4_IRQHandler+0x24>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8003a44:	691a      	ldr	r2, [r3, #16]
 8003a46:	0792      	lsls	r2, r2, #30
 8003a48:	d507      	bpl.n	8003a5a <TIM4_IRQHandler+0x22>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8003a4a:	f06f 0202 	mvn.w	r2, #2
  /* Nothing to do */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 8003a4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HALL_TIMx_CC_IRQHandler(&HALL_M1);
 8003a52:	4806      	ldr	r0, [pc, #24]	; (8003a6c <TIM4_IRQHandler+0x34>)
 8003a54:	611a      	str	r2, [r3, #16]
 8003a56:	f003 be15 	b.w	8007684 <HALL_TIMx_CC_IRQHandler>
}
 8003a5a:	bd10      	pop	{r4, pc}
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003a5c:	f06f 0201 	mvn.w	r2, #1
 8003a60:	611a      	str	r2, [r3, #16]
    HALL_TIMx_UP_IRQHandler(&HALL_M1);
 8003a62:	4620      	mov	r0, r4
 8003a64:	f003 ffb2 	bl	80079cc <HALL_TIMx_UP_IRQHandler>
 8003a68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003a6a:	e7eb      	b.n	8003a44 <TIM4_IRQHandler+0xc>
 8003a6c:	200000dc 	.word	0x200000dc

08003a70 <DMA2_Channel2_IRQHandler>:
  WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
}

__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel )
{
  return ((READ_BIT(DMAx->ISR, (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2) )) == (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2))) ? 1UL : 0UL);
 8003a70:	4b04      	ldr	r3, [pc, #16]	; (8003a84 <DMA2_Channel2_IRQHandler+0x14>)
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	0692      	lsls	r2, r2, #26
 8003a76:	d400      	bmi.n	8003a7a <DMA2_Channel2_IRQHandler+0xa>
  }
  /* USER CODE BEGIN MCP_RX_IRQHandler_A 1 */

  /* USER CODE BEGIN MCP_RX_IRQHandler_A 1 */

}
 8003a78:	4770      	bx	lr
  WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003a7a:	2220      	movs	r2, #32
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 8003a7c:	4802      	ldr	r0, [pc, #8]	; (8003a88 <DMA2_Channel2_IRQHandler+0x18>)
 8003a7e:	605a      	str	r2, [r3, #4]
 8003a80:	f7fd b83a 	b.w	8000af8 <ASPEP_HWDataReceivedIT>
 8003a84:	40020400 	.word	0x40020400
 8003a88:	20000578 	.word	0x20000578

08003a8c <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8003a8c:	4b25      	ldr	r3, [pc, #148]	; (8003b24 <USART2_IRQHandler+0x98>)
 8003a8e:	69da      	ldr	r2, [r3, #28]
 8003a90:	0650      	lsls	r0, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USARTA_IRQHandler(void)
{
 8003a92:	b510      	push	{r4, lr}
 8003a94:	d509      	bpl.n	8003aaa <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003a96:	4924      	ldr	r1, [pc, #144]	; (8003b28 <USART2_IRQHandler+0x9c>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel( DMA_TX_A, DMACH_TX_A );
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 8003a98:	4824      	ldr	r0, [pc, #144]	; (8003b2c <USART2_IRQHandler+0xa0>)
 8003a9a:	680a      	ldr	r2, [r1, #0]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003a9c:	2440      	movs	r4, #64	; 0x40
 8003a9e:	f022 0201 	bic.w	r2, r2, #1
 8003aa2:	600a      	str	r2, [r1, #0]
 8003aa4:	621c      	str	r4, [r3, #32]
 8003aa6:	f7fc febb 	bl	8000820 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8003aaa:	4b1e      	ldr	r3, [pc, #120]	; (8003b24 <USART2_IRQHandler+0x98>)
 8003aac:	69da      	ldr	r2, [r3, #28]
 8003aae:	0711      	lsls	r1, r2, #28
 8003ab0:	d402      	bmi.n	8003ab8 <USART2_IRQHandler+0x2c>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8003ab2:	69da      	ldr	r2, [r3, #28]
 8003ab4:	0792      	lsls	r2, r2, #30
 8003ab6:	d52c      	bpl.n	8003b12 <USART2_IRQHandler+0x86>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8003ab8:	4b1a      	ldr	r3, [pc, #104]	; (8003b24 <USART2_IRQHandler+0x98>)
 8003aba:	689a      	ldr	r2, [r3, #8]
   // LL_GPIO_ResetOutputPin( GPIOC , LL_GPIO_PIN_6  );
  }
  if ( (LL_USART_IsActiveFlag_ORE (USARTA) || LL_USART_IsActiveFlag_FE (USARTA) || LL_USART_IsActiveFlag_NE (USARTA))
        && LL_USART_IsEnabledIT_ERROR (USARTA) )
 8003abc:	07d0      	lsls	r0, r2, #31
 8003abe:	d41d      	bmi.n	8003afc <USART2_IRQHandler+0x70>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8003ac0:	4b18      	ldr	r3, [pc, #96]	; (8003b24 <USART2_IRQHandler+0x98>)
 8003ac2:	69da      	ldr	r2, [r3, #28]
 8003ac4:	06d1      	lsls	r1, r2, #27
 8003ac6:	d518      	bpl.n	8003afa <USART2_IRQHandler+0x6e>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	06d2      	lsls	r2, r2, #27
 8003acc:	d515      	bpl.n	8003afa <USART2_IRQHandler+0x6e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003ace:	681a      	ldr	r2, [r3, #0]
    /* To be sure we fetch the potential pendig data*/
    /* We disable the DMA request, Read the dummy data, endable back the DMA request */
    LL_USART_DisableDMAReq_RX (USARTA);
    LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX (USARTA);
    ASPEP_HWDMAReset (&aspepOverUartA);
 8003ad0:	4816      	ldr	r0, [pc, #88]	; (8003b2c <USART2_IRQHandler+0xa0>)
 8003ad2:	f022 0210 	bic.w	r2, r2, #16
 8003ad6:	601a      	str	r2, [r3, #0]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003ad8:	689a      	ldr	r2, [r3, #8]
 8003ada:	f042 0201 	orr.w	r2, r2, #1
 8003ade:	609a      	str	r2, [r3, #8]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003ae0:	689a      	ldr	r2, [r3, #8]
 8003ae2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ae6:	609a      	str	r2, [r3, #8]
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8003ae8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003aea:	689a      	ldr	r2, [r3, #8]
 8003aec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  }

  /* USER CODE BEGIN USARTA_IRQn 1 */

  /* USER CODE END USARTA_IRQn 1 */
}
 8003af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003af4:	609a      	str	r2, [r3, #8]
    ASPEP_HWDMAReset (&aspepOverUartA);
 8003af6:	f7fd b84f 	b.w	8000b98 <ASPEP_HWDMAReset>
}
 8003afa:	bd10      	pop	{r4, pc}
    WRITE_REG(USARTA->ICR, USART_ICR_FECF|USART_ICR_ORECF|USART_ICR_NECF);
 8003afc:	220e      	movs	r2, #14
 8003afe:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8003b00:	689a      	ldr	r2, [r3, #8]
 8003b02:	f022 0201 	bic.w	r2, r2, #1
 8003b06:	609a      	str	r2, [r3, #8]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	f042 0210 	orr.w	r2, r2, #16
 8003b0e:	601a      	str	r2, [r3, #0]
}
 8003b10:	e7d6      	b.n	8003ac0 <USART2_IRQHandler+0x34>
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8003b12:	69db      	ldr	r3, [r3, #28]
 8003b14:	075c      	lsls	r4, r3, #29
 8003b16:	d5d3      	bpl.n	8003ac0 <USART2_IRQHandler+0x34>
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8003b18:	4b02      	ldr	r3, [pc, #8]	; (8003b24 <USART2_IRQHandler+0x98>)
 8003b1a:	689a      	ldr	r2, [r3, #8]
        && LL_USART_IsEnabledIT_ERROR (USARTA) )
 8003b1c:	07d0      	lsls	r0, r2, #31
 8003b1e:	d5cf      	bpl.n	8003ac0 <USART2_IRQHandler+0x34>
 8003b20:	e7ec      	b.n	8003afc <USART2_IRQHandler+0x70>
 8003b22:	bf00      	nop
 8003b24:	40004400 	.word	0x40004400
 8003b28:	40020430 	.word	0x40020430
 8003b2c:	20000578 	.word	0x20000578

08003b30 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003b30:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8003b32:	f7fe f8e5 	bl	8001d00 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003b36:	e7fe      	b.n	8003b36 <HardFault_Handler+0x6>

08003b38 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8003b38:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8003b3a:	4c0a      	ldr	r4, [pc, #40]	; (8003b64 <SysTick_Handler+0x2c>)
 8003b3c:	7823      	ldrb	r3, [r4, #0]
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d006      	beq.n	8003b50 <SysTick_Handler+0x18>
 8003b42:	3301      	adds	r3, #1
 8003b44:	b2db      	uxtb	r3, r3
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 8003b46:	7023      	strb	r3, [r4, #0]
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8003b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003b4c:	f7fe b8cc 	b.w	8001ce8 <MC_RunMotorControlTasks>
    HAL_IncTick();
 8003b50:	f000 f8c0 	bl	8003cd4 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8003b54:	f001 f8f0 	bl	8004d38 <HAL_SYSTICK_IRQHandler>
 8003b58:	2301      	movs	r3, #1
  SystickDividerCounter ++;
 8003b5a:	7023      	strb	r3, [r4, #0]
}
 8003b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8003b60:	f7fe b8c2 	b.w	8001ce8 <MC_RunMotorControlTasks>
 8003b64:	200005f0 	.word	0x200005f0

08003b68 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8003b68:	4b04      	ldr	r3, [pc, #16]	; (8003b7c <EXTI15_10_IRQHandler+0x14>)
 8003b6a:	695a      	ldr	r2, [r3, #20]
  * @brief  This function handles Button IRQ on PIN PC10.
  */
void EXTI15_10_IRQHandler (void)
{
	/* USER CODE BEGIN START_STOP_BTN */
  if ( LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_10) )
 8003b6c:	0552      	lsls	r2, r2, #21
 8003b6e:	d400      	bmi.n	8003b72 <EXTI15_10_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_10);
    UI_HandleStartStopButton_cb ();
  }

}
 8003b70:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003b72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b76:	615a      	str	r2, [r3, #20]
    UI_HandleStartStopButton_cb ();
 8003b78:	f7fe b8d2 	b.w	8001d20 <UI_HandleStartStopButton_cb>
 8003b7c:	40010400 	.word	0x40010400

08003b80 <UASPEP_INIT>:
}

void UASPEP_DAMCONFIG_TX (UASPEP_Handle_t *pHandle)
{
/* Enable DMA UART */
 LL_USART_ClearFlag_TC (pHandle->USARTx);
 8003b80:	6803      	ldr	r3, [r0, #0]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8003b82:	f8d0 c00c 	ldr.w	ip, [r0, #12]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003b86:	2140      	movs	r1, #64	; 0x40
{
 8003b88:	b4f0      	push	{r4, r5, r6, r7}
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8003b8a:	6906      	ldr	r6, [r0, #16]
 8003b8c:	6219      	str	r1, [r3, #32]
  SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	4c11      	ldr	r4, [pc, #68]	; (8003bd8 <UASPEP_INIT+0x58>)
 8003b92:	6885      	ldr	r5, [r0, #8]
 8003b94:	5da7      	ldrb	r7, [r4, r6]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8003b96:	f814 400c 	ldrb.w	r4, [r4, ip]
 8003b9a:	430a      	orrs	r2, r1
 8003b9c:	601a      	str	r2, [r3, #0]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8003b9e:	689e      	ldr	r6, [r3, #8]
 8003ba0:	6842      	ldr	r2, [r0, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8003ba2:	19e8      	adds	r0, r5, r7
 8003ba4:	f046 0580 	orr.w	r5, r6, #128	; 0x80
/* Enable DMA UART to start the TX request */
 LL_USART_EnableDMAReq_TX (pHandle->USARTx);

/* Write the USART_TDR register address in the DMA control register to configure it as
the destination of the transfer. */
  LL_DMA_SetPeriphAddress ( pHandle->txDMA, pHandle->txChannel , ( uint32_t ) &pHandle->USARTx->TDR );
 8003ba8:	f103 0628 	add.w	r6, r3, #40	; 0x28
 8003bac:	609d      	str	r5, [r3, #8]
 8003bae:	6086      	str	r6, [r0, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003bb0:	6219      	str	r1, [r3, #32]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8003bb2:	5910      	ldr	r0, [r2, r4]
 8003bb4:	f040 0002 	orr.w	r0, r0, #2
 8003bb8:	5110      	str	r0, [r2, r4]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003bba:	6898      	ldr	r0, [r3, #8]
 8003bbc:	4422      	add	r2, r4
 8003bbe:	f040 0001 	orr.w	r0, r0, #1
  /* Enable Error interrupt (EIE) to unmask Overrun interrupt */
 LL_USART_EnableIT_ERROR (pHandle->USARTx);

/* Write the USART_RDR register address in the DMA control register to configure it as
the source of the transfer. */
 LL_DMA_SetPeriphAddress ( pHandle->rxDMA, pHandle->rxChannel , ( uint32_t ) &pHandle->USARTx->RDR );
 8003bc2:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8003bc6:	6098      	str	r0, [r3, #8]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8003bc8:	6094      	str	r4, [r2, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003bca:	6219      	str	r1, [r3, #32]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003bcc:	689a      	ldr	r2, [r3, #8]
 8003bce:	430a      	orrs	r2, r1
}
 8003bd0:	bcf0      	pop	{r4, r5, r6, r7}
 8003bd2:	609a      	str	r2, [r3, #8]
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	080097ac 	.word	0x080097ac

08003bdc <UASPEP_SEND_PACKET>:

 LL_USART_EnableDMAReq_RX (pHandle->USARTx);
}

bool UASPEP_SEND_PACKET (void *pHWHandle, void *data, uint16_t length)
{
 8003bdc:	b430      	push	{r4, r5}
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003bde:	6903      	ldr	r3, [r0, #16]
 8003be0:	4c0b      	ldr	r4, [pc, #44]	; (8003c10 <UASPEP_SEND_PACKET+0x34>)
 8003be2:	6880      	ldr	r0, [r0, #8]
 8003be4:	5ce3      	ldrb	r3, [r4, r3]
 8003be6:	58c4      	ldr	r4, [r0, r3]
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *) pHWHandle;
  bool result;
  if ( LL_DMA_IsEnabledChannel (pHandle->txDMA, pHandle->txChannel) )
 8003be8:	07e4      	lsls	r4, r4, #31
 8003bea:	eb00 0503 	add.w	r5, r0, r3
 8003bee:	d40c      	bmi.n	8003c0a <UASPEP_SEND_PACKET+0x2e>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8003bf0:	60e9      	str	r1, [r5, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8003bf2:	6869      	ldr	r1, [r5, #4]
 8003bf4:	0c09      	lsrs	r1, r1, #16
 8003bf6:	0409      	lsls	r1, r1, #16
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	606a      	str	r2, [r5, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003bfc:	58c2      	ldr	r2, [r0, r3]
 8003bfe:	f042 0201 	orr.w	r2, r2, #1
 8003c02:	50c2      	str	r2, [r0, r3]
    LL_DMA_SetDataLength( pHandle->txDMA, pHandle->txChannel, length );
    LL_DMA_EnableChannel( pHandle->txDMA, pHandle->txChannel );
   result = true;
  }
  return result;
}
 8003c04:	bc30      	pop	{r4, r5}
   result = true;
 8003c06:	2001      	movs	r0, #1
}
 8003c08:	4770      	bx	lr
    result = false;
 8003c0a:	2000      	movs	r0, #0
}
 8003c0c:	bc30      	pop	{r4, r5}
 8003c0e:	4770      	bx	lr
 8003c10:	080097ac 	.word	0x080097ac

08003c14 <UASPEP_RECEIVE_BUFFER>:

void UASPEP_RECEIVE_BUFFER (void *pHWHandle, void* buffer, uint16_t length)
{
 8003c14:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003c16:	68c3      	ldr	r3, [r0, #12]
 8003c18:	4d09      	ldr	r5, [pc, #36]	; (8003c40 <UASPEP_RECEIVE_BUFFER+0x2c>)
 8003c1a:	6844      	ldr	r4, [r0, #4]
 8003c1c:	5ce8      	ldrb	r0, [r5, r3]
 8003c1e:	5823      	ldr	r3, [r4, r0]
 8003c20:	1825      	adds	r5, r4, r0
 8003c22:	f023 0301 	bic.w	r3, r3, #1
 8003c26:	5023      	str	r3, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8003c28:	60e9      	str	r1, [r5, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8003c2a:	686b      	ldr	r3, [r5, #4]
 8003c2c:	0c1b      	lsrs	r3, r3, #16
 8003c2e:	041b      	lsls	r3, r3, #16
 8003c30:	431a      	orrs	r2, r3
 8003c32:	606a      	str	r2, [r5, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003c34:	5823      	ldr	r3, [r4, r0]
 8003c36:	f043 0301 	orr.w	r3, r3, #1
 8003c3a:	5023      	str	r3, [r4, r0]
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *) pHWHandle;
  LL_DMA_DisableChannel( pHandle->rxDMA, pHandle->rxChannel );
  LL_DMA_SetMemoryAddress( pHandle->rxDMA, pHandle->rxChannel, (uint32_t) buffer );
  LL_DMA_SetDataLength(  pHandle->rxDMA, pHandle->rxChannel, length );
  LL_DMA_EnableChannel(  pHandle->rxDMA, pHandle->rxChannel );
}
 8003c3c:	bc30      	pop	{r4, r5}
 8003c3e:	4770      	bx	lr
 8003c40:	080097ac 	.word	0x080097ac

08003c44 <UASPEP_IDLE_ENABLE>:

void UASPEP_IDLE_ENABLE (void *pHWHandle)
{
   UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *) pHWHandle;
   LL_USART_ClearFlag_IDLE (pHandle->USARTx);
 8003c44:	6803      	ldr	r3, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8003c46:	2210      	movs	r2, #16
 8003c48:	621a      	str	r2, [r3, #32]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	f042 0210 	orr.w	r2, r2, #16
 8003c50:	601a      	str	r2, [r3, #0]
   LL_USART_EnableIT_IDLE (pHandle->USARTx);
}
 8003c52:	4770      	bx	lr

08003c54 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003c54:	4a03      	ldr	r2, [pc, #12]	; (8003c64 <SystemInit+0x10>)
 8003c56:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003c5a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c5e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c62:	4770      	bx	lr
 8003c64:	e000ed00 	.word	0xe000ed00

08003c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c68:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8003c6a:	4b0f      	ldr	r3, [pc, #60]	; (8003ca8 <HAL_InitTick+0x40>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	b90b      	cbnz	r3, 8003c74 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8003c70:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8003c72:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003c74:	490d      	ldr	r1, [pc, #52]	; (8003cac <HAL_InitTick+0x44>)
 8003c76:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c7a:	4605      	mov	r5, r0
 8003c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c80:	6808      	ldr	r0, [r1, #0]
 8003c82:	fbb0 f0f3 	udiv	r0, r0, r3
 8003c86:	f001 f83b 	bl	8004d00 <HAL_SYSTICK_Config>
 8003c8a:	4604      	mov	r4, r0
 8003c8c:	2800      	cmp	r0, #0
 8003c8e:	d1ef      	bne.n	8003c70 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c90:	2d0f      	cmp	r5, #15
 8003c92:	d8ed      	bhi.n	8003c70 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c94:	4602      	mov	r2, r0
 8003c96:	4629      	mov	r1, r5
 8003c98:	f04f 30ff 	mov.w	r0, #4294967295
 8003c9c:	f000 ffea 	bl	8004c74 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003ca0:	4b03      	ldr	r3, [pc, #12]	; (8003cb0 <HAL_InitTick+0x48>)
 8003ca2:	4620      	mov	r0, r4
 8003ca4:	601d      	str	r5, [r3, #0]
}
 8003ca6:	bd38      	pop	{r3, r4, r5, pc}
 8003ca8:	200005f8 	.word	0x200005f8
 8003cac:	200005f4 	.word	0x200005f4
 8003cb0:	200005fc 	.word	0x200005fc

08003cb4 <HAL_Init>:
{
 8003cb4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003cb6:	2003      	movs	r0, #3
 8003cb8:	f000 ffc8 	bl	8004c4c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003cbc:	2004      	movs	r0, #4
 8003cbe:	f7ff ffd3 	bl	8003c68 <HAL_InitTick>
 8003cc2:	b110      	cbz	r0, 8003cca <HAL_Init+0x16>
    status = HAL_ERROR;
 8003cc4:	2401      	movs	r4, #1
}
 8003cc6:	4620      	mov	r0, r4
 8003cc8:	bd10      	pop	{r4, pc}
 8003cca:	4604      	mov	r4, r0
    HAL_MspInit();
 8003ccc:	f7ff fbb6 	bl	800343c <HAL_MspInit>
}
 8003cd0:	4620      	mov	r0, r4
 8003cd2:	bd10      	pop	{r4, pc}

08003cd4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003cd4:	4a03      	ldr	r2, [pc, #12]	; (8003ce4 <HAL_IncTick+0x10>)
 8003cd6:	4904      	ldr	r1, [pc, #16]	; (8003ce8 <HAL_IncTick+0x14>)
 8003cd8:	6813      	ldr	r3, [r2, #0]
 8003cda:	6809      	ldr	r1, [r1, #0]
 8003cdc:	440b      	add	r3, r1
 8003cde:	6013      	str	r3, [r2, #0]
}
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	20001dbc 	.word	0x20001dbc
 8003ce8:	200005f8 	.word	0x200005f8

08003cec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003cec:	4b01      	ldr	r3, [pc, #4]	; (8003cf4 <HAL_GetTick+0x8>)
 8003cee:	6818      	ldr	r0, [r3, #0]
}
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	20001dbc 	.word	0x20001dbc

08003cf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cf8:	b538      	push	{r3, r4, r5, lr}
 8003cfa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003cfc:	f7ff fff6 	bl	8003cec <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d00:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8003d02:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8003d04:	d002      	beq.n	8003d0c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d06:	4b04      	ldr	r3, [pc, #16]	; (8003d18 <HAL_Delay+0x20>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d0c:	f7ff ffee 	bl	8003cec <HAL_GetTick>
 8003d10:	1b43      	subs	r3, r0, r5
 8003d12:	42a3      	cmp	r3, r4
 8003d14:	d3fa      	bcc.n	8003d0c <HAL_Delay+0x14>
  {
  }
}
 8003d16:	bd38      	pop	{r3, r4, r5, pc}
 8003d18:	200005f8 	.word	0x200005f8

08003d1c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003d1c:	b570      	push	{r4, r5, r6, lr}
 8003d1e:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003d20:	2300      	movs	r3, #0
 8003d22:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003d24:	2800      	cmp	r0, #0
 8003d26:	f000 80cb 	beq.w	8003ec0 <HAL_ADC_Init+0x1a4>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003d2a:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8003d2c:	4604      	mov	r4, r0
 8003d2e:	2d00      	cmp	r5, #0
 8003d30:	f000 8094 	beq.w	8003e5c <HAL_ADC_Init+0x140>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003d34:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003d36:	6893      	ldr	r3, [r2, #8]
 8003d38:	009d      	lsls	r5, r3, #2
 8003d3a:	d505      	bpl.n	8003d48 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003d3c:	6893      	ldr	r3, [r2, #8]
 8003d3e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003d42:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003d46:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d48:	6893      	ldr	r3, [r2, #8]
 8003d4a:	00d8      	lsls	r0, r3, #3
 8003d4c:	d419      	bmi.n	8003d82 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d4e:	4b71      	ldr	r3, [pc, #452]	; (8003f14 <HAL_ADC_Init+0x1f8>)
 8003d50:	4871      	ldr	r0, [pc, #452]	; (8003f18 <HAL_ADC_Init+0x1fc>)
 8003d52:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003d54:	6891      	ldr	r1, [r2, #8]
 8003d56:	099b      	lsrs	r3, r3, #6
 8003d58:	fba0 0303 	umull	r0, r3, r0, r3
 8003d5c:	099b      	lsrs	r3, r3, #6
 8003d5e:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8003d62:	3301      	adds	r3, #1
 8003d64:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003d68:	005b      	lsls	r3, r3, #1
 8003d6a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003d6e:	6091      	str	r1, [r2, #8]
 8003d70:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003d72:	9b01      	ldr	r3, [sp, #4]
 8003d74:	b12b      	cbz	r3, 8003d82 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8003d76:	9b01      	ldr	r3, [sp, #4]
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003d7c:	9b01      	ldr	r3, [sp, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1f9      	bne.n	8003d76 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d82:	6893      	ldr	r3, [r2, #8]
 8003d84:	00d9      	lsls	r1, r3, #3
 8003d86:	d45b      	bmi.n	8003e40 <HAL_ADC_Init+0x124>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d88:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003d8a:	f043 0310 	orr.w	r3, r3, #16
 8003d8e:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d90:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003d92:	f043 0301 	orr.w	r3, r3, #1
 8003d96:	6623      	str	r3, [r4, #96]	; 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d98:	6893      	ldr	r3, [r2, #8]
 8003d9a:	f013 0f04 	tst.w	r3, #4

    tmp_hal_status = HAL_ERROR;
 8003d9e:	f04f 0001 	mov.w	r0, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003da2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003da4:	d153      	bne.n	8003e4e <HAL_ADC_Init+0x132>
 8003da6:	06db      	lsls	r3, r3, #27
 8003da8:	d451      	bmi.n	8003e4e <HAL_ADC_Init+0x132>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003daa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003dac:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003db0:	f043 0302 	orr.w	r3, r3, #2
 8003db4:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003db6:	6893      	ldr	r3, [r2, #8]
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003db8:	07de      	lsls	r6, r3, #31
 8003dba:	d40e      	bmi.n	8003dda <HAL_ADC_Init+0xbe>
 8003dbc:	4b57      	ldr	r3, [pc, #348]	; (8003f1c <HAL_ADC_Init+0x200>)
 8003dbe:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8003dc2:	6889      	ldr	r1, [r1, #8]
 8003dc4:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003dc6:	430b      	orrs	r3, r1
 8003dc8:	07dd      	lsls	r5, r3, #31
 8003dca:	d406      	bmi.n	8003dda <HAL_ADC_Init+0xbe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003dcc:	4954      	ldr	r1, [pc, #336]	; (8003f20 <HAL_ADC_Init+0x204>)
 8003dce:	6865      	ldr	r5, [r4, #4]
 8003dd0:	688b      	ldr	r3, [r1, #8]
 8003dd2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8003dd6:	432b      	orrs	r3, r5
 8003dd8:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8003dda:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
 8003dde:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003de0:	432b      	orrs	r3, r5
 8003de2:	430b      	orrs	r3, r1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003de4:	7f65      	ldrb	r5, [r4, #29]
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003de6:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8003dea:	ea43 3345 	orr.w	r3, r3, r5, lsl #13

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003dee:	2901      	cmp	r1, #1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003df4:	d05f      	beq.n	8003eb6 <HAL_ADC_Init+0x19a>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003df6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003df8:	b121      	cbz	r1, 8003e04 <HAL_ADC_Init+0xe8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8003dfa:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003dfc:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003e00:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e02:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003e04:	68d6      	ldr	r6, [r2, #12]
 8003e06:	4947      	ldr	r1, [pc, #284]	; (8003f24 <HAL_ADC_Init+0x208>)

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003e08:	6b65      	ldr	r5, [r4, #52]	; 0x34
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003e0a:	4031      	ands	r1, r6
 8003e0c:	430b      	orrs	r3, r1
 8003e0e:	60d3      	str	r3, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003e10:	6913      	ldr	r3, [r2, #16]
 8003e12:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003e16:	432b      	orrs	r3, r5
 8003e18:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e1a:	6893      	ldr	r3, [r2, #8]
 8003e1c:	0759      	lsls	r1, r3, #29
 8003e1e:	d523      	bpl.n	8003e68 <HAL_ADC_Init+0x14c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e20:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003e22:	6963      	ldr	r3, [r4, #20]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d04e      	beq.n	8003ec6 <HAL_ADC_Init+0x1aa>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003e28:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003e2a:	f023 030f 	bic.w	r3, r3, #15
 8003e2e:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003e30:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003e32:	f023 0303 	bic.w	r3, r3, #3
 8003e36:	f043 0301 	orr.w	r3, r3, #1
 8003e3a:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8003e3c:	b002      	add	sp, #8
 8003e3e:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e40:	6893      	ldr	r3, [r2, #8]
 8003e42:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e46:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e4a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003e4c:	d0ab      	beq.n	8003da6 <HAL_ADC_Init+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e4e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8003e50:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e52:	f043 0310 	orr.w	r3, r3, #16
 8003e56:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8003e58:	b002      	add	sp, #8
 8003e5a:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8003e5c:	f7ff fb0e 	bl	800347c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003e60:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8003e62:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8003e66:	e765      	b.n	8003d34 <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e68:	6893      	ldr	r3, [r2, #8]
 8003e6a:	071b      	lsls	r3, r3, #28
 8003e6c:	d4d9      	bmi.n	8003e22 <HAL_ADC_Init+0x106>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003e6e:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003e70:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e74:	7f26      	ldrb	r6, [r4, #28]
      if (hadc->Init.GainCompensation != 0UL)
 8003e76:	6925      	ldr	r5, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003e78:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003e7c:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003e7e:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e82:	ea43 3386 	orr.w	r3, r3, r6, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003e86:	430b      	orrs	r3, r1
 8003e88:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003e8a:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8003e8c:	bb1d      	cbnz	r5, 8003ed6 <HAL_ADC_Init+0x1ba>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003e8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e92:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003e94:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8003e98:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003e9c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003ea0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8003ea4:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d021      	beq.n	8003ef0 <HAL_ADC_Init+0x1d4>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003eac:	6913      	ldr	r3, [r2, #16]
 8003eae:	f023 0301 	bic.w	r3, r3, #1
 8003eb2:	6113      	str	r3, [r2, #16]
 8003eb4:	e7b5      	b.n	8003e22 <HAL_ADC_Init+0x106>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003eb6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003eb8:	3901      	subs	r1, #1
 8003eba:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8003ebe:	e79a      	b.n	8003df6 <HAL_ADC_Init+0xda>
    return HAL_ERROR;
 8003ec0:	2001      	movs	r0, #1
}
 8003ec2:	b002      	add	sp, #8
 8003ec4:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003ec6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003ec8:	6a23      	ldr	r3, [r4, #32]
 8003eca:	f021 010f 	bic.w	r1, r1, #15
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	430b      	orrs	r3, r1
 8003ed2:	6313      	str	r3, [r2, #48]	; 0x30
 8003ed4:	e7ac      	b.n	8003e30 <HAL_ADC_Init+0x114>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003ed6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003eda:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003edc:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8003ee0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003ee4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003ee8:	432b      	orrs	r3, r5
 8003eea:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003eee:	e7d9      	b.n	8003ea4 <HAL_ADC_Init+0x188>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003ef0:	e9d4 3611 	ldrd	r3, r6, [r4, #68]	; 0x44
 8003ef4:	6911      	ldr	r1, [r2, #16]
 8003ef6:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8003ef8:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 8003efc:	f021 0104 	bic.w	r1, r1, #4
 8003f00:	4333      	orrs	r3, r6
 8003f02:	430b      	orrs	r3, r1
 8003f04:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003f06:	432b      	orrs	r3, r5
 8003f08:	430b      	orrs	r3, r1
 8003f0a:	f043 0301 	orr.w	r3, r3, #1
 8003f0e:	6113      	str	r3, [r2, #16]
 8003f10:	e787      	b.n	8003e22 <HAL_ADC_Init+0x106>
 8003f12:	bf00      	nop
 8003f14:	200005f4 	.word	0x200005f4
 8003f18:	053e2d63 	.word	0x053e2d63
 8003f1c:	50000100 	.word	0x50000100
 8003f20:	50000300 	.word	0x50000300
 8003f24:	fff04007 	.word	0xfff04007

08003f28 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003f28:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f2a:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 8003f2e:	b083      	sub	sp, #12
 8003f30:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8003f32:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8003f34:	f04f 0000 	mov.w	r0, #0
 8003f38:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003f3a:	f000 8143 	beq.w	80041c4 <HAL_ADC_ConfigChannel+0x29c>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f3e:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8003f40:	2001      	movs	r0, #1
 8003f42:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f46:	6894      	ldr	r4, [r2, #8]
 8003f48:	0766      	lsls	r6, r4, #29
 8003f4a:	d43d      	bmi.n	8003fc8 <HAL_ADC_ConfigChannel+0xa0>
  MODIFY_REG(*preg,
 8003f4c:	e9d1 0400 	ldrd	r0, r4, [r1]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003f50:	09a6      	lsrs	r6, r4, #6
 8003f52:	f102 0530 	add.w	r5, r2, #48	; 0x30
 8003f56:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 8003f5a:	f004 041f 	and.w	r4, r4, #31
 8003f5e:	5977      	ldr	r7, [r6, r5]
 8003f60:	f04f 0c1f 	mov.w	ip, #31
 8003f64:	fa0c fc04 	lsl.w	ip, ip, r4
 8003f68:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8003f6c:	ea27 070c 	bic.w	r7, r7, ip
 8003f70:	40a0      	lsls	r0, r4
 8003f72:	4338      	orrs	r0, r7
 8003f74:	5170      	str	r0, [r6, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f76:	6890      	ldr	r0, [r2, #8]
 8003f78:	0745      	lsls	r5, r0, #29
 8003f7a:	f140 809a 	bpl.w	80040b2 <HAL_ADC_ConfigChannel+0x18a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f7e:	6890      	ldr	r0, [r2, #8]
 8003f80:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f82:	6894      	ldr	r4, [r2, #8]
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f84:	07e4      	lsls	r4, r4, #31
 8003f86:	d530      	bpl.n	8003fea <HAL_ADC_ConfigChannel+0xc2>
 8003f88:	4604      	mov	r4, r0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003f8a:	49c2      	ldr	r1, [pc, #776]	; (8004294 <HAL_ADC_ConfigChannel+0x36c>)
 8003f8c:	420c      	tst	r4, r1
 8003f8e:	d02a      	beq.n	8003fe6 <HAL_ADC_ConfigChannel+0xbe>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003f90:	49c1      	ldr	r1, [pc, #772]	; (8004298 <HAL_ADC_ConfigChannel+0x370>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003f92:	4dc2      	ldr	r5, [pc, #776]	; (800429c <HAL_ADC_ConfigChannel+0x374>)
 8003f94:	6888      	ldr	r0, [r1, #8]
 8003f96:	42ac      	cmp	r4, r5
 8003f98:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8003f9c:	d01d      	beq.n	8003fda <HAL_ADC_ConfigChannel+0xb2>
 8003f9e:	4dc0      	ldr	r5, [pc, #768]	; (80042a0 <HAL_ADC_ConfigChannel+0x378>)
 8003fa0:	42ac      	cmp	r4, r5
 8003fa2:	d01a      	beq.n	8003fda <HAL_ADC_ConfigChannel+0xb2>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003fa4:	4dbf      	ldr	r5, [pc, #764]	; (80042a4 <HAL_ADC_ConfigChannel+0x37c>)
 8003fa6:	42ac      	cmp	r4, r5
 8003fa8:	f040 813e 	bne.w	8004228 <HAL_ADC_ConfigChannel+0x300>
 8003fac:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8003fb0:	d119      	bne.n	8003fe6 <HAL_ADC_ConfigChannel+0xbe>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003fb2:	4cbd      	ldr	r4, [pc, #756]	; (80042a8 <HAL_ADC_ConfigChannel+0x380>)
 8003fb4:	42a2      	cmp	r2, r4
 8003fb6:	d016      	beq.n	8003fe6 <HAL_ADC_ConfigChannel+0xbe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003fb8:	688a      	ldr	r2, [r1, #8]
 8003fba:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003fbe:	4316      	orrs	r6, r2
 8003fc0:	f046 7680 	orr.w	r6, r6, #16777216	; 0x1000000
 8003fc4:	608e      	str	r6, [r1, #8]
}
 8003fc6:	e003      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0xa8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fc8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003fca:	f042 0220 	orr.w	r2, r2, #32
 8003fce:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8003fd6:	b003      	add	sp, #12
 8003fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003fda:	0201      	lsls	r1, r0, #8
 8003fdc:	d403      	bmi.n	8003fe6 <HAL_ADC_ConfigChannel+0xbe>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003fde:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8003fe2:	f000 8102 	beq.w	80041ea <HAL_ADC_ConfigChannel+0x2c2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fe6:	2000      	movs	r0, #0
 8003fe8:	e7f2      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0xa8>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003fea:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8003fec:	4caf      	ldr	r4, [pc, #700]	; (80042ac <HAL_ADC_ConfigChannel+0x384>)
 8003fee:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003ff2:	f8df c2c8 	ldr.w	ip, [pc, #712]	; 80042bc <HAL_ADC_ConfigChannel+0x394>
 8003ff6:	f006 0718 	and.w	r7, r6, #24
 8003ffa:	40fc      	lsrs	r4, r7
 8003ffc:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8004000:	4004      	ands	r4, r0
 8004002:	ea25 0507 	bic.w	r5, r5, r7
 8004006:	432c      	orrs	r4, r5
 8004008:	4566      	cmp	r6, ip
 800400a:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800400e:	4604      	mov	r4, r0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004010:	d1bb      	bne.n	8003f8a <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004012:	2f00      	cmp	r7, #0
 8004014:	f000 80d9 	beq.w	80041ca <HAL_ADC_ConfigChannel+0x2a2>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004018:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800401c:	2c00      	cmp	r4, #0
 800401e:	f000 8181 	beq.w	8004324 <HAL_ADC_ConfigChannel+0x3fc>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8004022:	fab4 f484 	clz	r4, r4
 8004026:	3401      	adds	r4, #1
 8004028:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800402c:	2c09      	cmp	r4, #9
 800402e:	f240 8179 	bls.w	8004324 <HAL_ADC_ConfigChannel+0x3fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004032:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004036:	2d00      	cmp	r5, #0
 8004038:	f000 81d7 	beq.w	80043ea <HAL_ADC_ConfigChannel+0x4c2>
  return __builtin_clz(value);
 800403c:	fab5 f585 	clz	r5, r5
 8004040:	3501      	adds	r5, #1
 8004042:	06ad      	lsls	r5, r5, #26
 8004044:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004048:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800404c:	2c00      	cmp	r4, #0
 800404e:	f000 81d1 	beq.w	80043f4 <HAL_ADC_ConfigChannel+0x4cc>
  return __builtin_clz(value);
 8004052:	fab4 f484 	clz	r4, r4
 8004056:	3401      	adds	r4, #1
 8004058:	f004 041f 	and.w	r4, r4, #31
 800405c:	2601      	movs	r6, #1
 800405e:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004062:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004064:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004068:	2800      	cmp	r0, #0
 800406a:	f000 81c1 	beq.w	80043f0 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 800406e:	fab0 f480 	clz	r4, r0
 8004072:	3401      	adds	r4, #1
 8004074:	f004 041f 	and.w	r4, r4, #31
 8004078:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800407c:	f1a4 001e 	sub.w	r0, r4, #30
 8004080:	0500      	lsls	r0, r0, #20
 8004082:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004086:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004088:	0dc7      	lsrs	r7, r0, #23
 800408a:	f007 0704 	and.w	r7, r7, #4
 800408e:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 8004092:	688e      	ldr	r6, [r1, #8]
 8004094:	597c      	ldr	r4, [r7, r5]
 8004096:	f3c0 5004 	ubfx	r0, r0, #20, #5
 800409a:	f04f 0c07 	mov.w	ip, #7
 800409e:	fa0c fc00 	lsl.w	ip, ip, r0
 80040a2:	ea24 040c 	bic.w	r4, r4, ip
 80040a6:	fa06 f000 	lsl.w	r0, r6, r0
 80040aa:	4320      	orrs	r0, r4
 80040ac:	5178      	str	r0, [r7, r5]
 80040ae:	680c      	ldr	r4, [r1, #0]
}
 80040b0:	e76b      	b.n	8003f8a <HAL_ADC_ConfigChannel+0x62>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80040b2:	6890      	ldr	r0, [r2, #8]
 80040b4:	f010 0008 	ands.w	r0, r0, #8
 80040b8:	f040 8082 	bne.w	80041c0 <HAL_ADC_ConfigChannel+0x298>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80040bc:	688c      	ldr	r4, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80040be:	680e      	ldr	r6, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80040c0:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 80040c4:	f000 80c4 	beq.w	8004250 <HAL_ADC_ConfigChannel+0x328>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80040c8:	ea4f 5cd6 	mov.w	ip, r6, lsr #23
 80040cc:	f00c 0c04 	and.w	ip, ip, #4
 80040d0:	f102 0714 	add.w	r7, r2, #20
  MODIFY_REG(*preg,
 80040d4:	f3c6 5604 	ubfx	r6, r6, #20, #5
 80040d8:	f85c 5007 	ldr.w	r5, [ip, r7]
 80040dc:	f04f 0e07 	mov.w	lr, #7
 80040e0:	fa0e fe06 	lsl.w	lr, lr, r6
 80040e4:	40b4      	lsls	r4, r6
 80040e6:	ea25 050e 	bic.w	r5, r5, lr
 80040ea:	432c      	orrs	r4, r5
 80040ec:	f84c 4007 	str.w	r4, [ip, r7]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80040f0:	6954      	ldr	r4, [r2, #20]
 80040f2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80040f6:	6154      	str	r4, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80040f8:	f8d1 c010 	ldr.w	ip, [r1, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80040fc:	68d6      	ldr	r6, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80040fe:	f1bc 0f04 	cmp.w	ip, #4
 8004102:	d02e      	beq.n	8004162 <HAL_ADC_ConfigChannel+0x23a>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004104:	f102 0460 	add.w	r4, r2, #96	; 0x60
  MODIFY_REG(*preg,
 8004108:	f8df e1b4 	ldr.w	lr, [pc, #436]	; 80042c0 <HAL_ADC_ConfigChannel+0x398>
 800410c:	f854 502c 	ldr.w	r5, [r4, ip, lsl #2]
 8004110:	680f      	ldr	r7, [r1, #0]
 8004112:	ea05 0e0e 	and.w	lr, r5, lr
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004116:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 800411a:	694d      	ldr	r5, [r1, #20]
 800411c:	0076      	lsls	r6, r6, #1
 800411e:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 8004122:	40b5      	lsls	r5, r6
 8004124:	ea47 070e 	orr.w	r7, r7, lr
 8004128:	433d      	orrs	r5, r7
 800412a:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 800412e:	f844 502c 	str.w	r5, [r4, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004132:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 8004134:	698e      	ldr	r6, [r1, #24]
 8004136:	f854 5027 	ldr.w	r5, [r4, r7, lsl #2]
 800413a:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 800413e:	4335      	orrs	r5, r6
 8004140:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004144:	690e      	ldr	r6, [r1, #16]
 8004146:	7f0f      	ldrb	r7, [r1, #28]
  MODIFY_REG(*preg,
 8004148:	f854 5026 	ldr.w	r5, [r4, r6, lsl #2]
 800414c:	2f01      	cmp	r7, #1
 800414e:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 8004152:	bf08      	it	eq
 8004154:	f04f 7000 	moveq.w	r0, #33554432	; 0x2000000
 8004158:	4328      	orrs	r0, r5
 800415a:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
 800415e:	6808      	ldr	r0, [r1, #0]
}
 8004160:	e70f      	b.n	8003f82 <HAL_ADC_ConfigChannel+0x5a>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004162:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004164:	6e14      	ldr	r4, [r2, #96]	; 0x60
 8004166:	6e14      	ldr	r4, [r2, #96]	; 0x60
 8004168:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800416c:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004170:	2d00      	cmp	r5, #0
 8004172:	f040 80a7 	bne.w	80042c4 <HAL_ADC_ConfigChannel+0x39c>
 8004176:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800417a:	42ac      	cmp	r4, r5
 800417c:	f000 8119 	beq.w	80043b2 <HAL_ADC_ConfigChannel+0x48a>
 8004180:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8004182:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004184:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004188:	f3c6 6684 	ubfx	r6, r6, #26, #5
 800418c:	f102 0764 	add.w	r7, r2, #100	; 0x64
 8004190:	42ae      	cmp	r6, r5
 8004192:	f000 80fc 	beq.w	800438e <HAL_ADC_ConfigChannel+0x466>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004196:	68a6      	ldr	r6, [r4, #8]
 8004198:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800419a:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800419e:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80041a2:	42ae      	cmp	r6, r5
 80041a4:	f000 80e2 	beq.w	800436c <HAL_ADC_ConfigChannel+0x444>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80041a8:	68e6      	ldr	r6, [r4, #12]
 80041aa:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041ac:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80041ae:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80041b2:	42b5      	cmp	r5, r6
 80041b4:	f47f aee5 	bne.w	8003f82 <HAL_ADC_ConfigChannel+0x5a>
  MODIFY_REG(*preg,
 80041b8:	6820      	ldr	r0, [r4, #0]
 80041ba:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80041be:	6020      	str	r0, [r4, #0]
 80041c0:	6808      	ldr	r0, [r1, #0]
}
 80041c2:	e6de      	b.n	8003f82 <HAL_ADC_ConfigChannel+0x5a>
  __HAL_LOCK(hadc);
 80041c4:	2002      	movs	r0, #2
}
 80041c6:	b003      	add	sp, #12
 80041c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041ca:	0e80      	lsrs	r0, r0, #26
 80041cc:	1c44      	adds	r4, r0, #1
 80041ce:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041d2:	2e09      	cmp	r6, #9
 80041d4:	d850      	bhi.n	8004278 <HAL_ADC_ConfigChannel+0x350>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041d6:	06a5      	lsls	r5, r4, #26
 80041d8:	2401      	movs	r4, #1
 80041da:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80041de:	40b4      	lsls	r4, r6
 80041e0:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80041e4:	4325      	orrs	r5, r4
 80041e6:	0500      	lsls	r0, r0, #20
 80041e8:	e74d      	b.n	8004086 <HAL_ADC_ConfigChannel+0x15e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80041ea:	482b      	ldr	r0, [pc, #172]	; (8004298 <HAL_ADC_ConfigChannel+0x370>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80041ec:	4a30      	ldr	r2, [pc, #192]	; (80042b0 <HAL_ADC_ConfigChannel+0x388>)
 80041ee:	6881      	ldr	r1, [r0, #8]
 80041f0:	4c30      	ldr	r4, [pc, #192]	; (80042b4 <HAL_ADC_ConfigChannel+0x38c>)
 80041f2:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80041f6:	430e      	orrs	r6, r1
 80041f8:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
 80041fc:	6086      	str	r6, [r0, #8]
 80041fe:	6812      	ldr	r2, [r2, #0]
 8004200:	0992      	lsrs	r2, r2, #6
 8004202:	fba4 1202 	umull	r1, r2, r4, r2
 8004206:	0992      	lsrs	r2, r2, #6
 8004208:	3201      	adds	r2, #1
 800420a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800420e:	0092      	lsls	r2, r2, #2
 8004210:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004212:	9a01      	ldr	r2, [sp, #4]
 8004214:	2a00      	cmp	r2, #0
 8004216:	f43f aee6 	beq.w	8003fe6 <HAL_ADC_ConfigChannel+0xbe>
            wait_loop_index--;
 800421a:	9a01      	ldr	r2, [sp, #4]
 800421c:	3a01      	subs	r2, #1
 800421e:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004220:	9a01      	ldr	r2, [sp, #4]
 8004222:	2a00      	cmp	r2, #0
 8004224:	d1f9      	bne.n	800421a <HAL_ADC_ConfigChannel+0x2f2>
 8004226:	e6de      	b.n	8003fe6 <HAL_ADC_ConfigChannel+0xbe>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004228:	4d23      	ldr	r5, [pc, #140]	; (80042b8 <HAL_ADC_ConfigChannel+0x390>)
 800422a:	42ac      	cmp	r4, r5
 800422c:	f47f aedb 	bne.w	8003fe6 <HAL_ADC_ConfigChannel+0xbe>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004230:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8004234:	f47f aed7 	bne.w	8003fe6 <HAL_ADC_ConfigChannel+0xbe>
        if (ADC_VREFINT_INSTANCE(hadc))
 8004238:	4c1b      	ldr	r4, [pc, #108]	; (80042a8 <HAL_ADC_ConfigChannel+0x380>)
 800423a:	42a2      	cmp	r2, r4
 800423c:	f43f aed3 	beq.w	8003fe6 <HAL_ADC_ConfigChannel+0xbe>
 8004240:	688a      	ldr	r2, [r1, #8]
 8004242:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004246:	4332      	orrs	r2, r6
 8004248:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800424c:	608a      	str	r2, [r1, #8]
}
 800424e:	e6bf      	b.n	8003fd0 <HAL_ADC_ConfigChannel+0xa8>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004250:	0df5      	lsrs	r5, r6, #23
 8004252:	f102 0414 	add.w	r4, r2, #20
 8004256:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 800425a:	f3c6 5604 	ubfx	r6, r6, #20, #5
 800425e:	592f      	ldr	r7, [r5, r4]
 8004260:	f04f 0c07 	mov.w	ip, #7
 8004264:	fa0c f606 	lsl.w	r6, ip, r6
 8004268:	ea27 0606 	bic.w	r6, r7, r6
 800426c:	512e      	str	r6, [r5, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800426e:	6954      	ldr	r4, [r2, #20]
 8004270:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8004274:	6154      	str	r4, [r2, #20]
}
 8004276:	e73f      	b.n	80040f8 <HAL_ADC_ConfigChannel+0x1d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004278:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 800427c:	06a5      	lsls	r5, r4, #26
 800427e:	381e      	subs	r0, #30
 8004280:	2401      	movs	r4, #1
 8004282:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004286:	fa04 f606 	lsl.w	r6, r4, r6
 800428a:	0500      	lsls	r0, r0, #20
 800428c:	4335      	orrs	r5, r6
 800428e:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8004292:	e6f8      	b.n	8004086 <HAL_ADC_ConfigChannel+0x15e>
 8004294:	80080000 	.word	0x80080000
 8004298:	50000300 	.word	0x50000300
 800429c:	c3210000 	.word	0xc3210000
 80042a0:	90c00010 	.word	0x90c00010
 80042a4:	c7520000 	.word	0xc7520000
 80042a8:	50000100 	.word	0x50000100
 80042ac:	0007ffff 	.word	0x0007ffff
 80042b0:	200005f4 	.word	0x200005f4
 80042b4:	053e2d63 	.word	0x053e2d63
 80042b8:	cb840000 	.word	0xcb840000
 80042bc:	407f0000 	.word	0x407f0000
 80042c0:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c4:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80042c8:	b11d      	cbz	r5, 80042d2 <HAL_ADC_ConfigChannel+0x3aa>
  return __builtin_clz(value);
 80042ca:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80042ce:	42ac      	cmp	r4, r5
 80042d0:	d06f      	beq.n	80043b2 <HAL_ADC_ConfigChannel+0x48a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042d2:	6e54      	ldr	r4, [r2, #100]	; 0x64
 80042d4:	6e56      	ldr	r6, [r2, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042d6:	f102 0460 	add.w	r4, r2, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80042da:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80042de:	f102 0764 	add.w	r7, r2, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80042e6:	b11d      	cbz	r5, 80042f0 <HAL_ADC_ConfigChannel+0x3c8>
  return __builtin_clz(value);
 80042e8:	fab5 f585 	clz	r5, r5
 80042ec:	42ae      	cmp	r6, r5
 80042ee:	d04e      	beq.n	800438e <HAL_ADC_ConfigChannel+0x466>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042f0:	68a5      	ldr	r5, [r4, #8]
 80042f2:	68a6      	ldr	r6, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042f4:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80042f8:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042fc:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004300:	b11d      	cbz	r5, 800430a <HAL_ADC_ConfigChannel+0x3e2>
  return __builtin_clz(value);
 8004302:	fab5 f585 	clz	r5, r5
 8004306:	42ae      	cmp	r6, r5
 8004308:	d030      	beq.n	800436c <HAL_ADC_ConfigChannel+0x444>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800430a:	68e5      	ldr	r5, [r4, #12]
 800430c:	68e6      	ldr	r6, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800430e:	340c      	adds	r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004310:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004314:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004318:	2d00      	cmp	r5, #0
 800431a:	f43f ae32 	beq.w	8003f82 <HAL_ADC_ConfigChannel+0x5a>
  return __builtin_clz(value);
 800431e:	fab5 f585 	clz	r5, r5
 8004322:	e746      	b.n	80041b2 <HAL_ADC_ConfigChannel+0x28a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004324:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004328:	2d00      	cmp	r5, #0
 800432a:	d058      	beq.n	80043de <HAL_ADC_ConfigChannel+0x4b6>
  return __builtin_clz(value);
 800432c:	fab5 f585 	clz	r5, r5
 8004330:	3501      	adds	r5, #1
 8004332:	06ad      	lsls	r5, r5, #26
 8004334:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004338:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800433c:	2c00      	cmp	r4, #0
 800433e:	d04c      	beq.n	80043da <HAL_ADC_ConfigChannel+0x4b2>
  return __builtin_clz(value);
 8004340:	fab4 f484 	clz	r4, r4
 8004344:	3401      	adds	r4, #1
 8004346:	f004 041f 	and.w	r4, r4, #31
 800434a:	2601      	movs	r6, #1
 800434c:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004350:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004352:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004356:	2800      	cmp	r0, #0
 8004358:	d044      	beq.n	80043e4 <HAL_ADC_ConfigChannel+0x4bc>
  return __builtin_clz(value);
 800435a:	fab0 f480 	clz	r4, r0
 800435e:	3401      	adds	r4, #1
 8004360:	f004 041f 	and.w	r4, r4, #31
 8004364:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004368:	0520      	lsls	r0, r4, #20
 800436a:	e68c      	b.n	8004086 <HAL_ADC_ConfigChannel+0x15e>
  MODIFY_REG(*preg,
 800436c:	6838      	ldr	r0, [r7, #0]
 800436e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004372:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004374:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004376:	68e5      	ldr	r5, [r4, #12]
 8004378:	68e6      	ldr	r6, [r4, #12]
 800437a:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800437e:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004382:	340c      	adds	r4, #12
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004384:	2d00      	cmp	r5, #0
 8004386:	d1c5      	bne.n	8004314 <HAL_ADC_ConfigChannel+0x3ec>
 8004388:	f3c0 6584 	ubfx	r5, r0, #26, #5
 800438c:	e711      	b.n	80041b2 <HAL_ADC_ConfigChannel+0x28a>
  MODIFY_REG(*preg,
 800438e:	6838      	ldr	r0, [r7, #0]
 8004390:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004394:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004396:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004398:	68a5      	ldr	r5, [r4, #8]
 800439a:	68a6      	ldr	r6, [r4, #8]
 800439c:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80043a0:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043a4:	f104 0708 	add.w	r7, r4, #8
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80043a8:	2d00      	cmp	r5, #0
 80043aa:	d1a7      	bne.n	80042fc <HAL_ADC_ConfigChannel+0x3d4>
 80043ac:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80043b0:	e6f7      	b.n	80041a2 <HAL_ADC_ConfigChannel+0x27a>
  MODIFY_REG(*preg,
 80043b2:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80043b4:	4614      	mov	r4, r2
 80043b6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80043ba:	f844 0f60 	str.w	r0, [r4, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80043be:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043c0:	6e55      	ldr	r5, [r2, #100]	; 0x64
 80043c2:	6e56      	ldr	r6, [r2, #100]	; 0x64
 80043c4:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80043c8:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043cc:	f102 0764 	add.w	r7, r2, #100	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80043d0:	2d00      	cmp	r5, #0
 80043d2:	d186      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x3ba>
 80043d4:	f3c0 6584 	ubfx	r5, r0, #26, #5
 80043d8:	e6da      	b.n	8004190 <HAL_ADC_ConfigChannel+0x268>
 80043da:	2402      	movs	r4, #2
 80043dc:	e7b8      	b.n	8004350 <HAL_ADC_ConfigChannel+0x428>
 80043de:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80043e2:	e7a9      	b.n	8004338 <HAL_ADC_ConfigChannel+0x410>
 80043e4:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80043e8:	e64d      	b.n	8004086 <HAL_ADC_ConfigChannel+0x15e>
 80043ea:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80043ee:	e62b      	b.n	8004048 <HAL_ADC_ConfigChannel+0x120>
 80043f0:	4801      	ldr	r0, [pc, #4]	; (80043f8 <HAL_ADC_ConfigChannel+0x4d0>)
 80043f2:	e648      	b.n	8004086 <HAL_ADC_ConfigChannel+0x15e>
 80043f4:	2402      	movs	r4, #2
 80043f6:	e634      	b.n	8004062 <HAL_ADC_ConfigChannel+0x13a>
 80043f8:	fe500000 	.word	0xfe500000

080043fc <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 80043fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004400:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004404:	6944      	ldr	r4, [r0, #20]
{
 8004406:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8004408:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800440a:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 800440c:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800440e:	f000 8187 	beq.w	8004720 <HAL_ADCEx_InjectedConfigChannel+0x324>
 8004412:	2301      	movs	r3, #1
 8004414:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004418:	b1e4      	cbz	r4, 8004454 <HAL_ADCEx_InjectedConfigChannel+0x58>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 800441a:	6a0b      	ldr	r3, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800441c:	2b01      	cmp	r3, #1
 800441e:	d019      	beq.n	8004454 <HAL_ADCEx_InjectedConfigChannel+0x58>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004420:	6e84      	ldr	r4, [r0, #104]	; 0x68
 8004422:	2c00      	cmp	r4, #0
 8004424:	f040 8126 	bne.w	8004674 <HAL_ADCEx_InjectedConfigChannel+0x278>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004428:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800442a:	2a00      	cmp	r2, #0
 800442c:	f000 8248 	beq.w	80048c0 <HAL_ADCEx_InjectedConfigChannel+0x4c4>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004430:	1e5c      	subs	r4, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004432:	f002 027c 	and.w	r2, r2, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004436:	6acb      	ldr	r3, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004438:	4322      	orrs	r2, r4
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 800443a:	4313      	orrs	r3, r2
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800443c:	e9d1 2500 	ldrd	r2, r5, [r1]

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8004440:	6684      	str	r4, [r0, #104]	; 0x68
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004442:	f005 051f 	and.w	r5, r5, #31
 8004446:	f3c2 6484 	ubfx	r4, r2, #26, #5
 800444a:	40ac      	lsls	r4, r5

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 800444c:	4323      	orrs	r3, r4
 800444e:	6643      	str	r3, [r0, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004450:	6803      	ldr	r3, [r0, #0]
 8004452:	e005      	b.n	8004460 <HAL_ADCEx_InjectedConfigChannel+0x64>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004454:	684b      	ldr	r3, [r1, #4]
 8004456:	2b09      	cmp	r3, #9
 8004458:	f000 80f8 	beq.w	800464c <HAL_ADCEx_InjectedConfigChannel+0x250>
 800445c:	680a      	ldr	r2, [r1, #0]
 800445e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004460:	689c      	ldr	r4, [r3, #8]
 8004462:	0724      	lsls	r4, r4, #28
 8004464:	d410      	bmi.n	8004488 <HAL_ADCEx_InjectedConfigChannel+0x8c>
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004466:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 800446a:	2c00      	cmp	r4, #0
 800446c:	f040 80e5 	bne.w	800463a <HAL_ADCEx_InjectedConfigChannel+0x23e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004470:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
 8004474:	f891 6026 	ldrb.w	r6, [r1, #38]	; 0x26
 8004478:	68dd      	ldr	r5, [r3, #12]
 800447a:	0524      	lsls	r4, r4, #20
 800447c:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 8004480:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8004484:	432c      	orrs	r4, r5
 8004486:	60dc      	str	r4, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004488:	689c      	ldr	r4, [r3, #8]
 800448a:	f014 0404 	ands.w	r4, r4, #4
 800448e:	d060      	beq.n	8004552 <HAL_ADCEx_InjectedConfigChannel+0x156>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004490:	689c      	ldr	r4, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004492:	2400      	movs	r4, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004494:	689d      	ldr	r5, [r3, #8]
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004496:	07ef      	lsls	r7, r5, #31
 8004498:	d414      	bmi.n	80044c4 <HAL_ADCEx_InjectedConfigChannel+0xc8>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 800449a:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 800449c:	4dbe      	ldr	r5, [pc, #760]	; (8004798 <HAL_ADCEx_InjectedConfigChannel+0x39c>)
 800449e:	f8d3 60b0 	ldr.w	r6, [r3, #176]	; 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 80044a2:	f8df e320 	ldr.w	lr, [pc, #800]	; 80047c4 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
 80044a6:	f007 0c18 	and.w	ip, r7, #24
 80044aa:	fa25 f50c 	lsr.w	r5, r5, ip
 80044ae:	f3c2 0c12 	ubfx	ip, r2, #0, #19
 80044b2:	4015      	ands	r5, r2
 80044b4:	ea26 060c 	bic.w	r6, r6, ip
 80044b8:	4335      	orrs	r5, r6
 80044ba:	4577      	cmp	r7, lr
 80044bc:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
 80044c0:	f000 80fd 	beq.w	80046be <HAL_ADCEx_InjectedConfigChannel+0x2c2>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 80044c4:	49b5      	ldr	r1, [pc, #724]	; (800479c <HAL_ADCEx_InjectedConfigChannel+0x3a0>)
 80044c6:	420a      	tst	r2, r1
 80044c8:	d019      	beq.n	80044fe <HAL_ADCEx_InjectedConfigChannel+0x102>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80044ca:	4db5      	ldr	r5, [pc, #724]	; (80047a0 <HAL_ADCEx_InjectedConfigChannel+0x3a4>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80044cc:	4eb5      	ldr	r6, [pc, #724]	; (80047a4 <HAL_ADCEx_InjectedConfigChannel+0x3a8>)
 80044ce:	68a9      	ldr	r1, [r5, #8]
 80044d0:	42b2      	cmp	r2, r6
 80044d2:	f001 77e0 	and.w	r7, r1, #29360128	; 0x1c00000
 80044d6:	d019      	beq.n	800450c <HAL_ADCEx_InjectedConfigChannel+0x110>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80044d8:	4eb3      	ldr	r6, [pc, #716]	; (80047a8 <HAL_ADCEx_InjectedConfigChannel+0x3ac>)
 80044da:	42b2      	cmp	r2, r6
 80044dc:	d016      	beq.n	800450c <HAL_ADCEx_InjectedConfigChannel+0x110>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80044de:	4eb3      	ldr	r6, [pc, #716]	; (80047ac <HAL_ADCEx_InjectedConfigChannel+0x3b0>)
 80044e0:	42b2      	cmp	r2, r6
 80044e2:	f040 8126 	bne.w	8004732 <HAL_ADCEx_InjectedConfigChannel+0x336>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80044e6:	01ce      	lsls	r6, r1, #7
 80044e8:	d409      	bmi.n	80044fe <HAL_ADCEx_InjectedConfigChannel+0x102>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044ea:	4ab1      	ldr	r2, [pc, #708]	; (80047b0 <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d006      	beq.n	80044fe <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80044f0:	68ab      	ldr	r3, [r5, #8]
 80044f2:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80044f6:	431f      	orrs	r7, r3
 80044f8:	f047 7780 	orr.w	r7, r7, #16777216	; 0x1000000
 80044fc:	60af      	str	r7, [r5, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044fe:	2300      	movs	r3, #0
 8004500:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8004504:	4620      	mov	r0, r4
 8004506:	b002      	add	sp, #8
 8004508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800450c:	020a      	lsls	r2, r1, #8
 800450e:	d4f6      	bmi.n	80044fe <HAL_ADCEx_InjectedConfigChannel+0x102>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004510:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004514:	d1f3      	bne.n	80044fe <HAL_ADCEx_InjectedConfigChannel+0x102>
 8004516:	4aa2      	ldr	r2, [pc, #648]	; (80047a0 <HAL_ADCEx_InjectedConfigChannel+0x3a4>)
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004518:	49a6      	ldr	r1, [pc, #664]	; (80047b4 <HAL_ADCEx_InjectedConfigChannel+0x3b8>)
 800451a:	6893      	ldr	r3, [r2, #8]
 800451c:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8004520:	431f      	orrs	r7, r3
 8004522:	f447 0700 	orr.w	r7, r7, #8388608	; 0x800000
 8004526:	6097      	str	r7, [r2, #8]
 8004528:	680b      	ldr	r3, [r1, #0]
 800452a:	4aa3      	ldr	r2, [pc, #652]	; (80047b8 <HAL_ADCEx_InjectedConfigChannel+0x3bc>)
 800452c:	099b      	lsrs	r3, r3, #6
 800452e:	fba2 2303 	umull	r2, r3, r2, r3
 8004532:	099b      	lsrs	r3, r3, #6
 8004534:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	3318      	adds	r3, #24
 800453c:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 800453e:	9b01      	ldr	r3, [sp, #4]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d0dc      	beq.n	80044fe <HAL_ADCEx_InjectedConfigChannel+0x102>
          wait_loop_index--;
 8004544:	9b01      	ldr	r3, [sp, #4]
 8004546:	3b01      	subs	r3, #1
 8004548:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 800454a:	9b01      	ldr	r3, [sp, #4]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1f9      	bne.n	8004544 <HAL_ADCEx_InjectedConfigChannel+0x148>
 8004550:	e7d5      	b.n	80044fe <HAL_ADCEx_InjectedConfigChannel+0x102>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004552:	689d      	ldr	r5, [r3, #8]
 8004554:	f015 0508 	ands.w	r5, r5, #8
 8004558:	d19c      	bne.n	8004494 <HAL_ADCEx_InjectedConfigChannel+0x98>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800455a:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 800455c:	2c00      	cmp	r4, #0
 800455e:	f040 809f 	bne.w	80046a0 <HAL_ADCEx_InjectedConfigChannel+0x2a4>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004562:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8004566:	2c01      	cmp	r4, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004568:	68dc      	ldr	r4, [r3, #12]
 800456a:	bf0c      	ite	eq
 800456c:	f044 7400 	orreq.w	r4, r4, #33554432	; 0x2000000
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004570:	f024 7400 	bicne.w	r4, r4, #33554432	; 0x2000000
 8004574:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004576:	2400      	movs	r4, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8004578:	f891 6030 	ldrb.w	r6, [r1, #48]	; 0x30
 800457c:	2e01      	cmp	r6, #1
 800457e:	f000 80ff 	beq.w	8004780 <HAL_ADCEx_InjectedConfigChannel+0x384>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004582:	691e      	ldr	r6, [r3, #16]
 8004584:	f026 0602 	bic.w	r6, r6, #2
 8004588:	611e      	str	r6, [r3, #16]
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800458a:	688e      	ldr	r6, [r1, #8]
 800458c:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 8004590:	f000 80e2 	beq.w	8004758 <HAL_ADCEx_InjectedConfigChannel+0x35c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004594:	ea4f 5ed2 	mov.w	lr, r2, lsr #23
 8004598:	f00e 0e04 	and.w	lr, lr, #4
 800459c:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 80045a0:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80045a4:	f85e 700c 	ldr.w	r7, [lr, ip]
 80045a8:	f04f 0807 	mov.w	r8, #7
 80045ac:	fa08 f802 	lsl.w	r8, r8, r2
 80045b0:	4096      	lsls	r6, r2
 80045b2:	ea27 0208 	bic.w	r2, r7, r8
 80045b6:	4316      	orrs	r6, r2
 80045b8:	f84e 600c 	str.w	r6, [lr, ip]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80045bc:	695a      	ldr	r2, [r3, #20]
 80045be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80045c2:	615a      	str	r2, [r3, #20]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80045c4:	f8d1 e010 	ldr.w	lr, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80045c8:	68df      	ldr	r7, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80045ca:	f1be 0f04 	cmp.w	lr, #4
 80045ce:	f000 80fd 	beq.w	80047cc <HAL_ADCEx_InjectedConfigChannel+0x3d0>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80045d2:	f103 0260 	add.w	r2, r3, #96	; 0x60
  MODIFY_REG(*preg,
 80045d6:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 80047c8 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
 80045da:	f852 602e 	ldr.w	r6, [r2, lr, lsl #2]
 80045de:	ea06 0808 	and.w	r8, r6, r8
 80045e2:	680e      	ldr	r6, [r1, #0]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 80045e4:	f3c7 0cc1 	ubfx	ip, r7, #3, #2
 80045e8:	f006 47f8 	and.w	r7, r6, #2080374784	; 0x7c000000
 80045ec:	694e      	ldr	r6, [r1, #20]
 80045ee:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80045f2:	fa06 f60c 	lsl.w	r6, r6, ip
 80045f6:	ea47 0708 	orr.w	r7, r7, r8
 80045fa:	433e      	orrs	r6, r7
 80045fc:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8004600:	f842 602e 	str.w	r6, [r2, lr, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004604:	f8d1 c010 	ldr.w	ip, [r1, #16]
  MODIFY_REG(*preg,
 8004608:	698f      	ldr	r7, [r1, #24]
 800460a:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 800460e:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 8004612:	433e      	orrs	r6, r7
 8004614:	f842 602c 	str.w	r6, [r2, ip, lsl #2]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8004618:	690f      	ldr	r7, [r1, #16]
 800461a:	f891 c01c 	ldrb.w	ip, [r1, #28]
  MODIFY_REG(*preg,
 800461e:	f852 6027 	ldr.w	r6, [r2, r7, lsl #2]
 8004622:	f1bc 0f01 	cmp.w	ip, #1
 8004626:	f026 7600 	bic.w	r6, r6, #33554432	; 0x2000000
 800462a:	bf08      	it	eq
 800462c:	f04f 7500 	moveq.w	r5, #33554432	; 0x2000000
 8004630:	4335      	orrs	r5, r6
 8004632:	f842 5027 	str.w	r5, [r2, r7, lsl #2]
 8004636:	680a      	ldr	r2, [r1, #0]
}
 8004638:	e72c      	b.n	8004494 <HAL_ADCEx_InjectedConfigChannel+0x98>
      MODIFY_REG(hadc->Instance->CFGR,
 800463a:	68dc      	ldr	r4, [r3, #12]
 800463c:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 8004640:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 8004644:	ea44 5445 	orr.w	r4, r4, r5, lsl #21
 8004648:	60dc      	str	r4, [r3, #12]
 800464a:	e71d      	b.n	8004488 <HAL_ADCEx_InjectedConfigChannel+0x8c>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800464c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800464e:	680a      	ldr	r2, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004650:	2b00      	cmp	r3, #0
 8004652:	d06a      	beq.n	800472a <HAL_ADCEx_InjectedConfigChannel+0x32e>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004654:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004656:	f003 037c 	and.w	r3, r3, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800465a:	0c55      	lsrs	r5, r2, #17
 800465c:	4323      	orrs	r3, r4
 800465e:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8004662:	431d      	orrs	r5, r3
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8004664:	6803      	ldr	r3, [r0, #0]
 8004666:	4e55      	ldr	r6, [pc, #340]	; (80047bc <HAL_ADCEx_InjectedConfigChannel+0x3c0>)
 8004668:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800466a:	4034      	ands	r4, r6
 800466c:	432c      	orrs	r4, r5
 800466e:	64dc      	str	r4, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8004670:	6645      	str	r5, [r0, #100]	; 0x64
 8004672:	e6f5      	b.n	8004460 <HAL_ADCEx_InjectedConfigChannel+0x64>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004674:	e9d1 2600 	ldrd	r2, r6, [r1]
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004678:	6e43      	ldr	r3, [r0, #100]	; 0x64
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800467a:	f3c2 6584 	ubfx	r5, r2, #26, #5
 800467e:	f006 061f 	and.w	r6, r6, #31
 8004682:	40b5      	lsls	r5, r6
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004684:	431d      	orrs	r5, r3
    hadc->InjectionConfig.ChannelCount--;
 8004686:	3c01      	subs	r4, #1
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004688:	e9c0 5419 	strd	r5, r4, [r0, #100]	; 0x64
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 800468c:	6803      	ldr	r3, [r0, #0]
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800468e:	2c00      	cmp	r4, #0
 8004690:	f47f aee6 	bne.w	8004460 <HAL_ADCEx_InjectedConfigChannel+0x64>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004694:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8004696:	4e49      	ldr	r6, [pc, #292]	; (80047bc <HAL_ADCEx_InjectedConfigChannel+0x3c0>)
 8004698:	4034      	ands	r4, r6
 800469a:	4325      	orrs	r5, r4
 800469c:	64dd      	str	r5, [r3, #76]	; 0x4c
 800469e:	e6df      	b.n	8004460 <HAL_ADCEx_InjectedConfigChannel+0x64>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80046a0:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 80046a2:	2c00      	cmp	r4, #0
 80046a4:	f43f af5d 	beq.w	8004562 <HAL_ADCEx_InjectedConfigChannel+0x166>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80046a8:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 80046ac:	2c01      	cmp	r4, #1
 80046ae:	f000 8154 	beq.w	800495a <HAL_ADCEx_InjectedConfigChannel+0x55e>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80046b2:	68dc      	ldr	r4, [r3, #12]
 80046b4:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 80046b8:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046ba:	462c      	mov	r4, r5
 80046bc:	e75c      	b.n	8004578 <HAL_ADCEx_InjectedConfigChannel+0x17c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80046be:	f1bc 0f00 	cmp.w	ip, #0
 80046c2:	f040 80c7 	bne.w	8004854 <HAL_ADCEx_InjectedConfigChannel+0x458>
 80046c6:	0e92      	lsrs	r2, r2, #26
 80046c8:	1c55      	adds	r5, r2, #1
 80046ca:	f005 071f 	and.w	r7, r5, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046ce:	2f09      	cmp	r7, #9
 80046d0:	f240 80f9 	bls.w	80048c6 <HAL_ADCEx_InjectedConfigChannel+0x4ca>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80046d4:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 80046d8:	06ae      	lsls	r6, r5, #26
 80046da:	3a1e      	subs	r2, #30
 80046dc:	2501      	movs	r5, #1
 80046de:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80046e2:	fa05 f707 	lsl.w	r7, r5, r7
 80046e6:	0512      	lsls	r2, r2, #20
 80046e8:	433e      	orrs	r6, r7
 80046ea:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046ee:	4332      	orrs	r2, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80046f0:	ea4f 5cd2 	mov.w	ip, r2, lsr #23
 80046f4:	f00c 0c04 	and.w	ip, ip, #4
 80046f8:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 80046fc:	688e      	ldr	r6, [r1, #8]
 80046fe:	f85c 5007 	ldr.w	r5, [ip, r7]
 8004702:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8004706:	f04f 0e07 	mov.w	lr, #7
 800470a:	fa0e fe02 	lsl.w	lr, lr, r2
 800470e:	ea25 050e 	bic.w	r5, r5, lr
 8004712:	fa06 f202 	lsl.w	r2, r6, r2
 8004716:	432a      	orrs	r2, r5
 8004718:	f84c 2007 	str.w	r2, [ip, r7]
 800471c:	680a      	ldr	r2, [r1, #0]
}
 800471e:	e6d1      	b.n	80044c4 <HAL_ADCEx_InjectedConfigChannel+0xc8>
  __HAL_LOCK(hadc);
 8004720:	2402      	movs	r4, #2
}
 8004722:	4620      	mov	r0, r4
 8004724:	b002      	add	sp, #8
 8004726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 800472a:	0c55      	lsrs	r5, r2, #17
 800472c:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8004730:	e798      	b.n	8004664 <HAL_ADCEx_InjectedConfigChannel+0x268>
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004732:	4e23      	ldr	r6, [pc, #140]	; (80047c0 <HAL_ADCEx_InjectedConfigChannel+0x3c4>)
 8004734:	42b2      	cmp	r2, r6
 8004736:	f47f aee2 	bne.w	80044fe <HAL_ADCEx_InjectedConfigChannel+0x102>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800473a:	0249      	lsls	r1, r1, #9
 800473c:	f53f aedf 	bmi.w	80044fe <HAL_ADCEx_InjectedConfigChannel+0x102>
      if (ADC_VREFINT_INSTANCE(hadc))
 8004740:	4a1b      	ldr	r2, [pc, #108]	; (80047b0 <HAL_ADCEx_InjectedConfigChannel+0x3b4>)
 8004742:	4293      	cmp	r3, r2
 8004744:	f43f aedb 	beq.w	80044fe <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004748:	68ab      	ldr	r3, [r5, #8]
 800474a:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 800474e:	431f      	orrs	r7, r3
 8004750:	f447 0780 	orr.w	r7, r7, #4194304	; 0x400000
 8004754:	60af      	str	r7, [r5, #8]
}
 8004756:	e6d2      	b.n	80044fe <HAL_ADCEx_InjectedConfigChannel+0x102>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004758:	0dd7      	lsrs	r7, r2, #23
 800475a:	f007 0704 	and.w	r7, r7, #4
 800475e:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 8004762:	f3c2 5e04 	ubfx	lr, r2, #20, #5
 8004766:	f04f 0c07 	mov.w	ip, #7
 800476a:	59ba      	ldr	r2, [r7, r6]
 800476c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004770:	ea22 020c 	bic.w	r2, r2, ip
 8004774:	51ba      	str	r2, [r7, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004776:	695a      	ldr	r2, [r3, #20]
 8004778:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800477c:	615a      	str	r2, [r3, #20]
}
 800477e:	e721      	b.n	80045c4 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
      MODIFY_REG(hadc->Instance->CFGR2,
 8004780:	691f      	ldr	r7, [r3, #16]
 8004782:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8004784:	f427 7cff 	bic.w	ip, r7, #510	; 0x1fe
 8004788:	6b8f      	ldr	r7, [r1, #56]	; 0x38
 800478a:	433e      	orrs	r6, r7
 800478c:	ea46 060c 	orr.w	r6, r6, ip
 8004790:	f046 0602 	orr.w	r6, r6, #2
 8004794:	611e      	str	r6, [r3, #16]
 8004796:	e6f8      	b.n	800458a <HAL_ADCEx_InjectedConfigChannel+0x18e>
 8004798:	0007ffff 	.word	0x0007ffff
 800479c:	80080000 	.word	0x80080000
 80047a0:	50000300 	.word	0x50000300
 80047a4:	c3210000 	.word	0xc3210000
 80047a8:	90c00010 	.word	0x90c00010
 80047ac:	c7520000 	.word	0xc7520000
 80047b0:	50000100 	.word	0x50000100
 80047b4:	200005f4 	.word	0x200005f4
 80047b8:	053e2d63 	.word	0x053e2d63
 80047bc:	04104000 	.word	0x04104000
 80047c0:	cb840000 	.word	0xcb840000
 80047c4:	407f0000 	.word	0x407f0000
 80047c8:	03fff000 	.word	0x03fff000
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80047cc:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80047ce:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 80047d0:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 80047d2:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80047d6:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80047da:	2e00      	cmp	r6, #0
 80047dc:	d07d      	beq.n	80048da <HAL_ADCEx_InjectedConfigChannel+0x4de>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047de:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80047e2:	b126      	cbz	r6, 80047ee <HAL_ADCEx_InjectedConfigChannel+0x3f2>
  return __builtin_clz(value);
 80047e4:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80047e8:	42b5      	cmp	r5, r6
 80047ea:	f000 80bb 	beq.w	8004964 <HAL_ADCEx_InjectedConfigChannel+0x568>
 80047ee:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 80047f0:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80047f2:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80047f6:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80047fa:	f103 0c64 	add.w	ip, r3, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fe:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004802:	b126      	cbz	r6, 800480e <HAL_ADCEx_InjectedConfigChannel+0x412>
  return __builtin_clz(value);
 8004804:	fab6 f686 	clz	r6, r6
 8004808:	42b7      	cmp	r7, r6
 800480a:	f000 80c0 	beq.w	800498e <HAL_ADCEx_InjectedConfigChannel+0x592>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800480e:	68ae      	ldr	r6, [r5, #8]
 8004810:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004812:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004816:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800481a:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 800481e:	b126      	cbz	r6, 800482a <HAL_ADCEx_InjectedConfigChannel+0x42e>
  return __builtin_clz(value);
 8004820:	fab6 f686 	clz	r6, r6
 8004824:	42b7      	cmp	r7, r6
 8004826:	f000 80c7 	beq.w	80049b8 <HAL_ADCEx_InjectedConfigChannel+0x5bc>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800482a:	68ee      	ldr	r6, [r5, #12]
 800482c:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800482e:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004830:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004834:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004838:	2e00      	cmp	r6, #0
 800483a:	f43f ae2b 	beq.w	8004494 <HAL_ADCEx_InjectedConfigChannel+0x98>
  return __builtin_clz(value);
 800483e:	fab6 f686 	clz	r6, r6
 8004842:	42be      	cmp	r6, r7
 8004844:	f47f ae26 	bne.w	8004494 <HAL_ADCEx_InjectedConfigChannel+0x98>
  MODIFY_REG(*preg,
 8004848:	682a      	ldr	r2, [r5, #0]
 800484a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800484e:	602a      	str	r2, [r5, #0]
 8004850:	680a      	ldr	r2, [r1, #0]
}
 8004852:	e61f      	b.n	8004494 <HAL_ADCEx_InjectedConfigChannel+0x98>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004854:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004858:	2d00      	cmp	r5, #0
 800485a:	d05a      	beq.n	8004912 <HAL_ADCEx_InjectedConfigChannel+0x516>
  return __builtin_clz(value);
 800485c:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004860:	3501      	adds	r5, #1
 8004862:	f005 051f 	and.w	r5, r5, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004866:	2d09      	cmp	r5, #9
 8004868:	d953      	bls.n	8004912 <HAL_ADCEx_InjectedConfigChannel+0x516>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800486a:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 800486e:	2e00      	cmp	r6, #0
 8004870:	f000 80c2 	beq.w	80049f8 <HAL_ADCEx_InjectedConfigChannel+0x5fc>
  return __builtin_clz(value);
 8004874:	fab6 f686 	clz	r6, r6
 8004878:	3601      	adds	r6, #1
 800487a:	06b6      	lsls	r6, r6, #26
 800487c:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004880:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004884:	2d00      	cmp	r5, #0
 8004886:	f000 80b5 	beq.w	80049f4 <HAL_ADCEx_InjectedConfigChannel+0x5f8>
  return __builtin_clz(value);
 800488a:	fab5 f585 	clz	r5, r5
 800488e:	3501      	adds	r5, #1
 8004890:	f005 051f 	and.w	r5, r5, #31
 8004894:	2701      	movs	r7, #1
 8004896:	fa07 f505 	lsl.w	r5, r7, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800489a:	432e      	orrs	r6, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489c:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80048a0:	2a00      	cmp	r2, #0
 80048a2:	f000 80a5 	beq.w	80049f0 <HAL_ADCEx_InjectedConfigChannel+0x5f4>
  return __builtin_clz(value);
 80048a6:	fab2 f582 	clz	r5, r2
 80048aa:	3501      	adds	r5, #1
 80048ac:	f005 051f 	and.w	r5, r5, #31
 80048b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80048b4:	f1a5 021e 	sub.w	r2, r5, #30
 80048b8:	0512      	lsls	r2, r2, #20
 80048ba:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80048be:	e716      	b.n	80046ee <HAL_ADCEx_InjectedConfigChannel+0x2f2>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 80048c0:	3b01      	subs	r3, #1
 80048c2:	461c      	mov	r4, r3
 80048c4:	e5ba      	b.n	800443c <HAL_ADCEx_InjectedConfigChannel+0x40>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80048c6:	06ae      	lsls	r6, r5, #26
 80048c8:	2501      	movs	r5, #1
 80048ca:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80048ce:	40bd      	lsls	r5, r7
 80048d0:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 80048d4:	432e      	orrs	r6, r5
 80048d6:	0512      	lsls	r2, r2, #20
 80048d8:	e709      	b.n	80046ee <HAL_ADCEx_InjectedConfigChannel+0x2f2>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80048da:	f3c2 6684 	ubfx	r6, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80048de:	42b5      	cmp	r5, r6
 80048e0:	d040      	beq.n	8004964 <HAL_ADCEx_InjectedConfigChannel+0x568>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80048e2:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 80048e4:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048e6:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80048ea:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80048ee:	f103 0c64 	add.w	ip, r3, #100	; 0x64
 80048f2:	42b7      	cmp	r7, r6
 80048f4:	d04b      	beq.n	800498e <HAL_ADCEx_InjectedConfigChannel+0x592>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80048f6:	68af      	ldr	r7, [r5, #8]
 80048f8:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048fa:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80048fe:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8004902:	42b7      	cmp	r7, r6
 8004904:	d058      	beq.n	80049b8 <HAL_ADCEx_InjectedConfigChannel+0x5bc>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004906:	68ef      	ldr	r7, [r5, #12]
 8004908:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800490a:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800490c:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8004910:	e797      	b.n	8004842 <HAL_ADCEx_InjectedConfigChannel+0x446>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004912:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004916:	2e00      	cmp	r6, #0
 8004918:	d064      	beq.n	80049e4 <HAL_ADCEx_InjectedConfigChannel+0x5e8>
  return __builtin_clz(value);
 800491a:	fab6 f686 	clz	r6, r6
 800491e:	3601      	adds	r6, #1
 8004920:	06b6      	lsls	r6, r6, #26
 8004922:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004926:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 800492a:	2d00      	cmp	r5, #0
 800492c:	d058      	beq.n	80049e0 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
  return __builtin_clz(value);
 800492e:	fab5 f585 	clz	r5, r5
 8004932:	3501      	adds	r5, #1
 8004934:	f005 051f 	and.w	r5, r5, #31
 8004938:	2701      	movs	r7, #1
 800493a:	fa07 f505 	lsl.w	r5, r7, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800493e:	432e      	orrs	r6, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004940:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004944:	2a00      	cmp	r2, #0
 8004946:	d050      	beq.n	80049ea <HAL_ADCEx_InjectedConfigChannel+0x5ee>
  return __builtin_clz(value);
 8004948:	fab2 f582 	clz	r5, r2
 800494c:	3501      	adds	r5, #1
 800494e:	f005 051f 	and.w	r5, r5, #31
 8004952:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004956:	052a      	lsls	r2, r5, #20
 8004958:	e6c9      	b.n	80046ee <HAL_ADCEx_InjectedConfigChannel+0x2f2>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800495a:	6dc6      	ldr	r6, [r0, #92]	; 0x5c
 800495c:	f046 0620 	orr.w	r6, r6, #32
 8004960:	65c6      	str	r6, [r0, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 8004962:	e609      	b.n	8004578 <HAL_ADCEx_InjectedConfigChannel+0x17c>
  MODIFY_REG(*preg,
 8004964:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004966:	461d      	mov	r5, r3
 8004968:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800496c:	f845 2f60 	str.w	r2, [r5, #96]!
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004970:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004972:	6e5e      	ldr	r6, [r3, #100]	; 0x64
 8004974:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 8004976:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800497a:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800497e:	f103 0c64 	add.w	ip, r3, #100	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004982:	2e00      	cmp	r6, #0
 8004984:	f47f af3b 	bne.w	80047fe <HAL_ADCEx_InjectedConfigChannel+0x402>
 8004988:	f3c2 6684 	ubfx	r6, r2, #26, #5
 800498c:	e7b1      	b.n	80048f2 <HAL_ADCEx_InjectedConfigChannel+0x4f6>
  MODIFY_REG(*preg,
 800498e:	f8dc 2000 	ldr.w	r2, [ip]
 8004992:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004996:	f8cc 2000 	str.w	r2, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800499a:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800499c:	68ae      	ldr	r6, [r5, #8]
 800499e:	68af      	ldr	r7, [r5, #8]
 80049a0:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80049a4:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049a8:	f105 0c08 	add.w	ip, r5, #8
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80049ac:	2e00      	cmp	r6, #0
 80049ae:	f47f af34 	bne.w	800481a <HAL_ADCEx_InjectedConfigChannel+0x41e>
 80049b2:	f3c2 6684 	ubfx	r6, r2, #26, #5
 80049b6:	e7a4      	b.n	8004902 <HAL_ADCEx_InjectedConfigChannel+0x506>
  MODIFY_REG(*preg,
 80049b8:	f8dc 2000 	ldr.w	r2, [ip]
 80049bc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80049c0:	f8cc 2000 	str.w	r2, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80049c4:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80049c6:	68ee      	ldr	r6, [r5, #12]
 80049c8:	68ef      	ldr	r7, [r5, #12]
 80049ca:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80049ce:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049d2:	350c      	adds	r5, #12
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80049d4:	2e00      	cmp	r6, #0
 80049d6:	f47f af2d 	bne.w	8004834 <HAL_ADCEx_InjectedConfigChannel+0x438>
 80049da:	f3c2 6684 	ubfx	r6, r2, #26, #5
 80049de:	e730      	b.n	8004842 <HAL_ADCEx_InjectedConfigChannel+0x446>
 80049e0:	2502      	movs	r5, #2
 80049e2:	e7ac      	b.n	800493e <HAL_ADCEx_InjectedConfigChannel+0x542>
 80049e4:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
 80049e8:	e79d      	b.n	8004926 <HAL_ADCEx_InjectedConfigChannel+0x52a>
 80049ea:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80049ee:	e67e      	b.n	80046ee <HAL_ADCEx_InjectedConfigChannel+0x2f2>
 80049f0:	4a03      	ldr	r2, [pc, #12]	; (8004a00 <HAL_ADCEx_InjectedConfigChannel+0x604>)
 80049f2:	e67c      	b.n	80046ee <HAL_ADCEx_InjectedConfigChannel+0x2f2>
 80049f4:	2502      	movs	r5, #2
 80049f6:	e750      	b.n	800489a <HAL_ADCEx_InjectedConfigChannel+0x49e>
 80049f8:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
 80049fc:	e740      	b.n	8004880 <HAL_ADCEx_InjectedConfigChannel+0x484>
 80049fe:	bf00      	nop
 8004a00:	fe500000 	.word	0xfe500000

08004a04 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004a04:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a06:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a0a:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 8004a0c:	2a01      	cmp	r2, #1
{
 8004a0e:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 8004a10:	d04f      	beq.n	8004ab2 <HAL_ADCEx_MultiModeConfigChannel+0xae>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004a12:	6804      	ldr	r4, [r0, #0]
 8004a14:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004a16:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004a18:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004a1a:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004a1e:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8004a20:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004a24:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004a26:	d008      	beq.n	8004a3a <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a28:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004a2a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a2e:	f041 0120 	orr.w	r1, r1, #32
 8004a32:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004a34:	b01c      	add	sp, #112	; 0x70
 8004a36:	bcf0      	pop	{r4, r5, r6, r7}
 8004a38:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a3a:	4a23      	ldr	r2, [pc, #140]	; (8004ac8 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8004a3c:	6890      	ldr	r0, [r2, #8]
 8004a3e:	0740      	lsls	r0, r0, #29
 8004a40:	d50b      	bpl.n	8004a5a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004a42:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004a46:	f042 0220 	orr.w	r2, r2, #32
 8004a4a:	65da      	str	r2, [r3, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8004a4c:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8004a54:	b01c      	add	sp, #112	; 0x70
 8004a56:	bcf0      	pop	{r4, r5, r6, r7}
 8004a58:	4770      	bx	lr
 8004a5a:	68a0      	ldr	r0, [r4, #8]
 8004a5c:	0746      	lsls	r6, r0, #29
 8004a5e:	d4f1      	bmi.n	8004a44 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a60:	b1d5      	cbz	r5, 8004a98 <HAL_ADCEx_MultiModeConfigChannel+0x94>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004a62:	4e1a      	ldr	r6, [pc, #104]	; (8004acc <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004a64:	684f      	ldr	r7, [r1, #4]
 8004a66:	68b0      	ldr	r0, [r6, #8]
 8004a68:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 8004a6c:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8004a70:	4338      	orrs	r0, r7
 8004a72:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8004a76:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a78:	68a4      	ldr	r4, [r4, #8]
 8004a7a:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a7c:	4320      	orrs	r0, r4
 8004a7e:	f010 0001 	ands.w	r0, r0, #1
 8004a82:	d114      	bne.n	8004aae <HAL_ADCEx_MultiModeConfigChannel+0xaa>
        MODIFY_REG(tmpADC_Common->CCR,
 8004a84:	68b4      	ldr	r4, [r6, #8]
 8004a86:	688a      	ldr	r2, [r1, #8]
 8004a88:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 8004a8c:	4315      	orrs	r5, r2
 8004a8e:	f021 010f 	bic.w	r1, r1, #15
 8004a92:	430d      	orrs	r5, r1
 8004a94:	60b5      	str	r5, [r6, #8]
 8004a96:	e7da      	b.n	8004a4e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004a98:	4d0c      	ldr	r5, [pc, #48]	; (8004acc <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004a9a:	68a9      	ldr	r1, [r5, #8]
 8004a9c:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8004aa0:	60a9      	str	r1, [r5, #8]
 8004aa2:	68a1      	ldr	r1, [r4, #8]
 8004aa4:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004aa6:	4308      	orrs	r0, r1
 8004aa8:	f010 0001 	ands.w	r0, r0, #1
 8004aac:	d005      	beq.n	8004aba <HAL_ADCEx_MultiModeConfigChannel+0xb6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004aae:	2000      	movs	r0, #0
 8004ab0:	e7cd      	b.n	8004a4e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8004ab2:	2002      	movs	r0, #2
}
 8004ab4:	b01c      	add	sp, #112	; 0x70
 8004ab6:	bcf0      	pop	{r4, r5, r6, r7}
 8004ab8:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004aba:	68aa      	ldr	r2, [r5, #8]
 8004abc:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8004ac0:	f022 020f 	bic.w	r2, r2, #15
 8004ac4:	60aa      	str	r2, [r5, #8]
 8004ac6:	e7c2      	b.n	8004a4e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8004ac8:	50000100 	.word	0x50000100
 8004acc:	50000300 	.word	0x50000300

08004ad0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8004ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ad2:	b083      	sub	sp, #12
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8004ad8:	2800      	cmp	r0, #0
 8004ada:	d054      	beq.n	8004b86 <HAL_COMP_Init+0xb6>
  {
    status = HAL_ERROR;
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8004adc:	6802      	ldr	r2, [r0, #0]
 8004ade:	6813      	ldr	r3, [r2, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	4604      	mov	r4, r0
 8004ae4:	db4f      	blt.n	8004b86 <HAL_COMP_Init+0xb6>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8004ae6:	7f43      	ldrb	r3, [r0, #29]
 8004ae8:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d077      	beq.n	8004be0 <HAL_COMP_Init+0x110>
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
               | hcomp->Init.InputPlus
 8004af0:	e9d4 6301 	ldrd	r6, r3, [r4, #4]
    tmp_csr = (  hcomp->Init.InputMinus
 8004af4:	e9d4 5003 	ldrd	r5, r0, [r4, #12]
               | hcomp->Init.BlankingSrce
 8004af8:	6961      	ldr	r1, [r4, #20]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8004afa:	6817      	ldr	r7, [r2, #0]
               | hcomp->Init.InputPlus
 8004afc:	4333      	orrs	r3, r6
               | hcomp->Init.BlankingSrce
 8004afe:	430b      	orrs	r3, r1
               | hcomp->Init.OutputPol
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8004b00:	6816      	ldr	r6, [r2, #0]
 8004b02:	493f      	ldr	r1, [pc, #252]	; (8004c00 <HAL_COMP_Init+0x130>)
               | hcomp->Init.Hysteresis
 8004b04:	432b      	orrs	r3, r5
    tmp_csr = (  hcomp->Init.InputMinus
 8004b06:	4303      	orrs	r3, r0
    MODIFY_REG(hcomp->Instance->CSR,
 8004b08:	4031      	ands	r1, r6
 8004b0a:	430b      	orrs	r3, r1
 8004b0c:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8004b0e:	6813      	ldr	r3, [r2, #0]
 8004b10:	0218      	lsls	r0, r3, #8
 8004b12:	d501      	bpl.n	8004b18 <HAL_COMP_Init+0x48>
 8004b14:	023b      	lsls	r3, r7, #8
 8004b16:	d54e      	bpl.n	8004bb6 <HAL_COMP_Init+0xe6>
        wait_loop_index--;
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004b18:	4b3a      	ldr	r3, [pc, #232]	; (8004c04 <HAL_COMP_Init+0x134>)
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d066      	beq.n	8004bec <HAL_COMP_Init+0x11c>
 8004b1e:	4b3a      	ldr	r3, [pc, #232]	; (8004c08 <HAL_COMP_Init+0x138>)
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d068      	beq.n	8004bf6 <HAL_COMP_Init+0x126>
 8004b24:	3304      	adds	r3, #4
 8004b26:	429a      	cmp	r2, r3
 8004b28:	bf0b      	itete	eq
 8004b2a:	f06f 5200 	mvneq.w	r2, #536870912	; 0x20000000
 8004b2e:	f06f 4280 	mvnne.w	r2, #1073741824	; 0x40000000
 8004b32:	f04f 5100 	moveq.w	r1, #536870912	; 0x20000000
 8004b36:	f04f 4180 	movne.w	r1, #1073741824	; 0x40000000

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8004b3a:	69a3      	ldr	r3, [r4, #24]
 8004b3c:	079f      	lsls	r7, r3, #30
 8004b3e:	d025      	beq.n	8004b8c <HAL_COMP_Init+0xbc>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8004b40:	4d32      	ldr	r5, [pc, #200]	; (8004c0c <HAL_COMP_Init+0x13c>)
 8004b42:	68a8      	ldr	r0, [r5, #8]
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8004b44:	06de      	lsls	r6, r3, #27
 8004b46:	bf4c      	ite	mi
 8004b48:	4308      	orrmi	r0, r1
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8004b4a:	4010      	andpl	r0, r2
 8004b4c:	60a8      	str	r0, [r5, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004b4e:	4d2f      	ldr	r5, [pc, #188]	; (8004c0c <HAL_COMP_Init+0x13c>)
 8004b50:	68e8      	ldr	r0, [r5, #12]
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8004b52:	069f      	lsls	r7, r3, #26
 8004b54:	bf4c      	ite	mi
 8004b56:	4308      	orrmi	r0, r1
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8004b58:	4010      	andpl	r0, r2
 8004b5a:	60e8      	str	r0, [r5, #12]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004b5c:	482b      	ldr	r0, [pc, #172]	; (8004c0c <HAL_COMP_Init+0x13c>)
 8004b5e:	6141      	str	r1, [r0, #20]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8004b60:	6845      	ldr	r5, [r0, #4]
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8004b62:	079e      	lsls	r6, r3, #30
 8004b64:	bf4c      	ite	mi
 8004b66:	430d      	orrmi	r5, r1
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8004b68:	4015      	andpl	r5, r2
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8004b6a:	07db      	lsls	r3, r3, #31
 8004b6c:	6045      	str	r5, [r0, #4]
 8004b6e:	d51d      	bpl.n	8004bac <HAL_COMP_Init+0xdc>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004b70:	4b26      	ldr	r3, [pc, #152]	; (8004c0c <HAL_COMP_Init+0x13c>)
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	4311      	orrs	r1, r2
 8004b76:	6019      	str	r1, [r3, #0]
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004b78:	7f63      	ldrb	r3, [r4, #29]
 8004b7a:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8004b7e:	b18b      	cbz	r3, 8004ba4 <HAL_COMP_Init+0xd4>
  HAL_StatusTypeDef status = HAL_OK;
 8004b80:	2000      	movs	r0, #0
      hcomp->State = HAL_COMP_STATE_READY;
    }
  }

  return status;
}
 8004b82:	b003      	add	sp, #12
 8004b84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status = HAL_ERROR;
 8004b86:	2001      	movs	r0, #1
}
 8004b88:	b003      	add	sp, #12
 8004b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8004b8c:	4b1f      	ldr	r3, [pc, #124]	; (8004c0c <HAL_COMP_Init+0x13c>)
 8004b8e:	6859      	ldr	r1, [r3, #4]
 8004b90:	4011      	ands	r1, r2
 8004b92:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8004b94:	6819      	ldr	r1, [r3, #0]
 8004b96:	400a      	ands	r2, r1
 8004b98:	601a      	str	r2, [r3, #0]
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004b9a:	7f63      	ldrb	r3, [r4, #29]
 8004b9c:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1ed      	bne.n	8004b80 <HAL_COMP_Init+0xb0>
      hcomp->State = HAL_COMP_STATE_READY;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	7763      	strb	r3, [r4, #29]
}
 8004ba8:	b003      	add	sp, #12
 8004baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bac:	4917      	ldr	r1, [pc, #92]	; (8004c0c <HAL_COMP_Init+0x13c>)
 8004bae:	680b      	ldr	r3, [r1, #0]
 8004bb0:	401a      	ands	r2, r3
 8004bb2:	600a      	str	r2, [r1, #0]
}
 8004bb4:	e7f1      	b.n	8004b9a <HAL_COMP_Init+0xca>
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004bb6:	4b16      	ldr	r3, [pc, #88]	; (8004c10 <HAL_COMP_Init+0x140>)
 8004bb8:	4916      	ldr	r1, [pc, #88]	; (8004c14 <HAL_COMP_Init+0x144>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	099b      	lsrs	r3, r3, #6
 8004bbe:	fba1 1303 	umull	r1, r3, r1, r3
 8004bc2:	099b      	lsrs	r3, r3, #6
 8004bc4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8004bcc:	9b01      	ldr	r3, [sp, #4]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0a2      	beq.n	8004b18 <HAL_COMP_Init+0x48>
        wait_loop_index--;
 8004bd2:	9b01      	ldr	r3, [sp, #4]
 8004bd4:	3b01      	subs	r3, #1
 8004bd6:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8004bd8:	9b01      	ldr	r3, [sp, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1f9      	bne.n	8004bd2 <HAL_COMP_Init+0x102>
 8004bde:	e79b      	b.n	8004b18 <HAL_COMP_Init+0x48>
      hcomp->Lock = HAL_UNLOCKED;
 8004be0:	7701      	strb	r1, [r0, #28]
      COMP_CLEAR_ERRORCODE(hcomp);
 8004be2:	6201      	str	r1, [r0, #32]
      HAL_COMP_MspInit(hcomp);
 8004be4:	f7fe fcc6 	bl	8003574 <HAL_COMP_MspInit>
 8004be8:	6822      	ldr	r2, [r4, #0]
 8004bea:	e781      	b.n	8004af0 <HAL_COMP_Init+0x20>
 8004bec:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004bf0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004bf4:	e7a1      	b.n	8004b3a <HAL_COMP_Init+0x6a>
 8004bf6:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8004bfa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004bfe:	e79c      	b.n	8004b3a <HAL_COMP_Init+0x6a>
 8004c00:	ff007e0f 	.word	0xff007e0f
 8004c04:	40010200 	.word	0x40010200
 8004c08:	40010204 	.word	0x40010204
 8004c0c:	40010400 	.word	0x40010400
 8004c10:	200005f4 	.word	0x200005f4
 8004c14:	053e2d63 	.word	0x053e2d63

08004c18 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8004c18:	b1b0      	cbz	r0, 8004c48 <HAL_CORDIC_Init+0x30>
{
 8004c1a:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8004c1c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8004c20:	4604      	mov	r4, r0
 8004c22:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004c26:	b153      	cbz	r3, 8004c3e <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004c28:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004c2a:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004c2c:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004c2e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 8004c32:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 8004c36:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8004c3a:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8004c3c:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8004c3e:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 8004c42:	f7fe fcf7 	bl	8003634 <HAL_CORDIC_MspInit>
 8004c46:	e7ef      	b.n	8004c28 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8004c48:	2001      	movs	r0, #1
}
 8004c4a:	4770      	bx	lr

08004c4c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c4c:	4908      	ldr	r1, [pc, #32]	; (8004c70 <HAL_NVIC_SetPriorityGrouping+0x24>)
 8004c4e:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c50:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c52:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c54:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8004c58:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c5a:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004c68:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8004c6c:	60cb      	str	r3, [r1, #12]
 8004c6e:	4770      	bx	lr
 8004c70:	e000ed00 	.word	0xe000ed00

08004c74 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c74:	4b19      	ldr	r3, [pc, #100]	; (8004cdc <HAL_NVIC_SetPriority+0x68>)
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c7c:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c7e:	f1c3 0507 	rsb	r5, r3, #7
 8004c82:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c84:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c88:	bf28      	it	cs
 8004c8a:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c8c:	2c06      	cmp	r4, #6
 8004c8e:	d919      	bls.n	8004cc4 <HAL_NVIC_SetPriority+0x50>
 8004c90:	3b03      	subs	r3, #3
 8004c92:	f04f 34ff 	mov.w	r4, #4294967295
 8004c96:	409c      	lsls	r4, r3
 8004c98:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c9c:	f04f 34ff 	mov.w	r4, #4294967295
 8004ca0:	40ac      	lsls	r4, r5
 8004ca2:	ea21 0104 	bic.w	r1, r1, r4
 8004ca6:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8004ca8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004caa:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8004cae:	db0c      	blt.n	8004cca <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cb0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004cb4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004cb8:	0109      	lsls	r1, r1, #4
 8004cba:	b2c9      	uxtb	r1, r1
 8004cbc:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004cc0:	bc30      	pop	{r4, r5}
 8004cc2:	4770      	bx	lr
 8004cc4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	e7e8      	b.n	8004c9c <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cca:	4b05      	ldr	r3, [pc, #20]	; (8004ce0 <HAL_NVIC_SetPriority+0x6c>)
 8004ccc:	f000 000f 	and.w	r0, r0, #15
 8004cd0:	0109      	lsls	r1, r1, #4
 8004cd2:	4403      	add	r3, r0
 8004cd4:	b2c9      	uxtb	r1, r1
 8004cd6:	7619      	strb	r1, [r3, #24]
 8004cd8:	bc30      	pop	{r4, r5}
 8004cda:	4770      	bx	lr
 8004cdc:	e000ed00 	.word	0xe000ed00
 8004ce0:	e000ecfc 	.word	0xe000ecfc

08004ce4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	db07      	blt.n	8004cf8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ce8:	4a04      	ldr	r2, [pc, #16]	; (8004cfc <HAL_NVIC_EnableIRQ+0x18>)
 8004cea:	f000 011f 	and.w	r1, r0, #31
 8004cee:	2301      	movs	r3, #1
 8004cf0:	0940      	lsrs	r0, r0, #5
 8004cf2:	408b      	lsls	r3, r1
 8004cf4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	e000e100 	.word	0xe000e100

08004d00 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d00:	3801      	subs	r0, #1
 8004d02:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004d06:	d20e      	bcs.n	8004d26 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d08:	4b08      	ldr	r3, [pc, #32]	; (8004d2c <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d0a:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d0c:	4c08      	ldr	r4, [pc, #32]	; (8004d30 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d0e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d10:	20f0      	movs	r0, #240	; 0xf0
 8004d12:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d16:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d18:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d1a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d1c:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 8004d1e:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d22:	6019      	str	r1, [r3, #0]
 8004d24:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004d26:	2001      	movs	r0, #1
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	e000e010 	.word	0xe000e010
 8004d30:	e000ed00 	.word	0xe000ed00

08004d34 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop

08004d38 <HAL_SYSTICK_IRQHandler>:
{
 8004d38:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8004d3a:	f7ff fffb 	bl	8004d34 <HAL_SYSTICK_Callback>
}
 8004d3e:	bd08      	pop	{r3, pc}

08004d40 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8004d40:	b188      	cbz	r0, 8004d66 <HAL_DAC_Init+0x26>
{
 8004d42:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004d44:	7903      	ldrb	r3, [r0, #4]
 8004d46:	4604      	mov	r4, r0
 8004d48:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004d4c:	b13b      	cbz	r3, 8004d5e <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004d4e:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d50:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004d52:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d54:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004d56:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8004d58:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8004d5a:	4618      	mov	r0, r3
}
 8004d5c:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8004d5e:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8004d60:	f7fe fc80 	bl	8003664 <HAL_DAC_MspInit>
 8004d64:	e7f3      	b.n	8004d4e <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8004d66:	2001      	movs	r0, #1
}
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop

08004d6c <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004d70:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004d72:	688f      	ldr	r7, [r1, #8]
  __HAL_LOCK(hdac);
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	f000 80c5 	beq.w	8004f04 <HAL_DAC_ConfigChannel+0x198>
 8004d7a:	4614      	mov	r4, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d7c:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 8004d7e:	2201      	movs	r2, #1

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004d80:	2f04      	cmp	r7, #4
 8004d82:	4606      	mov	r6, r0
 8004d84:	460d      	mov	r5, r1
  __HAL_LOCK(hdac);
 8004d86:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d88:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004d8a:	d077      	beq.n	8004e7c <HAL_DAC_ConfigChannel+0x110>
 8004d8c:	6803      	ldr	r3, [r0, #0]
 8004d8e:	f004 0410 	and.w	r4, r4, #16
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004d92:	69ea      	ldr	r2, [r5, #28]
 8004d94:	2a01      	cmp	r2, #1
 8004d96:	d108      	bne.n	8004daa <HAL_DAC_ConfigChannel+0x3e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004d98:	6b99      	ldr	r1, [r3, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d9a:	6a2a      	ldr	r2, [r5, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004d9c:	201f      	movs	r0, #31
 8004d9e:	40a0      	lsls	r0, r4
 8004da0:	ea21 0100 	bic.w	r1, r1, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004da4:	40a2      	lsls	r2, r4
 8004da6:	430a      	orrs	r2, r1
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004da8:	639a      	str	r2, [r3, #56]	; 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004daa:	69a9      	ldr	r1, [r5, #24]
  tmpreg1 = hdac->Instance->MCR;
 8004dac:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004dae:	2207      	movs	r2, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004db0:	2901      	cmp	r1, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004db2:	fa02 fc04 	lsl.w	ip, r2, r4
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004db6:	696a      	ldr	r2, [r5, #20]
 8004db8:	d05e      	beq.n	8004e78 <HAL_DAC_ConfigChannel+0x10c>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004dba:	2902      	cmp	r1, #2
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004dbc:	bf16      	itet	ne
 8004dbe:	fab2 f182 	clzne	r1, r2
    connectOnChip = DAC_MCR_MODE1_0;
 8004dc2:	2101      	moveq	r1, #1
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004dc4:	0949      	lsrne	r1, r1, #5
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004dc6:	4311      	orrs	r1, r2
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004dc8:	792a      	ldrb	r2, [r5, #4]
 8004dca:	2a01      	cmp	r2, #1
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004dcc:	f44f 7200 	mov.w	r2, #512	; 0x200
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004dd0:	f44f 7880 	mov.w	r8, #256	; 0x100
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004dd4:	fa02 f204 	lsl.w	r2, r2, r4
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004dd8:	fa08 f804 	lsl.w	r8, r8, r4
 8004ddc:	ea42 020c 	orr.w	r2, r2, ip
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004de0:	ea47 0701 	orr.w	r7, r7, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004de4:	ea20 0202 	bic.w	r2, r0, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004de8:	7969      	ldrb	r1, [r5, #5]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004dea:	ea6f 0808 	mvn.w	r8, r8
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004dee:	ea08 0802 	and.w	r8, r8, r2
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004df2:	682a      	ldr	r2, [r5, #0]
 8004df4:	bf08      	it	eq
 8004df6:	f447 7780 	orreq.w	r7, r7, #256	; 0x100
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004dfa:	2901      	cmp	r1, #1
 8004dfc:	bf08      	it	eq
 8004dfe:	f447 7700 	orreq.w	r7, r7, #512	; 0x200
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004e02:	2a02      	cmp	r2, #2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004e04:	f428 4840 	bic.w	r8, r8, #49152	; 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004e08:	d073      	beq.n	8004ef2 <HAL_DAC_ConfigChannel+0x186>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004e0a:	ea48 0802 	orr.w	r8, r8, r2
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004e0e:	40a7      	lsls	r7, r4
 8004e10:	ea47 0708 	orr.w	r7, r7, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004e14:	63df      	str	r7, [r3, #60]	; 0x3c
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004e16:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004e1a:	6818      	ldr	r0, [r3, #0]
 8004e1c:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 8004e20:	40a5      	lsls	r5, r4
 8004e22:	ea20 0005 	bic.w	r0, r0, r5
 8004e26:	6018      	str	r0, [r3, #0]
  tmpreg1 = hdac->Instance->CR;
 8004e28:	6818      	ldr	r0, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004e2a:	f640 75fe 	movw	r5, #4094	; 0xffe
 8004e2e:	40a5      	lsls	r5, r4
 8004e30:	ea20 0505 	bic.w	r5, r0, r5
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004e34:	fa01 f004 	lsl.w	r0, r1, r4
 8004e38:	4328      	orrs	r0, r5
  hdac->Instance->CR = tmpreg1;
 8004e3a:	6018      	str	r0, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004e3c:	6818      	ldr	r0, [r3, #0]
 8004e3e:	25c0      	movs	r5, #192	; 0xc0
 8004e40:	40a5      	lsls	r5, r4
 8004e42:	ea20 0005 	bic.w	r0, r0, r5
 8004e46:	6018      	str	r0, [r3, #0]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004e48:	0192      	lsls	r2, r2, #6
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004e4a:	6e18      	ldr	r0, [r3, #96]	; 0x60
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004e4c:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004e50:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004e54:	f640 750f 	movw	r5, #3855	; 0xf0f
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004e58:	430a      	orrs	r2, r1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004e5a:	fa05 f104 	lsl.w	r1, r5, r4
 8004e5e:	fa02 f404 	lsl.w	r4, r2, r4
 8004e62:	ea20 0201 	bic.w	r2, r0, r1
 8004e66:	4314      	orrs	r4, r2
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004e68:	2101      	movs	r1, #1

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004e6a:	2200      	movs	r2, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8004e6c:	661c      	str	r4, [r3, #96]	; 0x60

  /* Return function status */
  return HAL_OK;
 8004e6e:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 8004e70:	7131      	strb	r1, [r6, #4]
  __HAL_UNLOCK(hdac);
 8004e72:	7172      	strb	r2, [r6, #5]
}
 8004e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 8004e78:	2100      	movs	r1, #0
 8004e7a:	e7a4      	b.n	8004dc6 <HAL_DAC_ConfigChannel+0x5a>
    tickstart = HAL_GetTick();
 8004e7c:	f7fe ff36 	bl	8003cec <HAL_GetTick>
 8004e80:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8004e82:	b12c      	cbz	r4, 8004e90 <HAL_DAC_ConfigChannel+0x124>
 8004e84:	e014      	b.n	8004eb0 <HAL_DAC_ConfigChannel+0x144>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004e86:	f7fe ff31 	bl	8003cec <HAL_GetTick>
 8004e8a:	1bc3      	subs	r3, r0, r7
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d83c      	bhi.n	8004f0a <HAL_DAC_ConfigChannel+0x19e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004e90:	6833      	ldr	r3, [r6, #0]
 8004e92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e94:	041b      	lsls	r3, r3, #16
 8004e96:	d4f6      	bmi.n	8004e86 <HAL_DAC_ConfigChannel+0x11a>
      HAL_Delay(1);
 8004e98:	2001      	movs	r0, #1
 8004e9a:	f7fe ff2d 	bl	8003cf8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004e9e:	6833      	ldr	r3, [r6, #0]
 8004ea0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8004ea2:	641a      	str	r2, [r3, #64]	; 0x40
 8004ea4:	e00e      	b.n	8004ec4 <HAL_DAC_ConfigChannel+0x158>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004ea6:	f7fe ff21 	bl	8003cec <HAL_GetTick>
 8004eaa:	1bc3      	subs	r3, r0, r7
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d82c      	bhi.n	8004f0a <HAL_DAC_ConfigChannel+0x19e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004eb0:	6833      	ldr	r3, [r6, #0]
 8004eb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	dbf6      	blt.n	8004ea6 <HAL_DAC_ConfigChannel+0x13a>
      HAL_Delay(1U);
 8004eb8:	2001      	movs	r0, #1
 8004eba:	f7fe ff1d 	bl	8003cf8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004ebe:	6833      	ldr	r3, [r6, #0]
 8004ec0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8004ec2:	645a      	str	r2, [r3, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004ec4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ec6:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8004ec8:	68af      	ldr	r7, [r5, #8]
 8004eca:	f004 0410 	and.w	r4, r4, #16
 8004ece:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8004ed2:	40a0      	lsls	r0, r4
 8004ed4:	ea22 0200 	bic.w	r2, r2, r0
 8004ed8:	40a1      	lsls	r1, r4
 8004eda:	430a      	orrs	r2, r1
 8004edc:	649a      	str	r2, [r3, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004ede:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ee0:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8004ee2:	20ff      	movs	r0, #255	; 0xff
 8004ee4:	40a0      	lsls	r0, r4
 8004ee6:	ea22 0200 	bic.w	r2, r2, r0
 8004eea:	40a1      	lsls	r1, r4
 8004eec:	430a      	orrs	r2, r1
 8004eee:	64da      	str	r2, [r3, #76]	; 0x4c
 8004ef0:	e74f      	b.n	8004d92 <HAL_DAC_ConfigChannel+0x26>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004ef2:	f000 fe4b 	bl	8005b8c <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004ef6:	4b0c      	ldr	r3, [pc, #48]	; (8004f28 <HAL_DAC_ConfigChannel+0x1bc>)
 8004ef8:	4298      	cmp	r0, r3
 8004efa:	d90e      	bls.n	8004f1a <HAL_DAC_ConfigChannel+0x1ae>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004efc:	6833      	ldr	r3, [r6, #0]
 8004efe:	f448 4800 	orr.w	r8, r8, #32768	; 0x8000
 8004f02:	e784      	b.n	8004e0e <HAL_DAC_ConfigChannel+0xa2>
  __HAL_LOCK(hdac);
 8004f04:	2002      	movs	r0, #2
}
 8004f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004f0a:	6933      	ldr	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004f0c:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004f0e:	f043 0308 	orr.w	r3, r3, #8
 8004f12:	6133      	str	r3, [r6, #16]
          return HAL_TIMEOUT;
 8004f14:	4610      	mov	r0, r2
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004f16:	7132      	strb	r2, [r6, #4]
          return HAL_TIMEOUT;
 8004f18:	e7ac      	b.n	8004e74 <HAL_DAC_ConfigChannel+0x108>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004f1a:	4b04      	ldr	r3, [pc, #16]	; (8004f2c <HAL_DAC_ConfigChannel+0x1c0>)
 8004f1c:	4298      	cmp	r0, r3
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004f1e:	bf88      	it	hi
 8004f20:	f448 4880 	orrhi.w	r8, r8, #16384	; 0x4000
 8004f24:	6833      	ldr	r3, [r6, #0]
 8004f26:	e772      	b.n	8004e0e <HAL_DAC_ConfigChannel+0xa2>
 8004f28:	09896800 	.word	0x09896800
 8004f2c:	04c4b400 	.word	0x04c4b400

08004f30 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004f30:	2800      	cmp	r0, #0
 8004f32:	d07d      	beq.n	8005030 <HAL_DMA_Init+0x100>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f34:	4a3f      	ldr	r2, [pc, #252]	; (8005034 <HAL_DMA_Init+0x104>)
 8004f36:	4603      	mov	r3, r0
 8004f38:	6800      	ldr	r0, [r0, #0]
 8004f3a:	4290      	cmp	r0, r2
{
 8004f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f40:	d962      	bls.n	8005008 <HAL_DMA_Init+0xd8>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004f42:	493d      	ldr	r1, [pc, #244]	; (8005038 <HAL_DMA_Init+0x108>)
 8004f44:	4a3d      	ldr	r2, [pc, #244]	; (800503c <HAL_DMA_Init+0x10c>)
    hdma->DmaBaseAddress = DMA2;
 8004f46:	4c3e      	ldr	r4, [pc, #248]	; (8005040 <HAL_DMA_Init+0x110>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004f48:	4401      	add	r1, r0
 8004f4a:	fba2 2101 	umull	r2, r1, r2, r1
 8004f4e:	0909      	lsrs	r1, r1, #4
 8004f50:	0089      	lsls	r1, r1, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004f52:	e9d3 7202 	ldrd	r7, r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f56:	691e      	ldr	r6, [r3, #16]
 8004f58:	641c      	str	r4, [r3, #64]	; 0x40
  tmp |=  hdma->Init.Direction        |
 8004f5a:	433a      	orrs	r2, r7
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f5c:	695c      	ldr	r4, [r3, #20]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f5e:	699d      	ldr	r5, [r3, #24]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004f60:	f8df e0f4 	ldr.w	lr, [pc, #244]	; 8005058 <HAL_DMA_Init+0x128>
 8004f64:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8005034 <HAL_DMA_Init+0x104>
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f68:	4332      	orrs	r2, r6
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f6a:	f04f 0c02 	mov.w	ip, #2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f6e:	4322      	orrs	r2, r4
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f70:	f883 c025 	strb.w	ip, [r3, #37]	; 0x25
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f74:	4c31      	ldr	r4, [pc, #196]	; (800503c <HAL_DMA_Init+0x10c>)
  tmp = hdma->Instance->CCR;
 8004f76:	f8d0 c000 	ldr.w	ip, [r0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f7a:	69de      	ldr	r6, [r3, #28]
 8004f7c:	6459      	str	r1, [r3, #68]	; 0x44
 8004f7e:	432a      	orrs	r2, r5
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f80:	b2c5      	uxtb	r5, r0
 8004f82:	3d08      	subs	r5, #8
 8004f84:	fba4 4505 	umull	r4, r5, r4, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f88:	6a1c      	ldr	r4, [r3, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f8a:	4332      	orrs	r2, r6
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004f8c:	f42c 4cff 	bic.w	ip, ip, #32640	; 0x7f80
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004f90:	4e2c      	ldr	r6, [pc, #176]	; (8005044 <HAL_DMA_Init+0x114>)
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f92:	4322      	orrs	r2, r4
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004f94:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004f98:	f3c5 1404 	ubfx	r4, r5, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004f9c:	4540      	cmp	r0, r8
 8004f9e:	bf88      	it	hi
 8004fa0:	4676      	movhi	r6, lr
  tmp |=  hdma->Init.Direction        |
 8004fa2:	ea42 020c 	orr.w	r2, r2, ip
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004fa6:	2501      	movs	r5, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004fa8:	f8df c0b0 	ldr.w	ip, [pc, #176]	; 800505c <HAL_DMA_Init+0x12c>
  hdma->Instance->CCR = tmp;
 8004fac:	6002      	str	r2, [r0, #0]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004fae:	eb01 0e06 	add.w	lr, r1, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004fb2:	fa05 f404 	lsl.w	r4, r5, r4
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004fb6:	f5b7 4f80 	cmp.w	r7, #16384	; 0x4000
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004fba:	e9c3 ec12 	strd	lr, ip, [r3, #72]	; 0x48
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004fbe:	ea4f 0191 	mov.w	r1, r1, lsr #2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004fc2:	651c      	str	r4, [r3, #80]	; 0x50
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004fc4:	d029      	beq.n	800501a <HAL_DMA_Init+0xea>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004fc6:	6858      	ldr	r0, [r3, #4]
 8004fc8:	b2c2      	uxtb	r2, r0
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004fca:	3801      	subs	r0, #1
 8004fcc:	2803      	cmp	r0, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004fce:	f846 2021 	str.w	r2, [r6, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004fd2:	f8cc 4004 	str.w	r4, [ip, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004fd6:	d826      	bhi.n	8005026 <HAL_DMA_Init+0xf6>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004fd8:	491b      	ldr	r1, [pc, #108]	; (8005048 <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004fda:	481c      	ldr	r0, [pc, #112]	; (800504c <HAL_DMA_Init+0x11c>)
 8004fdc:	6598      	str	r0, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004fde:	4411      	add	r1, r2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004fe0:	3a01      	subs	r2, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004fe2:	0089      	lsls	r1, r1, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004fe4:	f002 021f 	and.w	r2, r2, #31
 8004fe8:	fa05 f202 	lsl.w	r2, r5, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004fec:	2400      	movs	r4, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004fee:	6559      	str	r1, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004ff0:	65da      	str	r2, [r3, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004ff2:	600c      	str	r4, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ff4:	6042      	str	r2, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ff6:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8004ff8:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ffa:	63d8      	str	r0, [r3, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8004ffc:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8005000:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
}
 8005004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005008:	4911      	ldr	r1, [pc, #68]	; (8005050 <HAL_DMA_Init+0x120>)
 800500a:	4a0c      	ldr	r2, [pc, #48]	; (800503c <HAL_DMA_Init+0x10c>)
    hdma->DmaBaseAddress = DMA1;
 800500c:	4c11      	ldr	r4, [pc, #68]	; (8005054 <HAL_DMA_Init+0x124>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800500e:	4401      	add	r1, r0
 8005010:	fba2 2101 	umull	r2, r1, r2, r1
 8005014:	0909      	lsrs	r1, r1, #4
 8005016:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8005018:	e79b      	b.n	8004f52 <HAL_DMA_Init+0x22>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800501a:	2200      	movs	r2, #0
 800501c:	605a      	str	r2, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800501e:	f846 2021 	str.w	r2, [r6, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005022:	f8cc 4004 	str.w	r4, [ip, #4]
    hdma->DMAmuxRequestGen = 0U;
 8005026:	2200      	movs	r2, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8005028:	e9c3 2215 	strd	r2, r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800502c:	65da      	str	r2, [r3, #92]	; 0x5c
 800502e:	e7e2      	b.n	8004ff6 <HAL_DMA_Init+0xc6>
    return HAL_ERROR;
 8005030:	2001      	movs	r0, #1
}
 8005032:	4770      	bx	lr
 8005034:	40020407 	.word	0x40020407
 8005038:	bffdfbf8 	.word	0xbffdfbf8
 800503c:	cccccccd 	.word	0xcccccccd
 8005040:	40020400 	.word	0x40020400
 8005044:	40020800 	.word	0x40020800
 8005048:	1000823f 	.word	0x1000823f
 800504c:	40020940 	.word	0x40020940
 8005050:	bffdfff8 	.word	0xbffdfff8
 8005054:	40020000 	.word	0x40020000
 8005058:	40020820 	.word	0x40020820
 800505c:	40020880 	.word	0x40020880

08005060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005064:	680e      	ldr	r6, [r1, #0]
{
 8005066:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005068:	2e00      	cmp	r6, #0
 800506a:	f000 808b 	beq.w	8005184 <HAL_GPIO_Init+0x124>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800506e:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 8005244 <HAL_GPIO_Init+0x1e4>
  uint32_t position = 0x00U;
 8005072:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005074:	2201      	movs	r2, #1
 8005076:	fa02 f403 	lsl.w	r4, r2, r3
    if (iocurrent != 0x00u)
 800507a:	ea14 0c06 	ands.w	ip, r4, r6
 800507e:	d07c      	beq.n	800517a <HAL_GPIO_Init+0x11a>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005080:	684d      	ldr	r5, [r1, #4]
 8005082:	f025 0a10 	bic.w	sl, r5, #16
 8005086:	f10a 32ff 	add.w	r2, sl, #4294967295
 800508a:	2a01      	cmp	r2, #1
 800508c:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005090:	f04f 0203 	mov.w	r2, #3
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005094:	d979      	bls.n	800518a <HAL_GPIO_Init+0x12a>
      temp = GPIOx->PUPDR;
 8005096:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005098:	688c      	ldr	r4, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800509a:	fa02 f208 	lsl.w	r2, r2, r8
 800509e:	ea27 0702 	bic.w	r7, r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050a2:	fa04 f408 	lsl.w	r4, r4, r8
 80050a6:	433c      	orrs	r4, r7
      GPIOx->PUPDR = temp;
 80050a8:	60c4      	str	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80050aa:	43d7      	mvns	r7, r2
      temp = GPIOx->MODER;
 80050ac:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050ae:	f005 0203 	and.w	r2, r5, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80050b2:	4027      	ands	r7, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050b4:	fa02 f208 	lsl.w	r2, r2, r8
 80050b8:	433a      	orrs	r2, r7
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80050ba:	00ec      	lsls	r4, r5, #3
      GPIOx->MODER = temp;
 80050bc:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80050be:	d55c      	bpl.n	800517a <HAL_GPIO_Init+0x11a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050c0:	4c5a      	ldr	r4, [pc, #360]	; (800522c <HAL_GPIO_Init+0x1cc>)
 80050c2:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80050c4:	f042 0201 	orr.w	r2, r2, #1
 80050c8:	6622      	str	r2, [r4, #96]	; 0x60
 80050ca:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80050cc:	f023 0403 	bic.w	r4, r3, #3
 80050d0:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 80050d4:	f002 0201 	and.w	r2, r2, #1
 80050d8:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 80050dc:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80050de:	f003 0203 	and.w	r2, r3, #3
 80050e2:	ea4f 0982 	mov.w	r9, r2, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050e6:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80050e8:	68a7      	ldr	r7, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80050ea:	220f      	movs	r2, #15
 80050ec:	fa02 f809 	lsl.w	r8, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80050f0:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80050f4:	ea27 0708 	bic.w	r7, r7, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80050f8:	d018      	beq.n	800512c <HAL_GPIO_Init+0xcc>
 80050fa:	4a4d      	ldr	r2, [pc, #308]	; (8005230 <HAL_GPIO_Init+0x1d0>)
 80050fc:	4290      	cmp	r0, r2
 80050fe:	f000 8084 	beq.w	800520a <HAL_GPIO_Init+0x1aa>
 8005102:	4a4c      	ldr	r2, [pc, #304]	; (8005234 <HAL_GPIO_Init+0x1d4>)
 8005104:	4290      	cmp	r0, r2
 8005106:	f000 8085 	beq.w	8005214 <HAL_GPIO_Init+0x1b4>
 800510a:	4a4b      	ldr	r2, [pc, #300]	; (8005238 <HAL_GPIO_Init+0x1d8>)
 800510c:	4290      	cmp	r0, r2
 800510e:	d076      	beq.n	80051fe <HAL_GPIO_Init+0x19e>
 8005110:	4a4a      	ldr	r2, [pc, #296]	; (800523c <HAL_GPIO_Init+0x1dc>)
 8005112:	4290      	cmp	r0, r2
 8005114:	f000 8084 	beq.w	8005220 <HAL_GPIO_Init+0x1c0>
 8005118:	4a49      	ldr	r2, [pc, #292]	; (8005240 <HAL_GPIO_Init+0x1e0>)
 800511a:	4290      	cmp	r0, r2
 800511c:	bf0c      	ite	eq
 800511e:	f04f 0805 	moveq.w	r8, #5
 8005122:	f04f 0806 	movne.w	r8, #6
 8005126:	fa08 f209 	lsl.w	r2, r8, r9
 800512a:	4317      	orrs	r7, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 800512c:	60a7      	str	r7, [r4, #8]
        temp = EXTI->IMR1;
 800512e:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 8005132:	ea6f 070c 	mvn.w	r7, ip
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005136:	03ea      	lsls	r2, r5, #15
        temp &= ~(iocurrent);
 8005138:	bf54      	ite	pl
 800513a:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 800513c:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR1 = temp;
 8005140:	f8ce 4000 	str.w	r4, [lr]

        temp = EXTI->EMR1;
 8005144:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005148:	03aa      	lsls	r2, r5, #14
        temp &= ~(iocurrent);
 800514a:	bf54      	ite	pl
 800514c:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 800514e:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR1 = temp;
 8005152:	f8ce 4004 	str.w	r4, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005156:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800515a:	02ea      	lsls	r2, r5, #11
        temp &= ~(iocurrent);
 800515c:	bf54      	ite	pl
 800515e:	403c      	andpl	r4, r7
        {
          temp |= iocurrent;
 8005160:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR1 = temp;
 8005164:	f8ce 4008 	str.w	r4, [lr, #8]

        temp = EXTI->FTSR1;
 8005168:	f8de 200c 	ldr.w	r2, [lr, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800516c:	02ac      	lsls	r4, r5, #10
        temp &= ~(iocurrent);
 800516e:	bf54      	ite	pl
 8005170:	403a      	andpl	r2, r7
        {
          temp |= iocurrent;
 8005172:	ea4c 0202 	orrmi.w	r2, ip, r2
        }
        EXTI->FTSR1 = temp;
 8005176:	f8ce 200c 	str.w	r2, [lr, #12]
      }
    }

    position++;
 800517a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 800517c:	fa36 f203 	lsrs.w	r2, r6, r3
 8005180:	f47f af78 	bne.w	8005074 <HAL_GPIO_Init+0x14>
  }
}
 8005184:	b003      	add	sp, #12
 8005186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800518a:	6887      	ldr	r7, [r0, #8]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800518c:	f8d1 9008 	ldr.w	r9, [r1, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005190:	fa02 f208 	lsl.w	r2, r2, r8
 8005194:	ea27 0b02 	bic.w	fp, r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005198:	68cf      	ldr	r7, [r1, #12]
 800519a:	fa07 f708 	lsl.w	r7, r7, r8
 800519e:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 80051a2:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80051a4:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80051a6:	f3c5 1b00 	ubfx	fp, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80051aa:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80051ae:	465c      	mov	r4, fp
 80051b0:	409c      	lsls	r4, r3
 80051b2:	433c      	orrs	r4, r7
        GPIOx->OTYPER = temp;
 80051b4:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 80051b6:	68c4      	ldr	r4, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051b8:	fa09 f908 	lsl.w	r9, r9, r8
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80051bc:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051c0:	ea49 0404 	orr.w	r4, r9, r4
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051c4:	f1ba 0f02 	cmp.w	sl, #2
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80051c8:	ea6f 0702 	mvn.w	r7, r2
      GPIOx->PUPDR = temp;
 80051cc:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051ce:	f47f af6d 	bne.w	80050ac <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 80051d2:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80051d6:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80051da:	f003 0207 	and.w	r2, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80051de:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80051e2:	0092      	lsls	r2, r2, #2
 80051e4:	f04f 0a0f 	mov.w	sl, #15
 80051e8:	fa0a fb02 	lsl.w	fp, sl, r2
 80051ec:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80051f0:	690c      	ldr	r4, [r1, #16]
 80051f2:	4094      	lsls	r4, r2
 80051f4:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 80051f8:	f8c9 4020 	str.w	r4, [r9, #32]
 80051fc:	e756      	b.n	80050ac <HAL_GPIO_Init+0x4c>
 80051fe:	f04f 0803 	mov.w	r8, #3
 8005202:	fa08 f209 	lsl.w	r2, r8, r9
 8005206:	4317      	orrs	r7, r2
 8005208:	e790      	b.n	800512c <HAL_GPIO_Init+0xcc>
 800520a:	2201      	movs	r2, #1
 800520c:	fa02 f209 	lsl.w	r2, r2, r9
 8005210:	4317      	orrs	r7, r2
 8005212:	e78b      	b.n	800512c <HAL_GPIO_Init+0xcc>
 8005214:	f04f 0802 	mov.w	r8, #2
 8005218:	fa08 f209 	lsl.w	r2, r8, r9
 800521c:	4317      	orrs	r7, r2
 800521e:	e785      	b.n	800512c <HAL_GPIO_Init+0xcc>
 8005220:	f04f 0804 	mov.w	r8, #4
 8005224:	fa08 f209 	lsl.w	r2, r8, r9
 8005228:	4317      	orrs	r7, r2
 800522a:	e77f      	b.n	800512c <HAL_GPIO_Init+0xcc>
 800522c:	40021000 	.word	0x40021000
 8005230:	48000400 	.word	0x48000400
 8005234:	48000800 	.word	0x48000800
 8005238:	48000c00 	.word	0x48000c00
 800523c:	48001000 	.word	0x48001000
 8005240:	48001400 	.word	0x48001400
 8005244:	40010400 	.word	0x40010400

08005248 <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8005248:	2800      	cmp	r0, #0
 800524a:	d07d      	beq.n	8005348 <HAL_OPAMP_Init+0x100>
{
 800524c:	b570      	push	{r4, r5, r6, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800524e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005252:	2b05      	cmp	r3, #5
{
 8005254:	b082      	sub	sp, #8
 8005256:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005258:	d057      	beq.n	800530a <HAL_OPAMP_Init+0xc2>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 800525a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800525e:	2b02      	cmp	r3, #2
 8005260:	d053      	beq.n	800530a <HAL_OPAMP_Init+0xc2>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005262:	4b3a      	ldr	r3, [pc, #232]	; (800534c <HAL_OPAMP_Init+0x104>)
 8005264:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005266:	f042 0201 	orr.w	r2, r2, #1
 800526a:	661a      	str	r2, [r3, #96]	; 0x60
 800526c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	9301      	str	r3, [sp, #4]
 8005274:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005276:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800527a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800527e:	b90b      	cbnz	r3, 8005284 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8005280:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8005284:	4620      	mov	r0, r4
 8005286:	f7fe fa05 	bl	8003694 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 800528a:	68a3      	ldr	r3, [r4, #8]
 800528c:	f023 0220 	bic.w	r2, r3, #32
 8005290:	2a40      	cmp	r2, #64	; 0x40
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005292:	6822      	ldr	r2, [r4, #0]
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005294:	d03c      	beq.n	8005310 <HAL_OPAMP_Init+0xc8>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005296:	6860      	ldr	r0, [r4, #4]
 8005298:	68e6      	ldr	r6, [r4, #12]
 800529a:	6811      	ldr	r1, [r2, #0]
 800529c:	6925      	ldr	r5, [r4, #16]
 800529e:	4303      	orrs	r3, r0
 80052a0:	4333      	orrs	r3, r6
 80052a2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 80052a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80052a6:	432b      	orrs	r3, r5
      MODIFY_REG(hopamp->Instance->CSR,
 80052a8:	f021 0110 	bic.w	r1, r1, #16
      MODIFY_REG(hopamp->Instance->CSR,
 80052ac:	6aa5      	ldr	r5, [r4, #40]	; 0x28
      MODIFY_REG(hopamp->Instance->CSR,
 80052ae:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 80052b0:	4333      	orrs	r3, r6
 80052b2:	e9d4 600c 	ldrd	r6, r0, [r4, #48]	; 0x30
      MODIFY_REG(hopamp->Instance->CSR,
 80052b6:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 80052b8:	432b      	orrs	r3, r5
 80052ba:	4925      	ldr	r1, [pc, #148]	; (8005350 <HAL_OPAMP_Init+0x108>)
 80052bc:	6815      	ldr	r5, [r2, #0]
 80052be:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 80052c2:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80052c6:	7d20      	ldrb	r0, [r4, #20]
 80052c8:	4029      	ands	r1, r5
 80052ca:	2801      	cmp	r0, #1
 80052cc:	ea43 0301 	orr.w	r3, r3, r1
 80052d0:	bf0c      	ite	eq
 80052d2:	f44f 7180 	moveq.w	r1, #256	; 0x100
 80052d6:	2100      	movne	r1, #0
 80052d8:	430b      	orrs	r3, r1
 80052da:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 80052dc:	6993      	ldr	r3, [r2, #24]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	db09      	blt.n	80052f6 <HAL_OPAMP_Init+0xae>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 80052e2:	e9d4 3506 	ldrd	r3, r5, [r4, #24]
 80052e6:	6a20      	ldr	r0, [r4, #32]
 80052e8:	6991      	ldr	r1, [r2, #24]
 80052ea:	432b      	orrs	r3, r5
 80052ec:	4303      	orrs	r3, r0
 80052ee:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80052f2:	430b      	orrs	r3, r1
 80052f4:	6193      	str	r3, [r2, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80052f6:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 80052fa:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 80052fe:	bb03      	cbnz	r3, 8005342 <HAL_OPAMP_Init+0xfa>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8005300:	2301      	movs	r3, #1
 8005302:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
  }
}
 8005306:	b002      	add	sp, #8
 8005308:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800530a:	2001      	movs	r0, #1
}
 800530c:	b002      	add	sp, #8
 800530e:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 8005310:	6866      	ldr	r6, [r4, #4]
 8005312:	6811      	ldr	r1, [r2, #0]
 8005314:	6920      	ldr	r0, [r4, #16]
 8005316:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005318:	4333      	orrs	r3, r6
 800531a:	4303      	orrs	r3, r0
 800531c:	f021 0110 	bic.w	r1, r1, #16
      MODIFY_REG(hopamp->Instance->CSR,
 8005320:	6a60      	ldr	r0, [r4, #36]	; 0x24
      MODIFY_REG(hopamp->Instance->CSR,
 8005322:	4329      	orrs	r1, r5
      MODIFY_REG(hopamp->Instance->CSR,
 8005324:	6aa5      	ldr	r5, [r4, #40]	; 0x28
      MODIFY_REG(hopamp->Instance->CSR,
 8005326:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8005328:	4303      	orrs	r3, r0
 800532a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800532c:	6816      	ldr	r6, [r2, #0]
 800532e:	4908      	ldr	r1, [pc, #32]	; (8005350 <HAL_OPAMP_Init+0x108>)
 8005330:	432b      	orrs	r3, r5
 8005332:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8005334:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8005338:	4031      	ands	r1, r6
 800533a:	7d20      	ldrb	r0, [r4, #20]
 800533c:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8005340:	e7c3      	b.n	80052ca <HAL_OPAMP_Init+0x82>
    return status;
 8005342:	2000      	movs	r0, #0
}
 8005344:	b002      	add	sp, #8
 8005346:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005348:	2001      	movs	r0, #1
}
 800534a:	4770      	bx	lr
 800534c:	40021000 	.word	0x40021000
 8005350:	e0003e11 	.word	0xe0003e11

08005354 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005354:	4a3b      	ldr	r2, [pc, #236]	; (8005444 <HAL_PWREx_ControlVoltageScaling+0xf0>)
{
 8005356:	b410      	push	{r4}
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005358:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800535a:	b968      	cbnz	r0, 8005378 <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800535c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005360:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005364:	d014      	beq.n	8005390 <HAL_PWREx_ControlVoltageScaling+0x3c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005366:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800536a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800536e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
}
 8005372:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005376:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005378:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800537c:	d02f      	beq.n	80053de <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800537e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005382:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005386:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005388:	2000      	movs	r0, #0
}
 800538a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800538e:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005390:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005394:	4b2c      	ldr	r3, [pc, #176]	; (8005448 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005396:	482d      	ldr	r0, [pc, #180]	; (800544c <HAL_PWREx_ControlVoltageScaling+0xf8>)
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005398:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800539c:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80053a0:	6811      	ldr	r1, [r2, #0]
 80053a2:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 80053a6:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80053aa:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053ac:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053ae:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053b0:	2332      	movs	r3, #50	; 0x32
 80053b2:	fb03 f304 	mul.w	r3, r3, r4
 80053b6:	fba0 0303 	umull	r0, r3, r0, r3
 80053ba:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053bc:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053be:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053c2:	d506      	bpl.n	80053d2 <HAL_PWREx_ControlVoltageScaling+0x7e>
 80053c4:	e000      	b.n	80053c8 <HAL_PWREx_ControlVoltageScaling+0x74>
 80053c6:	b123      	cbz	r3, 80053d2 <HAL_PWREx_ControlVoltageScaling+0x7e>
 80053c8:	6951      	ldr	r1, [r2, #20]
 80053ca:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80053cc:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053d0:	d4f9      	bmi.n	80053c6 <HAL_PWREx_ControlVoltageScaling+0x72>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80053d2:	4b1c      	ldr	r3, [pc, #112]	; (8005444 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	055c      	lsls	r4, r3, #21
 80053d8:	d5d6      	bpl.n	8005388 <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
 80053da:	2003      	movs	r0, #3
 80053dc:	e7c9      	b.n	8005372 <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80053e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053e6:	d009      	beq.n	80053fc <HAL_PWREx_ControlVoltageScaling+0xa8>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053e8:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
}
 80053ec:	f85d 4b04 	ldr.w	r4, [sp], #4
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 80053f4:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053f6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 80053fa:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053fc:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005400:	4b11      	ldr	r3, [pc, #68]	; (8005448 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005402:	4812      	ldr	r0, [pc, #72]	; (800544c <HAL_PWREx_ControlVoltageScaling+0xf8>)
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005404:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8005408:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800540c:	6811      	ldr	r1, [r2, #0]
 800540e:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8005412:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005416:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005418:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800541a:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800541c:	2332      	movs	r3, #50	; 0x32
 800541e:	fb03 f304 	mul.w	r3, r3, r4
 8005422:	fba0 0303 	umull	r0, r3, r0, r3
 8005426:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005428:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800542a:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800542e:	d5d0      	bpl.n	80053d2 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005430:	e001      	b.n	8005436 <HAL_PWREx_ControlVoltageScaling+0xe2>
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0cd      	beq.n	80053d2 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005436:	6951      	ldr	r1, [r2, #20]
 8005438:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 800543a:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800543e:	d5c8      	bpl.n	80053d2 <HAL_PWREx_ControlVoltageScaling+0x7e>
 8005440:	e7f7      	b.n	8005432 <HAL_PWREx_ControlVoltageScaling+0xde>
 8005442:	bf00      	nop
 8005444:	40007000 	.word	0x40007000
 8005448:	200005f4 	.word	0x200005f4
 800544c:	431bde83 	.word	0x431bde83

08005450 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005450:	4a02      	ldr	r2, [pc, #8]	; (800545c <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005452:	6893      	ldr	r3, [r2, #8]
 8005454:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005458:	6093      	str	r3, [r2, #8]
}
 800545a:	4770      	bx	lr
 800545c:	40007000 	.word	0x40007000

08005460 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005460:	2800      	cmp	r0, #0
 8005462:	f000 81c3 	beq.w	80057ec <HAL_RCC_OscConfig+0x38c>
{
 8005466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800546a:	6803      	ldr	r3, [r0, #0]
 800546c:	07d9      	lsls	r1, r3, #31
{
 800546e:	b082      	sub	sp, #8
 8005470:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005472:	d52d      	bpl.n	80054d0 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005474:	49b5      	ldr	r1, [pc, #724]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
 8005476:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005478:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800547a:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800547e:	2a0c      	cmp	r2, #12
 8005480:	f000 810a 	beq.w	8005698 <HAL_RCC_OscConfig+0x238>
 8005484:	2a08      	cmp	r2, #8
 8005486:	f000 810c 	beq.w	80056a2 <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800548a:	6863      	ldr	r3, [r4, #4]
 800548c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005490:	f000 8133 	beq.w	80056fa <HAL_RCC_OscConfig+0x29a>
 8005494:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005498:	f000 819b 	beq.w	80057d2 <HAL_RCC_OscConfig+0x372>
 800549c:	4dab      	ldr	r5, [pc, #684]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
 800549e:	682a      	ldr	r2, [r5, #0]
 80054a0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80054a4:	602a      	str	r2, [r5, #0]
 80054a6:	682a      	ldr	r2, [r5, #0]
 80054a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80054ac:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	f040 8128 	bne.w	8005704 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b4:	f7fe fc1a 	bl	8003cec <HAL_GetTick>
 80054b8:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054ba:	e005      	b.n	80054c8 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054bc:	f7fe fc16 	bl	8003cec <HAL_GetTick>
 80054c0:	1b80      	subs	r0, r0, r6
 80054c2:	2864      	cmp	r0, #100	; 0x64
 80054c4:	f200 813b 	bhi.w	800573e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054c8:	682b      	ldr	r3, [r5, #0]
 80054ca:	039f      	lsls	r7, r3, #14
 80054cc:	d4f6      	bmi.n	80054bc <HAL_RCC_OscConfig+0x5c>
 80054ce:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054d0:	079e      	lsls	r6, r3, #30
 80054d2:	d528      	bpl.n	8005526 <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054d4:	4a9d      	ldr	r2, [pc, #628]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
 80054d6:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054d8:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054da:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80054de:	2b0c      	cmp	r3, #12
 80054e0:	f000 80ec 	beq.w	80056bc <HAL_RCC_OscConfig+0x25c>
 80054e4:	2b04      	cmp	r3, #4
 80054e6:	f000 80ee 	beq.w	80056c6 <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80054ea:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054ec:	4d97      	ldr	r5, [pc, #604]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f000 8116 	beq.w	8005720 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 80054f4:	682b      	ldr	r3, [r5, #0]
 80054f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054fa:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054fc:	f7fe fbf6 	bl	8003cec <HAL_GetTick>
 8005500:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005502:	e005      	b.n	8005510 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005504:	f7fe fbf2 	bl	8003cec <HAL_GetTick>
 8005508:	1b80      	subs	r0, r0, r6
 800550a:	2802      	cmp	r0, #2
 800550c:	f200 8117 	bhi.w	800573e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005510:	682b      	ldr	r3, [r5, #0]
 8005512:	0558      	lsls	r0, r3, #21
 8005514:	d5f6      	bpl.n	8005504 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005516:	686b      	ldr	r3, [r5, #4]
 8005518:	6922      	ldr	r2, [r4, #16]
 800551a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800551e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005522:	606b      	str	r3, [r5, #4]
 8005524:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005526:	071a      	lsls	r2, r3, #28
 8005528:	d519      	bpl.n	800555e <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800552a:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800552c:	4d87      	ldr	r5, [pc, #540]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800552e:	2b00      	cmp	r3, #0
 8005530:	f000 809e 	beq.w	8005670 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8005534:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005538:	f043 0301 	orr.w	r3, r3, #1
 800553c:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005540:	f7fe fbd4 	bl	8003cec <HAL_GetTick>
 8005544:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005546:	e005      	b.n	8005554 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005548:	f7fe fbd0 	bl	8003cec <HAL_GetTick>
 800554c:	1b80      	subs	r0, r0, r6
 800554e:	2802      	cmp	r0, #2
 8005550:	f200 80f5 	bhi.w	800573e <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005554:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005558:	079f      	lsls	r7, r3, #30
 800555a:	d5f5      	bpl.n	8005548 <HAL_RCC_OscConfig+0xe8>
 800555c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800555e:	0759      	lsls	r1, r3, #29
 8005560:	d541      	bpl.n	80055e6 <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005562:	4b7a      	ldr	r3, [pc, #488]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
 8005564:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005566:	00d2      	lsls	r2, r2, #3
 8005568:	f100 80ed 	bmi.w	8005746 <HAL_RCC_OscConfig+0x2e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800556c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800556e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005572:	659a      	str	r2, [r3, #88]	; 0x58
 8005574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005576:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800557a:	9301      	str	r3, [sp, #4]
 800557c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800557e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005580:	4e73      	ldr	r6, [pc, #460]	; (8005750 <HAL_RCC_OscConfig+0x2f0>)
 8005582:	6833      	ldr	r3, [r6, #0]
 8005584:	05df      	lsls	r7, r3, #23
 8005586:	f140 8113 	bpl.w	80057b0 <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800558a:	68a3      	ldr	r3, [r4, #8]
 800558c:	2b01      	cmp	r3, #1
 800558e:	f000 80e3 	beq.w	8005758 <HAL_RCC_OscConfig+0x2f8>
 8005592:	2b05      	cmp	r3, #5
 8005594:	f000 8169 	beq.w	800586a <HAL_RCC_OscConfig+0x40a>
 8005598:	4e6c      	ldr	r6, [pc, #432]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
 800559a:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800559e:	f022 0201 	bic.w	r2, r2, #1
 80055a2:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 80055a6:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 80055aa:	f022 0204 	bic.w	r2, r2, #4
 80055ae:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	f040 80d7 	bne.w	8005766 <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055b8:	f7fe fb98 	bl	8003cec <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055bc:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80055c0:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80055c2:	e005      	b.n	80055d0 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055c4:	f7fe fb92 	bl	8003cec <HAL_GetTick>
 80055c8:	1bc0      	subs	r0, r0, r7
 80055ca:	4540      	cmp	r0, r8
 80055cc:	f200 80b7 	bhi.w	800573e <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80055d0:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 80055d4:	079a      	lsls	r2, r3, #30
 80055d6:	d4f5      	bmi.n	80055c4 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80055d8:	b125      	cbz	r5, 80055e4 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055da:	4a5c      	ldr	r2, [pc, #368]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
 80055dc:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80055de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055e2:	6593      	str	r3, [r2, #88]	; 0x58
 80055e4:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80055e6:	069b      	lsls	r3, r3, #26
 80055e8:	d518      	bpl.n	800561c <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80055ea:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80055ec:	4d57      	ldr	r5, [pc, #348]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	f000 80ca 	beq.w	8005788 <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 80055f4:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80055f8:	f043 0301 	orr.w	r3, r3, #1
 80055fc:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005600:	f7fe fb74 	bl	8003cec <HAL_GetTick>
 8005604:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005606:	e005      	b.n	8005614 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005608:	f7fe fb70 	bl	8003cec <HAL_GetTick>
 800560c:	1b80      	subs	r0, r0, r6
 800560e:	2802      	cmp	r0, #2
 8005610:	f200 8095 	bhi.w	800573e <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005614:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8005618:	079f      	lsls	r7, r3, #30
 800561a:	d5f5      	bpl.n	8005608 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800561c:	69e0      	ldr	r0, [r4, #28]
 800561e:	b318      	cbz	r0, 8005668 <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005620:	4d4a      	ldr	r5, [pc, #296]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
 8005622:	68ab      	ldr	r3, [r5, #8]
 8005624:	f003 030c 	and.w	r3, r3, #12
 8005628:	2b0c      	cmp	r3, #12
 800562a:	f000 812c 	beq.w	8005886 <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800562e:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005630:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8005632:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005636:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005638:	f000 80da 	beq.w	80057f0 <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800563c:	68eb      	ldr	r3, [r5, #12]
 800563e:	f023 0303 	bic.w	r3, r3, #3
 8005642:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005644:	68eb      	ldr	r3, [r5, #12]
 8005646:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800564a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800564e:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005650:	f7fe fb4c 	bl	8003cec <HAL_GetTick>
 8005654:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005656:	e004      	b.n	8005662 <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005658:	f7fe fb48 	bl	8003cec <HAL_GetTick>
 800565c:	1b00      	subs	r0, r0, r4
 800565e:	2802      	cmp	r0, #2
 8005660:	d86d      	bhi.n	800573e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005662:	682b      	ldr	r3, [r5, #0]
 8005664:	019b      	lsls	r3, r3, #6
 8005666:	d4f7      	bmi.n	8005658 <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8005668:	2000      	movs	r0, #0
}
 800566a:	b002      	add	sp, #8
 800566c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8005670:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005674:	f023 0301 	bic.w	r3, r3, #1
 8005678:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 800567c:	f7fe fb36 	bl	8003cec <HAL_GetTick>
 8005680:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005682:	e004      	b.n	800568e <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005684:	f7fe fb32 	bl	8003cec <HAL_GetTick>
 8005688:	1b80      	subs	r0, r0, r6
 800568a:	2802      	cmp	r0, #2
 800568c:	d857      	bhi.n	800573e <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800568e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005692:	0798      	lsls	r0, r3, #30
 8005694:	d4f6      	bmi.n	8005684 <HAL_RCC_OscConfig+0x224>
 8005696:	e761      	b.n	800555c <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005698:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800569c:	2903      	cmp	r1, #3
 800569e:	f47f aef4 	bne.w	800548a <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056a2:	4a2a      	ldr	r2, [pc, #168]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
 80056a4:	6812      	ldr	r2, [r2, #0]
 80056a6:	0392      	lsls	r2, r2, #14
 80056a8:	f57f af12 	bpl.w	80054d0 <HAL_RCC_OscConfig+0x70>
 80056ac:	6862      	ldr	r2, [r4, #4]
 80056ae:	2a00      	cmp	r2, #0
 80056b0:	f47f af0e 	bne.w	80054d0 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 80056b4:	2001      	movs	r0, #1
}
 80056b6:	b002      	add	sp, #8
 80056b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056bc:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80056c0:	2a02      	cmp	r2, #2
 80056c2:	f47f af12 	bne.w	80054ea <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056c6:	4b21      	ldr	r3, [pc, #132]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	055d      	lsls	r5, r3, #21
 80056cc:	d502      	bpl.n	80056d4 <HAL_RCC_OscConfig+0x274>
 80056ce:	68e3      	ldr	r3, [r4, #12]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d0ef      	beq.n	80056b4 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056d4:	4a1d      	ldr	r2, [pc, #116]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
 80056d6:	6920      	ldr	r0, [r4, #16]
 80056d8:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80056da:	491e      	ldr	r1, [pc, #120]	; (8005754 <HAL_RCC_OscConfig+0x2f4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056dc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80056e0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80056e4:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80056e6:	6808      	ldr	r0, [r1, #0]
 80056e8:	f7fe fabe 	bl	8003c68 <HAL_InitTick>
 80056ec:	2800      	cmp	r0, #0
 80056ee:	d1e1      	bne.n	80056b4 <HAL_RCC_OscConfig+0x254>
 80056f0:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056f2:	071a      	lsls	r2, r3, #28
 80056f4:	f57f af33 	bpl.w	800555e <HAL_RCC_OscConfig+0xfe>
 80056f8:	e717      	b.n	800552a <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056fa:	4a14      	ldr	r2, [pc, #80]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
 80056fc:	6813      	ldr	r3, [r2, #0]
 80056fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005702:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005704:	f7fe faf2 	bl	8003cec <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005708:	4e10      	ldr	r6, [pc, #64]	; (800574c <HAL_RCC_OscConfig+0x2ec>)
        tickstart = HAL_GetTick();
 800570a:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800570c:	e004      	b.n	8005718 <HAL_RCC_OscConfig+0x2b8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800570e:	f7fe faed 	bl	8003cec <HAL_GetTick>
 8005712:	1b40      	subs	r0, r0, r5
 8005714:	2864      	cmp	r0, #100	; 0x64
 8005716:	d812      	bhi.n	800573e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005718:	6833      	ldr	r3, [r6, #0]
 800571a:	039b      	lsls	r3, r3, #14
 800571c:	d5f7      	bpl.n	800570e <HAL_RCC_OscConfig+0x2ae>
 800571e:	e6d6      	b.n	80054ce <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8005720:	682b      	ldr	r3, [r5, #0]
 8005722:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005726:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005728:	f7fe fae0 	bl	8003cec <HAL_GetTick>
 800572c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800572e:	682b      	ldr	r3, [r5, #0]
 8005730:	0559      	lsls	r1, r3, #21
 8005732:	d5dd      	bpl.n	80056f0 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005734:	f7fe fada 	bl	8003cec <HAL_GetTick>
 8005738:	1b80      	subs	r0, r0, r6
 800573a:	2802      	cmp	r0, #2
 800573c:	d9f7      	bls.n	800572e <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 800573e:	2003      	movs	r0, #3
}
 8005740:	b002      	add	sp, #8
 8005742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8005746:	2500      	movs	r5, #0
 8005748:	e71a      	b.n	8005580 <HAL_RCC_OscConfig+0x120>
 800574a:	bf00      	nop
 800574c:	40021000 	.word	0x40021000
 8005750:	40007000 	.word	0x40007000
 8005754:	200005fc 	.word	0x200005fc
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005758:	4a65      	ldr	r2, [pc, #404]	; (80058f0 <HAL_RCC_OscConfig+0x490>)
 800575a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800575e:	f043 0301 	orr.w	r3, r3, #1
 8005762:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8005766:	f7fe fac1 	bl	8003cec <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800576a:	4f61      	ldr	r7, [pc, #388]	; (80058f0 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 800576c:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800576e:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005772:	e004      	b.n	800577e <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005774:	f7fe faba 	bl	8003cec <HAL_GetTick>
 8005778:	1b80      	subs	r0, r0, r6
 800577a:	4540      	cmp	r0, r8
 800577c:	d8df      	bhi.n	800573e <HAL_RCC_OscConfig+0x2de>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800577e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005782:	0799      	lsls	r1, r3, #30
 8005784:	d5f6      	bpl.n	8005774 <HAL_RCC_OscConfig+0x314>
 8005786:	e727      	b.n	80055d8 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8005788:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800578c:	f023 0301 	bic.w	r3, r3, #1
 8005790:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8005794:	f7fe faaa 	bl	8003cec <HAL_GetTick>
 8005798:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800579a:	e004      	b.n	80057a6 <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800579c:	f7fe faa6 	bl	8003cec <HAL_GetTick>
 80057a0:	1b80      	subs	r0, r0, r6
 80057a2:	2802      	cmp	r0, #2
 80057a4:	d8cb      	bhi.n	800573e <HAL_RCC_OscConfig+0x2de>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80057a6:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80057aa:	0798      	lsls	r0, r3, #30
 80057ac:	d4f6      	bmi.n	800579c <HAL_RCC_OscConfig+0x33c>
 80057ae:	e735      	b.n	800561c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057b0:	6833      	ldr	r3, [r6, #0]
 80057b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057b6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80057b8:	f7fe fa98 	bl	8003cec <HAL_GetTick>
 80057bc:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057be:	6833      	ldr	r3, [r6, #0]
 80057c0:	05d8      	lsls	r0, r3, #23
 80057c2:	f53f aee2 	bmi.w	800558a <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057c6:	f7fe fa91 	bl	8003cec <HAL_GetTick>
 80057ca:	1bc0      	subs	r0, r0, r7
 80057cc:	2802      	cmp	r0, #2
 80057ce:	d9f6      	bls.n	80057be <HAL_RCC_OscConfig+0x35e>
 80057d0:	e7b5      	b.n	800573e <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80057d6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80057e8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80057ea:	e78b      	b.n	8005704 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 80057ec:	2001      	movs	r0, #1
}
 80057ee:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80057f0:	f7fe fa7c 	bl	8003cec <HAL_GetTick>
 80057f4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057f6:	e004      	b.n	8005802 <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057f8:	f7fe fa78 	bl	8003cec <HAL_GetTick>
 80057fc:	1b80      	subs	r0, r0, r6
 80057fe:	2802      	cmp	r0, #2
 8005800:	d89d      	bhi.n	800573e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005802:	682b      	ldr	r3, [r5, #0]
 8005804:	0199      	lsls	r1, r3, #6
 8005806:	d4f7      	bmi.n	80057f8 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005808:	68e9      	ldr	r1, [r5, #12]
 800580a:	4b3a      	ldr	r3, [pc, #232]	; (80058f4 <HAL_RCC_OscConfig+0x494>)
 800580c:	6a22      	ldr	r2, [r4, #32]
 800580e:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8005810:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005812:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005814:	400b      	ands	r3, r1
 8005816:	4313      	orrs	r3, r2
 8005818:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 800581c:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8005820:	ea43 63c6 	orr.w	r3, r3, r6, lsl #27
 8005824:	3801      	subs	r0, #1
 8005826:	0849      	lsrs	r1, r1, #1
 8005828:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800582c:	3901      	subs	r1, #1
 800582e:	0852      	lsrs	r2, r2, #1
 8005830:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8005834:	3a01      	subs	r2, #1
 8005836:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800583a:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800583c:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800583e:	4e2c      	ldr	r6, [pc, #176]	; (80058f0 <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_ENABLE();
 8005840:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005844:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005846:	68eb      	ldr	r3, [r5, #12]
 8005848:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800584c:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800584e:	f7fe fa4d 	bl	8003cec <HAL_GetTick>
 8005852:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005854:	e005      	b.n	8005862 <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005856:	f7fe fa49 	bl	8003cec <HAL_GetTick>
 800585a:	1b00      	subs	r0, r0, r4
 800585c:	2802      	cmp	r0, #2
 800585e:	f63f af6e 	bhi.w	800573e <HAL_RCC_OscConfig+0x2de>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005862:	6833      	ldr	r3, [r6, #0]
 8005864:	019a      	lsls	r2, r3, #6
 8005866:	d5f6      	bpl.n	8005856 <HAL_RCC_OscConfig+0x3f6>
 8005868:	e6fe      	b.n	8005668 <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800586a:	4b21      	ldr	r3, [pc, #132]	; (80058f0 <HAL_RCC_OscConfig+0x490>)
 800586c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005870:	f042 0204 	orr.w	r2, r2, #4
 8005874:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8005878:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800587c:	f042 0201 	orr.w	r2, r2, #1
 8005880:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005884:	e76f      	b.n	8005766 <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005886:	2801      	cmp	r0, #1
 8005888:	f43f aeef 	beq.w	800566a <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 800588c:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800588e:	6a22      	ldr	r2, [r4, #32]
 8005890:	f003 0103 	and.w	r1, r3, #3
 8005894:	4291      	cmp	r1, r2
 8005896:	f47f af0d 	bne.w	80056b4 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800589a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800589c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80058a0:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058a2:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80058a6:	f47f af05 	bne.w	80056b4 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80058aa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80058ac:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80058b0:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80058b4:	f47f aefe 	bne.w	80056b4 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058b8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80058ba:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80058be:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80058c2:	f47f aef7 	bne.w	80056b4 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058c6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80058c8:	0852      	lsrs	r2, r2, #1
 80058ca:	3a01      	subs	r2, #1
 80058cc:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058d0:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80058d4:	f47f aeee 	bne.w	80056b4 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80058d8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80058da:	0852      	lsrs	r2, r2, #1
 80058dc:	3a01      	subs	r2, #1
 80058de:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058e2:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
        return HAL_ERROR;
 80058e6:	bf14      	ite	ne
 80058e8:	2001      	movne	r0, #1
 80058ea:	2000      	moveq	r0, #0
 80058ec:	e6bd      	b.n	800566a <HAL_RCC_OscConfig+0x20a>
 80058ee:	bf00      	nop
 80058f0:	40021000 	.word	0x40021000
 80058f4:	019f800c 	.word	0x019f800c

080058f8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80058f8:	4b18      	ldr	r3, [pc, #96]	; (800595c <HAL_RCC_GetSysClockFreq+0x64>)
 80058fa:	689a      	ldr	r2, [r3, #8]
 80058fc:	f002 020c 	and.w	r2, r2, #12
 8005900:	2a04      	cmp	r2, #4
 8005902:	d027      	beq.n	8005954 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005904:	689a      	ldr	r2, [r3, #8]
 8005906:	f002 020c 	and.w	r2, r2, #12
 800590a:	2a08      	cmp	r2, #8
 800590c:	d024      	beq.n	8005958 <HAL_RCC_GetSysClockFreq+0x60>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800590e:	689a      	ldr	r2, [r3, #8]
 8005910:	f002 020c 	and.w	r2, r2, #12
 8005914:	2a0c      	cmp	r2, #12
 8005916:	d001      	beq.n	800591c <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8005918:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 800591a:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800591c:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800591e:	68d8      	ldr	r0, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005920:	68db      	ldr	r3, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005922:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005926:	f3c0 1003 	ubfx	r0, r0, #4, #4
    switch (pllsource)
 800592a:	2903      	cmp	r1, #3
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800592c:	f3c3 2306 	ubfx	r3, r3, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005930:	f100 0201 	add.w	r2, r0, #1
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005934:	bf0c      	ite	eq
 8005936:	480a      	ldreq	r0, [pc, #40]	; (8005960 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005938:	480a      	ldrne	r0, [pc, #40]	; (8005964 <HAL_RCC_GetSysClockFreq+0x6c>)
 800593a:	fbb0 f0f2 	udiv	r0, r0, r2
 800593e:	fb00 f003 	mul.w	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005942:	4b06      	ldr	r3, [pc, #24]	; (800595c <HAL_RCC_GetSysClockFreq+0x64>)
 8005944:	68db      	ldr	r3, [r3, #12]
 8005946:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800594a:	3301      	adds	r3, #1
 800594c:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800594e:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8005952:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8005954:	4803      	ldr	r0, [pc, #12]	; (8005964 <HAL_RCC_GetSysClockFreq+0x6c>)
 8005956:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8005958:	4801      	ldr	r0, [pc, #4]	; (8005960 <HAL_RCC_GetSysClockFreq+0x68>)
 800595a:	4770      	bx	lr
 800595c:	40021000 	.word	0x40021000
 8005960:	007a1200 	.word	0x007a1200
 8005964:	00f42400 	.word	0x00f42400

08005968 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005968:	2800      	cmp	r0, #0
 800596a:	f000 80ef 	beq.w	8005b4c <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800596e:	4a7f      	ldr	r2, [pc, #508]	; (8005b6c <HAL_RCC_ClockConfig+0x204>)
{
 8005970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005974:	6813      	ldr	r3, [r2, #0]
 8005976:	f003 030f 	and.w	r3, r3, #15
 800597a:	428b      	cmp	r3, r1
 800597c:	460d      	mov	r5, r1
 800597e:	4604      	mov	r4, r0
 8005980:	d20c      	bcs.n	800599c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005982:	6813      	ldr	r3, [r2, #0]
 8005984:	f023 030f 	bic.w	r3, r3, #15
 8005988:	430b      	orrs	r3, r1
 800598a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800598c:	6813      	ldr	r3, [r2, #0]
 800598e:	f003 030f 	and.w	r3, r3, #15
 8005992:	428b      	cmp	r3, r1
 8005994:	d002      	beq.n	800599c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005996:	2001      	movs	r0, #1
}
 8005998:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800599c:	6823      	ldr	r3, [r4, #0]
 800599e:	07de      	lsls	r6, r3, #31
 80059a0:	d563      	bpl.n	8005a6a <HAL_RCC_ClockConfig+0x102>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059a2:	6862      	ldr	r2, [r4, #4]
 80059a4:	2a03      	cmp	r2, #3
 80059a6:	f000 809a 	beq.w	8005ade <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059aa:	4b71      	ldr	r3, [pc, #452]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059ac:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059ae:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059b0:	f000 8091 	beq.w	8005ad6 <HAL_RCC_ClockConfig+0x16e>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059b4:	055b      	lsls	r3, r3, #21
 80059b6:	d5ee      	bpl.n	8005996 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80059b8:	f7ff ff9e 	bl	80058f8 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80059bc:	4b6d      	ldr	r3, [pc, #436]	; (8005b74 <HAL_RCC_ClockConfig+0x20c>)
 80059be:	4298      	cmp	r0, r3
 80059c0:	f200 80c6 	bhi.w	8005b50 <HAL_RCC_ClockConfig+0x1e8>
 80059c4:	6862      	ldr	r2, [r4, #4]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80059c6:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80059ca:	4e69      	ldr	r6, [pc, #420]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
 80059cc:	68b3      	ldr	r3, [r6, #8]
 80059ce:	f023 0303 	bic.w	r3, r3, #3
 80059d2:	431a      	orrs	r2, r3
 80059d4:	60b2      	str	r2, [r6, #8]
    tickstart = HAL_GetTick();
 80059d6:	f7fe f989 	bl	8003cec <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059da:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80059de:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059e0:	e004      	b.n	80059ec <HAL_RCC_ClockConfig+0x84>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059e2:	f7fe f983 	bl	8003cec <HAL_GetTick>
 80059e6:	1bc0      	subs	r0, r0, r7
 80059e8:	4540      	cmp	r0, r8
 80059ea:	d871      	bhi.n	8005ad0 <HAL_RCC_ClockConfig+0x168>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ec:	68b3      	ldr	r3, [r6, #8]
 80059ee:	6862      	ldr	r2, [r4, #4]
 80059f0:	f003 030c 	and.w	r3, r3, #12
 80059f4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80059f8:	d1f3      	bne.n	80059e2 <HAL_RCC_ClockConfig+0x7a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059fa:	6823      	ldr	r3, [r4, #0]
 80059fc:	079f      	lsls	r7, r3, #30
 80059fe:	d436      	bmi.n	8005a6e <HAL_RCC_ClockConfig+0x106>
    if(hpre == RCC_SYSCLK_DIV2)
 8005a00:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 8005a04:	d103      	bne.n	8005a0e <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005a06:	68b3      	ldr	r3, [r6, #8]
 8005a08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a0c:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a0e:	4e57      	ldr	r6, [pc, #348]	; (8005b6c <HAL_RCC_ClockConfig+0x204>)
 8005a10:	6833      	ldr	r3, [r6, #0]
 8005a12:	f003 030f 	and.w	r3, r3, #15
 8005a16:	42ab      	cmp	r3, r5
 8005a18:	d846      	bhi.n	8005aa8 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a1a:	6823      	ldr	r3, [r4, #0]
 8005a1c:	075a      	lsls	r2, r3, #29
 8005a1e:	d506      	bpl.n	8005a2e <HAL_RCC_ClockConfig+0xc6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a20:	4953      	ldr	r1, [pc, #332]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
 8005a22:	68e0      	ldr	r0, [r4, #12]
 8005a24:	688a      	ldr	r2, [r1, #8]
 8005a26:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005a2a:	4302      	orrs	r2, r0
 8005a2c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a2e:	071b      	lsls	r3, r3, #28
 8005a30:	d507      	bpl.n	8005a42 <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a32:	4a4f      	ldr	r2, [pc, #316]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
 8005a34:	6921      	ldr	r1, [r4, #16]
 8005a36:	6893      	ldr	r3, [r2, #8]
 8005a38:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8005a3c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005a40:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a42:	f7ff ff59 	bl	80058f8 <HAL_RCC_GetSysClockFreq>
 8005a46:	4a4a      	ldr	r2, [pc, #296]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
 8005a48:	4c4b      	ldr	r4, [pc, #300]	; (8005b78 <HAL_RCC_ClockConfig+0x210>)
 8005a4a:	6892      	ldr	r2, [r2, #8]
 8005a4c:	494b      	ldr	r1, [pc, #300]	; (8005b7c <HAL_RCC_ClockConfig+0x214>)
 8005a4e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005a52:	4603      	mov	r3, r0
 8005a54:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8005a56:	484a      	ldr	r0, [pc, #296]	; (8005b80 <HAL_RCC_ClockConfig+0x218>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a58:	f002 021f 	and.w	r2, r2, #31
 8005a5c:	40d3      	lsrs	r3, r2
 8005a5e:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8005a60:	6800      	ldr	r0, [r0, #0]
}
 8005a62:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8005a66:	f7fe b8ff 	b.w	8003c68 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a6a:	0798      	lsls	r0, r3, #30
 8005a6c:	d5cf      	bpl.n	8005a0e <HAL_RCC_ClockConfig+0xa6>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a6e:	0758      	lsls	r0, r3, #29
 8005a70:	d504      	bpl.n	8005a7c <HAL_RCC_ClockConfig+0x114>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a72:	493f      	ldr	r1, [pc, #252]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
 8005a74:	688a      	ldr	r2, [r1, #8]
 8005a76:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005a7a:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a7c:	0719      	lsls	r1, r3, #28
 8005a7e:	d506      	bpl.n	8005a8e <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005a80:	4a3b      	ldr	r2, [pc, #236]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
 8005a82:	6893      	ldr	r3, [r2, #8]
 8005a84:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005a88:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005a8c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a8e:	4a38      	ldr	r2, [pc, #224]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
 8005a90:	68a1      	ldr	r1, [r4, #8]
 8005a92:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a94:	4e35      	ldr	r6, [pc, #212]	; (8005b6c <HAL_RCC_ClockConfig+0x204>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a9a:	430b      	orrs	r3, r1
 8005a9c:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a9e:	6833      	ldr	r3, [r6, #0]
 8005aa0:	f003 030f 	and.w	r3, r3, #15
 8005aa4:	42ab      	cmp	r3, r5
 8005aa6:	d9b8      	bls.n	8005a1a <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aa8:	6833      	ldr	r3, [r6, #0]
 8005aaa:	f023 030f 	bic.w	r3, r3, #15
 8005aae:	432b      	orrs	r3, r5
 8005ab0:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005ab2:	f7fe f91b 	bl	8003cec <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ab6:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005aba:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005abc:	6833      	ldr	r3, [r6, #0]
 8005abe:	f003 030f 	and.w	r3, r3, #15
 8005ac2:	42ab      	cmp	r3, r5
 8005ac4:	d0a9      	beq.n	8005a1a <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ac6:	f7fe f911 	bl	8003cec <HAL_GetTick>
 8005aca:	1bc0      	subs	r0, r0, r7
 8005acc:	4540      	cmp	r0, r8
 8005ace:	d9f5      	bls.n	8005abc <HAL_RCC_ClockConfig+0x154>
        return HAL_TIMEOUT;
 8005ad0:	2003      	movs	r0, #3
}
 8005ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ad6:	039a      	lsls	r2, r3, #14
 8005ad8:	f53f af6e 	bmi.w	80059b8 <HAL_RCC_ClockConfig+0x50>
 8005adc:	e75b      	b.n	8005996 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ade:	4824      	ldr	r0, [pc, #144]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
 8005ae0:	6801      	ldr	r1, [r0, #0]
 8005ae2:	0189      	lsls	r1, r1, #6
 8005ae4:	f57f af57 	bpl.w	8005996 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ae8:	68c7      	ldr	r7, [r0, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005aea:	68c1      	ldr	r1, [r0, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005aec:	68c0      	ldr	r0, [r0, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005aee:	f007 0703 	and.w	r7, r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005af2:	f3c1 1103 	ubfx	r1, r1, #4, #4
  switch (pllsource)
 8005af6:	2f03      	cmp	r7, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005af8:	f101 0601 	add.w	r6, r1, #1
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005afc:	bf0c      	ite	eq
 8005afe:	4921      	ldreq	r1, [pc, #132]	; (8005b84 <HAL_RCC_ClockConfig+0x21c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b00:	4921      	ldrne	r1, [pc, #132]	; (8005b88 <HAL_RCC_ClockConfig+0x220>)
 8005b02:	fbb1 f1f6 	udiv	r1, r1, r6
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b06:	4e1a      	ldr	r6, [pc, #104]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
      if(pllfreq > 80000000U)
 8005b08:	4f1a      	ldr	r7, [pc, #104]	; (8005b74 <HAL_RCC_ClockConfig+0x20c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b0a:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005b0e:	fb01 f100 	mul.w	r1, r1, r0
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b12:	68f0      	ldr	r0, [r6, #12]
 8005b14:	f3c0 6041 	ubfx	r0, r0, #25, #2
 8005b18:	3001      	adds	r0, #1
 8005b1a:	0040      	lsls	r0, r0, #1
  sysclockfreq = pllvco/pllr;
 8005b1c:	fbb1 f1f0 	udiv	r1, r1, r0
      if(pllfreq > 80000000U)
 8005b20:	42b9      	cmp	r1, r7
 8005b22:	d920      	bls.n	8005b66 <HAL_RCC_ClockConfig+0x1fe>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005b24:	68b1      	ldr	r1, [r6, #8]
 8005b26:	f011 0ff0 	tst.w	r1, #240	; 0xf0
 8005b2a:	d005      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x1d0>
 8005b2c:	f013 0902 	ands.w	r9, r3, #2
 8005b30:	f43f af4b 	beq.w	80059ca <HAL_RCC_ClockConfig+0x62>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005b34:	68a3      	ldr	r3, [r4, #8]
 8005b36:	b9b3      	cbnz	r3, 8005b66 <HAL_RCC_ClockConfig+0x1fe>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005b38:	490d      	ldr	r1, [pc, #52]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
 8005b3a:	688b      	ldr	r3, [r1, #8]
 8005b3c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b44:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005b46:	f04f 0980 	mov.w	r9, #128	; 0x80
 8005b4a:	e73e      	b.n	80059ca <HAL_RCC_ClockConfig+0x62>
    return HAL_ERROR;
 8005b4c:	2001      	movs	r0, #1
}
 8005b4e:	4770      	bx	lr
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005b50:	4a07      	ldr	r2, [pc, #28]	; (8005b70 <HAL_RCC_ClockConfig+0x208>)
 8005b52:	6893      	ldr	r3, [r2, #8]
 8005b54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b5c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005b5e:	6862      	ldr	r2, [r4, #4]
 8005b60:	f04f 0980 	mov.w	r9, #128	; 0x80
 8005b64:	e731      	b.n	80059ca <HAL_RCC_ClockConfig+0x62>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005b66:	f04f 0900 	mov.w	r9, #0
 8005b6a:	e72e      	b.n	80059ca <HAL_RCC_ClockConfig+0x62>
 8005b6c:	40022000 	.word	0x40022000
 8005b70:	40021000 	.word	0x40021000
 8005b74:	04c4b400 	.word	0x04c4b400
 8005b78:	080097b4 	.word	0x080097b4
 8005b7c:	200005f4 	.word	0x200005f4
 8005b80:	200005fc 	.word	0x200005fc
 8005b84:	007a1200 	.word	0x007a1200
 8005b88:	00f42400 	.word	0x00f42400

08005b8c <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8005b8c:	4b01      	ldr	r3, [pc, #4]	; (8005b94 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8005b8e:	6818      	ldr	r0, [r3, #0]
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop
 8005b94:	200005f4 	.word	0x200005f4

08005b98 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005b98:	4b05      	ldr	r3, [pc, #20]	; (8005bb0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8005b9a:	4a06      	ldr	r2, [pc, #24]	; (8005bb4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005b9c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005b9e:	4906      	ldr	r1, [pc, #24]	; (8005bb8 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ba0:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005ba4:	6808      	ldr	r0, [r1, #0]
 8005ba6:	5cd3      	ldrb	r3, [r2, r3]
 8005ba8:	f003 031f 	and.w	r3, r3, #31
}
 8005bac:	40d8      	lsrs	r0, r3
 8005bae:	4770      	bx	lr
 8005bb0:	40021000 	.word	0x40021000
 8005bb4:	080097c4 	.word	0x080097c4
 8005bb8:	200005f4 	.word	0x200005f4

08005bbc <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005bbc:	4b05      	ldr	r3, [pc, #20]	; (8005bd4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005bbe:	4a06      	ldr	r2, [pc, #24]	; (8005bd8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005bc0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005bc2:	4906      	ldr	r1, [pc, #24]	; (8005bdc <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005bc4:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005bc8:	6808      	ldr	r0, [r1, #0]
 8005bca:	5cd3      	ldrb	r3, [r2, r3]
 8005bcc:	f003 031f 	and.w	r3, r3, #31
}
 8005bd0:	40d8      	lsrs	r0, r3
 8005bd2:	4770      	bx	lr
 8005bd4:	40021000 	.word	0x40021000
 8005bd8:	080097c4 	.word	0x080097c4
 8005bdc:	200005f4 	.word	0x200005f4

08005be0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005be4:	6803      	ldr	r3, [r0, #0]
{
 8005be6:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005be8:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8005bec:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005bee:	d056      	beq.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005bf0:	4b9f      	ldr	r3, [pc, #636]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005bf2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005bf4:	00d5      	lsls	r5, r2, #3
 8005bf6:	f140 810c 	bpl.w	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 8005bfa:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005bfc:	4d9d      	ldr	r5, [pc, #628]	; (8005e74 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005bfe:	682b      	ldr	r3, [r5, #0]
 8005c00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c04:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005c06:	f7fe f871 	bl	8003cec <HAL_GetTick>
 8005c0a:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c0c:	e005      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c0e:	f7fe f86d 	bl	8003cec <HAL_GetTick>
 8005c12:	1b83      	subs	r3, r0, r6
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	f200 8107 	bhi.w	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x248>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c1a:	682b      	ldr	r3, [r5, #0]
 8005c1c:	05d8      	lsls	r0, r3, #23
 8005c1e:	d5f6      	bpl.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005c20:	4d93      	ldr	r5, [pc, #588]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c22:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005c26:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8005c2a:	d027      	beq.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8005c2c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d025      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c32:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005c36:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005c3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c3e:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c42:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c46:	f421 7040 	bic.w	r0, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c4e:	07c9      	lsls	r1, r1, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c50:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8005c54:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c58:	f140 8108 	bpl.w	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c5c:	f7fe f846 	bl	8003cec <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c60:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8005c64:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c66:	e005      	b.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c68:	f7fe f840 	bl	8003cec <HAL_GetTick>
 8005c6c:	1b80      	subs	r0, r0, r6
 8005c6e:	4540      	cmp	r0, r8
 8005c70:	f200 80da 	bhi.w	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x248>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c74:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005c78:	079b      	lsls	r3, r3, #30
 8005c7a:	d5f5      	bpl.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8005c7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c7e:	497c      	ldr	r1, [pc, #496]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c80:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8005c84:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c8e:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c90:	b127      	cbz	r7, 8005c9c <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c92:	4a77      	ldr	r2, [pc, #476]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c94:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005c96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c9a:	6593      	str	r3, [r2, #88]	; 0x58
 8005c9c:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c9e:	07de      	lsls	r6, r3, #31
 8005ca0:	d508      	bpl.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ca2:	4973      	ldr	r1, [pc, #460]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005ca4:	6865      	ldr	r5, [r4, #4]
 8005ca6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005caa:	f022 0203 	bic.w	r2, r2, #3
 8005cae:	432a      	orrs	r2, r5
 8005cb0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005cb4:	079d      	lsls	r5, r3, #30
 8005cb6:	d508      	bpl.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005cb8:	496d      	ldr	r1, [pc, #436]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005cba:	68a5      	ldr	r5, [r4, #8]
 8005cbc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005cc0:	f022 020c 	bic.w	r2, r2, #12
 8005cc4:	432a      	orrs	r2, r5
 8005cc6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005cca:	0759      	lsls	r1, r3, #29
 8005ccc:	d508      	bpl.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005cce:	4968      	ldr	r1, [pc, #416]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005cd0:	68e5      	ldr	r5, [r4, #12]
 8005cd2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005cd6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8005cda:	432a      	orrs	r2, r5
 8005cdc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ce0:	071a      	lsls	r2, r3, #28
 8005ce2:	d508      	bpl.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005ce4:	4962      	ldr	r1, [pc, #392]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005ce6:	6925      	ldr	r5, [r4, #16]
 8005ce8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005cec:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005cf0:	432a      	orrs	r2, r5
 8005cf2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005cf6:	069f      	lsls	r7, r3, #26
 8005cf8:	d508      	bpl.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005cfa:	495d      	ldr	r1, [pc, #372]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005cfc:	6965      	ldr	r5, [r4, #20]
 8005cfe:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d02:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005d06:	432a      	orrs	r2, r5
 8005d08:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d0c:	065e      	lsls	r6, r3, #25
 8005d0e:	d508      	bpl.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d10:	4957      	ldr	r1, [pc, #348]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d12:	69a5      	ldr	r5, [r4, #24]
 8005d14:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d18:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005d1c:	432a      	orrs	r2, r5
 8005d1e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005d22:	061d      	lsls	r5, r3, #24
 8005d24:	d508      	bpl.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005d26:	4952      	ldr	r1, [pc, #328]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d28:	69e5      	ldr	r5, [r4, #28]
 8005d2a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d2e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005d32:	432a      	orrs	r2, r5
 8005d34:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005d38:	05d9      	lsls	r1, r3, #23
 8005d3a:	d508      	bpl.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005d3c:	494c      	ldr	r1, [pc, #304]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d3e:	6a25      	ldr	r5, [r4, #32]
 8005d40:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d44:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8005d48:	432a      	orrs	r2, r5
 8005d4a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d4e:	059a      	lsls	r2, r3, #22
 8005d50:	d508      	bpl.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d52:	4947      	ldr	r1, [pc, #284]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d54:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005d56:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d5a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8005d5e:	432a      	orrs	r2, r5
 8005d60:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005d64:	055f      	lsls	r7, r3, #21
 8005d66:	d50b      	bpl.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d68:	4941      	ldr	r1, [pc, #260]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d6a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005d6c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d70:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8005d74:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005d76:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d7a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005d7e:	d055      	beq.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x24c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005d80:	051e      	lsls	r6, r3, #20
 8005d82:	d50b      	bpl.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005d84:	493a      	ldr	r1, [pc, #232]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d86:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005d88:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d8c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8005d90:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005d92:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005d96:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005d9a:	d04c      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005d9c:	04dd      	lsls	r5, r3, #19
 8005d9e:	d50b      	bpl.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005da0:	4933      	ldr	r1, [pc, #204]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005da2:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8005da4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005da8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005dac:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005dae:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005db2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005db6:	d043      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x260>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005db8:	0499      	lsls	r1, r3, #18
 8005dba:	d50b      	bpl.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005dbc:	492c      	ldr	r1, [pc, #176]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005dbe:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8005dc0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005dc4:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005dc8:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005dca:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005dce:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005dd2:	d03a      	beq.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x26a>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005dd4:	045a      	lsls	r2, r3, #17
 8005dd6:	d50b      	bpl.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005dd8:	4925      	ldr	r1, [pc, #148]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005dda:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8005ddc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005de0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005de4:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005de6:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005dea:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005dee:	d031      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005df0:	041b      	lsls	r3, r3, #16
 8005df2:	d50b      	bpl.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005df4:	4a1e      	ldr	r2, [pc, #120]	; (8005e70 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005df6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005df8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005dfc:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005e00:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005e02:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005e06:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005e0a:	d028      	beq.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  }

#endif /* QUADSPI */

  return status;
}
 8005e0c:	b002      	add	sp, #8
 8005e0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e12:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005e14:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005e18:	659a      	str	r2, [r3, #88]	; 0x58
 8005e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e20:	9301      	str	r3, [sp, #4]
 8005e22:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005e24:	2701      	movs	r7, #1
 8005e26:	e6e9      	b.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x1c>
        ret = HAL_TIMEOUT;
 8005e28:	2003      	movs	r0, #3
 8005e2a:	e731      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e2c:	68ca      	ldr	r2, [r1, #12]
 8005e2e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005e32:	60ca      	str	r2, [r1, #12]
 8005e34:	e7a4      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e36:	68ca      	ldr	r2, [r1, #12]
 8005e38:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005e3c:	60ca      	str	r2, [r1, #12]
 8005e3e:	e7ad      	b.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e40:	68ca      	ldr	r2, [r1, #12]
 8005e42:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005e46:	60ca      	str	r2, [r1, #12]
 8005e48:	e7b6      	b.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e4a:	68ca      	ldr	r2, [r1, #12]
 8005e4c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005e50:	60ca      	str	r2, [r1, #12]
 8005e52:	e7bf      	b.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e54:	68ca      	ldr	r2, [r1, #12]
 8005e56:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005e5a:	60ca      	str	r2, [r1, #12]
 8005e5c:	e7c8      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005e5e:	68d3      	ldr	r3, [r2, #12]
 8005e60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e64:	60d3      	str	r3, [r2, #12]
}
 8005e66:	b002      	add	sp, #8
 8005e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	e706      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8005e70:	40021000 	.word	0x40021000
 8005e74:	40007000 	.word	0x40007000

08005e78 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e78:	6a03      	ldr	r3, [r0, #32]
 8005e7a:	f023 0301 	bic.w	r3, r3, #1
 8005e7e:	6203      	str	r3, [r0, #32]
{
 8005e80:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e82:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e84:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e86:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e88:	4f18      	ldr	r7, [pc, #96]	; (8005eec <TIM_OC1_SetConfig+0x74>)
  tmpccer |= OC_Config->OCPolarity;
 8005e8a:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8005e8c:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e8e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 8005e92:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e96:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e9a:	42b8      	cmp	r0, r7
  tmpccer |= OC_Config->OCPolarity;
 8005e9c:	ea43 0305 	orr.w	r3, r3, r5
  tmpccmrx |= OC_Config->OCMode;
 8005ea0:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ea4:	d00e      	beq.n	8005ec4 <TIM_OC1_SetConfig+0x4c>
 8005ea6:	4c12      	ldr	r4, [pc, #72]	; (8005ef0 <TIM_OC1_SetConfig+0x78>)
 8005ea8:	42a0      	cmp	r0, r4
 8005eaa:	d00b      	beq.n	8005ec4 <TIM_OC1_SetConfig+0x4c>
 8005eac:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8005eb0:	42a0      	cmp	r0, r4
 8005eb2:	d007      	beq.n	8005ec4 <TIM_OC1_SetConfig+0x4c>
 8005eb4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005eb8:	42a0      	cmp	r0, r4
 8005eba:	d003      	beq.n	8005ec4 <TIM_OC1_SetConfig+0x4c>
 8005ebc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005ec0:	42a0      	cmp	r0, r4
 8005ec2:	d10b      	bne.n	8005edc <TIM_OC1_SetConfig+0x64>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ec4:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ec6:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005eca:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ecc:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ed0:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ed4:	432c      	orrs	r4, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ed6:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005eda:	4326      	orrs	r6, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005edc:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005ede:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005ee0:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8005ee2:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 8005ee4:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8005ee6:	6203      	str	r3, [r0, #32]
}
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	40012c00 	.word	0x40012c00
 8005ef0:	40013400 	.word	0x40013400

08005ef4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ef4:	6a03      	ldr	r3, [r0, #32]
 8005ef6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005efa:	6203      	str	r3, [r0, #32]
{
 8005efc:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005efe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f00:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f02:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f04:	4f19      	ldr	r7, [pc, #100]	; (8005f6c <TIM_OC3_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f06:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8005f08:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f0a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 8005f0e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f12:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f16:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f18:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8005f1c:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f20:	d00f      	beq.n	8005f42 <TIM_OC3_SetConfig+0x4e>
 8005f22:	4c13      	ldr	r4, [pc, #76]	; (8005f70 <TIM_OC3_SetConfig+0x7c>)
 8005f24:	42a0      	cmp	r0, r4
 8005f26:	d00c      	beq.n	8005f42 <TIM_OC3_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f28:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8005f2c:	42a0      	cmp	r0, r4
 8005f2e:	d00f      	beq.n	8005f50 <TIM_OC3_SetConfig+0x5c>
 8005f30:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005f34:	42a0      	cmp	r0, r4
 8005f36:	d00b      	beq.n	8005f50 <TIM_OC3_SetConfig+0x5c>
 8005f38:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005f3c:	42a0      	cmp	r0, r4
 8005f3e:	d10e      	bne.n	8005f5e <TIM_OC3_SetConfig+0x6a>
 8005f40:	e006      	b.n	8005f50 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f42:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f48:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f50:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f54:	f426 5640 	bic.w	r6, r6, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f58:	432c      	orrs	r4, r5
 8005f5a:	ea46 1604 	orr.w	r6, r6, r4, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f5e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005f60:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005f62:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8005f64:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 8005f66:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8005f68:	6203      	str	r3, [r0, #32]
}
 8005f6a:	4770      	bx	lr
 8005f6c:	40012c00 	.word	0x40012c00
 8005f70:	40013400 	.word	0x40013400

08005f74 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f74:	6a03      	ldr	r3, [r0, #32]
 8005f76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f7a:	6203      	str	r3, [r0, #32]
{
 8005f7c:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f7e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f80:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f82:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005f84:	4f19      	ldr	r7, [pc, #100]	; (8005fec <TIM_OC4_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f86:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f88:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f8a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 8005f8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f92:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005f96:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f98:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f9c:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005fa0:	d00f      	beq.n	8005fc2 <TIM_OC4_SetConfig+0x4e>
 8005fa2:	4c13      	ldr	r4, [pc, #76]	; (8005ff0 <TIM_OC4_SetConfig+0x7c>)
 8005fa4:	42a0      	cmp	r0, r4
 8005fa6:	d00c      	beq.n	8005fc2 <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fa8:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8005fac:	42a0      	cmp	r0, r4
 8005fae:	d00f      	beq.n	8005fd0 <TIM_OC4_SetConfig+0x5c>
 8005fb0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005fb4:	42a0      	cmp	r0, r4
 8005fb6:	d00b      	beq.n	8005fd0 <TIM_OC4_SetConfig+0x5c>
 8005fb8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005fbc:	42a0      	cmp	r0, r4
 8005fbe:	d10e      	bne.n	8005fde <TIM_OC4_SetConfig+0x6a>
 8005fc0:	e006      	b.n	8005fd0 <TIM_OC4_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005fc2:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8005fc4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005fc8:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8005fcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005fd0:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005fd4:	f426 4640 	bic.w	r6, r6, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005fd8:	432c      	orrs	r4, r5
 8005fda:	ea46 1684 	orr.w	r6, r6, r4, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005fde:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005fe0:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005fe2:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8005fe4:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 8005fe6:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8005fe8:	6203      	str	r3, [r0, #32]
}
 8005fea:	4770      	bx	lr
 8005fec:	40012c00 	.word	0x40012c00
 8005ff0:	40013400 	.word	0x40013400

08005ff4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	d07d      	beq.n	80060f4 <HAL_TIM_Base_Init+0x100>
{
 8005ff8:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005ffa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005ffe:	4604      	mov	r4, r0
 8006000:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006004:	2b00      	cmp	r3, #0
 8006006:	d06d      	beq.n	80060e4 <HAL_TIM_Base_Init+0xf0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006008:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800600a:	4a3b      	ldr	r2, [pc, #236]	; (80060f8 <HAL_TIM_Base_Init+0x104>)
  htim->State = HAL_TIM_STATE_BUSY;
 800600c:	2302      	movs	r3, #2
 800600e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006012:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 8006014:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006016:	d051      	beq.n	80060bc <HAL_TIM_Base_Init+0xc8>
 8006018:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800601c:	d021      	beq.n	8006062 <HAL_TIM_Base_Init+0x6e>
 800601e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8006022:	4291      	cmp	r1, r2
 8006024:	d01d      	beq.n	8006062 <HAL_TIM_Base_Init+0x6e>
 8006026:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800602a:	4291      	cmp	r1, r2
 800602c:	d019      	beq.n	8006062 <HAL_TIM_Base_Init+0x6e>
 800602e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006032:	4291      	cmp	r1, r2
 8006034:	d042      	beq.n	80060bc <HAL_TIM_Base_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006036:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800603a:	4291      	cmp	r1, r2
 800603c:	d057      	beq.n	80060ee <HAL_TIM_Base_Init+0xfa>
 800603e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006042:	4291      	cmp	r1, r2
 8006044:	d053      	beq.n	80060ee <HAL_TIM_Base_Init+0xfa>
 8006046:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800604a:	4291      	cmp	r1, r2
 800604c:	d04f      	beq.n	80060ee <HAL_TIM_Base_Init+0xfa>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800604e:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006050:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8006052:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006054:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006058:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800605a:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800605c:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800605e:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006060:	e010      	b.n	8006084 <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8006062:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006064:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006066:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006068:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800606c:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800606e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006072:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006074:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006076:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800607a:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 800607c:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800607e:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006080:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006082:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006084:	2301      	movs	r3, #1
 8006086:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006088:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800608c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006090:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006094:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006098:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800609c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80060a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060a4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80060a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80060ac:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80060b0:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80060b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80060b8:	2000      	movs	r0, #0
}
 80060ba:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80060bc:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060be:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060c0:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80060c6:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80060c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060cc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060d2:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80060d4:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060d6:	68e3      	ldr	r3, [r4, #12]
 80060d8:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80060da:	6863      	ldr	r3, [r4, #4]
 80060dc:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80060de:	6963      	ldr	r3, [r4, #20]
 80060e0:	630b      	str	r3, [r1, #48]	; 0x30
 80060e2:	e7cf      	b.n	8006084 <HAL_TIM_Base_Init+0x90>
    htim->Lock = HAL_UNLOCKED;
 80060e4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80060e8:	f7fd fb34 	bl	8003754 <HAL_TIM_Base_MspInit>
 80060ec:	e78c      	b.n	8006008 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060ee:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060f0:	69a2      	ldr	r2, [r4, #24]
 80060f2:	e7e9      	b.n	80060c8 <HAL_TIM_Base_Init+0xd4>
    return HAL_ERROR;
 80060f4:	2001      	movs	r0, #1
}
 80060f6:	4770      	bx	lr
 80060f8:	40012c00 	.word	0x40012c00

080060fc <HAL_TIM_PWM_MspInit>:
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop

08006100 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8006100:	2800      	cmp	r0, #0
 8006102:	d07d      	beq.n	8006200 <HAL_TIM_PWM_Init+0x100>
{
 8006104:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006106:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800610a:	4604      	mov	r4, r0
 800610c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006110:	2b00      	cmp	r3, #0
 8006112:	d06d      	beq.n	80061f0 <HAL_TIM_PWM_Init+0xf0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006114:	6821      	ldr	r1, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006116:	4a3b      	ldr	r2, [pc, #236]	; (8006204 <HAL_TIM_PWM_Init+0x104>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006118:	2302      	movs	r3, #2
 800611a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800611e:	4291      	cmp	r1, r2
  tmpcr1 = TIMx->CR1;
 8006120:	680b      	ldr	r3, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006122:	d051      	beq.n	80061c8 <HAL_TIM_PWM_Init+0xc8>
 8006124:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8006128:	d021      	beq.n	800616e <HAL_TIM_PWM_Init+0x6e>
 800612a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800612e:	4291      	cmp	r1, r2
 8006130:	d01d      	beq.n	800616e <HAL_TIM_PWM_Init+0x6e>
 8006132:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006136:	4291      	cmp	r1, r2
 8006138:	d019      	beq.n	800616e <HAL_TIM_PWM_Init+0x6e>
 800613a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800613e:	4291      	cmp	r1, r2
 8006140:	d042      	beq.n	80061c8 <HAL_TIM_PWM_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006142:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006146:	4291      	cmp	r1, r2
 8006148:	d057      	beq.n	80061fa <HAL_TIM_PWM_Init+0xfa>
 800614a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800614e:	4291      	cmp	r1, r2
 8006150:	d053      	beq.n	80061fa <HAL_TIM_PWM_Init+0xfa>
 8006152:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006156:	4291      	cmp	r1, r2
 8006158:	d04f      	beq.n	80061fa <HAL_TIM_PWM_Init+0xfa>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800615a:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800615c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800615e:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006160:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006164:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8006166:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006168:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800616a:	628a      	str	r2, [r1, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800616c:	e010      	b.n	8006190 <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 800616e:	68a2      	ldr	r2, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006170:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006172:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006174:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006178:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800617a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800617e:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006180:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006182:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006186:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8006188:	6862      	ldr	r2, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800618a:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800618c:	62c8      	str	r0, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800618e:	628a      	str	r2, [r1, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006190:	2301      	movs	r3, #1
 8006192:	614b      	str	r3, [r1, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006194:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006198:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800619c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80061a0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80061a4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80061a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061b0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80061b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80061b8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80061bc:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80061c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80061c4:	2000      	movs	r0, #0
}
 80061c6:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80061c8:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061ca:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061cc:	69a2      	ldr	r2, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80061d2:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80061d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061d8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061de:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80061e0:	600b      	str	r3, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061e2:	68e3      	ldr	r3, [r4, #12]
 80061e4:	62cb      	str	r3, [r1, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80061e6:	6863      	ldr	r3, [r4, #4]
 80061e8:	628b      	str	r3, [r1, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80061ea:	6963      	ldr	r3, [r4, #20]
 80061ec:	630b      	str	r3, [r1, #48]	; 0x30
 80061ee:	e7cf      	b.n	8006190 <HAL_TIM_PWM_Init+0x90>
    htim->Lock = HAL_UNLOCKED;
 80061f0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80061f4:	f7ff ff82 	bl	80060fc <HAL_TIM_PWM_MspInit>
 80061f8:	e78c      	b.n	8006114 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061fa:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061fc:	69a2      	ldr	r2, [r4, #24]
 80061fe:	e7e9      	b.n	80061d4 <HAL_TIM_PWM_Init+0xd4>
    return HAL_ERROR;
 8006200:	2001      	movs	r0, #1
}
 8006202:	4770      	bx	lr
 8006204:	40012c00 	.word	0x40012c00

08006208 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8006208:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800620c:	2b01      	cmp	r3, #1
 800620e:	f000 8083 	beq.w	8006318 <HAL_TIM_ConfigClockSource+0x110>
{
 8006212:	b4f0      	push	{r4, r5, r6, r7}
  tmpsmcr = htim->Instance->SMCR;
 8006214:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(htim);
 8006216:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8006218:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800621a:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800621e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8006222:	6895      	ldr	r5, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006224:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006226:	4c58      	ldr	r4, [pc, #352]	; (8006388 <HAL_TIM_ConfigClockSource+0x180>)
  switch (sClockSourceConfig->ClockSource)
 8006228:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800622a:	ea04 0405 	and.w	r4, r4, r5
  htim->Instance->SMCR = tmpsmcr;
 800622e:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006230:	d074      	beq.n	800631c <HAL_TIM_ConfigClockSource+0x114>
 8006232:	d91f      	bls.n	8006274 <HAL_TIM_ConfigClockSource+0x6c>
 8006234:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006238:	d05e      	beq.n	80062f8 <HAL_TIM_ConfigClockSource+0xf0>
 800623a:	d947      	bls.n	80062cc <HAL_TIM_ConfigClockSource+0xc4>
 800623c:	4953      	ldr	r1, [pc, #332]	; (800638c <HAL_TIM_ConfigClockSource+0x184>)
 800623e:	428b      	cmp	r3, r1
 8006240:	d006      	beq.n	8006250 <HAL_TIM_ConfigClockSource+0x48>
 8006242:	d93c      	bls.n	80062be <HAL_TIM_ConfigClockSource+0xb6>
 8006244:	4952      	ldr	r1, [pc, #328]	; (8006390 <HAL_TIM_ConfigClockSource+0x188>)
 8006246:	428b      	cmp	r3, r1
 8006248:	d002      	beq.n	8006250 <HAL_TIM_ConfigClockSource+0x48>
 800624a:	3130      	adds	r1, #48	; 0x30
 800624c:	428b      	cmp	r3, r1
 800624e:	d108      	bne.n	8006262 <HAL_TIM_ConfigClockSource+0x5a>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006250:	6891      	ldr	r1, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006252:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8006256:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800625a:	430b      	orrs	r3, r1
 800625c:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006260:	6093      	str	r3, [r2, #8]
  __HAL_UNLOCK(htim);
 8006262:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006264:	2201      	movs	r2, #1
 8006266:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800626a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 800626e:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8006270:	4618      	mov	r0, r3
}
 8006272:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8006274:	2b40      	cmp	r3, #64	; 0x40
 8006276:	d06c      	beq.n	8006352 <HAL_TIM_ConfigClockSource+0x14a>
 8006278:	d91b      	bls.n	80062b2 <HAL_TIM_ConfigClockSource+0xaa>
 800627a:	2b50      	cmp	r3, #80	; 0x50
 800627c:	d1f1      	bne.n	8006262 <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 800627e:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006280:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006282:	684c      	ldr	r4, [r1, #4]
 8006284:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006286:	f026 0601 	bic.w	r6, r6, #1
 800628a:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800628c:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800628e:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006292:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006296:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800629a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800629c:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 800629e:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80062a0:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80062a2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80062a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062aa:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80062ae:	6093      	str	r3, [r2, #8]
}
 80062b0:	e7d7      	b.n	8006262 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80062b2:	2b20      	cmp	r3, #32
 80062b4:	d0cc      	beq.n	8006250 <HAL_TIM_ConfigClockSource+0x48>
 80062b6:	d91b      	bls.n	80062f0 <HAL_TIM_ConfigClockSource+0xe8>
 80062b8:	2b30      	cmp	r3, #48	; 0x30
 80062ba:	d1d2      	bne.n	8006262 <HAL_TIM_ConfigClockSource+0x5a>
 80062bc:	e7c8      	b.n	8006250 <HAL_TIM_ConfigClockSource+0x48>
 80062be:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80062c2:	d0c5      	beq.n	8006250 <HAL_TIM_ConfigClockSource+0x48>
 80062c4:	3910      	subs	r1, #16
 80062c6:	428b      	cmp	r3, r1
 80062c8:	d0c2      	beq.n	8006250 <HAL_TIM_ConfigClockSource+0x48>
 80062ca:	e7ca      	b.n	8006262 <HAL_TIM_ConfigClockSource+0x5a>
 80062cc:	2b70      	cmp	r3, #112	; 0x70
 80062ce:	d1c8      	bne.n	8006262 <HAL_TIM_ConfigClockSource+0x5a>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062d0:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 80062d4:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80062d6:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062d8:	432b      	orrs	r3, r5
 80062da:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062de:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062e2:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062e4:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 80062e6:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80062e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80062ec:	6093      	str	r3, [r2, #8]
      break;
 80062ee:	e7b8      	b.n	8006262 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80062f0:	f033 0110 	bics.w	r1, r3, #16
 80062f4:	d1b5      	bne.n	8006262 <HAL_TIM_ConfigClockSource+0x5a>
 80062f6:	e7ab      	b.n	8006250 <HAL_TIM_ConfigClockSource+0x48>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062f8:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 80062fc:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80062fe:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006300:	432b      	orrs	r3, r5
 8006302:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006306:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800630a:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800630c:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800630e:	6893      	ldr	r3, [r2, #8]
 8006310:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006314:	6093      	str	r3, [r2, #8]
      break;
 8006316:	e7a4      	b.n	8006262 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8006318:	2002      	movs	r0, #2
}
 800631a:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800631c:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800631e:	684d      	ldr	r5, [r1, #4]
 8006320:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006322:	f024 0410 	bic.w	r4, r4, #16
 8006326:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006328:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 800632a:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800632c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006330:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006334:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006338:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800633c:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 800633e:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8006340:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006342:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800634a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800634e:	6093      	str	r3, [r2, #8]
}
 8006350:	e787      	b.n	8006262 <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 8006352:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006354:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006356:	684c      	ldr	r4, [r1, #4]
 8006358:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800635a:	f026 0601 	bic.w	r6, r6, #1
 800635e:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006360:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006362:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006366:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800636a:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800636e:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8006370:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8006372:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8006374:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006376:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800637a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800637e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8006382:	6093      	str	r3, [r2, #8]
}
 8006384:	e76d      	b.n	8006262 <HAL_TIM_ConfigClockSource+0x5a>
 8006386:	bf00      	nop
 8006388:	ffce0088 	.word	0xffce0088
 800638c:	00100030 	.word	0x00100030
 8006390:	00100040 	.word	0x00100040

08006394 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8006394:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006398:	2b01      	cmp	r3, #1
 800639a:	d04d      	beq.n	8006438 <HAL_TIM_SlaveConfigSynchro+0xa4>
 800639c:	4602      	mov	r2, r0
{
 800639e:	b4f0      	push	{r4, r5, r6, r7}
  tmpsmcr = htim->Instance->SMCR;
 80063a0:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(htim);
 80063a2:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80063a4:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80063a6:	f882 403c 	strb.w	r4, [r2, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80063aa:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80063ae:	6883      	ldr	r3, [r0, #8]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80063b0:	e9d1 5400 	ldrd	r5, r4, [r1]
  tmpsmcr &= ~TIM_SMCR_TS;
 80063b4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80063b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80063bc:	4323      	orrs	r3, r4
  tmpsmcr &= ~TIM_SMCR_SMS;
 80063be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063c2:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80063c6:	432b      	orrs	r3, r5
  switch (sSlaveConfig->InputTrigger)
 80063c8:	2c60      	cmp	r4, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 80063ca:	6083      	str	r3, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 80063cc:	d051      	beq.n	8006472 <HAL_TIM_SlaveConfigSynchro+0xde>
 80063ce:	d825      	bhi.n	800641c <HAL_TIM_SlaveConfigSynchro+0x88>
 80063d0:	2c40      	cmp	r4, #64	; 0x40
 80063d2:	d033      	beq.n	800643c <HAL_TIM_SlaveConfigSynchro+0xa8>
 80063d4:	2c50      	cmp	r4, #80	; 0x50
 80063d6:	d110      	bne.n	80063fa <HAL_TIM_SlaveConfigSynchro+0x66>
  tmpccer = TIMx->CCER;
 80063d8:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063da:	6a06      	ldr	r6, [r0, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063dc:	688c      	ldr	r4, [r1, #8]
 80063de:	690f      	ldr	r7, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063e0:	f026 0601 	bic.w	r6, r6, #1
 80063e4:	6206      	str	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063e6:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063e8:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 80063f0:	4321      	orrs	r1, r4
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063f2:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80063f6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80063f8:	6201      	str	r1, [r0, #32]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80063fa:	68c3      	ldr	r3, [r0, #12]
 80063fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006400:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006402:	68c3      	ldr	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 8006404:	2401      	movs	r4, #1
  __HAL_UNLOCK(htim);
 8006406:	2100      	movs	r1, #0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006408:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800640c:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 800640e:	f882 403d 	strb.w	r4, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006412:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c
  return HAL_OK;
 8006416:	4608      	mov	r0, r1
}
 8006418:	bcf0      	pop	{r4, r5, r6, r7}
 800641a:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 800641c:	2c70      	cmp	r4, #112	; 0x70
 800641e:	d1ec      	bne.n	80063fa <HAL_TIM_SlaveConfigSynchro+0x66>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006420:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8006424:	690c      	ldr	r4, [r1, #16]
  tmpsmcr = TIMx->SMCR;
 8006426:	6881      	ldr	r1, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006428:	432b      	orrs	r3, r5
 800642a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800642e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006432:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8006434:	6083      	str	r3, [r0, #8]
 8006436:	e7e0      	b.n	80063fa <HAL_TIM_SlaveConfigSynchro+0x66>
  __HAL_LOCK(htim);
 8006438:	2002      	movs	r0, #2
}
 800643a:	4770      	bx	lr
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800643c:	2d05      	cmp	r5, #5
 800643e:	d010      	beq.n	8006462 <HAL_TIM_SlaveConfigSynchro+0xce>
 8006440:	f1b5 1f01 	cmp.w	r5, #65537	; 0x10001
 8006444:	d00d      	beq.n	8006462 <HAL_TIM_SlaveConfigSynchro+0xce>
      tmpccer = htim->Instance->CCER;
 8006446:	6a05      	ldr	r5, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006448:	6a04      	ldr	r4, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800644a:	690e      	ldr	r6, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800644c:	f024 0401 	bic.w	r4, r4, #1
 8006450:	6204      	str	r4, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006452:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006454:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006458:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800645c:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 800645e:	6205      	str	r5, [r0, #32]
      break;
 8006460:	e7cb      	b.n	80063fa <HAL_TIM_SlaveConfigSynchro+0x66>
    htim->State = HAL_TIM_STATE_READY;
 8006462:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8006464:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 8006466:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800646a:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800646e:	bcf0      	pop	{r4, r5, r6, r7}
 8006470:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006472:	6a04      	ldr	r4, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006474:	688d      	ldr	r5, [r1, #8]
 8006476:	690e      	ldr	r6, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006478:	f024 0410 	bic.w	r4, r4, #16
 800647c:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800647e:	6981      	ldr	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 8006480:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006482:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006486:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800648a:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800648e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8006492:	6181      	str	r1, [r0, #24]
  TIMx->CCER = tmpccer;
 8006494:	6203      	str	r3, [r0, #32]
 8006496:	e7b0      	b.n	80063fa <HAL_TIM_SlaveConfigSynchro+0x66>

08006498 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006498:	4a29      	ldr	r2, [pc, #164]	; (8006540 <TIM_Base_SetConfig+0xa8>)
  tmpcr1 = TIMx->CR1;
 800649a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800649c:	4290      	cmp	r0, r2
{
 800649e:	b470      	push	{r4, r5, r6}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064a0:	d033      	beq.n	800650a <TIM_Base_SetConfig+0x72>
 80064a2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80064a6:	d01b      	beq.n	80064e0 <TIM_Base_SetConfig+0x48>
 80064a8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80064ac:	4290      	cmp	r0, r2
 80064ae:	d017      	beq.n	80064e0 <TIM_Base_SetConfig+0x48>
 80064b0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064b4:	4290      	cmp	r0, r2
 80064b6:	d013      	beq.n	80064e0 <TIM_Base_SetConfig+0x48>
 80064b8:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 80064bc:	4290      	cmp	r0, r2
 80064be:	d024      	beq.n	800650a <TIM_Base_SetConfig+0x72>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064c0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80064c4:	4290      	cmp	r0, r2
 80064c6:	d037      	beq.n	8006538 <TIM_Base_SetConfig+0xa0>
 80064c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064cc:	4290      	cmp	r0, r2
 80064ce:	d033      	beq.n	8006538 <TIM_Base_SetConfig+0xa0>
 80064d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064d4:	4290      	cmp	r0, r2
 80064d6:	d02f      	beq.n	8006538 <TIM_Base_SetConfig+0xa0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064d8:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064da:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 80064dc:	680a      	ldr	r2, [r1, #0]
 80064de:	e00a      	b.n	80064f6 <TIM_Base_SetConfig+0x5e>
    tmpcr1 |= Structure->CounterMode;
 80064e0:	684a      	ldr	r2, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064e2:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064e4:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064e6:	688c      	ldr	r4, [r1, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80064ec:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80064ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  TIMx->PSC = Structure->Prescaler;
 80064f2:	680a      	ldr	r2, [r1, #0]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064f4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064fa:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80064fc:	6003      	str	r3, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 80064fe:	2301      	movs	r3, #1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006500:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006502:	6282      	str	r2, [r0, #40]	; 0x28
}
 8006504:	bc70      	pop	{r4, r5, r6}
  TIMx->EGR = TIM_EGR_UG;
 8006506:	6143      	str	r3, [r0, #20]
}
 8006508:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 800650a:	684d      	ldr	r5, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800650c:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800650e:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006510:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006514:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8006516:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800651a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800651c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006520:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006522:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006524:	688b      	ldr	r3, [r1, #8]
 8006526:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006528:	680b      	ldr	r3, [r1, #0]
 800652a:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800652c:	690b      	ldr	r3, [r1, #16]
 800652e:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006530:	2301      	movs	r3, #1
}
 8006532:	bc70      	pop	{r4, r5, r6}
  TIMx->EGR = TIM_EGR_UG;
 8006534:	6143      	str	r3, [r0, #20]
}
 8006536:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006538:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800653a:	694a      	ldr	r2, [r1, #20]
 800653c:	e7eb      	b.n	8006516 <TIM_Base_SetConfig+0x7e>
 800653e:	bf00      	nop
 8006540:	40012c00 	.word	0x40012c00

08006544 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006544:	6a03      	ldr	r3, [r0, #32]
 8006546:	f023 0310 	bic.w	r3, r3, #16
 800654a:	6203      	str	r3, [r0, #32]
{
 800654c:	b4f0      	push	{r4, r5, r6, r7}
  tmpccer = TIMx->CCER;
 800654e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006550:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006552:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006554:	4f19      	ldr	r7, [pc, #100]	; (80065bc <TIM_OC2_SetConfig+0x78>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006556:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006558:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800655a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 800655e:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006562:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006566:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006568:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800656c:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006570:	d00f      	beq.n	8006592 <TIM_OC2_SetConfig+0x4e>
 8006572:	4c13      	ldr	r4, [pc, #76]	; (80065c0 <TIM_OC2_SetConfig+0x7c>)
 8006574:	42a0      	cmp	r0, r4
 8006576:	d00c      	beq.n	8006592 <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006578:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 800657c:	42a0      	cmp	r0, r4
 800657e:	d00f      	beq.n	80065a0 <TIM_OC2_SetConfig+0x5c>
 8006580:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006584:	42a0      	cmp	r0, r4
 8006586:	d00b      	beq.n	80065a0 <TIM_OC2_SetConfig+0x5c>
 8006588:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800658c:	42a0      	cmp	r0, r4
 800658e:	d10e      	bne.n	80065ae <TIM_OC2_SetConfig+0x6a>
 8006590:	e006      	b.n	80065a0 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006592:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006594:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006598:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800659c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065a0:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065a4:	f426 6640 	bic.w	r6, r6, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065a8:	432c      	orrs	r4, r5
 80065aa:	ea46 0684 	orr.w	r6, r6, r4, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 80065ae:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80065b0:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80065b2:	6182      	str	r2, [r0, #24]
}
 80065b4:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 80065b6:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80065b8:	6203      	str	r3, [r0, #32]
}
 80065ba:	4770      	bx	lr
 80065bc:	40012c00 	.word	0x40012c00
 80065c0:	40013400 	.word	0x40013400

080065c4 <HAL_TIM_PWM_ConfigChannel>:
{
 80065c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80065c6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	f000 80e4 	beq.w	8006798 <HAL_TIM_PWM_ConfigChannel+0x1d4>
 80065d0:	2301      	movs	r3, #1
 80065d2:	4604      	mov	r4, r0
 80065d4:	460d      	mov	r5, r1
 80065d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80065da:	2a14      	cmp	r2, #20
 80065dc:	d844      	bhi.n	8006668 <HAL_TIM_PWM_ConfigChannel+0xa4>
 80065de:	e8df f002 	tbb	[pc, r2]
 80065e2:	4347      	.short	0x4347
 80065e4:	435b4343 	.word	0x435b4343
 80065e8:	43704343 	.word	0x43704343
 80065ec:	43844343 	.word	0x43844343
 80065f0:	43994343 	.word	0x43994343
 80065f4:	4343      	.short	0x4343
 80065f6:	0b          	.byte	0x0b
 80065f7:	00          	.byte	0x00
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80065f8:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80065fa:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80065fe:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006600:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006602:	4e6c      	ldr	r6, [pc, #432]	; (80067b4 <HAL_TIM_PWM_ConfigChannel+0x1f0>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006604:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 8006608:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800660a:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800660c:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800660e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006610:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006614:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006618:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800661c:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800661e:	ea41 510c 	orr.w	r1, r1, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006622:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006626:	d008      	beq.n	800663a <HAL_TIM_PWM_ConfigChannel+0x76>
 8006628:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800662c:	42b3      	cmp	r3, r6
 800662e:	d004      	beq.n	800663a <HAL_TIM_PWM_ConfigChannel+0x76>
 8006630:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006634:	42b3      	cmp	r3, r6
 8006636:	f040 80b1 	bne.w	800679c <HAL_TIM_PWM_ConfigChannel+0x1d8>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800663a:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800663c:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006640:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 8006644:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8006646:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006648:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 800664a:	64de      	str	r6, [r3, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 800664c:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800664e:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006650:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006652:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006656:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006658:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800665a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800665e:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006660:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006662:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006666:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8006668:	2000      	movs	r0, #0
 800666a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800666e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006670:	6800      	ldr	r0, [r0, #0]
 8006672:	f7ff fc01 	bl	8005e78 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006676:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006678:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800667a:	6999      	ldr	r1, [r3, #24]
 800667c:	f041 0108 	orr.w	r1, r1, #8
 8006680:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006682:	6999      	ldr	r1, [r3, #24]
 8006684:	f021 0104 	bic.w	r1, r1, #4
 8006688:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800668a:	699a      	ldr	r2, [r3, #24]
 800668c:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 800668e:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006690:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006692:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006696:	e7ea      	b.n	800666e <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006698:	6800      	ldr	r0, [r0, #0]
 800669a:	f7ff ff53 	bl	8006544 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800669e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066a0:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80066a2:	6999      	ldr	r1, [r3, #24]
 80066a4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80066a8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066aa:	6999      	ldr	r1, [r3, #24]
 80066ac:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80066b0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066b2:	699a      	ldr	r2, [r3, #24]
 80066b4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 80066b8:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066ba:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80066bc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80066c0:	e7d5      	b.n	800666e <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066c2:	6800      	ldr	r0, [r0, #0]
 80066c4:	f7ff fc16 	bl	8005ef4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066c8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066ca:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066cc:	69d9      	ldr	r1, [r3, #28]
 80066ce:	f041 0108 	orr.w	r1, r1, #8
 80066d2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066d4:	69d9      	ldr	r1, [r3, #28]
 80066d6:	f021 0104 	bic.w	r1, r1, #4
 80066da:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066dc:	69da      	ldr	r2, [r3, #28]
 80066de:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 80066e0:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066e2:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80066e4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80066e8:	e7c1      	b.n	800666e <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066ea:	6800      	ldr	r0, [r0, #0]
 80066ec:	f7ff fc42 	bl	8005f74 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066f0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066f2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066f4:	69d9      	ldr	r1, [r3, #28]
 80066f6:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80066fa:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066fc:	69d9      	ldr	r1, [r3, #28]
 80066fe:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006702:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006704:	69da      	ldr	r2, [r3, #28]
 8006706:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  __HAL_UNLOCK(htim);
 800670a:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800670c:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 800670e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006712:	e7ac      	b.n	800666e <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006714:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006716:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800671a:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800671c:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800671e:	4e25      	ldr	r6, [pc, #148]	; (80067b4 <HAL_TIM_PWM_ConfigChannel+0x1f0>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006720:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8006724:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8006726:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006728:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800672a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800672c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 8006730:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006734:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006738:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800673a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800673e:	ea42 0207 	orr.w	r2, r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006742:	d00f      	beq.n	8006764 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 8006744:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006748:	42b3      	cmp	r3, r6
 800674a:	d00b      	beq.n	8006764 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 800674c:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006750:	42b3      	cmp	r3, r6
 8006752:	d007      	beq.n	8006764 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 8006754:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006758:	42b3      	cmp	r3, r6
 800675a:	d003      	beq.n	8006764 <HAL_TIM_PWM_ConfigChannel+0x1a0>
 800675c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006760:	42b3      	cmp	r3, r6
 8006762:	d104      	bne.n	800676e <HAL_TIM_PWM_ConfigChannel+0x1aa>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006764:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006766:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800676a:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 800676e:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8006770:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006772:	651a      	str	r2, [r3, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8006774:	649e      	str	r6, [r3, #72]	; 0x48
  TIMx->CCER = tmpccer;
 8006776:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006778:	6d19      	ldr	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800677a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800677c:	f041 0108 	orr.w	r1, r1, #8
 8006780:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006782:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006784:	f021 0104 	bic.w	r1, r1, #4
 8006788:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800678a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800678c:	4302      	orrs	r2, r0
  __HAL_UNLOCK(htim);
 800678e:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006790:	651a      	str	r2, [r3, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8006792:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8006796:	e76a      	b.n	800666e <HAL_TIM_PWM_ConfigChannel+0xaa>
  __HAL_LOCK(htim);
 8006798:	2002      	movs	r0, #2
}
 800679a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800679c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80067a0:	42b3      	cmp	r3, r6
 80067a2:	f43f af4a 	beq.w	800663a <HAL_TIM_PWM_ConfigChannel+0x76>
 80067a6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80067aa:	42b3      	cmp	r3, r6
 80067ac:	f47f af4a 	bne.w	8006644 <HAL_TIM_PWM_ConfigChannel+0x80>
 80067b0:	e743      	b.n	800663a <HAL_TIM_PWM_ConfigChannel+0x76>
 80067b2:	bf00      	nop
 80067b4:	40012c00 	.word	0x40012c00

080067b8 <TIM_TI1_SetConfig>:
{
 80067b8:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067ba:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80067bc:	4e17      	ldr	r6, [pc, #92]	; (800681c <TIM_TI1_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067be:	f024 0401 	bic.w	r4, r4, #1
 80067c2:	6204      	str	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80067c4:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 80067c6:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80067c8:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80067ca:	d015      	beq.n	80067f8 <TIM_TI1_SetConfig+0x40>
 80067cc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80067d0:	d012      	beq.n	80067f8 <TIM_TI1_SetConfig+0x40>
 80067d2:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 80067d6:	42b0      	cmp	r0, r6
 80067d8:	d00e      	beq.n	80067f8 <TIM_TI1_SetConfig+0x40>
 80067da:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80067de:	42b0      	cmp	r0, r6
 80067e0:	d00a      	beq.n	80067f8 <TIM_TI1_SetConfig+0x40>
 80067e2:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 80067e6:	42b0      	cmp	r0, r6
 80067e8:	d006      	beq.n	80067f8 <TIM_TI1_SetConfig+0x40>
 80067ea:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80067ee:	42b0      	cmp	r0, r6
 80067f0:	d002      	beq.n	80067f8 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80067f2:	f044 0201 	orr.w	r2, r4, #1
 80067f6:	e002      	b.n	80067fe <TIM_TI1_SetConfig+0x46>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80067f8:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 80067fc:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80067fe:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006800:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006804:	b2db      	uxtb	r3, r3
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006806:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800680a:	f001 010a 	and.w	r1, r1, #10
 800680e:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006810:	4313      	orrs	r3, r2
  TIMx->CCMR1 = tmpccmr1;
 8006812:	6183      	str	r3, [r0, #24]
}
 8006814:	bc70      	pop	{r4, r5, r6}
  TIMx->CCER = tmpccer;
 8006816:	6201      	str	r1, [r0, #32]
}
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	40012c00 	.word	0x40012c00

08006820 <HAL_TIMEx_HallSensor_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop

08006824 <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 8006824:	2800      	cmp	r0, #0
 8006826:	d065      	beq.n	80068f4 <HAL_TIMEx_HallSensor_Init+0xd0>
{
 8006828:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800682a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 800682e:	b088      	sub	sp, #32
 8006830:	460d      	mov	r5, r1
 8006832:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8006834:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006838:	2b00      	cmp	r3, #0
 800683a:	d056      	beq.n	80068ea <HAL_TIMEx_HallSensor_Init+0xc6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800683c:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800683e:	2302      	movs	r3, #2
 8006840:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006844:	f851 0b04 	ldr.w	r0, [r1], #4
 8006848:	f7ff fe26 	bl	8006498 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800684c:	68ab      	ldr	r3, [r5, #8]
 800684e:	6829      	ldr	r1, [r5, #0]
 8006850:	6820      	ldr	r0, [r4, #0]
 8006852:	2203      	movs	r2, #3
 8006854:	f7ff ffb0 	bl	80067b8 <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006858:	6820      	ldr	r0, [r4, #0]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800685a:	686e      	ldr	r6, [r5, #4]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800685c:	6982      	ldr	r2, [r0, #24]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800685e:	68e9      	ldr	r1, [r5, #12]
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006860:	f022 020c 	bic.w	r2, r2, #12
 8006864:	6182      	str	r2, [r0, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8006866:	6983      	ldr	r3, [r0, #24]
 8006868:	4333      	orrs	r3, r6
 800686a:	6183      	str	r3, [r0, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 800686c:	6843      	ldr	r3, [r0, #4]
 800686e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006872:	6043      	str	r3, [r0, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006874:	6883      	ldr	r3, [r0, #8]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8006876:	9102      	str	r1, [sp, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8006878:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800687c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006880:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8006882:	6883      	ldr	r3, [r0, #8]
 8006884:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006888:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800688a:	6883      	ldr	r3, [r0, #8]
 800688c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006890:	f023 0307 	bic.w	r3, r3, #7
 8006894:	6083      	str	r3, [r0, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8006896:	6883      	ldr	r3, [r0, #8]
 8006898:	f043 0304 	orr.w	r3, r3, #4
 800689c:	6083      	str	r3, [r0, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800689e:	2500      	movs	r5, #0
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80068a0:	2370      	movs	r3, #112	; 0x70
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80068a2:	a901      	add	r1, sp, #4
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 80068a4:	9301      	str	r3, [sp, #4]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 80068a6:	e9cd 5505 	strd	r5, r5, [sp, #20]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80068aa:	e9cd 5503 	strd	r5, r5, [sp, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80068ae:	9507      	str	r5, [sp, #28]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80068b0:	f7ff fe48 	bl	8006544 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80068b4:	6822      	ldr	r2, [r4, #0]
 80068b6:	6853      	ldr	r3, [r2, #4]
 80068b8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80068bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068c0:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80068c2:	6851      	ldr	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068c4:	2301      	movs	r3, #1
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80068c6:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  return HAL_OK;
 80068ca:	4628      	mov	r0, r5
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80068cc:	6051      	str	r1, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068ce:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068d2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068d6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068da:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80068e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80068e6:	b008      	add	sp, #32
 80068e8:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80068ea:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 80068ee:	f7ff ff97 	bl	8006820 <HAL_TIMEx_HallSensor_MspInit>
 80068f2:	e7a3      	b.n	800683c <HAL_TIMEx_HallSensor_Init+0x18>
    return HAL_ERROR;
 80068f4:	2001      	movs	r0, #1
}
 80068f6:	4770      	bx	lr

080068f8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068f8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d03c      	beq.n	800697a <HAL_TIMEx_MasterConfigSynchronization+0x82>
{
 8006900:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006902:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006904:	4c1e      	ldr	r4, [pc, #120]	; (8006980 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006906:	2302      	movs	r3, #2
 8006908:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800690c:	42a2      	cmp	r2, r4
  tmpcr2 = htim->Instance->CR2;
 800690e:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006910:	6895      	ldr	r5, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006912:	d026      	beq.n	8006962 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8006914:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006918:	42a2      	cmp	r2, r4
 800691a:	d022      	beq.n	8006962 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800691c:	680c      	ldr	r4, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800691e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006926:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006928:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 800692c:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800692e:	d00a      	beq.n	8006946 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006930:	4b14      	ldr	r3, [pc, #80]	; (8006984 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8006932:	429a      	cmp	r2, r3
 8006934:	d007      	beq.n	8006946 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006936:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800693a:	429a      	cmp	r2, r3
 800693c:	d003      	beq.n	8006946 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800693e:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8006942:	429a      	cmp	r2, r3
 8006944:	d104      	bne.n	8006950 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006946:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006948:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800694c:	431d      	orrs	r5, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800694e:	6095      	str	r5, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006950:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006952:	2201      	movs	r2, #1
 8006954:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006958:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 800695c:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 800695e:	4618      	mov	r0, r3
}
 8006960:	4770      	bx	lr
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006962:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006966:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800696a:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 800696c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006970:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006974:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 8006976:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006978:	e7e5      	b.n	8006946 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  __HAL_LOCK(htim);
 800697a:	2002      	movs	r0, #2
}
 800697c:	4770      	bx	lr
 800697e:	bf00      	nop
 8006980:	40012c00 	.word	0x40012c00
 8006984:	40000400 	.word	0x40000400

08006988 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006988:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800698c:	2b01      	cmp	r3, #1
 800698e:	d044      	beq.n	8006a1a <HAL_TIMEx_ConfigBreakDeadTime+0x92>
{
 8006990:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006992:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8006996:	4602      	mov	r2, r0
 8006998:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800699c:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80069a0:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80069a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069a6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80069a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80069ac:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80069b0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80069b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069b6:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80069b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80069bc:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80069be:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80069c0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80069c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069c6:	4303      	orrs	r3, r0

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80069c8:	4c15      	ldr	r4, [pc, #84]	; (8006a20 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 80069ca:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80069cc:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80069d0:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80069d2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80069d6:	d00a      	beq.n	80069ee <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 80069d8:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80069dc:	42a0      	cmp	r0, r4
 80069de:	d006      	beq.n	80069ee <HAL_TIMEx_ConfigBreakDeadTime+0x66>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80069e0:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80069e2:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80069e4:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 80069e8:	4608      	mov	r0, r1
}
 80069ea:	bc30      	pop	{r4, r5}
 80069ec:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80069ee:	69cd      	ldr	r5, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80069f0:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80069f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069f6:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80069f8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80069fc:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006a00:	e9d1 5408 	ldrd	r5, r4, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006a04:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a08:	432b      	orrs	r3, r5
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006a0a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006a0e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006a10:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006a12:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006a16:	430b      	orrs	r3, r1
 8006a18:	e7e2      	b.n	80069e0 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8006a1a:	2002      	movs	r0, #2
}
 8006a1c:	4770      	bx	lr
 8006a1e:	bf00      	nop
 8006a20:	40012c00 	.word	0x40012c00

08006a24 <HAL_TIMEx_ConfigBreakInput>:
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a24:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d048      	beq.n	8006abe <HAL_TIMEx_ConfigBreakInput+0x9a>

  switch (sBreakInputConfig->Source)
 8006a2c:	6813      	ldr	r3, [r2, #0]
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	2b0f      	cmp	r3, #15
{
 8006a32:	b4f0      	push	{r4, r5, r6, r7}
 8006a34:	d826      	bhi.n	8006a84 <HAL_TIMEx_ConfigBreakInput+0x60>
 8006a36:	4e23      	ldr	r6, [pc, #140]	; (8006ac4 <HAL_TIMEx_ConfigBreakInput+0xa0>)
 8006a38:	4c23      	ldr	r4, [pc, #140]	; (8006ac8 <HAL_TIMEx_ConfigBreakInput+0xa4>)
 8006a3a:	4f24      	ldr	r7, [pc, #144]	; (8006acc <HAL_TIMEx_ConfigBreakInput+0xa8>)
 8006a3c:	4d24      	ldr	r5, [pc, #144]	; (8006ad0 <HAL_TIMEx_ConfigBreakInput+0xac>)
 8006a3e:	f856 6023 	ldr.w	r6, [r6, r3, lsl #2]
 8006a42:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8006a46:	f857 7023 	ldr.w	r7, [r7, r3, lsl #2]
 8006a4a:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8006a4e:	2901      	cmp	r1, #1
 8006a50:	d01e      	beq.n	8006a90 <HAL_TIMEx_ConfigBreakInput+0x6c>
 8006a52:	2902      	cmp	r1, #2
 8006a54:	d110      	bne.n	8006a78 <HAL_TIMEx_ConfigBreakInput+0x54>
      break;
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8006a56:	6801      	ldr	r1, [r0, #0]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006a58:	6853      	ldr	r3, [r2, #4]
      tmporx = htim->Instance->AF2;
 8006a5a:	f8d1 c064 	ldr.w	ip, [r1, #100]	; 0x64

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006a5e:	6892      	ldr	r2, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006a60:	40bb      	lsls	r3, r7
 8006a62:	ea83 030c 	eor.w	r3, r3, ip
 8006a66:	4033      	ands	r3, r6
 8006a68:	ea83 030c 	eor.w	r3, r3, ip
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006a6c:	fa02 f505 	lsl.w	r5, r2, r5
 8006a70:	405d      	eors	r5, r3
 8006a72:	402c      	ands	r4, r5
 8006a74:	4063      	eors	r3, r4

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8006a76:	664b      	str	r3, [r1, #100]	; 0x64
    }
    default:
      break;
  }

  __HAL_UNLOCK(htim);
 8006a78:	2300      	movs	r3, #0
 8006a7a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8006a7e:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8006a80:	4618      	mov	r0, r3
}
 8006a82:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 8006a84:	2500      	movs	r5, #0
  switch (BreakInput)
 8006a86:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 8006a88:	462f      	mov	r7, r5
 8006a8a:	462c      	mov	r4, r5
 8006a8c:	462e      	mov	r6, r5
  switch (BreakInput)
 8006a8e:	d1e0      	bne.n	8006a52 <HAL_TIMEx_ConfigBreakInput+0x2e>
      tmporx = htim->Instance->AF1;
 8006a90:	6801      	ldr	r1, [r0, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006a92:	6853      	ldr	r3, [r2, #4]
      tmporx = htim->Instance->AF1;
 8006a94:	f8d1 c060 	ldr.w	ip, [r1, #96]	; 0x60
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006a98:	6892      	ldr	r2, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006a9a:	40bb      	lsls	r3, r7
 8006a9c:	ea83 030c 	eor.w	r3, r3, ip
 8006aa0:	4033      	ands	r3, r6
 8006aa2:	ea83 030c 	eor.w	r3, r3, ip
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006aa6:	fa02 f505 	lsl.w	r5, r2, r5
 8006aaa:	405d      	eors	r5, r3
 8006aac:	402c      	ands	r4, r5
 8006aae:	4063      	eors	r3, r4
      htim->Instance->AF1 = tmporx;
 8006ab0:	660b      	str	r3, [r1, #96]	; 0x60
  __HAL_UNLOCK(htim);
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8006ab8:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8006aba:	4618      	mov	r0, r3
}
 8006abc:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006abe:	2002      	movs	r0, #2
}
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	080097cc 	.word	0x080097cc
 8006ac8:	0800980c 	.word	0x0800980c
 8006acc:	0800984c 	.word	0x0800984c
 8006ad0:	0800988c 	.word	0x0800988c

08006ad4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ad4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006ad6:	07da      	lsls	r2, r3, #31
{
 8006ad8:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ada:	d506      	bpl.n	8006aea <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006adc:	6801      	ldr	r1, [r0, #0]
 8006ade:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8006ae0:	684a      	ldr	r2, [r1, #4]
 8006ae2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006ae6:	4322      	orrs	r2, r4
 8006ae8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006aea:	079c      	lsls	r4, r3, #30
 8006aec:	d506      	bpl.n	8006afc <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006aee:	6801      	ldr	r1, [r0, #0]
 8006af0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8006af2:	684a      	ldr	r2, [r1, #4]
 8006af4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006af8:	4322      	orrs	r2, r4
 8006afa:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006afc:	0759      	lsls	r1, r3, #29
 8006afe:	d506      	bpl.n	8006b0e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b00:	6801      	ldr	r1, [r0, #0]
 8006b02:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8006b04:	684a      	ldr	r2, [r1, #4]
 8006b06:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006b0a:	4322      	orrs	r2, r4
 8006b0c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b0e:	071a      	lsls	r2, r3, #28
 8006b10:	d506      	bpl.n	8006b20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b12:	6801      	ldr	r1, [r0, #0]
 8006b14:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8006b16:	684a      	ldr	r2, [r1, #4]
 8006b18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006b1c:	4322      	orrs	r2, r4
 8006b1e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b20:	06dc      	lsls	r4, r3, #27
 8006b22:	d506      	bpl.n	8006b32 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b24:	6801      	ldr	r1, [r0, #0]
 8006b26:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8006b28:	688a      	ldr	r2, [r1, #8]
 8006b2a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006b2e:	4322      	orrs	r2, r4
 8006b30:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b32:	0699      	lsls	r1, r3, #26
 8006b34:	d506      	bpl.n	8006b44 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b36:	6801      	ldr	r1, [r0, #0]
 8006b38:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8006b3a:	688a      	ldr	r2, [r1, #8]
 8006b3c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b40:	4322      	orrs	r2, r4
 8006b42:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b44:	065a      	lsls	r2, r3, #25
 8006b46:	d509      	bpl.n	8006b5c <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b48:	6801      	ldr	r1, [r0, #0]
 8006b4a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8006b4c:	684a      	ldr	r2, [r1, #4]
 8006b4e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8006b52:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b54:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b58:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b5a:	d00b      	beq.n	8006b74 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b5c:	061b      	lsls	r3, r3, #24
 8006b5e:	d506      	bpl.n	8006b6e <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b60:	6802      	ldr	r2, [r0, #0]
 8006b62:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006b64:	6853      	ldr	r3, [r2, #4]
 8006b66:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006b6a:	430b      	orrs	r3, r1
 8006b6c:	6053      	str	r3, [r2, #4]
  }
}
 8006b6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b72:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b74:	684a      	ldr	r2, [r1, #4]
 8006b76:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8006b78:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8006b7c:	4322      	orrs	r2, r4
 8006b7e:	604a      	str	r2, [r1, #4]
 8006b80:	e7ec      	b.n	8006b5c <UART_AdvFeatureConfig+0x88>
 8006b82:	bf00      	nop

08006b84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b84:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b86:	2300      	movs	r3, #0
{
 8006b88:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b8a:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b8e:	f7fd f8ad 	bl	8003cec <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b92:	6823      	ldr	r3, [r4, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8006b98:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b9a:	d40d      	bmi.n	8006bb8 <UART_CheckIdleState+0x34>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	0752      	lsls	r2, r2, #29
 8006ba0:	d431      	bmi.n	8006c06 <UART_CheckIdleState+0x82>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba2:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8006ba4:	2220      	movs	r2, #32

  __HAL_UNLOCK(huart);
 8006ba6:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8006baa:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84

  return HAL_OK;
 8006bae:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8006bb0:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bb4:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8006bb6:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bb8:	69da      	ldr	r2, [r3, #28]
 8006bba:	0292      	lsls	r2, r2, #10
 8006bbc:	d4ee      	bmi.n	8006b9c <UART_CheckIdleState+0x18>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bbe:	f7fd f895 	bl	8003cec <HAL_GetTick>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006bc2:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bc4:	1b40      	subs	r0, r0, r5
 8006bc6:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006bca:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bcc:	d22c      	bcs.n	8006c28 <UART_CheckIdleState+0xa4>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006bce:	0750      	lsls	r0, r2, #29
 8006bd0:	d5f2      	bpl.n	8006bb8 <UART_CheckIdleState+0x34>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006bd2:	69da      	ldr	r2, [r3, #28]
 8006bd4:	0511      	lsls	r1, r2, #20
 8006bd6:	d5ef      	bpl.n	8006bb8 <UART_CheckIdleState+0x34>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006bd8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006bdc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006be4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006be6:	6899      	ldr	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006be8:	2500      	movs	r5, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bea:	f021 0101 	bic.w	r1, r1, #1
 8006bee:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 8006bf0:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 8006bf2:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
          huart->gState = HAL_UART_STATE_READY;
 8006bf6:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8006bfa:	2003      	movs	r0, #3
          huart->RxState = HAL_UART_STATE_READY;
 8006bfc:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c00:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
}
 8006c04:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c06:	69db      	ldr	r3, [r3, #28]
 8006c08:	0258      	lsls	r0, r3, #9
 8006c0a:	d4ca      	bmi.n	8006ba2 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c0c:	f7fd f86e 	bl	8003cec <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006c10:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c12:	1b40      	subs	r0, r0, r5
 8006c14:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006c18:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c1a:	d205      	bcs.n	8006c28 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006c1c:	0751      	lsls	r1, r2, #29
 8006c1e:	d5f2      	bpl.n	8006c06 <UART_CheckIdleState+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c20:	69da      	ldr	r2, [r3, #28]
 8006c22:	0512      	lsls	r2, r2, #20
 8006c24:	d5ef      	bpl.n	8006c06 <UART_CheckIdleState+0x82>
 8006c26:	e7d7      	b.n	8006bd8 <UART_CheckIdleState+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006c28:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006c2c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c2e:	689a      	ldr	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 8006c30:	2500      	movs	r5, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c32:	f022 0201 	bic.w	r2, r2, #1
 8006c36:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8006c38:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8006c3a:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 8006c3e:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8006c42:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8006c44:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 8006c48:	bd38      	pop	{r3, r4, r5, pc}
 8006c4a:	bf00      	nop

08006c4c <HAL_UART_Init>:
  if (huart == NULL)
 8006c4c:	2800      	cmp	r0, #0
 8006c4e:	f000 817f 	beq.w	8006f50 <HAL_UART_Init+0x304>
  if (huart->gState == HAL_UART_STATE_RESET)
 8006c52:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 8006c56:	b570      	push	{r4, r5, r6, lr}
 8006c58:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d056      	beq.n	8006d0c <HAL_UART_Init+0xc0>
  __HAL_UART_DISABLE(huart);
 8006c5e:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c60:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c62:	49c1      	ldr	r1, [pc, #772]	; (8006f68 <HAL_UART_Init+0x31c>)
  huart->gState = HAL_UART_STATE_BUSY;
 8006c64:	2224      	movs	r2, #36	; 0x24
 8006c66:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8006c6a:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c6c:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8006c6e:	f020 0001 	bic.w	r0, r0, #1
 8006c72:	6018      	str	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c74:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c76:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c78:	4332      	orrs	r2, r6
 8006c7a:	4302      	orrs	r2, r0
 8006c7c:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c7e:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c80:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c82:	430a      	orrs	r2, r1
 8006c84:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c86:	685a      	ldr	r2, [r3, #4]
 8006c88:	68e5      	ldr	r5, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c8a:	49b8      	ldr	r1, [pc, #736]	; (8006f6c <HAL_UART_Init+0x320>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c8c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006c90:	432a      	orrs	r2, r5
 8006c92:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c94:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c96:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c98:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c9a:	d03c      	beq.n	8006d16 <HAL_UART_Init+0xca>
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c9c:	e9d4 6508 	ldrd	r6, r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ca0:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8006ca4:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8006ca8:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006caa:	430a      	orrs	r2, r1
 8006cac:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cb0:	49af      	ldr	r1, [pc, #700]	; (8006f70 <HAL_UART_Init+0x324>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006cb2:	f022 020f 	bic.w	r2, r2, #15
 8006cb6:	432a      	orrs	r2, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cb8:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006cba:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cbc:	d012      	beq.n	8006ce4 <HAL_UART_Init+0x98>
 8006cbe:	4aad      	ldr	r2, [pc, #692]	; (8006f74 <HAL_UART_Init+0x328>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d07b      	beq.n	8006dbc <HAL_UART_Init+0x170>
 8006cc4:	4aac      	ldr	r2, [pc, #688]	; (8006f78 <HAL_UART_Init+0x32c>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	f000 8130 	beq.w	8006f2c <HAL_UART_Init+0x2e0>
 8006ccc:	4aab      	ldr	r2, [pc, #684]	; (8006f7c <HAL_UART_Init+0x330>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	f000 80cf 	beq.w	8006e72 <HAL_UART_Init+0x226>
  huart->NbRxDataToProcess = 1;
 8006cd4:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 8006cd8:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8006cda:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8006cde:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8006ce0:	2001      	movs	r0, #1
 8006ce2:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ce4:	4ba6      	ldr	r3, [pc, #664]	; (8006f80 <HAL_UART_Init+0x334>)
 8006ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cea:	f003 0303 	and.w	r3, r3, #3
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	2b02      	cmp	r3, #2
 8006cf2:	f240 80d7 	bls.w	8006ea4 <HAL_UART_Init+0x258>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cf6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006cfa:	f000 8131 	beq.w	8006f60 <HAL_UART_Init+0x314>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cfe:	f7fe ff5d 	bl	8005bbc <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8006d02:	2800      	cmp	r0, #0
 8006d04:	f000 80d1 	beq.w	8006eaa <HAL_UART_Init+0x25e>
 8006d08:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006d0a:	e081      	b.n	8006e10 <HAL_UART_Init+0x1c4>
    huart->Lock = HAL_UNLOCKED;
 8006d0c:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8006d10:	f7fc fdca 	bl	80038a8 <HAL_UART_MspInit>
 8006d14:	e7a3      	b.n	8006c5e <HAL_UART_Init+0x12>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d16:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8006d1a:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8006d1e:	430a      	orrs	r2, r1
 8006d20:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d24:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d26:	4896      	ldr	r0, [pc, #600]	; (8006f80 <HAL_UART_Init+0x334>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006d28:	f022 020f 	bic.w	r2, r2, #15
 8006d2c:	430a      	orrs	r2, r1
 8006d2e:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d30:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8006d34:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006d38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d3c:	f000 8134 	beq.w	8006fa8 <HAL_UART_Init+0x35c>
 8006d40:	d80c      	bhi.n	8006d5c <HAL_UART_Init+0x110>
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f000 812b 	beq.w	8006f9e <HAL_UART_Init+0x352>
 8006d48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d4c:	d1c2      	bne.n	8006cd4 <HAL_UART_Init+0x88>
        pclk = HAL_RCC_GetSysClockFreq();
 8006d4e:	f7fe fdd3 	bl	80058f8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006d52:	2800      	cmp	r0, #0
 8006d54:	f000 80a9 	beq.w	8006eaa <HAL_UART_Init+0x25e>
 8006d58:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006d5a:	e004      	b.n	8006d66 <HAL_UART_Init+0x11a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d5c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006d60:	d1b8      	bne.n	8006cd4 <HAL_UART_Init+0x88>
        pclk = (uint32_t) LSE_VALUE;
 8006d62:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d66:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d68:	4b86      	ldr	r3, [pc, #536]	; (8006f84 <HAL_UART_Init+0x338>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d6a:	eb05 0645 	add.w	r6, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d6e:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8006d72:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d76:	42b3      	cmp	r3, r6
 8006d78:	d3ac      	bcc.n	8006cd4 <HAL_UART_Init+0x88>
 8006d7a:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8006d7e:	d8a9      	bhi.n	8006cd4 <HAL_UART_Init+0x88>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d80:	2600      	movs	r6, #0
 8006d82:	2300      	movs	r3, #0
 8006d84:	4631      	mov	r1, r6
 8006d86:	f7f9 fa47 	bl	8000218 <__aeabi_uldivmod>
 8006d8a:	020b      	lsls	r3, r1, #8
 8006d8c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006d90:	0202      	lsls	r2, r0, #8
 8006d92:	0868      	lsrs	r0, r5, #1
 8006d94:	1810      	adds	r0, r2, r0
 8006d96:	f143 0100 	adc.w	r1, r3, #0
 8006d9a:	462a      	mov	r2, r5
 8006d9c:	4633      	mov	r3, r6
 8006d9e:	f7f9 fa3b 	bl	8000218 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006da2:	4b79      	ldr	r3, [pc, #484]	; (8006f88 <HAL_UART_Init+0x33c>)
 8006da4:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d893      	bhi.n	8006cd4 <HAL_UART_Init+0x88>
          huart->Instance->BRR = usartdiv;
 8006dac:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 8006dae:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 8006db2:	60d0      	str	r0, [r2, #12]
  huart->TxISR = NULL;
 8006db4:	e9c4 661c 	strd	r6, r6, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8006db8:	66a3      	str	r3, [r4, #104]	; 0x68
  return ret;
 8006dba:	e043      	b.n	8006e44 <HAL_UART_Init+0x1f8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006dbc:	4b70      	ldr	r3, [pc, #448]	; (8006f80 <HAL_UART_Init+0x334>)
 8006dbe:	4a73      	ldr	r2, [pc, #460]	; (8006f8c <HAL_UART_Init+0x340>)
 8006dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dc4:	f003 030c 	and.w	r3, r3, #12
 8006dc8:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006dca:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006dce:	d079      	beq.n	8006ec4 <HAL_UART_Init+0x278>
    switch (clocksource)
 8006dd0:	2b08      	cmp	r3, #8
 8006dd2:	f63f af7f 	bhi.w	8006cd4 <HAL_UART_Init+0x88>
 8006dd6:	a201      	add	r2, pc, #4	; (adr r2, 8006ddc <HAL_UART_Init+0x190>)
 8006dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ddc:	08006e9f 	.word	0x08006e9f
 8006de0:	08006cff 	.word	0x08006cff
 8006de4:	08006e6f 	.word	0x08006e6f
 8006de8:	08006cd5 	.word	0x08006cd5
 8006dec:	08006e93 	.word	0x08006e93
 8006df0:	08006cd5 	.word	0x08006cd5
 8006df4:	08006cd5 	.word	0x08006cd5
 8006df8:	08006cd5 	.word	0x08006cd5
 8006dfc:	08006e0d 	.word	0x08006e0d
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e00:	2b30      	cmp	r3, #48	; 0x30
 8006e02:	f47f af67 	bne.w	8006cd4 <HAL_UART_Init+0x88>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e06:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006e0a:	d074      	beq.n	8006ef6 <HAL_UART_Init+0x2aa>
 8006e0c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e10:	6862      	ldr	r2, [r4, #4]
 8006e12:	4b5c      	ldr	r3, [pc, #368]	; (8006f84 <HAL_UART_Init+0x338>)
 8006e14:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8006e18:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e1c:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8006e20:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e24:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e26:	f1a3 0110 	sub.w	r1, r3, #16
 8006e2a:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8006e2e:	4291      	cmp	r1, r2
 8006e30:	f63f af50 	bhi.w	8006cd4 <HAL_UART_Init+0x88>
        huart->Instance->BRR = usartdiv;
 8006e34:	6820      	ldr	r0, [r4, #0]
 8006e36:	60c3      	str	r3, [r0, #12]
  huart->RxISR = NULL;
 8006e38:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 8006e3a:	e9c4 221c 	strd	r2, r2, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8006e3e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e42:	66a1      	str	r1, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e44:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d138      	bne.n	8006ebc <HAL_UART_Init+0x270>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e4a:	6823      	ldr	r3, [r4, #0]
 8006e4c:	685a      	ldr	r2, [r3, #4]
 8006e4e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e52:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e54:	689a      	ldr	r2, [r3, #8]
 8006e56:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e5a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8006e62:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8006e64:	601a      	str	r2, [r3, #0]
}
 8006e66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return (UART_CheckIdleState(huart));
 8006e6a:	f7ff be8b 	b.w	8006b84 <UART_CheckIdleState>
        pclk = (uint32_t) HSI_VALUE;
 8006e6e:	4848      	ldr	r0, [pc, #288]	; (8006f90 <HAL_UART_Init+0x344>)
 8006e70:	e7ce      	b.n	8006e10 <HAL_UART_Init+0x1c4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e72:	4b43      	ldr	r3, [pc, #268]	; (8006f80 <HAL_UART_Init+0x334>)
 8006e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e78:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006e7c:	2b80      	cmp	r3, #128	; 0x80
 8006e7e:	f000 8095 	beq.w	8006fac <HAL_UART_Init+0x360>
 8006e82:	d861      	bhi.n	8006f48 <HAL_UART_Init+0x2fc>
 8006e84:	b143      	cbz	r3, 8006e98 <HAL_UART_Init+0x24c>
 8006e86:	2b40      	cmp	r3, #64	; 0x40
 8006e88:	f47f af24 	bne.w	8006cd4 <HAL_UART_Init+0x88>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e8c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006e90:	d060      	beq.n	8006f54 <HAL_UART_Init+0x308>
        pclk = HAL_RCC_GetSysClockFreq();
 8006e92:	f7fe fd31 	bl	80058f8 <HAL_RCC_GetSysClockFreq>
        break;
 8006e96:	e734      	b.n	8006d02 <HAL_UART_Init+0xb6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e98:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006e9c:	d07c      	beq.n	8006f98 <HAL_UART_Init+0x34c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e9e:	f7fe fe7b 	bl	8005b98 <HAL_RCC_GetPCLK1Freq>
        break;
 8006ea2:	e72e      	b.n	8006d02 <HAL_UART_Init+0xb6>
 8006ea4:	4a3b      	ldr	r2, [pc, #236]	; (8006f94 <HAL_UART_Init+0x348>)
 8006ea6:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ea8:	e78f      	b.n	8006dca <HAL_UART_Init+0x17e>
  huart->RxISR = NULL;
 8006eaa:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8006eac:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006eb0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  huart->NbRxDataToProcess = 1;
 8006eb2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8006eb6:	66a2      	str	r2, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d0c6      	beq.n	8006e4a <HAL_UART_Init+0x1fe>
    UART_AdvFeatureConfig(huart);
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	f7ff fe09 	bl	8006ad4 <UART_AdvFeatureConfig>
 8006ec2:	e7c2      	b.n	8006e4a <HAL_UART_Init+0x1fe>
    switch (clocksource)
 8006ec4:	2b08      	cmp	r3, #8
 8006ec6:	f63f af05 	bhi.w	8006cd4 <HAL_UART_Init+0x88>
 8006eca:	a201      	add	r2, pc, #4	; (adr r2, 8006ed0 <HAL_UART_Init+0x284>)
 8006ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed0:	08006f99 	.word	0x08006f99
 8006ed4:	08006f61 	.word	0x08006f61
 8006ed8:	08006ef5 	.word	0x08006ef5
 8006edc:	08006cd5 	.word	0x08006cd5
 8006ee0:	08006f55 	.word	0x08006f55
 8006ee4:	08006cd5 	.word	0x08006cd5
 8006ee8:	08006cd5 	.word	0x08006cd5
 8006eec:	08006cd5 	.word	0x08006cd5
 8006ef0:	08006ef7 	.word	0x08006ef7
        pclk = (uint32_t) HSI_VALUE;
 8006ef4:	4826      	ldr	r0, [pc, #152]	; (8006f90 <HAL_UART_Init+0x344>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ef6:	6862      	ldr	r2, [r4, #4]
 8006ef8:	4922      	ldr	r1, [pc, #136]	; (8006f84 <HAL_UART_Init+0x338>)
 8006efa:	0853      	lsrs	r3, r2, #1
 8006efc:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 8006f00:	fbb0 f0f1 	udiv	r0, r0, r1
 8006f04:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8006f08:	fbb0 f0f2 	udiv	r0, r0, r2
 8006f0c:	b282      	uxth	r2, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f0e:	f1a2 0110 	sub.w	r1, r2, #16
 8006f12:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8006f16:	4299      	cmp	r1, r3
 8006f18:	f63f aedc 	bhi.w	8006cd4 <HAL_UART_Init+0x88>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f1c:	f020 030f 	bic.w	r3, r0, #15
 8006f20:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f22:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 8006f26:	6820      	ldr	r0, [r4, #0]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	e784      	b.n	8006e36 <HAL_UART_Init+0x1ea>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f2c:	4b14      	ldr	r3, [pc, #80]	; (8006f80 <HAL_UART_Init+0x334>)
 8006f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f32:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006f36:	2b20      	cmp	r3, #32
 8006f38:	d038      	beq.n	8006fac <HAL_UART_Init+0x360>
 8006f3a:	f63f af61 	bhi.w	8006e00 <HAL_UART_Init+0x1b4>
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d0aa      	beq.n	8006e98 <HAL_UART_Init+0x24c>
 8006f42:	2b10      	cmp	r3, #16
 8006f44:	d0a2      	beq.n	8006e8c <HAL_UART_Init+0x240>
 8006f46:	e6c5      	b.n	8006cd4 <HAL_UART_Init+0x88>
 8006f48:	2bc0      	cmp	r3, #192	; 0xc0
 8006f4a:	f43f af5c 	beq.w	8006e06 <HAL_UART_Init+0x1ba>
 8006f4e:	e6c1      	b.n	8006cd4 <HAL_UART_Init+0x88>
}
 8006f50:	2001      	movs	r0, #1
 8006f52:	4770      	bx	lr
        pclk = HAL_RCC_GetSysClockFreq();
 8006f54:	f7fe fcd0 	bl	80058f8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	d0a6      	beq.n	8006eaa <HAL_UART_Init+0x25e>
 8006f5c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006f5e:	e7ca      	b.n	8006ef6 <HAL_UART_Init+0x2aa>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f60:	f7fe fe2c 	bl	8005bbc <HAL_RCC_GetPCLK2Freq>
        break;
 8006f64:	e7f8      	b.n	8006f58 <HAL_UART_Init+0x30c>
 8006f66:	bf00      	nop
 8006f68:	cfff69f3 	.word	0xcfff69f3
 8006f6c:	40008000 	.word	0x40008000
 8006f70:	40013800 	.word	0x40013800
 8006f74:	40004400 	.word	0x40004400
 8006f78:	40004800 	.word	0x40004800
 8006f7c:	40004c00 	.word	0x40004c00
 8006f80:	40021000 	.word	0x40021000
 8006f84:	080098e0 	.word	0x080098e0
 8006f88:	000ffcff 	.word	0x000ffcff
 8006f8c:	080098d0 	.word	0x080098d0
 8006f90:	00f42400 	.word	0x00f42400
 8006f94:	080098cc 	.word	0x080098cc
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f98:	f7fe fdfe 	bl	8005b98 <HAL_RCC_GetPCLK1Freq>
        break;
 8006f9c:	e7dc      	b.n	8006f58 <HAL_UART_Init+0x30c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f9e:	f7fe fdfb 	bl	8005b98 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	d081      	beq.n	8006eaa <HAL_UART_Init+0x25e>
 8006fa6:	e6d7      	b.n	8006d58 <HAL_UART_Init+0x10c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fa8:	4803      	ldr	r0, [pc, #12]	; (8006fb8 <HAL_UART_Init+0x36c>)
 8006faa:	e6dc      	b.n	8006d66 <HAL_UART_Init+0x11a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fac:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8006fb0:	4801      	ldr	r0, [pc, #4]	; (8006fb8 <HAL_UART_Init+0x36c>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fb2:	f47f af2d 	bne.w	8006e10 <HAL_UART_Init+0x1c4>
 8006fb6:	e79e      	b.n	8006ef6 <HAL_UART_Init+0x2aa>
 8006fb8:	00f42400 	.word	0x00f42400

08006fbc <UART_WaitOnFlagUntilTimeout>:
{
 8006fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fc4:	6804      	ldr	r4, [r0, #0]
 8006fc6:	4607      	mov	r7, r0
 8006fc8:	460e      	mov	r6, r1
 8006fca:	4615      	mov	r5, r2
 8006fcc:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fce:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006fd2:	d10a      	bne.n	8006fea <UART_WaitOnFlagUntilTimeout+0x2e>
 8006fd4:	69e3      	ldr	r3, [r4, #28]
 8006fd6:	ea36 0303 	bics.w	r3, r6, r3
 8006fda:	bf0c      	ite	eq
 8006fdc:	2301      	moveq	r3, #1
 8006fde:	2300      	movne	r3, #0
 8006fe0:	429d      	cmp	r5, r3
 8006fe2:	d0f7      	beq.n	8006fd4 <UART_WaitOnFlagUntilTimeout+0x18>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8006fe4:	2000      	movs	r0, #0
}
 8006fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fea:	69e3      	ldr	r3, [r4, #28]
 8006fec:	ea36 0303 	bics.w	r3, r6, r3
 8006ff0:	bf0c      	ite	eq
 8006ff2:	2301      	moveq	r3, #1
 8006ff4:	2300      	movne	r3, #0
 8006ff6:	429d      	cmp	r5, r3
 8006ff8:	d1f4      	bne.n	8006fe4 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ffa:	f7fc fe77 	bl	8003cec <HAL_GetTick>
 8006ffe:	eba0 0009 	sub.w	r0, r0, r9
 8007002:	4540      	cmp	r0, r8
 8007004:	d820      	bhi.n	8007048 <UART_WaitOnFlagUntilTimeout+0x8c>
 8007006:	f1b8 0f00 	cmp.w	r8, #0
 800700a:	d01d      	beq.n	8007048 <UART_WaitOnFlagUntilTimeout+0x8c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800700c:	683c      	ldr	r4, [r7, #0]
 800700e:	6823      	ldr	r3, [r4, #0]
 8007010:	075a      	lsls	r2, r3, #29
 8007012:	d5dc      	bpl.n	8006fce <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007014:	69e3      	ldr	r3, [r4, #28]
 8007016:	051b      	lsls	r3, r3, #20
 8007018:	d5d9      	bpl.n	8006fce <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800701a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800701e:	6223      	str	r3, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007020:	6823      	ldr	r3, [r4, #0]
 8007022:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007026:	6023      	str	r3, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007028:	68a2      	ldr	r2, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 800702a:	2320      	movs	r3, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800702c:	f022 0201 	bic.w	r2, r2, #1
          __HAL_UNLOCK(huart);
 8007030:	2100      	movs	r1, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007032:	60a2      	str	r2, [r4, #8]
          return HAL_TIMEOUT;
 8007034:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 8007036:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800703a:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800703e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007042:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 8007046:	e7ce      	b.n	8006fe6 <UART_WaitOnFlagUntilTimeout+0x2a>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007050:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007052:	689a      	ldr	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8007054:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007056:	f022 0201 	bic.w	r2, r2, #1
        __HAL_UNLOCK(huart);
 800705a:	2400      	movs	r4, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800705c:	609a      	str	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 800705e:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8007060:	f8c7 1084 	str.w	r1, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8007064:	f887 4080 	strb.w	r4, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8007068:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800706c:	e7bb      	b.n	8006fe6 <UART_WaitOnFlagUntilTimeout+0x2a>
 800706e:	bf00      	nop

08007070 <HAL_UART_Transmit>:
{
 8007070:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007074:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8007076:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 800707a:	2820      	cmp	r0, #32
{
 800707c:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 800707e:	d17b      	bne.n	8007178 <HAL_UART_Transmit+0x108>
    if ((pData == NULL) || (Size == 0U))
 8007080:	4688      	mov	r8, r1
 8007082:	2900      	cmp	r1, #0
 8007084:	d048      	beq.n	8007118 <HAL_UART_Transmit+0xa8>
 8007086:	4617      	mov	r7, r2
 8007088:	2a00      	cmp	r2, #0
 800708a:	d045      	beq.n	8007118 <HAL_UART_Transmit+0xa8>
 800708c:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 800708e:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8007092:	2b01      	cmp	r3, #1
 8007094:	d070      	beq.n	8007178 <HAL_UART_Transmit+0x108>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007096:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 8007098:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800709a:	f04f 0900 	mov.w	r9, #0
 800709e:	f8c4 908c 	str.w	r9, [r4, #140]	; 0x8c
    __HAL_LOCK(huart);
 80070a2:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070a6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    tickstart = HAL_GetTick();
 80070aa:	f7fc fe1f 	bl	8003cec <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070ae:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 80070b0:	f8a4 7054 	strh.w	r7, [r4, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80070b8:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80070ba:	f8a4 7056 	strh.w	r7, [r4, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070be:	d05f      	beq.n	8007180 <HAL_UART_Transmit+0x110>
      pdata16bits = NULL;
 80070c0:	464f      	mov	r7, r9
    while (huart->TxXferCount > 0U)
 80070c2:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
    __HAL_UNLOCK(huart);
 80070c6:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 80070c8:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 80070ca:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 80070ce:	b1b3      	cbz	r3, 80070fe <HAL_UART_Transmit+0x8e>
 80070d0:	6822      	ldr	r2, [r4, #0]
 80070d2:	1c69      	adds	r1, r5, #1
 80070d4:	d124      	bne.n	8007120 <HAL_UART_Transmit+0xb0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070d6:	69d3      	ldr	r3, [r2, #28]
 80070d8:	061b      	lsls	r3, r3, #24
 80070da:	d5fc      	bpl.n	80070d6 <HAL_UART_Transmit+0x66>
      if (pdata8bits == NULL)
 80070dc:	f1b8 0f00 	cmp.w	r8, #0
 80070e0:	d045      	beq.n	800716e <HAL_UART_Transmit+0xfe>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80070e2:	f818 3b01 	ldrb.w	r3, [r8], #1
 80070e6:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80070e8:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 80070ec:	3b01      	subs	r3, #1
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80070f4:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d1e9      	bne.n	80070d2 <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80070fe:	9500      	str	r5, [sp, #0]
 8007100:	4633      	mov	r3, r6
 8007102:	2200      	movs	r2, #0
 8007104:	2140      	movs	r1, #64	; 0x40
 8007106:	4620      	mov	r0, r4
 8007108:	f7ff ff58 	bl	8006fbc <UART_WaitOnFlagUntilTimeout>
 800710c:	2800      	cmp	r0, #0
 800710e:	d152      	bne.n	80071b6 <HAL_UART_Transmit+0x146>
    huart->gState = HAL_UART_STATE_READY;
 8007110:	2320      	movs	r3, #32
 8007112:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    return HAL_OK;
 8007116:	e000      	b.n	800711a <HAL_UART_Transmit+0xaa>
      return  HAL_ERROR;
 8007118:	2001      	movs	r0, #1
}
 800711a:	b003      	add	sp, #12
 800711c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007120:	69d3      	ldr	r3, [r2, #28]
 8007122:	f013 0980 	ands.w	r9, r3, #128	; 0x80
 8007126:	d1d9      	bne.n	80070dc <HAL_UART_Transmit+0x6c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007128:	f7fc fde0 	bl	8003cec <HAL_GetTick>
 800712c:	1b80      	subs	r0, r0, r6
 800712e:	4285      	cmp	r5, r0
 8007130:	d32c      	bcc.n	800718c <HAL_UART_Transmit+0x11c>
 8007132:	b35d      	cbz	r5, 800718c <HAL_UART_Transmit+0x11c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007134:	6822      	ldr	r2, [r4, #0]
 8007136:	6813      	ldr	r3, [r2, #0]
 8007138:	075b      	lsls	r3, r3, #29
 800713a:	d5ca      	bpl.n	80070d2 <HAL_UART_Transmit+0x62>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800713c:	69d3      	ldr	r3, [r2, #28]
 800713e:	0518      	lsls	r0, r3, #20
 8007140:	d5c7      	bpl.n	80070d2 <HAL_UART_Transmit+0x62>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007142:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007146:	6213      	str	r3, [r2, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007148:	6813      	ldr	r3, [r2, #0]
 800714a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800714e:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007150:	6891      	ldr	r1, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 8007152:	2320      	movs	r3, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007154:	f021 0101 	bic.w	r1, r1, #1
 8007158:	6091      	str	r1, [r2, #8]
        return HAL_TIMEOUT;
 800715a:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 800715c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8007160:	f884 9080 	strb.w	r9, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8007164:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007168:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          return HAL_TIMEOUT;
 800716c:	e7d5      	b.n	800711a <HAL_UART_Transmit+0xaa>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800716e:	f837 3b02 	ldrh.w	r3, [r7], #2
 8007172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007176:	e7b6      	b.n	80070e6 <HAL_UART_Transmit+0x76>
    return HAL_BUSY;
 8007178:	2002      	movs	r0, #2
}
 800717a:	b003      	add	sp, #12
 800717c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007180:	6923      	ldr	r3, [r4, #16]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d19c      	bne.n	80070c0 <HAL_UART_Transmit+0x50>
 8007186:	4647      	mov	r7, r8
      pdata8bits  = NULL;
 8007188:	4698      	mov	r8, r3
 800718a:	e79a      	b.n	80070c2 <HAL_UART_Transmit+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800718c:	6823      	ldr	r3, [r4, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007194:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007196:	689a      	ldr	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8007198:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800719a:	f022 0201 	bic.w	r2, r2, #1
        __HAL_UNLOCK(huart);
 800719e:	2500      	movs	r5, #0
        return HAL_TIMEOUT;
 80071a0:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071a2:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80071a4:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
        __HAL_UNLOCK(huart);
 80071a8:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80071ac:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 80071b0:	b003      	add	sp, #12
 80071b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 80071b6:	2003      	movs	r0, #3
 80071b8:	e7af      	b.n	800711a <HAL_UART_Transmit+0xaa>
 80071ba:	bf00      	nop

080071bc <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071bc:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80071c0:	2a01      	cmp	r2, #1
 80071c2:	d017      	beq.n	80071f4 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071c4:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80071c6:	2124      	movs	r1, #36	; 0x24
{
 80071c8:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 80071ca:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
 80071ce:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071d0:	6810      	ldr	r0, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071d2:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80071d4:	2100      	movs	r1, #0
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80071d6:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 80071da:	f024 0401 	bic.w	r4, r4, #1
 80071de:	6014      	str	r4, [r2, #0]

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 80071e0:	2520      	movs	r5, #32
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80071e2:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80071e4:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071e6:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80

  return HAL_OK;
 80071ea:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80071ec:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80071f0:	bc30      	pop	{r4, r5}
 80071f2:	4770      	bx	lr
  __HAL_LOCK(huart);
 80071f4:	2002      	movs	r0, #2
}
 80071f6:	4770      	bx	lr

080071f8 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071f8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80071fc:	2a01      	cmp	r2, #1
 80071fe:	d033      	beq.n	8007268 <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 8007200:	4603      	mov	r3, r0
 8007202:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007204:	681a      	ldr	r2, [r3, #0]
{
 8007206:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8007208:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800720c:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800720e:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007210:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 8007212:	f020 0001 	bic.w	r0, r0, #1
 8007216:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007218:	6890      	ldr	r0, [r2, #8]
 800721a:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800721e:	4301      	orrs	r1, r0
 8007220:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007222:	b1f5      	cbz	r5, 8007262 <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007224:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007226:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007228:	4810      	ldr	r0, [pc, #64]	; (800726c <HAL_UARTEx_SetTxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 800722a:	4f11      	ldr	r7, [pc, #68]	; (8007270 <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800722c:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007230:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007232:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007234:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007236:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007238:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800723a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800723c:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800723e:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007242:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007246:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800724a:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 800724c:	2520      	movs	r5, #32
 800724e:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007252:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8007254:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8007258:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800725a:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 800725e:	bcf0      	pop	{r4, r5, r6, r7}
 8007260:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 8007262:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8007264:	4608      	mov	r0, r1
 8007266:	e7ee      	b.n	8007246 <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 8007268:	2002      	movs	r0, #2
}
 800726a:	4770      	bx	lr
 800726c:	08009900 	.word	0x08009900
 8007270:	080098f8 	.word	0x080098f8

08007274 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8007274:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8007278:	2a01      	cmp	r2, #1
 800727a:	d033      	beq.n	80072e4 <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 800727c:	4603      	mov	r3, r0
 800727e:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007280:	681a      	ldr	r2, [r3, #0]
{
 8007282:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 8007284:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007288:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800728a:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800728c:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800728e:	f020 0001 	bic.w	r0, r0, #1
 8007292:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007294:	6890      	ldr	r0, [r2, #8]
 8007296:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800729a:	4301      	orrs	r1, r0
 800729c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800729e:	b1f5      	cbz	r5, 80072de <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80072a0:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80072a2:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072a4:	4810      	ldr	r0, [pc, #64]	; (80072e8 <HAL_UARTEx_SetRxFifoThreshold+0x74>)
                               (uint16_t)denominator[tx_fifo_threshold];
 80072a6:	4f11      	ldr	r7, [pc, #68]	; (80072ec <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072a8:	f3c6 6642 	ubfx	r6, r6, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80072ac:	0f6d      	lsrs	r5, r5, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072ae:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072b0:	5d40      	ldrb	r0, [r0, r5]
                               (uint16_t)denominator[rx_fifo_threshold];
 80072b2:	5dbe      	ldrb	r6, [r7, r6]
                               (uint16_t)denominator[tx_fifo_threshold];
 80072b4:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072b6:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072b8:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072ba:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072be:	fbb0 f0f5 	udiv	r0, r0, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072c2:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80072c6:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 80072c8:	2520      	movs	r5, #32
 80072ca:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072ce:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80072d0:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 80072d4:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80072d6:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80072da:	bcf0      	pop	{r4, r5, r6, r7}
 80072dc:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 80072de:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80072e0:	4608      	mov	r0, r1
 80072e2:	e7ee      	b.n	80072c2 <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 80072e4:	2002      	movs	r0, #2
}
 80072e6:	4770      	bx	lr
 80072e8:	08009900 	.word	0x08009900
 80072ec:	080098f8 	.word	0x080098f8

080072f0 <VBS_GetAvBusVoltage_V>:
  */
__weak uint16_t VBS_GetAvBusVoltage_V( BusVoltageSensor_Handle_t * pHandle )
{
  uint32_t temp;

  temp = ( uint32_t )( pHandle->AvBusVoltage_d );
 80072f0:	88c3      	ldrh	r3, [r0, #6]
  temp *= pHandle->ConversionFactor;
 80072f2:	8840      	ldrh	r0, [r0, #2]
 80072f4:	fb03 f000 	mul.w	r0, r3, r0
  temp /= 65536u;

  return ( ( uint16_t )temp );
}
 80072f8:	0c00      	lsrs	r0, r0, #16
 80072fa:	4770      	bx	lr

080072fc <Circle_Limitation>:

#if defined CIRCLE_LIMITATION_SQRT_M0
const uint16_t SqrtTable[1025] = SQRT_CIRCLE_LIMITATION;
#endif
__weak qd_t Circle_Limitation(CircleLimitation_Handle_t * pHandle, qd_t Vqd)
{
 80072fc:	b570      	push	{r4, r5, r6, lr}
  int32_t vd_square_limit;
  int32_t new_q;
  int32_t new_d;
  qd_t Local_Vqd=Vqd;

  MaxModule = pHandle->MaxModule;
 80072fe:	8803      	ldrh	r3, [r0, #0]
 8007300:	140c      	asrs	r4, r1, #16
{
 8007302:	b084      	sub	sp, #16
 8007304:	b20d      	sxth	r5, r1

  square_q = (int32_t)(Vqd.q) * Vqd.q;
  square_d = (int32_t)(Vqd.d) * Vqd.d;
 8007306:	fb04 f204 	mul.w	r2, r4, r4
{
 800730a:	9101      	str	r1, [sp, #4]
  square_limit = MaxModule * MaxModule;
 800730c:	fb03 f303 	mul.w	r3, r3, r3
  vd_square_limit = pHandle->MaxVd * pHandle->MaxVd;
  square_sum = square_q + square_d;
 8007310:	fb05 2105 	mla	r1, r5, r5, r2

  if (square_sum > square_limit)
 8007314:	428b      	cmp	r3, r1
 8007316:	da10      	bge.n	800733a <Circle_Limitation+0x3e>
  vd_square_limit = pHandle->MaxVd * pHandle->MaxVd;
 8007318:	8846      	ldrh	r6, [r0, #2]
 800731a:	fb06 f006 	mul.w	r0, r6, r6
  {
    if(square_d <= vd_square_limit)
 800731e:	4282      	cmp	r2, r0
 8007320:	dd14      	ble.n	800734c <Circle_Limitation+0x50>
      new_d = Vqd.d;
    }
    else
    {
      new_d = pHandle->MaxVd;
      if(Vqd.d < 0)
 8007322:	2c00      	cmp	r4, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
      square_temp = (square_limit - vd_square_limit)/1048576;
      new_q = SqrtTable[square_temp];
#else
      square_temp = square_limit - vd_square_limit;
      new_q = MCM_Sqrt(square_temp);
 8007324:	eba3 0000 	sub.w	r0, r3, r0
        new_d = -new_d;
 8007328:	bfb8      	it	lt
 800732a:	4276      	neglt	r6, r6
      new_q = MCM_Sqrt(square_temp);
 800732c:	f7fa f9ea 	bl	8001704 <MCM_Sqrt>
#endif
      if(Vqd.q < 0)
 8007330:	2d00      	cmp	r5, #0
      {
        new_q = - new_q;
 8007332:	bfb8      	it	lt
 8007334:	4240      	neglt	r0, r0
 8007336:	b234      	sxth	r4, r6
      }
    }
    Local_Vqd.q = new_q;
 8007338:	b205      	sxth	r5, r0
    Local_Vqd.d = new_d;
  }
  return(Local_Vqd);
 800733a:	b2ad      	uxth	r5, r5
 800733c:	2000      	movs	r0, #0
 800733e:	b2a4      	uxth	r4, r4
 8007340:	f365 000f 	bfi	r0, r5, #0, #16
 8007344:	f364 401f 	bfi	r0, r4, #16, #16
}
 8007348:	b004      	add	sp, #16
 800734a:	bd70      	pop	{r4, r5, r6, pc}
      new_q = MCM_Sqrt(square_temp);
 800734c:	1a98      	subs	r0, r3, r2
 800734e:	f7fa f9d9 	bl	8001704 <MCM_Sqrt>
      if(Vqd.q < 0)
 8007352:	2d00      	cmp	r5, #0
 8007354:	daf0      	bge.n	8007338 <Circle_Limitation+0x3c>
        new_q = -new_q;
 8007356:	4240      	negs	r0, r0
 8007358:	e7ee      	b.n	8007338 <Circle_Limitation+0x3c>
 800735a:	bf00      	nop

0800735c <HALL_Init>:
            sensors.
  * @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component
  * @retval none
  */
__weak void HALL_Init( HALL_Handle_t * pHandle )
{
 800735c:	b4f0      	push	{r4, r5, r6, r7}
  TIM_TypeDef * TIMx = pHandle->TIMx;

  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 800735e:	8ac2      	ldrh	r2, [r0, #22]
                                     pHandle->_Super.bElToMecRatio;
 8007360:	7844      	ldrb	r4, [r0, #1]
  reliable speed */
  hMinReliableElSpeedUnit /= 4u;

  /* Adjustment factor: maximum measurable speed is x time greater than the
  maximum reliable speed */
  hMaxReliableElSpeedUnit *= 2u;
 8007362:	8a85      	ldrh	r5, [r0, #20]
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8007364:	e9d0 130a 	ldrd	r1, r3, [r0, #40]	; 0x28
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8007368:	fb12 f204 	smulbb	r2, r2, r4
  hMaxReliableElSpeedUnit *= 2u;
 800736c:	fb15 f504 	smulbb	r5, r5, r4
  uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit *
 8007370:	b292      	uxth	r2, r2
  hMaxReliableElSpeedUnit *= 2u;
 8007372:	006d      	lsls	r5, r5, #1

  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 8007374:	0c0e      	lsrs	r6, r1, #16

  /* SW Init */
  if ( hMinReliableElSpeedUnit == 0u )
 8007376:	2a03      	cmp	r2, #3
  hMaxReliableElSpeedUnit *= 2u;
 8007378:	b2ad      	uxth	r5, r5
  pHandle->OvfFreq = ( uint16_t )( pHandle->TIMClockFreq / 65536u );
 800737a:	f8a0 60c2 	strh.w	r6, [r0, #194]	; 0xc2
  if ( hMinReliableElSpeedUnit == 0u )
 800737e:	d968      	bls.n	8007452 <HALL_Init+0xf6>
  else
  {
    /* Set accordingly the min reliable speed */
    /* 1000 comes from mS 
    * 6 comes from the fact that sensors are toggling each 60 deg = 360/6 deg */
    pHandle->HallTimeout = 1000*SPEED_UNIT / ( 6u * hMinReliableElSpeedUnit );
 8007380:	0892      	lsrs	r2, r2, #2
 8007382:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8007386:	f242 7410 	movw	r4, #10000	; 0x2710
 800738a:	0052      	lsls	r2, r2, #1
 800738c:	fbb4 f2f2 	udiv	r2, r4, r2
 8007390:	b294      	uxth	r4, r2
 8007392:	f8a0 40c0 	strh.w	r4, [r0, #192]	; 0xc0
  }

  /* Compute the prescaler to the closet value of the TimeOut (in mS )*/
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 8007396:	4f30      	ldr	r7, [pc, #192]	; (8007458 <HALL_Init+0xfc>)
  /* Align MaxPeriod to a multiple of Overflow.*/
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;

  pHandle->SatSpeed = hMaxReliableElSpeedUnit;

  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 8007398:	4c30      	ldr	r4, [pc, #192]	; (800745c <HALL_Init+0x100>)
  pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 800739a:	f8a0 50b0 	strh.w	r5, [r0, #176]	; 0xb0
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 800739e:	fb02 f206 	mul.w	r2, r2, r6
 80073a2:	fba7 6202 	umull	r6, r2, r7, r2
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 80073a6:	fba4 4101 	umull	r4, r1, r4, r1
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 80073aa:	69c4      	ldr	r4, [r0, #28]
 80073ac:	8b46      	ldrh	r6, [r0, #26]
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 80073ae:	0992      	lsrs	r2, r2, #6
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 80073b0:	0889      	lsrs	r1, r1, #2

  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 80073b2:	eb01 0781 	add.w	r7, r1, r1, lsl #2
                              / ( pHandle->_Super.hMeasurementFrequency ) ) * ( pHandle->_Super.DPPConvFactor);
 80073b6:	fbb1 f1f6 	udiv	r1, r1, r6
 80073ba:	fb04 f101 	mul.w	r1, r4, r1
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 80073be:	0414      	lsls	r4, r2, #16
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 80073c0:	007f      	lsls	r7, r7, #1
                       / hMaxReliableElSpeedUnit);
 80073c2:	fbb7 f5f5 	udiv	r5, r7, r5
  pHandle->MinPeriod = ( ( SPEED_UNIT * ( pHandle->TIMClockFreq /6uL) ) 
 80073c6:	e9c0 452e 	strd	r4, r5, [r0, #184]	; 0xb8
  pHandle->PseudoFreqConv = ( ( pHandle->TIMClockFreq / 6u )
 80073ca:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80073ce:	699c      	ldr	r4, [r3, #24]

  /* Reset speed reliability */
  pHandle->SensorIsReliable = true;

  /* Set IC filter for Channel 1 (ICF1) */
  LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH1, ( uint32_t )(pHandle->ICx_Filter) << 20);
 80073d0:	f890 5048 	ldrb.w	r5, [r0, #72]	; 0x48
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 80073d4:	f890 10c6 	ldrb.w	r1, [r0, #198]	; 0xc6
  pHandle->HALLMaxRatio = ( pHandle->HallTimeout * pHandle->OvfFreq ) / 1000 ;
 80073d8:	f8a0 20ae 	strh.w	r2, [r0, #174]	; 0xae
 80073dc:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  pHandle->MaxPeriod = ( pHandle->HALLMaxRatio ) * 65536uL;
 80073e0:	b292      	uxth	r2, r2
 80073e2:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 80073e6:	fb06 f101 	mul.w	r1, r6, r1
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 80073ea:	8c85      	ldrh	r5, [r0, #36]	; 0x24
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 80073ec:	fbb1 f1f5 	udiv	r1, r1, r5
  pHandle->SensorIsReliable = true;
 80073f0:	2501      	movs	r5, #1
                                   pHandle->SpeedSamplingFreqHz ) - 1u;
 80073f2:	3901      	subs	r1, #1
  pHandle->PWMNbrPSamplingFreq = ( (pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 80073f4:	f8a0 10c4 	strh.w	r1, [r0, #196]	; 0xc4
  pHandle->SensorIsReliable = true;
 80073f8:	f880 5049 	strb.w	r5, [r0, #73]	; 0x49
 80073fc:	619c      	str	r4, [r3, #24]
  WRITE_REG(TIMx->PSC, Prescaler);
 80073fe:	629a      	str	r2, [r3, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007400:	695a      	ldr	r2, [r3, #20]
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
  LL_TIM_GenerateEvent_UPDATE ( TIMx );


  /* Clear the TIMx's pending flags */
  WRITE_REG (TIMx->SR, 0);
 8007402:	2100      	movs	r1, #0
 8007404:	432a      	orrs	r2, r5
 8007406:	615a      	str	r2, [r3, #20]
 8007408:	6119      	str	r1, [r3, #16]
  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	f042 0204 	orr.w	r2, r2, #4
 8007410:	601a      	str	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8007412:	68da      	ldr	r2, [r3, #12]
 8007414:	f042 0202 	orr.w	r2, r2, #2
 8007418:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800741a:	68da      	ldr	r2, [r3, #12]
 800741c:	432a      	orrs	r2, r5
 800741e:	60da      	str	r2, [r3, #12]
  WRITE_REG(TIMx->CNT, Counter);
 8007420:	6259      	str	r1, [r3, #36]	; 0x24
  SET_BIT(TIMx->CCER, Channels);
 8007422:	6a1a      	ldr	r2, [r3, #32]
 8007424:	432a      	orrs	r2, r5
 8007426:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	432a      	orrs	r2, r5
 800742c:	601a      	str	r2, [r3, #0]
  LL_TIM_CC_EnableChannel  ( TIMx, LL_TIM_CHANNEL_CH1 );
  LL_TIM_EnableCounter ( TIMx );


  /* Erase speed buffer */
  bSpeedBufferSize = pHandle->SpeedBufferSize;
 800742e:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26

  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 8007432:	b163      	cbz	r3, 800744e <HALL_Init+0xf2>
 8007434:	3b01      	subs	r3, #1
 8007436:	b2d9      	uxtb	r1, r3
 8007438:	f100 0350 	add.w	r3, r0, #80	; 0x50
  {
    pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 800743c:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 8007440:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8007444:	304c      	adds	r0, #76	; 0x4c
 8007446:	f840 2f04 	str.w	r2, [r0, #4]!
  for ( bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++ )
 800744a:	4298      	cmp	r0, r3
 800744c:	d1fb      	bne.n	8007446 <HALL_Init+0xea>
  }
}
 800744e:	bcf0      	pop	{r4, r5, r6, r7}
 8007450:	4770      	bx	lr
 8007452:	2296      	movs	r2, #150	; 0x96
    pHandle->HallTimeout = 150u;
 8007454:	4614      	mov	r4, r2
 8007456:	e79c      	b.n	8007392 <HALL_Init+0x36>
 8007458:	10624dd3 	.word	0x10624dd3
 800745c:	aaaaaaab 	.word	0xaaaaaaab

08007460 <HALL_Clear>:
* @param  pHandle: handler of the current instance of the hall_speed_pos_fdbk component*
* @retval none
*/
__weak void HALL_Clear( HALL_Handle_t * pHandle )
{
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8007460:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8007462:	68d1      	ldr	r1, [r2, #12]

  /* Mask interrupts to insure a clean intialization */
  LL_TIM_DisableIT_CC1 ( TIMx );

  pHandle->RatioDec = false;
 8007464:	2300      	movs	r3, #0
{
 8007466:	b430      	push	{r4, r5}
 8007468:	f021 0102 	bic.w	r1, r1, #2

  /* Clear speed error counter */
  pHandle->_Super.bSpeedErrorNumber = 0;
  
  /* Re-initialize partly the timer */
  LL_TIM_SetPrescaler ( TIMx, pHandle->HALLMaxRatio );
 800746c:	f8b0 50ae 	ldrh.w	r5, [r0, #174]	; 0xae
 8007470:	60d1      	str	r1, [r2, #12]
  pHandle->SensorIsReliable = true;
 8007472:	2401      	movs	r4, #1
  pHandle->RatioDec = false;
 8007474:	f880 304a 	strb.w	r3, [r0, #74]	; 0x4a
  pHandle->SpeedFIFOIdx = 0u;
 8007478:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
  pHandle->RatioInc = false;
 800747c:	f880 304b 	strb.w	r3, [r0, #75]	; 0x4b
  pHandle->_Super.bSpeedErrorNumber = 0;
 8007480:	7003      	strb	r3, [r0, #0]
  pHandle->FirstCapt = 0u;
 8007482:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  pHandle->Direction = POSITIVE;
 8007486:	f880 40a2 	strb.w	r4, [r0, #162]	; 0xa2
  pHandle->BufferFilled = 0u;
 800748a:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
  pHandle->_Super.hMecAccelUnitP = 0;
 800748e:	8243      	strh	r3, [r0, #18]
  pHandle->OVFCounter = 0u;
 8007490:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
  pHandle->CompSpeed = 0;
 8007494:	f8a0 30ac 	strh.w	r3, [r0, #172]	; 0xac
  pHandle->SensorIsReliable = true;
 8007498:	f880 4049 	strb.w	r4, [r0, #73]	; 0x49
  WRITE_REG(TIMx->PSC, Prescaler);
 800749c:	6295      	str	r5, [r2, #40]	; 0x28
  WRITE_REG(TIMx->CNT, Counter);
 800749e:	6253      	str	r3, [r2, #36]	; 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80074a0:	6813      	ldr	r3, [r2, #0]
 80074a2:	4323      	orrs	r3, r4
 80074a4:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 80074a6:	68d3      	ldr	r3, [r2, #12]
 80074a8:	f043 0302 	orr.w	r3, r3, #2
 80074ac:	60d3      	str	r3, [r2, #12]
* @retval none
*/
static void HALL_Init_Electrical_Angle( HALL_Handle_t * pHandle )
{

  if ( pHandle->SensorPlacement == DEGREES_120 )
 80074ae:	f890 3020 	ldrb.w	r3, [r0, #32]
 80074b2:	bb03      	cbnz	r3, 80074f6 <HALL_Clear+0x96>
  {
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80074b4:	6c03      	ldr	r3, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 80074b6:	6b82      	ldr	r2, [r0, #56]	; 0x38
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80074b8:	6919      	ldr	r1, [r3, #16]
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80074ba:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80074bc:	6915      	ldr	r5, [r2, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 80074be:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 80074c0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80074c2:	438b      	bics	r3, r1
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80074c4:	bf08      	it	eq
 80074c6:	2304      	moveq	r3, #4
 80074c8:	6911      	ldr	r1, [r2, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 80074ca:	6b42      	ldr	r2, [r0, #52]	; 0x34
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80074cc:	bf18      	it	ne
 80074ce:	2300      	movne	r3, #0
 80074d0:	43ac      	bics	r4, r5
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 80074d2:	bf0c      	ite	eq
 80074d4:	2402      	moveq	r4, #2
 80074d6:	2400      	movne	r4, #0
 80074d8:	4323      	orrs	r3, r4
 80074da:	438a      	bics	r2, r1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 80074dc:	bf08      	it	eq
 80074de:	f043 0301 	orreq.w	r3, r3, #1
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 80074e2:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
  }

  switch ( pHandle->HallState )
 80074e6:	3b01      	subs	r3, #1
 80074e8:	2b05      	cmp	r3, #5
 80074ea:	d859      	bhi.n	80075a0 <HALL_Clear+0x140>
 80074ec:	e8df f003 	tbb	[pc, r3]
 80074f0:	443a3026 	.word	0x443a3026
 80074f4:	1c4e      	.short	0x1c4e
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 80074f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 80074f8:	6c02      	ldr	r2, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 80074fa:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80074fc:	6919      	ldr	r1, [r3, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 80074fe:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007500:	6912      	ldr	r2, [r2, #16]
 8007502:	6925      	ldr	r5, [r4, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007504:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007506:	4393      	bics	r3, r2
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8007508:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 800750a:	bf0c      	ite	eq
 800750c:	2302      	moveq	r3, #2
 800750e:	2300      	movne	r3, #0
 8007510:	43ac      	bics	r4, r5
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007512:	bf08      	it	eq
 8007514:	f043 0301 	orreq.w	r3, r3, #1
 8007518:	438a      	bics	r2, r1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 800751a:	bf14      	ite	ne
 800751c:	2204      	movne	r2, #4
 800751e:	2200      	moveq	r2, #0
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007520:	4313      	orrs	r3, r2
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8007522:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 8007526:	e7de      	b.n	80074e6 <HALL_Clear+0x86>
    case STATE_2:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
                                              S16_60_PHASE_SHIFT / 2 );
      break;
    case STATE_6:
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 8007528:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800752a:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 800752e:	3b3f      	subs	r3, #63	; 0x3f
 8007530:	b21b      	sxth	r3, r3
 8007532:	8083      	strh	r3, [r0, #4]
}
 8007534:	bc30      	pop	{r4, r5}
      pHandle->SensorIsReliable = false;
      break;
  }

  /* Initialize the measured angle */
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007536:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 800753a:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 800753c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800753e:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8007542:	333f      	adds	r3, #63	; 0x3f
 8007544:	b21b      	sxth	r3, r3
}
 8007546:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8007548:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 800754a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 800754e:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 8007550:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007552:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 8007556:	3b2a      	subs	r3, #42	; 0x2a
 8007558:	b21b      	sxth	r3, r3
}
 800755a:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 800755c:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 800755e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8007562:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8007564:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007566:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 800756a:	332a      	adds	r3, #42	; 0x2a
 800756c:	b21b      	sxth	r3, r3
}
 800756e:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8007570:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007572:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 8007576:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8007578:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800757a:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 800757e:	3b15      	subs	r3, #21
 8007580:	b21b      	sxth	r3, r3
}
 8007582:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8007584:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007586:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 800758a:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 800758c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800758e:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 8007592:	3315      	adds	r3, #21
 8007594:	b21b      	sxth	r3, r3
}
 8007596:	bc30      	pop	{r4, r5}
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 8007598:	8083      	strh	r3, [r0, #4]
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 800759a:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
}
 800759e:	4770      	bx	lr
      pHandle->SensorIsReliable = false;
 80075a0:	2200      	movs	r2, #0
 80075a2:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 80075a6:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
      break;
 80075aa:	e7c3      	b.n	8007534 <HALL_Clear+0xd4>

080075ac <HALL_CalcElAngle>:
  if ( pHandle->_Super.hElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 80075ac:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 80075b0:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d013      	beq.n	80075e0 <HALL_CalcElAngle+0x34>
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 80075b8:	8883      	ldrh	r3, [r0, #4]
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 80075ba:	f8b0 10aa 	ldrh.w	r1, [r0, #170]	; 0xaa
{
 80075be:	b410      	push	{r4}
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 80075c0:	f8b0 40ac 	ldrh.w	r4, [r0, #172]	; 0xac
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 80075c4:	f8a0 20a0 	strh.w	r2, [r0, #160]	; 0xa0
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 80075c8:	b292      	uxth	r2, r2
    pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 80075ca:	4413      	add	r3, r2
 80075cc:	4423      	add	r3, r4
 80075ce:	b21b      	sxth	r3, r3
    pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 80075d0:	440a      	add	r2, r1
 80075d2:	f8a0 20aa 	strh.w	r2, [r0, #170]	; 0xaa
    pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 80075d6:	8083      	strh	r3, [r0, #4]
}
 80075d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075dc:	4618      	mov	r0, r3
 80075de:	4770      	bx	lr
    pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 80075e0:	8883      	ldrh	r3, [r0, #4]
 80075e2:	f8b0 20a0 	ldrh.w	r2, [r0, #160]	; 0xa0
 80075e6:	4413      	add	r3, r2
 80075e8:	b21b      	sxth	r3, r3
 80075ea:	8083      	strh	r3, [r0, #4]
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	4770      	bx	lr

080075f0 <HALL_CalcAvrgMecSpeedUnit>:
{
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	4604      	mov	r4, r0
  if ( pHandle->SensorIsReliable )
 80075f4:	f890 0049 	ldrb.w	r0, [r0, #73]	; 0x49
{
 80075f8:	460d      	mov	r5, r1
  if ( pHandle->SensorIsReliable )
 80075fa:	b180      	cbz	r0, 800761e <HALL_CalcAvrgMecSpeedUnit+0x2e>
  TIM_TypeDef * TIMx = pHandle->TIMx;
 80075fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if ( LL_TIM_GetPrescaler ( TIMx ) >= pHandle->HALLMaxRatio )
 80075fe:	f8b4 20ae 	ldrh.w	r2, [r4, #174]	; 0xae
  return (uint32_t)(READ_REG(TIMx->PSC));
 8007602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007604:	429a      	cmp	r2, r3
 8007606:	d811      	bhi.n	800762c <HALL_CalcAvrgMecSpeedUnit+0x3c>
      pHandle->_Super.hElSpeedDpp = 0;
 8007608:	2300      	movs	r3, #0
 800760a:	81e3      	strh	r3, [r4, #14]
      *hMecSpeedUnit = 0;
 800760c:	800b      	strh	r3, [r1, #0]
    bReliability = SPD_IsMecSpeedReliable( &pHandle->_Super, hMecSpeedUnit );
 800760e:	4629      	mov	r1, r5
 8007610:	4620      	mov	r0, r4
 8007612:	f001 fda3 	bl	800915c <SPD_IsMecSpeedReliable>
 8007616:	f9b5 3000 	ldrsh.w	r3, [r5]
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 800761a:	81a3      	strh	r3, [r4, #12]
}
 800761c:	bd38      	pop	{r3, r4, r5, pc}
    pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800761e:	78e3      	ldrb	r3, [r4, #3]
 8007620:	7023      	strb	r3, [r4, #0]
    *hMecSpeedUnit = 0;
 8007622:	4603      	mov	r3, r0
    pHandle->_Super.hElSpeedDpp = 0;
 8007624:	81e0      	strh	r0, [r4, #14]
    *hMecSpeedUnit = 0;
 8007626:	8008      	strh	r0, [r1, #0]
  pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8007628:	81a3      	strh	r3, [r4, #12]
}
 800762a:	bd38      	pop	{r3, r4, r5, pc}
      pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 800762c:	f9b4 30a4 	ldrsh.w	r3, [r4, #164]	; 0xa4
 8007630:	81e3      	strh	r3, [r4, #14]
      if (  pHandle->AvrElSpeedDpp == 0 )
 8007632:	b31b      	cbz	r3, 800767c <HALL_CalcAvrgMecSpeedUnit+0x8c>
        if (  pHandle->AvrElSpeedDpp != HALL_MAX_PSEUDO_SPEED )
 8007634:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8007638:	4293      	cmp	r3, r2
 800763a:	d01d      	beq.n	8007678 <HALL_CalcAvrgMecSpeedUnit+0x88>
          if (pHandle->HallMtpa == true)
 800763c:	f894 20c7 	ldrb.w	r2, [r4, #199]	; 0xc7
 8007640:	b9f2      	cbnz	r2, 8007680 <HALL_CalcAvrgMecSpeedUnit+0x90>
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8007642:	f8b4 20aa 	ldrh.w	r2, [r4, #170]	; 0xaa
 8007646:	88a0      	ldrh	r0, [r4, #4]
              ( int32_t )( pHandle->PWMNbrPSamplingFreq ) );
 8007648:	f8b4 10c4 	ldrh.w	r1, [r4, #196]	; 0xc4
            pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 800764c:	1a12      	subs	r2, r2, r0
 800764e:	b212      	sxth	r2, r2
 8007650:	f8a4 20a8 	strh.w	r2, [r4, #168]	; 0xa8
            pHandle->CompSpeed = ( int16_t )
 8007654:	fb92 f2f1 	sdiv	r2, r2, r1
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8007658:	8b60      	ldrh	r0, [r4, #26]
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 800765a:	7861      	ldrb	r1, [r4, #1]
 800765c:	f8a4 20ac 	strh.w	r2, [r4, #172]	; 0xac
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 8007660:	fb03 f300 	mul.w	r3, r3, r0
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 8007664:	69e2      	ldr	r2, [r4, #28]
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8007666:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800766a:	005b      	lsls	r3, r3, #1
                                        (( int32_t ) pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 800766c:	fb02 f201 	mul.w	r2, r2, r1
                                        ( int32_t )pHandle->_Super.hMeasurementFrequency * (int32_t) SPEED_UNIT ) /
 8007670:	fb93 f3f2 	sdiv	r3, r3, r2
          *hMecSpeedUnit = ( int16_t )( (  pHandle->AvrElSpeedDpp * 
 8007674:	802b      	strh	r3, [r5, #0]
 8007676:	e7ca      	b.n	800760e <HALL_CalcAvrgMecSpeedUnit+0x1e>
          *hMecSpeedUnit = ( int16_t )pHandle->SatSpeed;
 8007678:	f8b4 30b0 	ldrh.w	r3, [r4, #176]	; 0xb0
 800767c:	802b      	strh	r3, [r5, #0]
 800767e:	e7c6      	b.n	800760e <HALL_CalcAvrgMecSpeedUnit+0x1e>
            pHandle->CompSpeed = 0;
 8007680:	2200      	movs	r2, #0
 8007682:	e7e9      	b.n	8007658 <HALL_CalcAvrgMecSpeedUnit+0x68>

08007684 <HALL_TIMx_CC_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 8007684:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8007688:	2b00      	cmp	r3, #0
 800768a:	d02c      	beq.n	80076e6 <HALL_TIMx_CC_IRQHandler+0x62>
{
 800768c:	b5f0      	push	{r4, r5, r6, r7, lr}
    if ( pHandle->SensorPlacement == DEGREES_120 )
 800768e:	f890 3020 	ldrb.w	r3, [r0, #32]
  TIM_TypeDef * TIMx = pHandle->TIMx;
 8007692:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    bPrevHallState = pHandle->HallState;
 8007694:	f890 20a6 	ldrb.w	r2, [r0, #166]	; 0xa6
    PrevDirection = pHandle->Direction;
 8007698:	f990 50a2 	ldrsb.w	r5, [r0, #162]	; 0xa2
{
 800769c:	b083      	sub	sp, #12
    if ( pHandle->SensorPlacement == DEGREES_120 )
 800769e:	b323      	cbz	r3, 80076ea <HALL_TIMx_CC_IRQHandler+0x66>
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 80076a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
                            | (LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1)
 80076a2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80076a4:	691e      	ldr	r6, [r3, #16]
 80076a6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80076a8:	6924      	ldr	r4, [r4, #16]
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 80076aa:	6b07      	ldr	r7, [r0, #48]	; 0x30
 80076ac:	43a3      	bics	r3, r4
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 80076ae:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80076b0:	693f      	ldr	r7, [r7, #16]
 80076b2:	9401      	str	r4, [sp, #4]
 80076b4:	6b44      	ldr	r4, [r0, #52]	; 0x34
                            | (LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1)
 80076b6:	bf0c      	ite	eq
 80076b8:	2302      	moveq	r3, #2
 80076ba:	2300      	movne	r3, #0
 80076bc:	43bc      	bics	r4, r7
 80076be:	9c01      	ldr	r4, [sp, #4]
      pHandle->HallState  = (uint8_t) ((( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2)
 80076c0:	bf08      	it	eq
 80076c2:	f043 0301 	orreq.w	r3, r3, #1
 80076c6:	43b4      	bics	r4, r6
 80076c8:	bf14      	ite	ne
 80076ca:	2404      	movne	r4, #4
 80076cc:	2400      	moveq	r4, #0
 80076ce:	4323      	orrs	r3, r4
 80076d0:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
    switch ( pHandle->HallState )
 80076d4:	3b01      	subs	r3, #1
 80076d6:	2b05      	cmp	r3, #5
 80076d8:	f200 8174 	bhi.w	80079c4 <HALL_TIMx_CC_IRQHandler+0x340>
 80076dc:	e8df f003 	tbb	[pc, r3]
 80076e0:	4d5a6a7a 	.word	0x4d5a6a7a
 80076e4:	213d      	.short	0x213d
}
 80076e6:	2000      	movs	r0, #0
 80076e8:	4770      	bx	lr
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 80076ea:	6b84      	ldr	r4, [r0, #56]	; 0x38
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 80076ec:	6c03      	ldr	r3, [r0, #64]	; 0x40
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 80076ee:	6b06      	ldr	r6, [r0, #48]	; 0x30
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	6927      	ldr	r7, [r4, #16]
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 80076f4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80076f6:	9401      	str	r4, [sp, #4]
 80076f8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80076fa:	6936      	ldr	r6, [r6, #16]
 80076fc:	ea34 0303 	bics.w	r3, r4, r3
 8007700:	9c01      	ldr	r4, [sp, #4]
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8007702:	bf0c      	ite	eq
 8007704:	2304      	moveq	r3, #4
 8007706:	2300      	movne	r3, #0
 8007708:	43bc      	bics	r4, r7
                            | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin ) );
 800770a:	6b44      	ldr	r4, [r0, #52]	; 0x34
                            | (LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1)
 800770c:	bf0c      	ite	eq
 800770e:	2702      	moveq	r7, #2
 8007710:	2700      	movne	r7, #0
 8007712:	433b      	orrs	r3, r7
 8007714:	43b4      	bics	r4, r6
      pHandle->HallState  =(uint8_t) ((LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2)
 8007716:	bf08      	it	eq
 8007718:	f043 0301 	orreq.w	r3, r3, #1
 800771c:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 8007720:	e7d8      	b.n	80076d4 <HALL_TIMx_CC_IRQHandler+0x50>
        if ( bPrevHallState == STATE_2 )
 8007722:	2a02      	cmp	r2, #2
 8007724:	f000 8083 	beq.w	800782e <HALL_TIMx_CC_IRQHandler+0x1aa>
        else if ( bPrevHallState == STATE_4 )
 8007728:	2a04      	cmp	r2, #4
 800772a:	f000 80a8 	beq.w	800787e <HALL_TIMx_CC_IRQHandler+0x1fa>
    PrevDirection = pHandle->Direction;
 800772e:	462c      	mov	r4, r5
    if (pHandle->HallMtpa == true)
 8007730:	f890 30c7 	ldrb.w	r3, [r0, #199]	; 0xc7
 8007734:	b113      	cbz	r3, 800773c <HALL_TIMx_CC_IRQHandler+0xb8>
      pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 8007736:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
 800773a:	8083      	strh	r3, [r0, #4]
    if ( pHandle->FirstCapt == 0u )
 800773c:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8007740:	2b00      	cmp	r3, #0
 8007742:	f040 80a8 	bne.w	8007896 <HALL_TIMx_CC_IRQHandler+0x212>
      pHandle->FirstCapt++;
 8007746:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 800774a:	3301      	adds	r3, #1
 800774c:	b2db      	uxtb	r3, r3
 800774e:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8007752:	6b4b      	ldr	r3, [r1, #52]	; 0x34
}
 8007754:	2000      	movs	r0, #0
 8007756:	b003      	add	sp, #12
 8007758:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ( bPrevHallState == STATE_4 )
 800775a:	2a04      	cmp	r2, #4
 800775c:	d072      	beq.n	8007844 <HALL_TIMx_CC_IRQHandler+0x1c0>
        else if ( bPrevHallState == STATE_1 )
 800775e:	2a01      	cmp	r2, #1
 8007760:	d1e5      	bne.n	800772e <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8007762:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007764:	f503 532a 	add.w	r3, r3, #10880	; 0x2a80
 8007768:	332a      	adds	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 800776a:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 800776c:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8007770:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT );
 8007774:	f04f 34ff 	mov.w	r4, #4294967295
 8007778:	e046      	b.n	8007808 <HALL_TIMx_CC_IRQHandler+0x184>
        if ( bPrevHallState == STATE_6 )
 800777a:	2a06      	cmp	r2, #6
 800777c:	d074      	beq.n	8007868 <HALL_TIMx_CC_IRQHandler+0x1e4>
        else if ( bPrevHallState == STATE_5 )
 800777e:	2a05      	cmp	r2, #5
 8007780:	d1d5      	bne.n	800772e <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift );
 8007782:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007784:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 8007788:	22ff      	movs	r2, #255	; 0xff
 800778a:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift );
 800778e:	f04f 34ff 	mov.w	r4, #4294967295
 8007792:	e039      	b.n	8007808 <HALL_TIMx_CC_IRQHandler+0x184>
        if ( bPrevHallState == STATE_1 )
 8007794:	2a01      	cmp	r2, #1
 8007796:	d05d      	beq.n	8007854 <HALL_TIMx_CC_IRQHandler+0x1d0>
        else if ( bPrevHallState == STATE_2 )
 8007798:	2a02      	cmp	r2, #2
 800779a:	d1c8      	bne.n	800772e <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 800779c:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800779e:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 80077a2:	337f      	adds	r3, #127	; 0x7f
          pHandle->Direction = NEGATIVE;
 80077a4:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 80077a6:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 80077aa:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 80077ae:	f04f 34ff 	mov.w	r4, #4294967295
 80077b2:	e029      	b.n	8007808 <HALL_TIMx_CC_IRQHandler+0x184>
        if ( bPrevHallState == STATE_3 )
 80077b4:	2a03      	cmp	r2, #3
 80077b6:	d02f      	beq.n	8007818 <HALL_TIMx_CC_IRQHandler+0x194>
        else if ( bPrevHallState == STATE_6 )
 80077b8:	2a06      	cmp	r2, #6
 80077ba:	d1b8      	bne.n	800772e <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 80077bc:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80077be:	f5a3 43aa 	sub.w	r3, r3, #21760	; 0x5500
 80077c2:	3b55      	subs	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 80077c4:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 80077c6:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 80077ca:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 80077ce:	f04f 34ff 	mov.w	r4, #4294967295
 80077d2:	e019      	b.n	8007808 <HALL_TIMx_CC_IRQHandler+0x184>
        if ( bPrevHallState == STATE_5 )
 80077d4:	2a05      	cmp	r2, #5
 80077d6:	d00d      	beq.n	80077f4 <HALL_TIMx_CC_IRQHandler+0x170>
        else if ( bPrevHallState == STATE_3 )
 80077d8:	2a03      	cmp	r2, #3
 80077da:	d1a8      	bne.n	800772e <HALL_TIMx_CC_IRQHandler+0xaa>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 80077dc:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80077de:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 80077e2:	3355      	adds	r3, #85	; 0x55
          pHandle->Direction = NEGATIVE;
 80077e4:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 80077e6:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 80077ea:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 80077ee:	f04f 34ff 	mov.w	r4, #4294967295
 80077f2:	e009      	b.n	8007808 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 80077f4:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 80077f6:	f503 532a 	add.w	r3, r3, #10880	; 0x2a80
          pHandle->Direction = POSITIVE;
 80077fa:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 80077fc:	332a      	adds	r3, #42	; 0x2a
 80077fe:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 8007802:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift + S16_60_PHASE_SHIFT;
 8007806:	4614      	mov	r4, r2
    if (pHandle->Direction != PrevDirection)
 8007808:	42a5      	cmp	r5, r4
 800780a:	d091      	beq.n	8007730 <HALL_TIMx_CC_IRQHandler+0xac>
      pHandle->BufferFilled = 0 ;
 800780c:	2300      	movs	r3, #0
 800780e:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0;
 8007812:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
 8007816:	e78b      	b.n	8007730 <HALL_TIMx_CC_IRQHandler+0xac>
                                                  + S16_60_PHASE_SHIFT );
 8007818:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800781a:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
          pHandle->Direction = POSITIVE;
 800781e:	2201      	movs	r2, #1
                                                  + S16_60_PHASE_SHIFT );
 8007820:	337f      	adds	r3, #127	; 0x7f
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT
 8007822:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 8007826:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT
 800782a:	4614      	mov	r4, r2
 800782c:	e7ec      	b.n	8007808 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 800782e:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007830:	f5a3 43aa 	sub.w	r3, r3, #21760	; 0x5500
          pHandle->Direction = POSITIVE;
 8007834:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8007836:	3b55      	subs	r3, #85	; 0x55
 8007838:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 800783c:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT );
 8007840:	4614      	mov	r4, r2
 8007842:	e7e1      	b.n	8007808 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->Direction = POSITIVE;
 8007844:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 8007846:	8c43      	ldrh	r3, [r0, #34]	; 0x22
          pHandle->Direction = POSITIVE;
 8007848:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = pHandle->PhaseShift;
 800784c:	4614      	mov	r4, r2
 800784e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
 8007852:	e7d9      	b.n	8007808 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 8007854:	8c43      	ldrh	r3, [r0, #34]	; 0x22
          pHandle->Direction = POSITIVE;
 8007856:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT );
 800785a:	f503 43aa 	add.w	r3, r3, #21760	; 0x5500
 800785e:	3355      	adds	r3, #85	; 0x55
 8007860:	4614      	mov	r4, r2
 8007862:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
 8007866:	e7cf      	b.n	8007808 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8007868:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800786a:	f5a3 532a 	sub.w	r3, r3, #10880	; 0x2a80
          pHandle->Direction = POSITIVE;
 800786e:	2201      	movs	r2, #1
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8007870:	3b2a      	subs	r3, #42	; 0x2a
 8007872:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = POSITIVE;
 8007876:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 800787a:	4614      	mov	r4, r2
 800787c:	e7c4      	b.n	8007808 <HALL_TIMx_CC_IRQHandler+0x184>
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 800787e:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007880:	f5a3 532a 	sub.w	r3, r3, #10880	; 0x2a80
 8007884:	3b2a      	subs	r3, #42	; 0x2a
          pHandle->Direction = NEGATIVE;
 8007886:	22ff      	movs	r2, #255	; 0xff
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8007888:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
          pHandle->Direction = NEGATIVE;
 800788c:	f880 20a2 	strb.w	r2, [r0, #162]	; 0xa2
          pHandle->MeasuredElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT );
 8007890:	f04f 34ff 	mov.w	r4, #4294967295
 8007894:	e7b8      	b.n	8007808 <HALL_TIMx_CC_IRQHandler+0x184>
      if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8007896:	f890 304d 	ldrb.w	r3, [r0, #77]	; 0x4d
 800789a:	f890 5026 	ldrb.w	r5, [r0, #38]	; 0x26
 800789e:	42ab      	cmp	r3, r5
 80078a0:	d205      	bcs.n	80078ae <HALL_TIMx_CC_IRQHandler+0x22a>
        pHandle->BufferFilled++;
 80078a2:	f890 304d 	ldrb.w	r3, [r0, #77]	; 0x4d
 80078a6:	3301      	adds	r3, #1
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
 80078ae:	f8d1 c034 	ldr.w	ip, [r1, #52]	; 0x34
  return (uint32_t)(READ_REG(TIMx->PSC));
 80078b2:	6a8a      	ldr	r2, [r1, #40]	; 0x28
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 80078b4:	f890 304e 	ldrb.w	r3, [r0, #78]	; 0x4e
      if ( pHandle->OVFCounter != 0u )
 80078b8:	f890 704e 	ldrb.w	r7, [r0, #78]	; 0x4e
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 80078bc:	041b      	lsls	r3, r3, #16
      hPrscBuf =  LL_TIM_GetPrescaler ( TIMx );
 80078be:	b292      	uxth	r2, r2
      wCaptBuf += ( uint32_t )pHandle->OVFCounter * 0x10000uL;
 80078c0:	fa13 f68c 	uxtah	r6, r3, ip
      if ( pHandle->OVFCounter != 0u )
 80078c4:	f007 0eff 	and.w	lr, r7, #255	; 0xff
 80078c8:	2f00      	cmp	r7, #0
 80078ca:	d044      	beq.n	8007956 <HALL_TIMx_CC_IRQHandler+0x2d2>
        hAux = hPrscBuf + 1u;
 80078cc:	3201      	adds	r2, #1
        if ( pHandle->RatioInc )
 80078ce:	f890 704b 	ldrb.w	r7, [r0, #75]	; 0x4b
        wCaptBuf *= hAux;
 80078d2:	b293      	uxth	r3, r2
 80078d4:	fb06 f303 	mul.w	r3, r6, r3
        if ( pHandle->RatioInc )
 80078d8:	2f00      	cmp	r7, #0
 80078da:	d046      	beq.n	800796a <HALL_TIMx_CC_IRQHandler+0x2e6>
          pHandle->RatioInc = false;  /* Previous capture caused overflow */
 80078dc:	2200      	movs	r2, #0
 80078de:	f880 204b 	strb.w	r2, [r0, #75]	; 0x4b
        if ( wCaptBuf < pHandle->MinPeriod )
 80078e2:	f8d0 20bc 	ldr.w	r2, [r0, #188]	; 0xbc
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d82f      	bhi.n	800794a <HALL_TIMx_CC_IRQHandler+0x2c6>
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80078ea:	f890 2098 	ldrb.w	r2, [r0, #152]	; 0x98
          if ( wCaptBuf >= pHandle->MaxPeriod )
 80078ee:	f8d0 60b8 	ldr.w	r6, [r0, #184]	; 0xb8
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80078f2:	f8d0 109c 	ldr.w	r1, [r0, #156]	; 0x9c
 80078f6:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
          if ( wCaptBuf >= pHandle->MaxPeriod )
 80078fa:	429e      	cmp	r6, r3
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80078fc:	f8dc 7050 	ldr.w	r7, [ip, #80]	; 0x50
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 8007900:	bf88      	it	hi
 8007902:	fb04 f603 	mulhi.w	r6, r4, r3
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8007906:	eba1 0107 	sub.w	r1, r1, r7
          pHandle->SpeedFIFOIdx++;
 800790a:	f102 0201 	add.w	r2, r2, #1
 800790e:	b2d2      	uxtb	r2, r2
          pHandle->ElPeriodSum -= pHandle->SensorPeriod[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8007910:	f8c0 109c 	str.w	r1, [r0, #156]	; 0x9c
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 8007914:	bf8a      	itet	hi
 8007916:	1989      	addhi	r1, r1, r6
            pHandle->SensorPeriod[pHandle->SpeedFIFOIdx] = pHandle->MaxPeriod*pHandle->Direction; 
 8007918:	4366      	mulls	r6, r4
            pHandle->ElPeriodSum += pHandle->SensorPeriod[pHandle->SpeedFIFOIdx];
 800791a:	f8c0 109c 	strhi.w	r1, [r0, #156]	; 0x9c
          if ( pHandle->SpeedFIFOIdx == pHandle->SpeedBufferSize )
 800791e:	4295      	cmp	r5, r2
 8007920:	f8cc 6050 	str.w	r6, [ip, #80]	; 0x50
            pHandle->SpeedFIFOIdx = 0u;
 8007924:	bf08      	it	eq
 8007926:	2200      	moveq	r2, #0
 8007928:	f880 2098 	strb.w	r2, [r0, #152]	; 0x98
          if ( pHandle->SensorIsReliable) 
 800792c:	f890 2049 	ldrb.w	r2, [r0, #73]	; 0x49
 8007930:	b33a      	cbz	r2, 8007982 <HALL_TIMx_CC_IRQHandler+0x2fe>
            if ( pHandle->BufferFilled < pHandle->SpeedBufferSize )
 8007932:	f890 204d 	ldrb.w	r2, [r0, #77]	; 0x4d
 8007936:	4295      	cmp	r5, r2
 8007938:	d939      	bls.n	80079ae <HALL_TIMx_CC_IRQHandler+0x32a>
              pHandle->AvrElSpeedDpp = ( int16_t ) (( pHandle->PseudoFreqConv / wCaptBuf )*pHandle->Direction);
 800793a:	f8d0 20b4 	ldr.w	r2, [r0, #180]	; 0xb4
 800793e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007942:	fb12 f204 	smulbb	r2, r2, r4
 8007946:	f8a0 20a4 	strh.w	r2, [r0, #164]	; 0xa4
      pHandle->OVFCounter = 0u;
 800794a:	2300      	movs	r3, #0
 800794c:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
}
 8007950:	2000      	movs	r0, #0
 8007952:	b003      	add	sp, #12
 8007954:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ( pHandle->RatioDec ) /* and don't decrease it again */
 8007956:	f890 304a 	ldrb.w	r3, [r0, #74]	; 0x4a
 800795a:	b1ab      	cbz	r3, 8007988 <HALL_TIMx_CC_IRQHandler+0x304>
          hAux = hPrscBuf + 2u;
 800795c:	3202      	adds	r2, #2
          wCaptBuf *= hAux;
 800795e:	b292      	uxth	r2, r2
 8007960:	fb06 f302 	mul.w	r3, r6, r2
          pHandle->RatioDec = false;
 8007964:	f880 e04a 	strb.w	lr, [r0, #74]	; 0x4a
 8007968:	e7bb      	b.n	80078e2 <HALL_TIMx_CC_IRQHandler+0x25e>
 800796a:	6a8a      	ldr	r2, [r1, #40]	; 0x28
          if ( LL_TIM_GetPrescaler ( TIMx ) < pHandle->HALLMaxRatio ) /* Avoid OVF w/ very low freq */
 800796c:	f8b0 60ae 	ldrh.w	r6, [r0, #174]	; 0xae
 8007970:	4296      	cmp	r6, r2
 8007972:	d9b6      	bls.n	80078e2 <HALL_TIMx_CC_IRQHandler+0x25e>
 8007974:	6a8a      	ldr	r2, [r1, #40]	; 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 8007976:	2601      	movs	r6, #1
            LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) + 1 ); /* To avoid OVF during speed decrease */
 8007978:	3201      	adds	r2, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 800797a:	628a      	str	r2, [r1, #40]	; 0x28
            pHandle->RatioInc = true;   /* new prsc value updated at next capture only */
 800797c:	f880 604b 	strb.w	r6, [r0, #75]	; 0x4b
 8007980:	e7af      	b.n	80078e2 <HALL_TIMx_CC_IRQHandler+0x25e>
            pHandle->AvrElSpeedDpp = 0;
 8007982:	f8a0 20a4 	strh.w	r2, [r0, #164]	; 0xa4
 8007986:	e7e0      	b.n	800794a <HALL_TIMx_CC_IRQHandler+0x2c6>
          uint16_t hAux = hPrscBuf + 1u;
 8007988:	3201      	adds	r2, #1
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 800798a:	fa1f fc8c 	uxth.w	ip, ip
          wCaptBuf *= hAux;
 800798e:	b292      	uxth	r2, r2
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8007990:	f5bc 4faa 	cmp.w	ip, #21760	; 0x5500
          wCaptBuf *= hAux;
 8007994:	fb06 f302 	mul.w	r3, r6, r2
          if ( hHighSpeedCapture < LOW_RES_THRESHOLD ) /* If capture range correct */
 8007998:	d2a3      	bcs.n	80078e2 <HALL_TIMx_CC_IRQHandler+0x25e>
  return (uint32_t)(READ_REG(TIMx->PSC));
 800799a:	6a8a      	ldr	r2, [r1, #40]	; 0x28
            if ( LL_TIM_GetPrescaler ( TIMx ) > 0u ) /* or prescaler cannot be further reduced */
 800799c:	2a00      	cmp	r2, #0
 800799e:	d0a0      	beq.n	80078e2 <HALL_TIMx_CC_IRQHandler+0x25e>
 80079a0:	6a8a      	ldr	r2, [r1, #40]	; 0x28
              pHandle->RatioDec = true;
 80079a2:	2601      	movs	r6, #1
              LL_TIM_SetPrescaler ( TIMx, LL_TIM_GetPrescaler ( TIMx ) - 1 ); /* Increase accuracy by decreasing prsc */
 80079a4:	3a01      	subs	r2, #1
  WRITE_REG(TIMx->PSC, Prescaler);
 80079a6:	628a      	str	r2, [r1, #40]	; 0x28
              pHandle->RatioDec = true;
 80079a8:	f880 604a 	strb.w	r6, [r0, #74]	; 0x4a
 80079ac:	e799      	b.n	80078e2 <HALL_TIMx_CC_IRQHandler+0x25e>
              pHandle->AvrElSpeedDpp = ( int16_t )((int32_t) pHandle->PseudoFreqConv / ( pHandle->ElPeriodSum / pHandle->SpeedBufferSize )); /* Average value */
 80079ae:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
 80079b2:	f8d0 30b4 	ldr.w	r3, [r0, #180]	; 0xb4
 80079b6:	fb92 f5f5 	sdiv	r5, r2, r5
 80079ba:	fb93 f3f5 	sdiv	r3, r3, r5
 80079be:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
 80079c2:	e7c2      	b.n	800794a <HALL_TIMx_CC_IRQHandler+0x2c6>
        pHandle->SensorIsReliable = false;
 80079c4:	2300      	movs	r3, #0
 80079c6:	f880 3049 	strb.w	r3, [r0, #73]	; 0x49
        break;
 80079ca:	e6b0      	b.n	800772e <HALL_TIMx_CC_IRQHandler+0xaa>

080079cc <HALL_TIMx_UP_IRQHandler>:
  if ( pHandle->SensorIsReliable )
 80079cc:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 80079d0:	b1e3      	cbz	r3, 8007a0c <HALL_TIMx_UP_IRQHandler+0x40>
{
 80079d2:	b430      	push	{r4, r5}
    pHandle->OVFCounter++;
 80079d4:	f890 204e 	ldrb.w	r2, [r0, #78]	; 0x4e
  TIM_TypeDef * TIMx = pHandle->TIMx;
 80079d8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 80079da:	f8b0 40c0 	ldrh.w	r4, [r0, #192]	; 0xc0
 80079de:	f8b0 30c2 	ldrh.w	r3, [r0, #194]	; 0xc2
    pHandle->OVFCounter++;
 80079e2:	3201      	adds	r2, #1
 80079e4:	b2d2      	uxtb	r2, r2
 80079e6:	f880 204e 	strb.w	r2, [r0, #78]	; 0x4e
  return (uint32_t)(READ_REG(TIMx->PSC));
 80079ea:	6a8d      	ldr	r5, [r1, #40]	; 0x28
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 80079ec:	f890 104e 	ldrb.w	r1, [r0, #78]	; 0x4e
                                      / ( ( LL_TIM_GetPrescaler ( TIMx ) + 1 ) * 1000u ) );
 80079f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80079f4:	fb05 2202 	mla	r2, r5, r2, r2
    hMaxTimerOverflow = ( uint16_t )( ( ( uint32_t )pHandle->HallTimeout * pHandle->OvfFreq )
 80079f8:	fb03 f304 	mul.w	r3, r3, r4
                                      / ( ( LL_TIM_GetPrescaler ( TIMx ) + 1 ) * 1000u ) );
 80079fc:	fbb3 f3f2 	udiv	r3, r3, r2
    if ( pHandle->OVFCounter >= hMaxTimerOverflow )
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	4299      	cmp	r1, r3
 8007a04:	d204      	bcs.n	8007a10 <HALL_TIMx_UP_IRQHandler+0x44>
}
 8007a06:	2000      	movs	r0, #0
 8007a08:	bc30      	pop	{r4, r5}
 8007a0a:	4770      	bx	lr
 8007a0c:	2000      	movs	r0, #0
 8007a0e:	4770      	bx	lr
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8007a10:	f890 3020 	ldrb.w	r3, [r0, #32]
      pHandle->_Super.hElSpeedDpp = 0;
 8007a14:	2200      	movs	r2, #0
 8007a16:	81c2      	strh	r2, [r0, #14]
  if ( pHandle->SensorPlacement == DEGREES_120 )
 8007a18:	bb03      	cbnz	r3, 8007a5c <HALL_TIMx_UP_IRQHandler+0x90>
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8007a1a:	6c03      	ldr	r3, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8007a1c:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8007a1e:	6919      	ldr	r1, [r3, #16]
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8007a20:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007a22:	6915      	ldr	r5, [r2, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8007a24:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007a26:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8007a28:	438b      	bics	r3, r1
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8007a2a:	bf08      	it	eq
 8007a2c:	2304      	moveq	r3, #4
 8007a2e:	6911      	ldr	r1, [r2, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007a30:	6b42      	ldr	r2, [r0, #52]	; 0x34
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8007a32:	bf18      	it	ne
 8007a34:	2300      	movne	r3, #0
 8007a36:	43ac      	bics	r4, r5
                          | LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) << 1
 8007a38:	bf0c      	ite	eq
 8007a3a:	2402      	moveq	r4, #2
 8007a3c:	2400      	movne	r4, #0
 8007a3e:	4323      	orrs	r3, r4
 8007a40:	438a      	bics	r2, r1
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007a42:	bf08      	it	eq
 8007a44:	f043 0301 	orreq.w	r3, r3, #1
    pHandle->HallState  = LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 2
 8007a48:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
  switch ( pHandle->HallState )
 8007a4c:	3b01      	subs	r3, #1
 8007a4e:	2b05      	cmp	r3, #5
 8007a50:	d86c      	bhi.n	8007b2c <HALL_TIMx_UP_IRQHandler+0x160>
 8007a52:	e8df f003 	tbb	[pc, r3]
 8007a56:	5d64      	.short	0x5d64
 8007a58:	1c484f56 	.word	0x1c484f56
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8007a5c:	6b83      	ldr	r3, [r0, #56]	; 0x38
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 8007a5e:	6c02      	ldr	r2, [r0, #64]	; 0x40
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007a60:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8007a62:	6919      	ldr	r1, [r3, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 8007a64:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007a66:	6912      	ldr	r2, [r2, #16]
 8007a68:	6925      	ldr	r5, [r4, #16]
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007a6a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007a6c:	4393      	bics	r3, r2
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8007a6e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
                          | LL_GPIO_IsInputPinSet( pHandle->H3Port, pHandle->H3Pin ) << 1
 8007a70:	bf0c      	ite	eq
 8007a72:	2302      	moveq	r3, #2
 8007a74:	2300      	movne	r3, #0
 8007a76:	43ac      	bics	r4, r5
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007a78:	bf08      	it	eq
 8007a7a:	f043 0301 	orreq.w	r3, r3, #1
 8007a7e:	438a      	bics	r2, r1
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8007a80:	bf14      	ite	ne
 8007a82:	2204      	movne	r2, #4
 8007a84:	2200      	moveq	r2, #0
                          | LL_GPIO_IsInputPinSet( pHandle->H1Port, pHandle->H1Pin );
 8007a86:	4313      	orrs	r3, r2
    pHandle->HallState  = ( LL_GPIO_IsInputPinSet( pHandle->H2Port, pHandle->H2Pin ) ^ 1 ) << 2
 8007a88:	f880 30a6 	strb.w	r3, [r0, #166]	; 0xa6
 8007a8c:	e7de      	b.n	8007a4c <HALL_TIMx_UP_IRQHandler+0x80>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT -
 8007a8e:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007a90:	f5a3 537f 	sub.w	r3, r3, #16320	; 0x3fc0
 8007a94:	3b3f      	subs	r3, #63	; 0x3f
 8007a96:	b21b      	sxth	r3, r3
 8007a98:	8083      	strh	r3, [r0, #4]
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8007a9a:	f890 4026 	ldrb.w	r4, [r0, #38]	; 0x26
  pHandle->MeasuredElAngle = pHandle->_Super.hElAngle;
 8007a9e:	f8a0 30aa 	strh.w	r3, [r0, #170]	; 0xaa
      pHandle->OVFCounter = 0u;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	f880 304e 	strb.w	r3, [r0, #78]	; 0x4e
      pHandle->FirstCapt = 0u;
 8007aa8:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8007aac:	b17c      	cbz	r4, 8007ace <HALL_TIMx_UP_IRQHandler+0x102>
 8007aae:	1e62      	subs	r2, r4, #1
 8007ab0:	b2d3      	uxtb	r3, r2
        pHandle->SensorPeriod[bIndex]  = pHandle->MaxPeriod;
 8007ab2:	f8d0 10b8 	ldr.w	r1, [r0, #184]	; 0xb8
 8007ab6:	f100 0250 	add.w	r2, r0, #80	; 0x50
 8007aba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007abe:	f100 034c 	add.w	r3, r0, #76	; 0x4c
 8007ac2:	f843 1f04 	str.w	r1, [r3, #4]!
      for ( bIndex = 0u; bIndex < pHandle->SpeedBufferSize; bIndex++ )
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d1fb      	bne.n	8007ac2 <HALL_TIMx_UP_IRQHandler+0xf6>
 8007aca:	fb01 f404 	mul.w	r4, r1, r4
      pHandle->BufferFilled = 0 ;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
      pHandle->SpeedFIFOIdx = 0;
 8007ad4:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
      pHandle->ElPeriodSum =pHandle->MaxPeriod * pHandle->SpeedBufferSize;
 8007ad8:	f8c0 409c 	str.w	r4, [r0, #156]	; 0x9c
      pHandle->AvrElSpeedDpp = 0;
 8007adc:	f8a0 30a4 	strh.w	r3, [r0, #164]	; 0xa4
}
 8007ae0:	bc30      	pop	{r4, r5}
 8007ae2:	2000      	movs	r0, #0
 8007ae4:	4770      	bx	lr
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT / 2 );
 8007ae6:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007ae8:	f503 53aa 	add.w	r3, r3, #5440	; 0x1540
 8007aec:	3315      	adds	r3, #21
 8007aee:	b21b      	sxth	r3, r3
 8007af0:	8083      	strh	r3, [r0, #4]
      break;
 8007af2:	e7d2      	b.n	8007a9a <HALL_TIMx_UP_IRQHandler+0xce>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_60_PHASE_SHIFT / 2 );
 8007af4:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007af6:	f5a3 53aa 	sub.w	r3, r3, #5440	; 0x1540
 8007afa:	3b15      	subs	r3, #21
 8007afc:	b21b      	sxth	r3, r3
 8007afe:	8083      	strh	r3, [r0, #4]
      break;
 8007b00:	e7cb      	b.n	8007a9a <HALL_TIMx_UP_IRQHandler+0xce>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_120_PHASE_SHIFT +
 8007b02:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007b04:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 8007b08:	332a      	adds	r3, #42	; 0x2a
 8007b0a:	b21b      	sxth	r3, r3
 8007b0c:	8083      	strh	r3, [r0, #4]
      break;
 8007b0e:	e7c4      	b.n	8007a9a <HALL_TIMx_UP_IRQHandler+0xce>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift - S16_120_PHASE_SHIFT -
 8007b10:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007b12:	f5a3 43d5 	sub.w	r3, r3, #27264	; 0x6a80
 8007b16:	3b2a      	subs	r3, #42	; 0x2a
 8007b18:	b21b      	sxth	r3, r3
 8007b1a:	8083      	strh	r3, [r0, #4]
      break;
 8007b1c:	e7bd      	b.n	8007a9a <HALL_TIMx_UP_IRQHandler+0xce>
      pHandle->_Super.hElAngle = ( int16_t )( pHandle->PhaseShift + S16_60_PHASE_SHIFT +
 8007b1e:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8007b20:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8007b24:	333f      	adds	r3, #63	; 0x3f
 8007b26:	b21b      	sxth	r3, r3
 8007b28:	8083      	strh	r3, [r0, #4]
      break;
 8007b2a:	e7b6      	b.n	8007a9a <HALL_TIMx_UP_IRQHandler+0xce>
      pHandle->SensorIsReliable = false;
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8007b32:	f880 2049 	strb.w	r2, [r0, #73]	; 0x49
      break;
 8007b36:	e7b0      	b.n	8007a9a <HALL_TIMx_UP_IRQHandler+0xce>

08007b38 <MCP_ReceivedPacket>:
#include "mcp.h"
#include "register_interface.h"
#include "mc_config.h"

void MCP_ReceivedPacket(MCP_Handle_t * pHandle)
{
 8007b38:	b538      	push	{r3, r4, r5, lr}
  uint16_t * packetHeader;
  uint16_t command;
  uint8_t motorID;
  uint8_t MCPResponse;
  
  if (pHandle->rxLength != 0)
 8007b3a:	8983      	ldrh	r3, [r0, #12]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d03c      	beq.n	8007bba <MCP_ReceivedPacket+0x82>
  {
    packetHeader = (uint16_t *) pHandle->rxBuffer;  
    command = *packetHeader & CMD_MASK;
 8007b40:	6843      	ldr	r3, [r0, #4]
    motorID = (*packetHeader & MOTOR_MASK)-1;
    
    MCI_Handle_t * pMCI = &Mci[motorID];
 8007b42:	4d3a      	ldr	r5, [pc, #232]	; (8007c2c <MCP_ReceivedPacket+0xf4>)
    command = *packetHeader & CMD_MASK;
 8007b44:	881a      	ldrh	r2, [r3, #0]
    motorID = (*packetHeader & MOTOR_MASK)-1;
 8007b46:	f002 0307 	and.w	r3, r2, #7
 8007b4a:	3b01      	subs	r3, #1
    MCI_Handle_t * pMCI = &Mci[motorID];
 8007b4c:	b2db      	uxtb	r3, r3
    command = *packetHeader & CMD_MASK;
 8007b4e:	f022 0207 	bic.w	r2, r2, #7
    MCI_Handle_t * pMCI = &Mci[motorID];
 8007b52:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
    /* Initialization of the tx length, command which send back data has to increment the txLength (case of Read register)*/
    pHandle->txLength = 0;
 8007b56:	2100      	movs	r1, #0
 8007b58:	3a08      	subs	r2, #8
 8007b5a:	4604      	mov	r4, r0
    MCI_Handle_t * pMCI = &Mci[motorID];
 8007b5c:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    pHandle->txLength = 0;
 8007b60:	81c1      	strh	r1, [r0, #14]
    
    switch (command) 
 8007b62:	2a40      	cmp	r2, #64	; 0x40
 8007b64:	d822      	bhi.n	8007bac <MCP_ReceivedPacket+0x74>
 8007b66:	e8df f002 	tbb	[pc, r2]
 8007b6a:	2141      	.short	0x2141
 8007b6c:	21212121 	.word	0x21212121
 8007b70:	21452121 	.word	0x21452121
 8007b74:	21212121 	.word	0x21212121
 8007b78:	21332121 	.word	0x21332121
 8007b7c:	21212121 	.word	0x21212121
 8007b80:	212d2121 	.word	0x212d2121
 8007b84:	21212121 	.word	0x21212121
 8007b88:	21492121 	.word	0x21492121
 8007b8c:	21212121 	.word	0x21212121
 8007b90:	21292121 	.word	0x21292121
 8007b94:	21212121 	.word	0x21212121
 8007b98:	21512121 	.word	0x21512121
 8007b9c:	21212121 	.word	0x21212121
 8007ba0:	21572121 	.word	0x21572121
 8007ba4:	21212121 	.word	0x21212121
 8007ba8:	2121      	.short	0x2121
 8007baa:	3b          	.byte	0x3b
 8007bab:	00          	.byte	0x00
    pHandle->txLength = 0;
 8007bac:	2300      	movs	r3, #0
 8007bae:	2002      	movs	r0, #2
      case PFC_DISABLE:
      case PFC_FAULT_ACK:
      default :
        MCPResponse = MCP_CMD_UNKNOWN;
      }
      pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8007bb0:	68a2      	ldr	r2, [r4, #8]
 8007bb2:	54d0      	strb	r0, [r2, r3]
      pHandle->txLength++;
 8007bb4:	89e3      	ldrh	r3, [r4, #14]
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	81e3      	strh	r3, [r4, #14]
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
    /* Nothing to do, txBuffer and txLength have not been modified */
  } 
}
 8007bba:	bd38      	pop	{r3, r4, r5, pc}
          if (MCI_GetSTMState(pMCI) == IDLE)
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	f7f9 fc7d 	bl	80014bc <MCI_GetSTMState>
 8007bc2:	b128      	cbz	r0, 8007bd0 <MCP_ReceivedPacket+0x98>
            MCI_StopMotor(pMCI);
 8007bc4:	4628      	mov	r0, r5
 8007bc6:	f7f9 fc31 	bl	800142c <MCI_StopMotor>
            MCPResponse = MCP_CMD_OK;
 8007bca:	89e3      	ldrh	r3, [r4, #14]
 8007bcc:	2000      	movs	r0, #0
 8007bce:	e7ef      	b.n	8007bb0 <MCP_ReceivedPacket+0x78>
            MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	f7f9 fc21 	bl	8001418 <MCI_StartMotor>
 8007bd6:	f080 0001 	eor.w	r0, r0, #1
 8007bda:	89e3      	ldrh	r3, [r4, #14]
 8007bdc:	b2c0      	uxtb	r0, r0
 8007bde:	e7e7      	b.n	8007bb0 <MCP_ReceivedPacket+0x78>
        MCI_Clear_Iqdref(pMCI);
 8007be0:	4628      	mov	r0, r5
 8007be2:	f7f9 fce3 	bl	80015ac <MCI_Clear_Iqdref>
        break;
 8007be6:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007be8:	2000      	movs	r0, #0
        break;
 8007bea:	e7e1      	b.n	8007bb0 <MCP_ReceivedPacket+0x78>
        MCPResponse = RI_SetRegCommandParser (pHandle); 
 8007bec:	f7fa fae0 	bl	80021b0 <RI_SetRegCommandParser>
      break;
 8007bf0:	89e3      	ldrh	r3, [r4, #14]
 8007bf2:	e7dd      	b.n	8007bb0 <MCP_ReceivedPacket+0x78>
        MCPResponse = RI_GetRegCommandParser (pHandle); 
 8007bf4:	f7fa fdc4 	bl	8002780 <RI_GetRegCommandParser>
        break;
 8007bf8:	89e3      	ldrh	r3, [r4, #14]
 8007bfa:	e7d9      	b.n	8007bb0 <MCP_ReceivedPacket+0x78>
          if (MCI_GetSTMState(pMCI) == RUN)
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	f7f9 fc5d 	bl	80014bc <MCI_GetSTMState>
 8007c02:	2806      	cmp	r0, #6
 8007c04:	d00c      	beq.n	8007c20 <MCP_ReceivedPacket+0xe8>
        break;
 8007c06:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007c08:	2000      	movs	r0, #0
        break;
 8007c0a:	e7d1      	b.n	8007bb0 <MCP_ReceivedPacket+0x78>
          MCI_FaultAcknowledged(pMCI);
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	f7f9 fc11 	bl	8001434 <MCI_FaultAcknowledged>
        break;
 8007c12:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_CMD_OK;
 8007c14:	2000      	movs	r0, #0
        break;
 8007c16:	e7cb      	b.n	8007bb0 <MCP_ReceivedPacket+0x78>
        MCI_EncoderAlign(pMCI);
 8007c18:	4628      	mov	r0, r5
 8007c1a:	f7f9 fc0f 	bl	800143c <MCI_EncoderAlign>
 8007c1e:	e7f2      	b.n	8007c06 <MCP_ReceivedPacket+0xce>
            MCI_StopRamp(pMCI);
 8007c20:	4628      	mov	r0, r5
 8007c22:	f7f9 fc5b 	bl	80014dc <MCI_StopRamp>
 8007c26:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8007c28:	2000      	movs	r0, #0
 8007c2a:	e7c1      	b.n	8007bb0 <MCP_ReceivedPacket+0x78>
 8007c2c:	20000adc 	.word	0x20000adc

08007c30 <MCPA_dataLog>:
#include "mcpa.h"

uint32_t GLOBAL_TIMESTAMP = 0;

void MCPA_dataLog (MCPA_Handle_t *pHandle)
{
 8007c30:	b570      	push	{r4, r5, r6, lr}
  uint8_t i;
  uint16_t *logValue16;
  uint32_t *logValue;
  
  if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8007c32:	f890 307e 	ldrb.w	r3, [r0, #126]	; 0x7e
 8007c36:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 8007c3a:	429a      	cmp	r2, r3
{
 8007c3c:	4604      	mov	r4, r0
  if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8007c3e:	d003      	beq.n	8007c48 <MCPA_dataLog+0x18>
    }     
  }
  else 
  {
    /* nothing to log just waiting next call to MCPA_datalog*/
    pHandle->HFIndex++;
 8007c40:	3301      	adds	r3, #1
 8007c42:	f880 307e 	strb.w	r3, [r0, #126]	; 0x7e
  }
}  
 8007c46:	bd70      	pop	{r4, r5, r6, pc}
    if (pHandle->bufferIndex == 0)
 8007c48:	f8b0 5068 	ldrh.w	r5, [r0, #104]	; 0x68
    pHandle->HFIndex = 0;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	f880 307e 	strb.w	r3, [r0, #126]	; 0x7e
    if (pHandle->bufferIndex == 0)
 8007c52:	b1bd      	cbz	r5, 8007c84 <MCPA_dataLog+0x54>
 8007c54:	6e61      	ldr	r1, [r4, #100]	; 0x64
    if ((pHandle->bufferIndex > 0)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff ))
 8007c56:	f8b4 2070 	ldrh.w	r2, [r4, #112]	; 0x70
 8007c5a:	42aa      	cmp	r2, r5
 8007c5c:	d25c      	bcs.n	8007d18 <MCPA_dataLog+0xe8>
 8007c5e:	f894 3085 	ldrb.w	r3, [r4, #133]	; 0x85
      if (pHandle->MFRateBuff == 254) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8007c62:	2bfe      	cmp	r3, #254	; 0xfe
 8007c64:	d07a      	beq.n	8007d5c <MCPA_dataLog+0x12c>
       *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8007c66:	f894 3089 	ldrb.w	r3, [r4, #137]	; 0x89
 8007c6a:	534b      	strh	r3, [r1, r5]
       pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8007c6c:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8007c70:	6820      	ldr	r0, [r4, #0]
 8007c72:	3202      	adds	r2, #2
 8007c74:	2309      	movs	r3, #9
 8007c76:	6845      	ldr	r5, [r0, #4]
 8007c78:	b292      	uxth	r2, r2
 8007c7a:	47a8      	blx	r5
       pHandle->bufferIndex = 0;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
}  
 8007c82:	bd70      	pop	{r4, r5, r6, pc}
      if ( pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer, (void **) &pHandle->currentBuffer, MCTL_ASYNC))
 8007c84:	4601      	mov	r1, r0
 8007c86:	2209      	movs	r2, #9
 8007c88:	f851 0b64 	ldr.w	r0, [r1], #100
 8007c8c:	6803      	ldr	r3, [r0, #0]
 8007c8e:	4798      	blx	r3
 8007c90:	2800      	cmp	r0, #0
 8007c92:	d03c      	beq.n	8007d0e <MCPA_dataLog+0xde>
        *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007c94:	4b76      	ldr	r3, [pc, #472]	; (8007e70 <MCPA_dataLog+0x240>)
        logValue = (uint32_t *) pHandle->currentBuffer;
 8007c96:	6e61      	ldr	r1, [r4, #100]	; 0x64
        *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	600b      	str	r3, [r1, #0]
        if (pHandle->Mark != pHandle->MarkBuff)
 8007c9c:	f894 3088 	ldrb.w	r3, [r4, #136]	; 0x88
 8007ca0:	f894 2089 	ldrb.w	r2, [r4, #137]	; 0x89
        pHandle->MFIndex = 0; /* Restart the motif from scratch at each buffer*/
 8007ca4:	f884 507f 	strb.w	r5, [r4, #127]	; 0x7f
        if (pHandle->Mark != pHandle->MarkBuff)
 8007ca8:	429a      	cmp	r2, r3
        pHandle->bufferIndex = 4; 
 8007caa:	f04f 0504 	mov.w	r5, #4
 8007cae:	f8a4 5068 	strh.w	r5, [r4, #104]	; 0x68
        if (pHandle->Mark != pHandle->MarkBuff)
 8007cb2:	d0d0      	beq.n	8007c56 <MCPA_dataLog+0x26>
          pHandle->HFNumBuff = pHandle->HFNum;
 8007cb4:	f894 2082 	ldrb.w	r2, [r4, #130]	; 0x82
          pHandle->HFRateBuff = pHandle->HFRate;
 8007cb8:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
          pHandle->MFRateBuff = pHandle->MFRate;
 8007cbc:	f894 1084 	ldrb.w	r1, [r4, #132]	; 0x84
          pHandle->MFNumBuff = pHandle->MFNum;
 8007cc0:	f894 5086 	ldrb.w	r5, [r4, #134]	; 0x86
          pHandle->MarkBuff = pHandle->Mark;
 8007cc4:	f884 3089 	strb.w	r3, [r4, #137]	; 0x89
          pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007cc8:	f8b4 306e 	ldrh.w	r3, [r4, #110]	; 0x6e
          pHandle->HFNumBuff = pHandle->HFNum;
 8007ccc:	f884 2083 	strb.w	r2, [r4, #131]	; 0x83
          pHandle->HFRateBuff = pHandle->HFRate;
 8007cd0:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
          memcpy(pHandle->pHFTableIDBuff, pHandle->pHFTableID, pHandle->HFNum*4); /* We store pointer here, so 4 bytes */
 8007cd4:	0092      	lsls	r2, r2, #2
          pHandle->MFRateBuff = pHandle->MFRate;
 8007cd6:	f884 1085 	strb.w	r1, [r4, #133]	; 0x85
          pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007cda:	f8a4 3070 	strh.w	r3, [r4, #112]	; 0x70
          memcpy(pHandle->pHFTableIDBuff, pHandle->pHFTableID, pHandle->HFNum*4); /* We store pointer here, so 4 bytes */
 8007cde:	1d21      	adds	r1, r4, #4
          pHandle->MFNumBuff = pHandle->MFNum;
 8007ce0:	f884 5087 	strb.w	r5, [r4, #135]	; 0x87
          memcpy(pHandle->pHFTableIDBuff, pHandle->pHFTableID, pHandle->HFNum*4); /* We store pointer here, so 4 bytes */
 8007ce4:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8007ce8:	f001 fc08 	bl	80094fc <memcpy>
          memcpy(pHandle->pMFTableIDBuff, pHandle->pMFTableID, pHandle->MFNum*4);
 8007cec:	f894 2086 	ldrb.w	r2, [r4, #134]	; 0x86
 8007cf0:	f104 011c 	add.w	r1, r4, #28
 8007cf4:	0092      	lsls	r2, r2, #2
 8007cf6:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8007cfa:	f001 fbff 	bl	80094fc <memcpy>
          memcpy(pHandle->MFIDSizeBuff, pHandle->MFIDSize, pHandle->MFNum ); /* 1 size byte per MF ID*/
 8007cfe:	f894 2086 	ldrb.w	r2, [r4, #134]	; 0x86
 8007d02:	f104 0172 	add.w	r1, r4, #114	; 0x72
 8007d06:	f104 0078 	add.w	r0, r4, #120	; 0x78
 8007d0a:	f001 fbf7 	bl	80094fc <memcpy>
    if ((pHandle->bufferIndex > 0)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff ))
 8007d0e:	f8b4 5068 	ldrh.w	r5, [r4, #104]	; 0x68
 8007d12:	2d00      	cmp	r5, #0
 8007d14:	d19e      	bne.n	8007c54 <MCPA_dataLog+0x24>
}  
 8007d16:	bd70      	pop	{r4, r5, r6, pc}
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007d18:	f894 3083 	ldrb.w	r3, [r4, #131]	; 0x83
      logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8007d1c:	1948      	adds	r0, r1, r5
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d057      	beq.n	8007dd2 <MCPA_dataLog+0x1a2>
 8007d22:	2200      	movs	r2, #0
 8007d24:	4613      	mov	r3, r2
        *logValue16 = *((uint16_t *) pHandle->pHFTableIDBuff[i]);
 8007d26:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d2a:	3201      	adds	r2, #1
 8007d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d2e:	881b      	ldrh	r3, [r3, #0]
 8007d30:	f820 3b02 	strh.w	r3, [r0], #2
        pHandle->bufferIndex = pHandle->bufferIndex+2;
 8007d34:	f8b4 5068 	ldrh.w	r5, [r4, #104]	; 0x68
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007d38:	f894 6083 	ldrb.w	r6, [r4, #131]	; 0x83
        pHandle->bufferIndex = pHandle->bufferIndex+2;
 8007d3c:	3502      	adds	r5, #2
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007d3e:	b2d3      	uxtb	r3, r2
        pHandle->bufferIndex = pHandle->bufferIndex+2;
 8007d40:	b2ad      	uxth	r5, r5
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007d42:	429e      	cmp	r6, r3
        pHandle->bufferIndex = pHandle->bufferIndex+2;
 8007d44:	f8a4 5068 	strh.w	r5, [r4, #104]	; 0x68
      for (i=0; i<pHandle->HFNumBuff; i++)
 8007d48:	d8ed      	bhi.n	8007d26 <MCPA_dataLog+0xf6>
      if (pHandle->MFRateBuff < 254) 
 8007d4a:	f894 3085 	ldrb.w	r3, [r4, #133]	; 0x85
 8007d4e:	f8b4 2070 	ldrh.w	r2, [r4, #112]	; 0x70
 8007d52:	2bfd      	cmp	r3, #253	; 0xfd
 8007d54:	d942      	bls.n	8007ddc <MCPA_dataLog+0x1ac>
    if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007d56:	42aa      	cmp	r2, r5
 8007d58:	d383      	bcc.n	8007c62 <MCPA_dataLog+0x32>
}  
 8007d5a:	bd70      	pop	{r4, r5, r6, pc}
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007d5c:	f894 3087 	ldrb.w	r3, [r4, #135]	; 0x87
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d080      	beq.n	8007c66 <MCPA_dataLog+0x36>
         *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007d64:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8007d66:	6812      	ldr	r2, [r2, #0]
 8007d68:	514a      	str	r2, [r1, r5]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007d6a:	f894 2078 	ldrb.w	r2, [r4, #120]	; 0x78
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007d6e:	2b01      	cmp	r3, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007d70:	4415      	add	r5, r2
 8007d72:	b2ad      	uxth	r5, r5
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007d74:	d92a      	bls.n	8007dcc <MCPA_dataLog+0x19c>
         *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007d76:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8007d78:	6812      	ldr	r2, [r2, #0]
 8007d7a:	514a      	str	r2, [r1, r5]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007d7c:	f894 2079 	ldrb.w	r2, [r4, #121]	; 0x79
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007d80:	2b02      	cmp	r3, #2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007d82:	4415      	add	r5, r2
 8007d84:	b2ad      	uxth	r5, r5
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007d86:	d021      	beq.n	8007dcc <MCPA_dataLog+0x19c>
         *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007d88:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007d8a:	6812      	ldr	r2, [r2, #0]
 8007d8c:	514a      	str	r2, [r1, r5]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007d8e:	f894 207a 	ldrb.w	r2, [r4, #122]	; 0x7a
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007d92:	2b03      	cmp	r3, #3
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007d94:	4415      	add	r5, r2
 8007d96:	b2ad      	uxth	r5, r5
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007d98:	d018      	beq.n	8007dcc <MCPA_dataLog+0x19c>
         *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007d9a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8007d9c:	6812      	ldr	r2, [r2, #0]
 8007d9e:	514a      	str	r2, [r1, r5]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007da0:	f894 207b 	ldrb.w	r2, [r4, #123]	; 0x7b
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007da4:	2b04      	cmp	r3, #4
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007da6:	4415      	add	r5, r2
 8007da8:	b2ad      	uxth	r5, r5
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007daa:	d00f      	beq.n	8007dcc <MCPA_dataLog+0x19c>
         *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007dac:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8007dae:	6812      	ldr	r2, [r2, #0]
 8007db0:	514a      	str	r2, [r1, r5]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007db2:	f894 207c 	ldrb.w	r2, [r4, #124]	; 0x7c
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007db6:	2b05      	cmp	r3, #5
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007db8:	4415      	add	r5, r2
 8007dba:	b2ad      	uxth	r5, r5
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007dbc:	d006      	beq.n	8007dcc <MCPA_dataLog+0x19c>
         *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007dbe:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	514b      	str	r3, [r1, r5]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007dc4:	f894 307d 	ldrb.w	r3, [r4, #125]	; 0x7d
 8007dc8:	441d      	add	r5, r3
 8007dca:	b2ad      	uxth	r5, r5
        for (i=0; i<pHandle->MFNumBuff; i++)
 8007dcc:	f8a4 5068 	strh.w	r5, [r4, #104]	; 0x68
 8007dd0:	e749      	b.n	8007c66 <MCPA_dataLog+0x36>
      if (pHandle->MFRateBuff < 254) 
 8007dd2:	f894 3085 	ldrb.w	r3, [r4, #133]	; 0x85
 8007dd6:	2bfd      	cmp	r3, #253	; 0xfd
 8007dd8:	f63f af35 	bhi.w	8007c46 <MCPA_dataLog+0x16>
        if (pHandle->MFIndex == pHandle->MFRateBuff)  
 8007ddc:	f894 007f 	ldrb.w	r0, [r4, #127]	; 0x7f
 8007de0:	4298      	cmp	r0, r3
 8007de2:	d006      	beq.n	8007df2 <MCPA_dataLog+0x1c2>
          pHandle->MFIndex ++;
 8007de4:	3001      	adds	r0, #1
 8007de6:	f884 007f 	strb.w	r0, [r4, #127]	; 0x7f
    if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007dea:	42aa      	cmp	r2, r5
 8007dec:	f4ff af3b 	bcc.w	8007c66 <MCPA_dataLog+0x36>
}  
 8007df0:	bd70      	pop	{r4, r5, r6, pc}
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007df2:	f894 3087 	ldrb.w	r3, [r4, #135]	; 0x87
          pHandle->MFIndex = 0;
 8007df6:	2000      	movs	r0, #0
 8007df8:	f884 007f 	strb.w	r0, [r4, #127]	; 0x7f
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d0f4      	beq.n	8007dea <MCPA_dataLog+0x1ba>
            *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007e00:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8007e02:	6800      	ldr	r0, [r0, #0]
 8007e04:	5148      	str	r0, [r1, r5]
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007e06:	f894 0078 	ldrb.w	r0, [r4, #120]	; 0x78
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007e0a:	2b01      	cmp	r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007e0c:	4405      	add	r5, r0
 8007e0e:	b2ad      	uxth	r5, r5
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007e10:	d92a      	bls.n	8007e68 <MCPA_dataLog+0x238>
            *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007e12:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8007e14:	6800      	ldr	r0, [r0, #0]
 8007e16:	5148      	str	r0, [r1, r5]
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007e18:	f894 0079 	ldrb.w	r0, [r4, #121]	; 0x79
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007e1c:	2b02      	cmp	r3, #2
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007e1e:	4405      	add	r5, r0
 8007e20:	b2ad      	uxth	r5, r5
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007e22:	d021      	beq.n	8007e68 <MCPA_dataLog+0x238>
            *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007e24:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e26:	6800      	ldr	r0, [r0, #0]
 8007e28:	5148      	str	r0, [r1, r5]
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007e2a:	f894 007a 	ldrb.w	r0, [r4, #122]	; 0x7a
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007e2e:	2b03      	cmp	r3, #3
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007e30:	4405      	add	r5, r0
 8007e32:	b2ad      	uxth	r5, r5
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007e34:	d018      	beq.n	8007e68 <MCPA_dataLog+0x238>
            *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007e36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e38:	6800      	ldr	r0, [r0, #0]
 8007e3a:	5148      	str	r0, [r1, r5]
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007e3c:	f894 007b 	ldrb.w	r0, [r4, #123]	; 0x7b
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007e40:	2b04      	cmp	r3, #4
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007e42:	4405      	add	r5, r0
 8007e44:	b2ad      	uxth	r5, r5
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007e46:	d00f      	beq.n	8007e68 <MCPA_dataLog+0x238>
            *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007e48:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8007e4a:	6800      	ldr	r0, [r0, #0]
 8007e4c:	5148      	str	r0, [r1, r5]
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007e4e:	f894 007c 	ldrb.w	r0, [r4, #124]	; 0x7c
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007e52:	2b05      	cmp	r3, #5
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007e54:	4405      	add	r5, r0
 8007e56:	b2ad      	uxth	r5, r5
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007e58:	d006      	beq.n	8007e68 <MCPA_dataLog+0x238>
            *logValue = *((uint32_t *) pHandle->pMFTableIDBuff[i]);
 8007e5a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	514b      	str	r3, [r1, r5]
            pHandle->bufferIndex = pHandle->bufferIndex+pHandle->MFIDSizeBuff[i];
 8007e60:	f894 307d 	ldrb.w	r3, [r4, #125]	; 0x7d
 8007e64:	441d      	add	r5, r3
 8007e66:	b2ad      	uxth	r5, r5
          for (i=0; i<pHandle->MFNumBuff; i++)
 8007e68:	f8a4 5068 	strh.w	r5, [r4, #104]	; 0x68
 8007e6c:	e7bd      	b.n	8007dea <MCPA_dataLog+0x1ba>
 8007e6e:	bf00      	nop
 8007e70:	2000062c 	.word	0x2000062c

08007e74 <MCPA_cfgLog>:
  uint8_t logSize=0; /* Max size of a log per iteration (HF+MF)*/
  uint16_t *logValue16;
  uint8_t result = MCP_CMD_OK;
  
  buffSize = *((uint16_t *) cfgdata);
  if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload )
 8007e74:	6803      	ldr	r3, [r0, #0]
{
 8007e76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload )
 8007e7a:	89db      	ldrh	r3, [r3, #14]
  buffSize = *((uint16_t *) cfgdata);
 8007e7c:	f8b1 8000 	ldrh.w	r8, [r1]
  if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload )
 8007e80:	4543      	cmp	r3, r8
 8007e82:	d363      	bcc.n	8007f4c <MCPA_cfgLog+0xd8>
  {
    result = MCP_ERROR_NO_TXASYNC_SPACE;
  }
  else
  {
     pHandle->HFRate = *((uint8_t *) &cfgdata[2]);
 8007e84:	788b      	ldrb	r3, [r1, #2]
 8007e86:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
     pHandle->HFNum  = *((uint8_t *) &cfgdata[3]);
 8007e8a:	78cc      	ldrb	r4, [r1, #3]
 8007e8c:	f880 4082 	strb.w	r4, [r0, #130]	; 0x82
     pHandle->MFRate = *((uint8_t *) &cfgdata[4]);
 8007e90:	790b      	ldrb	r3, [r1, #4]
 8007e92:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
     pHandle->MFNum =  *((uint8_t *) &cfgdata[5]);
 8007e96:	794b      	ldrb	r3, [r1, #5]
 8007e98:	f880 3086 	strb.w	r3, [r0, #134]	; 0x86
     cfgdata = &cfgdata[6]; /* Start of the HF IDs*/
 8007e9c:	4605      	mov	r5, r0
 8007e9e:	1d8f      	adds	r7, r1, #6
     for (i =0; i <  pHandle->HFNum ; i++)
 8007ea0:	b19c      	cbz	r4, 8007eca <MCPA_cfgLog+0x56>
 8007ea2:	2600      	movs	r6, #0
  uint8_t logSize=0; /* Max size of a log per iteration (HF+MF)*/
 8007ea4:	4634      	mov	r4, r6
 8007ea6:	4631      	mov	r1, r6
     {
       newID = *((uint16_t *) cfgdata);
       RI_GetPtrReg (newID, &pHandle->pHFTableID[i]);
 8007ea8:	3101      	adds	r1, #1
 8007eaa:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 8007eae:	f837 0b02 	ldrh.w	r0, [r7], #2
 8007eb2:	f7fa ffc3 	bl	8002e3c <RI_GetPtrReg>
       cfgdata = cfgdata+2; /* Point to the next UID */
       logSize = logSize+2;
 8007eb6:	3601      	adds	r6, #1
     for (i =0; i <  pHandle->HFNum ; i++)
 8007eb8:	f895 2082 	ldrb.w	r2, [r5, #130]	; 0x82
 8007ebc:	b2f1      	uxtb	r1, r6
       logSize = logSize+2;
 8007ebe:	1ca3      	adds	r3, r4, #2
     for (i =0; i <  pHandle->HFNum ; i++)
 8007ec0:	428a      	cmp	r2, r1
       logSize = logSize+2;
 8007ec2:	b2dc      	uxtb	r4, r3
     for (i =0; i <  pHandle->HFNum ; i++)
 8007ec4:	d8f0      	bhi.n	8007ea8 <MCPA_cfgLog+0x34>
 8007ec6:	f895 3086 	ldrb.w	r3, [r5, #134]	; 0x86
     }
     for (i =0; i <  pHandle->MFNum ; i++)
 8007eca:	b1d3      	cbz	r3, 8007f02 <MCPA_cfgLog+0x8e>
 8007ecc:	f04f 0900 	mov.w	r9, #0
 8007ed0:	464e      	mov	r6, r9
     {
       newID = *((uint16_t *) cfgdata);
 8007ed2:	f837 ab02 	ldrh.w	sl, [r7], #2
       RI_GetPtrReg (newID, &pHandle->pMFTableID[i]);
 8007ed6:	1df1      	adds	r1, r6, #7
 8007ed8:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 8007edc:	4650      	mov	r0, sl
 8007ede:	f7fa ffad 	bl	8002e3c <RI_GetPtrReg>
       pHandle->MFIDSize[i] = RI_GetIDSize(newID);
 8007ee2:	4650      	mov	r0, sl
 8007ee4:	f7fa ff9e 	bl	8002e24 <RI_GetIDSize>
 8007ee8:	442e      	add	r6, r5
 8007eea:	f109 0901 	add.w	r9, r9, #1
 8007eee:	f886 0072 	strb.w	r0, [r6, #114]	; 0x72
     for (i =0; i <  pHandle->MFNum ; i++)
 8007ef2:	f895 2086 	ldrb.w	r2, [r5, #134]	; 0x86
 8007ef6:	fa5f f689 	uxtb.w	r6, r9
       logSize = logSize + pHandle->MFIDSize[i];
 8007efa:	1903      	adds	r3, r0, r4
     for (i =0; i <  pHandle->MFNum ; i++)
 8007efc:	42b2      	cmp	r2, r6
       logSize = logSize + pHandle->MFIDSize[i];
 8007efe:	b2dc      	uxtb	r4, r3
     for (i =0; i <  pHandle->MFNum ; i++)
 8007f00:	d8e7      	bhi.n	8007ed2 <MCPA_cfgLog+0x5e>
       cfgdata = cfgdata+2; /* Point to the next UID */
     }
     if (buffSize < (logSize+2+4) ) /*smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp*/
 8007f02:	1d63      	adds	r3, r4, #5
 8007f04:	4543      	cmp	r3, r8
 8007f06:	da21      	bge.n	8007f4c <MCPA_cfgLog+0xd8>
     {
       result = MCP_ERROR_NO_TXASYNC_SPACE;
     }
     else
     {
       pHandle->bufferTxTrigger = buffSize-logSize-2; /* 2 is required to add the last Mark byte and NUL ASYNCID */
 8007f08:	f1a8 0302 	sub.w	r3, r8, #2
 8007f0c:	1b1b      	subs	r3, r3, r4
 8007f0e:	f8a5 306e 	strh.w	r3, [r5, #110]	; 0x6e
       pHandle->Mark =   *((uint8_t *) cfgdata);
 8007f12:	783b      	ldrb	r3, [r7, #0]
 8007f14:	f885 3088 	strb.w	r3, [r5, #136]	; 0x88
       if (pHandle->Mark == 0 && pHandle->MarkBuff != 0)
 8007f18:	b9db      	cbnz	r3, 8007f52 <MCPA_cfgLog+0xde>
 8007f1a:	f895 0089 	ldrb.w	r0, [r5, #137]	; 0x89
 8007f1e:	b1b0      	cbz	r0, 8007f4e <MCPA_cfgLog+0xda>
       {  /* Switch Off condition */
          /* if Mark is cleared, dataLog is disabled. We send buffer if not empty*/
          /* Not empty means Index>4 because 4 first bytes are used for TimeStamp*/
          if (pHandle->bufferIndex > 4) {  
 8007f20:	f8b5 3068 	ldrh.w	r3, [r5, #104]	; 0x68
 8007f24:	2b04      	cmp	r3, #4
 8007f26:	d90a      	bls.n	8007f3e <MCPA_cfgLog+0xca>
            logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8007f28:	6e69      	ldr	r1, [r5, #100]	; 0x64
            *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
            pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8007f2a:	682c      	ldr	r4, [r5, #0]
            *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8007f2c:	52c8      	strh	r0, [r1, r3]
            pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8007f2e:	f8b5 2068 	ldrh.w	r2, [r5, #104]	; 0x68
 8007f32:	6866      	ldr	r6, [r4, #4]
 8007f34:	3202      	adds	r2, #2
 8007f36:	b292      	uxth	r2, r2
 8007f38:	4620      	mov	r0, r4
 8007f3a:	2309      	movs	r3, #9
 8007f3c:	47b0      	blx	r6
          }  
          pHandle->bufferIndex = 0;
 8007f3e:	2000      	movs	r0, #0
          pHandle->MarkBuff = 0;
 8007f40:	f885 0089 	strb.w	r0, [r5, #137]	; 0x89
          pHandle->bufferIndex = 0;
 8007f44:	f8a5 0068 	strh.w	r0, [r5, #104]	; 0x68
       }
     }
  }
  return result;
}
 8007f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    result = MCP_ERROR_NO_TXASYNC_SPACE;
 8007f4c:	2009      	movs	r0, #9
}
 8007f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint8_t result = MCP_CMD_OK;
 8007f52:	2000      	movs	r0, #0
}
 8007f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007f58 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear( MotorPowMeas_Handle_t * pHandle )
{
 8007f58:	b510      	push	{r4, lr}
 8007f5a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007f5e:	4604      	mov	r4, r0
 8007f60:	2100      	movs	r1, #0
 8007f62:	f001 fad9 	bl	8009518 <memset>
  uint16_t i;
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    pHandle->hMeasBuffer[i] = 0;
  }
  pHandle->hNextMeasBufferIndex = 0u;
 8007f66:	2300      	movs	r3, #0
 8007f68:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = 0u;

}
 8007f6c:	bd10      	pop	{r4, pc}
 8007f6e:	bf00      	nop

08007f70 <MPM_CalcElMotorPower>:
{
  uint16_t i;
  int32_t wAux = 0;

  /* Store the measured values in the buffer.*/
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8007f70:	f8b0 2100 	ldrh.w	r2, [r0, #256]	; 0x100
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
  pHandle->hNextMeasBufferIndex++;
 8007f74:	1c53      	adds	r3, r2, #1
 8007f76:	b29b      	uxth	r3, r3
{
 8007f78:	b470      	push	{r4, r5, r6}
  if ( pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT )
 8007f7a:	2b7f      	cmp	r3, #127	; 0x7f
{
 8007f7c:	4606      	mov	r6, r0
  {
    pHandle->hNextMeasBufferIndex = 0u;
 8007f7e:	bf88      	it	hi
 8007f80:	2300      	movhi	r3, #0
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8007f82:	f826 1012 	strh.w	r1, [r6, r2, lsl #1]
{
 8007f86:	4608      	mov	r0, r1
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 8007f88:	f8a6 2102 	strh.w	r2, [r6, #258]	; 0x102
    pHandle->hNextMeasBufferIndex = 0u;
 8007f8c:	f8a6 3100 	strh.w	r3, [r6, #256]	; 0x100
  }
  /* Compute the average measured motor power */
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8007f90:	f106 05fe 	add.w	r5, r6, #254	; 0xfe
 8007f94:	1eb3      	subs	r3, r6, #2
  int32_t wAux = 0;
 8007f96:	2200      	movs	r2, #0
  {
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8007f98:	f933 4f02 	ldrsh.w	r4, [r3, #2]!
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8007f9c:	42ab      	cmp	r3, r5
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8007f9e:	4422      	add	r2, r4
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8007fa0:	d1fa      	bne.n	8007f98 <MPM_CalcElMotorPower+0x28>
  }
  wAux /= ( int32_t )MPM_BUFFER_LENGHT;
 8007fa2:	2a00      	cmp	r2, #0
 8007fa4:	bfb8      	it	lt
 8007fa6:	327f      	addlt	r2, #127	; 0x7f
 8007fa8:	11d2      	asrs	r2, r2, #7
  pHandle->hAvrgElMotorPowerW = ( int16_t )( wAux );
 8007faa:	f8a6 2104 	strh.w	r2, [r6, #260]	; 0x104
  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 8007fae:	bc70      	pop	{r4, r5, r6}
 8007fb0:	4770      	bx	lr
 8007fb2:	bf00      	nop

08007fb4 <MPM_GetAvrgElMotorPowerW>:
  * @retval int16_t The average measured motor power expressed in watt.
  */
__weak int16_t MPM_GetAvrgElMotorPowerW( MotorPowMeas_Handle_t * pHandle )
{
  return ( pHandle->hAvrgElMotorPowerW );
}
 8007fb4:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	; 0x104
 8007fb8:	4770      	bx	lr
 8007fba:	bf00      	nop

08007fbc <NTC_SetFaultState>:
  */
__weak uint16_t NTC_SetFaultState( NTC_Handle_t * pHandle )
{
  uint16_t hFault;

  if ( pHandle->hAvTemp_d > pHandle->hOverTempThreshold )
 8007fbc:	8a03      	ldrh	r3, [r0, #16]
 8007fbe:	8b42      	ldrh	r2, [r0, #26]
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d306      	bcc.n	8007fd2 <NTC_SetFaultState+0x16>
  {
    hFault = MC_OVER_TEMP;
  }
  else if ( pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold )
 8007fc4:	8b82      	ldrh	r2, [r0, #28]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d901      	bls.n	8007fce <NTC_SetFaultState+0x12>
  {
    hFault = MC_NO_ERROR;
 8007fca:	2000      	movs	r0, #0
  else
  {
    hFault = pHandle->hFaultState;
  }
  return hFault;
}
 8007fcc:	4770      	bx	lr
    hFault = pHandle->hFaultState;
 8007fce:	8ac0      	ldrh	r0, [r0, #22]
 8007fd0:	4770      	bx	lr
    hFault = MC_OVER_TEMP;
 8007fd2:	2008      	movs	r0, #8
 8007fd4:	4770      	bx	lr
 8007fd6:	bf00      	nop

08007fd8 <NTC_Clear>:
 *
 *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
 */
__weak void NTC_Clear( NTC_Handle_t * pHandle )
{
  pHandle->hAvTemp_d = 0u;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	8203      	strh	r3, [r0, #16]
}
 8007fdc:	4770      	bx	lr
 8007fde:	bf00      	nop

08007fe0 <NTC_Init>:
{
 8007fe0:	b510      	push	{r4, lr}
  if ( pHandle->bSensorType == REAL_SENSOR )
 8007fe2:	7803      	ldrb	r3, [r0, #0]
{
 8007fe4:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8007fe6:	b123      	cbz	r3, 8007ff2 <NTC_Init+0x12>
    pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8007fe8:	8a43      	ldrh	r3, [r0, #18]
 8007fea:	8203      	strh	r3, [r0, #16]
    pHandle->hFaultState = MC_NO_ERROR;
 8007fec:	2200      	movs	r2, #0
 8007fee:	82c2      	strh	r2, [r0, #22]
}
 8007ff0:	bd10      	pop	{r4, pc}
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 8007ff2:	3004      	adds	r0, #4
 8007ff4:	f7fa ffec 	bl	8002fd0 <RCM_RegisterRegConv>
 8007ff8:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
    NTC_Clear( pHandle );
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	f7ff ffeb 	bl	8007fd8 <NTC_Clear>
}
 8008002:	bd10      	pop	{r4, pc}

08008004 <NTC_CalcAvTemp>:
  *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  *  @r Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp( NTC_Handle_t * pHandle )
{
 8008004:	b510      	push	{r4, lr}
  uint32_t wtemp;
  uint16_t hAux;

  if ( pHandle->bSensorType == REAL_SENSOR )
 8008006:	7803      	ldrb	r3, [r0, #0]
{
 8008008:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 800800a:	b113      	cbz	r3, 8008012 <NTC_CalcAvTemp+0xe>

    pHandle->hFaultState = NTC_SetFaultState( pHandle );
  }
  else  /* case VIRTUAL_SENSOR */
  {
    pHandle->hFaultState = MC_NO_ERROR;
 800800c:	2000      	movs	r0, #0
 800800e:	82e0      	strh	r0, [r4, #22]
  }

  return ( pHandle->hFaultState );
}
 8008010:	bd10      	pop	{r4, pc}
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8008012:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 8008016:	f7fb f8af 	bl	8003178 <RCM_ExecRegularConv>
    if ( hAux != 0xFFFFu )
 800801a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800801e:	4298      	cmp	r0, r3
 8008020:	d007      	beq.n	8008032 <NTC_CalcAvTemp+0x2e>
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 8008022:	8b22      	ldrh	r2, [r4, #24]
      wtemp *= ( uint32_t ) ( pHandle->hAvTemp_d );
 8008024:	8a23      	ldrh	r3, [r4, #16]
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 8008026:	1e51      	subs	r1, r2, #1
      wtemp += hAux;
 8008028:	fb01 0003 	mla	r0, r1, r3, r0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );
 800802c:	fbb0 f0f2 	udiv	r0, r0, r2
      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
 8008030:	8220      	strh	r0, [r4, #16]
    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 8008032:	4620      	mov	r0, r4
 8008034:	f7ff ffc2 	bl	8007fbc <NTC_SetFaultState>
 8008038:	82e0      	strh	r0, [r4, #22]
}
 800803a:	bd10      	pop	{r4, pc}

0800803c <NTC_GetAvTemp_C>:
  */
__weak int16_t NTC_GetAvTemp_C( NTC_Handle_t * pHandle )
{
  int32_t wTemp;

  if ( pHandle->bSensorType == REAL_SENSOR )
 800803c:	7803      	ldrb	r3, [r0, #0]
 800803e:	b983      	cbnz	r3, 8008062 <NTC_GetAvTemp_C+0x26>
  {
    wTemp = ( int32_t )( pHandle->hAvTemp_d );
 8008040:	8a03      	ldrh	r3, [r0, #16]
    wTemp -= ( int32_t )( pHandle->wV0 );
 8008042:	6a01      	ldr	r1, [r0, #32]
    wTemp *= pHandle->hSensitivity;
 8008044:	f9b0 201e 	ldrsh.w	r2, [r0, #30]
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8008048:	8c80      	ldrh	r0, [r0, #36]	; 0x24
    wTemp -= ( int32_t )( pHandle->wV0 );
 800804a:	1a5b      	subs	r3, r3, r1
    wTemp *= pHandle->hSensitivity;
 800804c:	fb03 f302 	mul.w	r3, r3, r2
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8008050:	2b00      	cmp	r3, #0
 8008052:	bfbc      	itt	lt
 8008054:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
 8008058:	33ff      	addlt	r3, #255	; 0xff
 800805a:	eb00 4023 	add.w	r0, r0, r3, asr #16
  else
  {
    wTemp = pHandle->hExpectedTemp_C;
  }
  return ( ( int16_t )wTemp );
}
 800805e:	b200      	sxth	r0, r0
 8008060:	4770      	bx	lr
    wTemp = pHandle->hExpectedTemp_C;
 8008062:	8a80      	ldrh	r0, [r0, #20]
}
 8008064:	b200      	sxth	r0, r0
 8008066:	4770      	bx	lr

08008068 <PID_HandleInit>:
__weak void PID_HandleInit( PID_Handle_t * pHandle )
{
  pHandle->hKpGain =  pHandle->hDefKpGain;
  pHandle->hKiGain =  pHandle->hDefKiGain;
  pHandle->hKdGain =  pHandle->hDefKdGain;
  pHandle->wIntegralTerm = 0x00000000UL;
 8008068:	2300      	movs	r3, #0
  pHandle->hKpGain =  pHandle->hDefKpGain;
 800806a:	6801      	ldr	r1, [r0, #0]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 800806c:	8c02      	ldrh	r2, [r0, #32]
  pHandle->hKpGain =  pHandle->hDefKpGain;
 800806e:	6041      	str	r1, [r0, #4]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8008070:	8442      	strh	r2, [r0, #34]	; 0x22
  pHandle->wIntegralTerm = 0x00000000UL;
 8008072:	6083      	str	r3, [r0, #8]
  pHandle->wPrevProcessVarError = 0x00000000UL;
 8008074:	6283      	str	r3, [r0, #40]	; 0x28
}
 8008076:	4770      	bx	lr

08008078 <PID_SetKP>:
 * @param  hKpGain: new Kp gain
 * @retval None
 */
__weak void PID_SetKP( PID_Handle_t * pHandle, int16_t hKpGain )
{
  pHandle->hKpGain = hKpGain;
 8008078:	8081      	strh	r1, [r0, #4]
}
 800807a:	4770      	bx	lr

0800807c <PID_SetKI>:
 * @param  hKiGain: new Ki gain
 * @retval None
 */
__weak void PID_SetKI( PID_Handle_t * pHandle, int16_t hKiGain )
{
  pHandle->hKiGain = hKiGain;
 800807c:	80c1      	strh	r1, [r0, #6]
}
 800807e:	4770      	bx	lr

08008080 <PID_GetKP>:
 * @retval Kp gain
 */
__weak int16_t PID_GetKP( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpGain );
}
 8008080:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop

08008088 <PID_GetKI>:
 * @retval Ki gain
 */
__weak int16_t PID_GetKI( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiGain );
}
 8008088:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 800808c:	4770      	bx	lr
 800808e:	bf00      	nop

08008090 <PID_SetIntegralTerm>:
 * @param  wIntegralTermValue: new integral term value
 * @retval None
 */
__weak void PID_SetIntegralTerm( PID_Handle_t * pHandle, int32_t wIntegralTermValue )
{
  pHandle->wIntegralTerm = wIntegralTermValue;
 8008090:	6081      	str	r1, [r0, #8]

  return;
}
 8008092:	4770      	bx	lr

08008094 <PID_GetKPDivisor>:
 * @retval Kp gain divisor
 */
__weak uint16_t PID_GetKPDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpDivisor );
}
 8008094:	8b00      	ldrh	r0, [r0, #24]
 8008096:	4770      	bx	lr

08008098 <PID_SetKPDivisorPOW2>:
 * @retval None
 */
__weak void PID_SetKPDivisorPOW2( PID_Handle_t * pHandle, uint16_t hKpDivisorPOW2 )
{
  pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
  pHandle->hKpDivisor = ( ( uint16_t )( 1u ) << hKpDivisorPOW2 );
 8008098:	2301      	movs	r3, #1
 800809a:	408b      	lsls	r3, r1
  pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 800809c:	8381      	strh	r1, [r0, #28]
  pHandle->hKpDivisor = ( ( uint16_t )( 1u ) << hKpDivisorPOW2 );
 800809e:	8303      	strh	r3, [r0, #24]
}
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop

080080a4 <PID_GetKIDivisor>:
 * @retval Ki gain divisor
 */
__weak uint16_t PID_GetKIDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiDivisor );
}
 80080a4:	8b40      	ldrh	r0, [r0, #26]
 80080a6:	4770      	bx	lr

080080a8 <PID_SetLowerIntegralTermLimit>:
 * @param  wLowerLimit: new lower integral term limit value
 * @retval None
 */
__weak void PID_SetLowerIntegralTermLimit( PID_Handle_t * pHandle, int32_t wLowerLimit )
{
  pHandle->wLowerIntegralLimit = wLowerLimit;
 80080a8:	6101      	str	r1, [r0, #16]
}
 80080aa:	4770      	bx	lr

080080ac <PID_SetUpperIntegralTermLimit>:
 * @param  wUpperLimit: new upper integral term limit value
 * @retval None
 */
__weak void PID_SetUpperIntegralTermLimit( PID_Handle_t * pHandle, int32_t wUpperLimit )
{
  pHandle->wUpperIntegralLimit = wUpperLimit;
 80080ac:	60c1      	str	r1, [r0, #12]
}
 80080ae:	4770      	bx	lr

080080b0 <PID_SetKIDivisorPOW2>:
{
 80080b0:	b538      	push	{r3, r4, r5, lr}
  int32_t wKiDiv = ( ( int32_t )( 1u ) << hKiDivisorPOW2 );
 80080b2:	2301      	movs	r3, #1
{
 80080b4:	460c      	mov	r4, r1
  int32_t wKiDiv = ( ( int32_t )( 1u ) << hKiDivisorPOW2 );
 80080b6:	408b      	lsls	r3, r1
  PID_SetUpperIntegralTermLimit( pHandle, ( int32_t )INT16_MAX * wKiDiv );
 80080b8:	f647 71ff 	movw	r1, #32767	; 0x7fff
  pHandle->hKiDivisor = ( uint16_t )( wKiDiv );
 80080bc:	8343      	strh	r3, [r0, #26]
  pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 80080be:	83c4      	strh	r4, [r0, #30]
  PID_SetUpperIntegralTermLimit( pHandle, ( int32_t )INT16_MAX * wKiDiv );
 80080c0:	40a1      	lsls	r1, r4
{
 80080c2:	4605      	mov	r5, r0
  PID_SetUpperIntegralTermLimit( pHandle, ( int32_t )INT16_MAX * wKiDiv );
 80080c4:	f7ff fff2 	bl	80080ac <PID_SetUpperIntegralTermLimit>
  PID_SetLowerIntegralTermLimit( pHandle, ( int32_t ) - INT16_MAX * wKiDiv );
 80080c8:	4902      	ldr	r1, [pc, #8]	; (80080d4 <PID_SetKIDivisorPOW2+0x24>)
 80080ca:	4628      	mov	r0, r5
 80080cc:	40a1      	lsls	r1, r4
 80080ce:	f7ff ffeb 	bl	80080a8 <PID_SetLowerIntegralTermLimit>
}
 80080d2:	bd38      	pop	{r3, r4, r5, pc}
 80080d4:	ffff8001 	.word	0xffff8001

080080d8 <PID_SetKD>:
 * @param  hKdGain: new Kd gain
 * @retval None
 */
__weak void PID_SetKD( PID_Handle_t * pHandle, int16_t hKdGain )
{
  pHandle->hKdGain = hKdGain;
 80080d8:	8441      	strh	r1, [r0, #34]	; 0x22
}
 80080da:	4770      	bx	lr

080080dc <PID_GetKD>:
 * @retval Kd gain
 */
__weak int16_t PID_GetKD( PID_Handle_t * pHandle )
{
  return pHandle->hKdGain;
}
 80080dc:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop

080080e4 <PID_GetKDDivisor>:
 * @retval Kd gain divisor
 */
__weak uint16_t PID_GetKDDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKdDivisor );
}
 80080e4:	8c80      	ldrh	r0, [r0, #36]	; 0x24
 80080e6:	4770      	bx	lr

080080e8 <PID_SetKDDivisorPOW2>:
 * @param hKdDivisorPOW2
 */
__weak void PID_SetKDDivisorPOW2( PID_Handle_t * pHandle, uint16_t hKdDivisorPOW2 )
{
  pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
  pHandle->hKdDivisor = ( ( uint16_t )( 1u ) << hKdDivisorPOW2 );
 80080e8:	2301      	movs	r3, #1
 80080ea:	408b      	lsls	r3, r1
  pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 80080ec:	84c1      	strh	r1, [r0, #38]	; 0x26
  pHandle->hKdDivisor = ( ( uint16_t )( 1u ) << hKdDivisorPOW2 );
 80080ee:	8483      	strh	r3, [r0, #36]	; 0x24
}
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop

080080f4 <PI_Controller>:
  int32_t wDischarge = 0;
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

  /* Proportional term computation*/
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 80080f4:	f9b0 3004 	ldrsh.w	r3, [r0, #4]

  /* Integral term computation */
  if ( pHandle->hKiGain == 0 )
 80080f8:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
{
 80080fc:	b470      	push	{r4, r5, r6}
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 80080fe:	fb01 f303 	mul.w	r3, r1, r3
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8008102:	f9b0 4014 	ldrsh.w	r4, [r0, #20]
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8008106:	f9b0 5016 	ldrsh.w	r5, [r0, #22]
  if ( pHandle->hKiGain == 0 )
 800810a:	b162      	cbz	r2, 8008126 <PI_Controller+0x32>
    pHandle->wIntegralTerm = 0;
  }
  else
  {
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
    wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 800810c:	6886      	ldr	r6, [r0, #8]
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 800810e:	fb01 f102 	mul.w	r1, r1, r2

    if ( wIntegral_sum_temp < 0 )
 8008112:	1872      	adds	r2, r6, r1
 8008114:	d420      	bmi.n	8008158 <PI_Controller+0x64>
        }
      }
    }
    else
    {
      if ( pHandle->wIntegralTerm < 0 )
 8008116:	2e00      	cmp	r6, #0
 8008118:	db29      	blt.n	800816e <PI_Controller+0x7a>
          wIntegral_sum_temp = -INT32_MAX;
        }
      }
    }

    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 800811a:	68c1      	ldr	r1, [r0, #12]
 800811c:	4291      	cmp	r1, r2
 800811e:	db03      	blt.n	8008128 <PI_Controller+0x34>
    {
      pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
    }
    else if ( wIntegral_sum_temp < pHandle->wLowerIntegralLimit )
 8008120:	6901      	ldr	r1, [r0, #16]
 8008122:	4291      	cmp	r1, r2
 8008124:	dc00      	bgt.n	8008128 <PI_Controller+0x34>
 8008126:	4611      	mov	r1, r2
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
             that Cortex-M3 assembly instruction ASR (arithmetic shift right)
             is used by the compiler to perform the shifts (instead of LSR
             logical shift right)*/
  wOutput_32 = ( wProportional_Term >> pHandle->hKpDivisorPOW2 ) + ( pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2 );
 8008128:	8b86      	ldrh	r6, [r0, #28]
 800812a:	8bc2      	ldrh	r2, [r0, #30]
 800812c:	4133      	asrs	r3, r6
 800812e:	fa41 f202 	asr.w	r2, r1, r2
 8008132:	4413      	add	r3, r2
#endif

  if ( wOutput_32 > hUpperOutputLimit )
 8008134:	429c      	cmp	r4, r3
 8008136:	da05      	bge.n	8008144 <PI_Controller+0x50>
  {

    wDischarge = hUpperOutputLimit - wOutput_32;
 8008138:	1ae3      	subs	r3, r4, r3
 800813a:	4419      	add	r1, r3
    wDischarge = hLowerOutputLimit - wOutput_32;
    wOutput_32 = hLowerOutputLimit;
  }
  else { /* Nothing to do here */ }

  pHandle->wIntegralTerm += wDischarge;
 800813c:	6081      	str	r1, [r0, #8]

  return ( ( int16_t )( wOutput_32 ) );
}
 800813e:	4620      	mov	r0, r4
 8008140:	bc70      	pop	{r4, r5, r6}
 8008142:	4770      	bx	lr
  else if ( wOutput_32 < hLowerOutputLimit )
 8008144:	429d      	cmp	r5, r3
    wDischarge = hLowerOutputLimit - wOutput_32;
 8008146:	bfc9      	itett	gt
 8008148:	1aeb      	subgt	r3, r5, r3
 800814a:	b21c      	sxthle	r4, r3
    wOutput_32 = hLowerOutputLimit;
 800814c:	462c      	movgt	r4, r5
  pHandle->wIntegralTerm += wDischarge;
 800814e:	18c9      	addgt	r1, r1, r3
 8008150:	6081      	str	r1, [r0, #8]
}
 8008152:	4620      	mov	r0, r4
 8008154:	bc70      	pop	{r4, r5, r6}
 8008156:	4770      	bx	lr
      if ( pHandle->wIntegralTerm > 0 )
 8008158:	2e00      	cmp	r6, #0
 800815a:	ddde      	ble.n	800811a <PI_Controller+0x26>
        if ( wIntegral_Term > 0 )
 800815c:	2900      	cmp	r1, #0
 800815e:	dddc      	ble.n	800811a <PI_Controller+0x26>
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8008160:	68c1      	ldr	r1, [r0, #12]
 8008162:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8008166:	4291      	cmp	r1, r2
 8008168:	d1de      	bne.n	8008128 <PI_Controller+0x34>
          wIntegral_sum_temp = INT32_MAX;
 800816a:	460a      	mov	r2, r1
 800816c:	e7db      	b.n	8008126 <PI_Controller+0x32>
          wIntegral_sum_temp = -INT32_MAX;
 800816e:	4e03      	ldr	r6, [pc, #12]	; (800817c <PI_Controller+0x88>)
 8008170:	ea32 0221 	bics.w	r2, r2, r1, asr #32
 8008174:	bf28      	it	cs
 8008176:	4632      	movcs	r2, r6
 8008178:	e7cf      	b.n	800811a <PI_Controller+0x26>
 800817a:	bf00      	nop
 800817c:	80000001 	.word	0x80000001

08008180 <PQD_CalcElMotorPower>:
  *         motor power.
  * @param power handle.
  * @retval int16_t The measured motor power expressed in watt.
  */
__weak void PQD_CalcElMotorPower( PQD_MotorPowMeas_Handle_t * pHandle )
{
 8008180:	b570      	push	{r4, r5, r6, lr}
  qd_t Vqd = pHandle->pFOCVars->Vqd;
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
  wAux /= 65536;

  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8008182:	e9d0 4242 	ldrd	r4, r2, [r0, #264]	; 0x108
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 8008186:	8b11      	ldrh	r1, [r2, #24]
 8008188:	89d3      	ldrh	r3, [r2, #14]
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 800818a:	8995      	ldrh	r5, [r2, #12]
 800818c:	8ad2      	ldrh	r2, [r2, #22]
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 800818e:	fb13 f301 	smulbb	r3, r3, r1
{
 8008192:	4606      	mov	r6, r0
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8008194:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 8008198:	fb15 3502 	smlabb	r5, r5, r2, r3
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 800819c:	f7ff f8a8 	bl	80072f0 <VBS_GetAvBusVoltage_V>
 80081a0:	fb04 f200 	mul.w	r2, r4, r0
  wAux /= 65536;
 80081a4:	1e2c      	subs	r4, r5, #0
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80081a6:	480e      	ldr	r0, [pc, #56]	; (80081e0 <PQD_CalcElMotorPower+0x60>)

  wAux3 = wAux * wAux2;
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
  wAux3 /= 10;
  wAux3 /= 65536;
 80081a8:	490e      	ldr	r1, [pc, #56]	; (80081e4 <PQD_CalcElMotorPower+0x64>)
  wAux /= 65536;
 80081aa:	bfb8      	it	lt
 80081ac:	f504 447f 	addlt.w	r4, r4, #65280	; 0xff00
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80081b0:	fb80 3002 	smull	r3, r0, r0, r2
  wAux /= 65536;
 80081b4:	bfb8      	it	lt
 80081b6:	34ff      	addlt	r4, #255	; 0xff
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80081b8:	17d3      	asrs	r3, r2, #31
  wAux /= 65536;
 80081ba:	1424      	asrs	r4, r4, #16
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80081bc:	ebc3 13a0 	rsb	r3, r3, r0, asr #6
  wAux3 = wAux * wAux2;
 80081c0:	fb03 f304 	mul.w	r3, r3, r4
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 80081c4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80081c8:	005b      	lsls	r3, r3, #1
  wAux3 /= 65536;
 80081ca:	fb81 2103 	smull	r2, r1, r1, r3
 80081ce:	17db      	asrs	r3, r3, #31

  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 80081d0:	4630      	mov	r0, r6
 80081d2:	ebc3 41a1 	rsb	r1, r3, r1, asr #18

}
 80081d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 80081da:	f7ff bec9 	b.w	8007f70 <MPM_CalcElMotorPower>
 80081de:	bf00      	nop
 80081e0:	1b4e81b5 	.word	0x1b4e81b5
 80081e4:	66666667 	.word	0x66666667

080081e8 <startTimers>:
 *          usually performed in the Init method accordingly with the configuration)
 * @param  none
 * @retval none
 */
__weak void startTimers( void )
{
 80081e8:	b430      	push	{r4, r5}
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 80081ea:	4b18      	ldr	r3, [pc, #96]	; (800824c <startTimers+0x64>)
 80081ec:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80081ee:	07d2      	lsls	r2, r2, #31
 80081f0:	b082      	sub	sp, #8
 80081f2:	d415      	bmi.n	8008220 <startTimers+0x38>
  SET_BIT(RCC->APB1ENR1, Periphs);
 80081f4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80081f6:	f042 0201 	orr.w	r2, r2, #1
 80081fa:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80081fc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80081fe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008202:	f002 0201 	and.w	r2, r2, #1
 8008206:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8008208:	9a01      	ldr	r2, [sp, #4]
 800820a:	694a      	ldr	r2, [r1, #20]
 800820c:	f042 0201 	orr.w	r2, r2, #1
 8008210:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8008212:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008214:	f022 0201 	bic.w	r2, r2, #1
 8008218:	659a      	str	r2, [r3, #88]	; 0x58
    LL_TIM_SetTriggerOutput( TIM2, LL_TIM_TRGO_UPDATE );
    LL_TIM_GenerateEvent_UPDATE ( TIM2 );
    LL_TIM_SetTriggerOutput( TIM2, trigOut );
  }
#endif
}
 800821a:	b002      	add	sp, #8
 800821c:	bc30      	pop	{r4, r5}
 800821e:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
 8008220:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008224:	4c0a      	ldr	r4, [pc, #40]	; (8008250 <startTimers+0x68>)
 8008226:	685a      	ldr	r2, [r3, #4]
 8008228:	6859      	ldr	r1, [r3, #4]
 800822a:	4d0a      	ldr	r5, [pc, #40]	; (8008254 <startTimers+0x6c>)
 800822c:	4021      	ands	r1, r4
 800822e:	f041 0120 	orr.w	r1, r1, #32
 8008232:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008234:	6958      	ldr	r0, [r3, #20]
 8008236:	f040 0001 	orr.w	r0, r0, #1
 800823a:	6158      	str	r0, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800823c:	6859      	ldr	r1, [r3, #4]
 800823e:	402a      	ands	r2, r5
 8008240:	4021      	ands	r1, r4
 8008242:	430a      	orrs	r2, r1
 8008244:	605a      	str	r2, [r3, #4]
}
 8008246:	b002      	add	sp, #8
 8008248:	bc30      	pop	{r4, r5}
 800824a:	4770      	bx	lr
 800824c:	40021000 	.word	0x40021000
 8008250:	fdffff8f 	.word	0xfdffff8f
 8008254:	02000070 	.word	0x02000070

08008258 <waitForPolarizationEnd>:
 *         repCnt: repetition counter value
 *         cnt: polarization counter value
 * @retval none
 */
__weak void waitForPolarizationEnd( TIM_TypeDef*  TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt )
{
 8008258:	b4f0      	push	{r4, r5, r6, r7}
  uint16_t hCalibrationPeriodCounter;
  uint16_t hMaxPeriodsNumber;

  hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u)>>1);
 800825a:	1c56      	adds	r6, r2, #1
 800825c:	0876      	lsrs	r6, r6, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800825e:	f06f 0702 	mvn.w	r7, #2
 8008262:	0176      	lsls	r6, r6, #5
 8008264:	6107      	str	r7, [r0, #16]

  /* Wait for NB_CONVERSIONS to be executed */
  LL_TIM_ClearFlag_CC1(TIMx);
  hCalibrationPeriodCounter = 0u;
 8008266:	2200      	movs	r2, #0
  while (*cnt < NB_CONVERSIONS)
 8008268:	781c      	ldrb	r4, [r3, #0]
 800826a:	2c0f      	cmp	r4, #15
  {
    if (LL_TIM_IsActiveFlag_CC1(TIMx))
    {
      LL_TIM_ClearFlag_CC1(TIMx);
      hCalibrationPeriodCounter++;
 800826c:	f102 0501 	add.w	r5, r2, #1
  while (*cnt < NB_CONVERSIONS)
 8008270:	d80b      	bhi.n	800828a <waitForPolarizationEnd+0x32>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8008272:	6904      	ldr	r4, [r0, #16]
 8008274:	07a4      	lsls	r4, r4, #30
 8008276:	d5f7      	bpl.n	8008268 <waitForPolarizationEnd+0x10>
      hCalibrationPeriodCounter++;
 8008278:	b2aa      	uxth	r2, r5
      if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 800827a:	4296      	cmp	r6, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800827c:	6107      	str	r7, [r0, #16]
 800827e:	d8f3      	bhi.n	8008268 <waitForPolarizationEnd+0x10>
      {
        if (*cnt < NB_CONVERSIONS)
 8008280:	781c      	ldrb	r4, [r3, #0]
 8008282:	2c0f      	cmp	r4, #15
 8008284:	d8f0      	bhi.n	8008268 <waitForPolarizationEnd+0x10>
        {
          *SWerror = 1u;
 8008286:	2301      	movs	r3, #1
 8008288:	800b      	strh	r3, [r1, #0]
          break;
        }
      }
    }
  }
}
 800828a:	bcf0      	pop	{r4, r5, r6, r7}
 800828c:	4770      	bx	lr
 800828e:	bf00      	nop

08008290 <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008290:	6883      	ldr	r3, [r0, #8]
 8008292:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8008296:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800829a:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800829c:	6883      	ldr	r3, [r0, #8]
 800829e:	00d9      	lsls	r1, r3, #3
    R3_2_TIMxInit( TIMx, &pHandle->_Super );
  }
}

static void R3_2_ADCxInit( ADC_TypeDef * ADCx )
{
 80082a0:	b082      	sub	sp, #8
 80082a2:	d418      	bmi.n	80082d6 <R3_2_ADCxInit+0x46>
  
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));      
 80082a4:	4b24      	ldr	r3, [pc, #144]	; (8008338 <R3_2_ADCxInit+0xa8>)
  MODIFY_REG(ADCx->CR,
 80082a6:	6882      	ldr	r2, [r0, #8]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4924      	ldr	r1, [pc, #144]	; (800833c <R3_2_ADCxInit+0xac>)
 80082ac:	099b      	lsrs	r3, r3, #6
 80082ae:	fba1 1303 	umull	r1, r3, r1, r3
 80082b2:	f022 4210 	bic.w	r2, r2, #2415919104	; 0x90000000
 80082b6:	099b      	lsrs	r3, r3, #6
 80082b8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80082bc:	005b      	lsls	r3, r3, #1
 80082be:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80082c2:	6082      	str	r2, [r0, #8]
 80082c4:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 80082c6:	9b01      	ldr	r3, [sp, #4]
 80082c8:	b12b      	cbz	r3, 80082d6 <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 80082ca:	9b01      	ldr	r3, [sp, #4]
 80082cc:	3b01      	subs	r3, #1
 80082ce:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 80082d0:	9b01      	ldr	r3, [sp, #4]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d1f9      	bne.n	80082ca <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 80082d6:	6883      	ldr	r3, [r0, #8]
 80082d8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80082dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80082e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80082e4:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80082e6:	6883      	ldr	r3, [r0, #8]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	dbfc      	blt.n	80082e6 <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80082ec:	6803      	ldr	r3, [r0, #0]
  /* ADC Enable (must be done after calibration) */
  /* ADC5-140924: Enabling the ADC by setting ADEN bit soon after polling ADCAL=0 
  * following a calibration phase, could have no effect on ADC 
  * within certain AHB/ADC clock ratio.
  */
  while (  LL_ADC_IsActiveFlag_ADRDY( ADCx ) == 0u)  
 80082ee:	07da      	lsls	r2, r3, #31
 80082f0:	d408      	bmi.n	8008304 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 80082f2:	4a13      	ldr	r2, [pc, #76]	; (8008340 <R3_2_ADCxInit+0xb0>)
 80082f4:	6883      	ldr	r3, [r0, #8]
 80082f6:	4013      	ands	r3, r2
 80082f8:	f043 0301 	orr.w	r3, r3, #1
 80082fc:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80082fe:	6803      	ldr	r3, [r0, #0]
 8008300:	07db      	lsls	r3, r3, #31
 8008302:	d5f7      	bpl.n	80082f4 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8008304:	6882      	ldr	r2, [r0, #8]
 8008306:	490e      	ldr	r1, [pc, #56]	; (8008340 <R3_2_ADCxInit+0xb0>)
 8008308:	400a      	ands	r2, r1
 800830a:	f042 0208 	orr.w	r2, r2, #8
 800830e:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8008310:	6882      	ldr	r2, [r0, #8]
 8008312:	400a      	ands	r2, r1
 8008314:	f042 0220 	orr.w	r2, r2, #32
 8008318:	6082      	str	r2, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 800831a:	68c3      	ldr	r3, [r0, #12]
 800831c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008320:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008324:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008328:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->CR,
 800832a:	6883      	ldr	r3, [r0, #8]
 800832c:	400b      	ands	r3, r1
 800832e:	f043 0304 	orr.w	r3, r3, #4
 8008332:	6083      	str	r3, [r0, #8]
  /* TODO: check if not already done by MX */
  LL_ADC_INJ_SetQueueMode( ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY );

  /* dummy conversion (ES0431 doc chap. 2.5.4) */
  LL_ADC_REG_StartConversion(ADCx);
 }
 8008334:	b002      	add	sp, #8
 8008336:	4770      	bx	lr
 8008338:	200005f4 	.word	0x200005f4
 800833c:	053e2d63 	.word	0x053e2d63
 8008340:	7fffffc0 	.word	0x7fffffc0

08008344 <R3_2_GetPhaseCurrents>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;  
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008344:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  uint8_t Sector;
  int32_t Aux;
  uint32_t ADCDataReg1;
  uint32_t ADCDataReg2;
  
  Sector = ( uint8_t )pHandle->_Super.Sector;
 8008348:	f890 2068 	ldrb.w	r2, [r0, #104]	; 0x68
{
 800834c:	b4f0      	push	{r4, r5, r6, r7}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800834e:	689c      	ldr	r4, [r3, #8]
  ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 8008350:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008354:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
  ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 8008356:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 8008358:	682d      	ldr	r5, [r5, #0]
  ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 800835a:	681e      	ldr	r6, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800835c:	6863      	ldr	r3, [r4, #4]
 800835e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008366:	6063      	str	r3, [r4, #4]
  
  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);  
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
  
  switch ( Sector )
 8008368:	2a05      	cmp	r2, #5
 800836a:	f200 8099 	bhi.w	80084a0 <R3_2_GetPhaseCurrents+0x15c>
 800836e:	e8df f002 	tbb	[pc, r2]
 8008372:	1e38      	.short	0x1e38
 8008374:	3803031e 	.word	0x3803031e
  {
    case SECTOR_4:
    case SECTOR_5:
      /* Current on Phase C is not accessible     */
      /* Ia = PhaseAOffset - ADC converted value) */
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 8008378:	6f04      	ldr	r4, [r0, #112]	; 0x70

      /* Saturation of Ia */
      if ( Aux < -INT16_MAX )
 800837a:	4b4d      	ldr	r3, [pc, #308]	; (80084b0 <R3_2_GetPhaseCurrents+0x16c>)
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 800837c:	1b64      	subs	r4, r4, r5
      if ( Aux < -INT16_MAX )
 800837e:	429c      	cmp	r4, r3
 8008380:	da55      	bge.n	800842e <R3_2_GetPhaseCurrents+0xea>
      {
        Iab->a = -INT16_MAX;
      }
      else  if ( Aux > INT16_MAX )
      {
        Iab->a = INT16_MAX;
 8008382:	800b      	strh	r3, [r1, #0]
      {
        Iab->a = ( int16_t )Aux;
      }

      /* Ib = PhaseBOffset - ADC converted value) */
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg2 );
 8008384:	6f42      	ldr	r2, [r0, #116]	; 0x74

      /* Saturation of Ib */
      if ( Aux < -INT16_MAX )
 8008386:	4f4a      	ldr	r7, [pc, #296]	; (80084b0 <R3_2_GetPhaseCurrents+0x16c>)
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg2 );
 8008388:	1b92      	subs	r2, r2, r6
      if ( Aux < -INT16_MAX )
 800838a:	42ba      	cmp	r2, r7
 800838c:	da55      	bge.n	800843a <R3_2_GetPhaseCurrents+0xf6>
      {
        Iab->b = -INT16_MAX;
 800838e:	f9b1 5000 	ldrsh.w	r5, [r1]
 8008392:	804f      	strh	r7, [r1, #2]
 8008394:	b2ab      	uxth	r3, r5
 8008396:	f248 0201 	movw	r2, #32769	; 0x8001
      break;
  }

  pHandle->_Super.Ia = Iab->a;
  pHandle->_Super.Ib = Iab->b;
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 800839a:	4413      	add	r3, r2
 800839c:	425b      	negs	r3, r3
  pHandle->_Super.Ia = Iab->a;
 800839e:	f8a0 504c 	strh.w	r5, [r0, #76]	; 0x4c
  pHandle->_Super.Ib = Iab->b;
 80083a2:	f8a0 704e 	strh.w	r7, [r0, #78]	; 0x4e
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 80083a6:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
}
 80083aa:	bcf0      	pop	{r4, r5, r6, r7}
 80083ac:	4770      	bx	lr
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 80083ae:	6f04      	ldr	r4, [r0, #112]	; 0x70
      if ( Aux < -INT16_MAX )
 80083b0:	4b3f      	ldr	r3, [pc, #252]	; (80084b0 <R3_2_GetPhaseCurrents+0x16c>)
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 80083b2:	1b64      	subs	r4, r4, r5
      if ( Aux < -INT16_MAX )
 80083b4:	429c      	cmp	r4, r3
 80083b6:	db34      	blt.n	8008422 <R3_2_GetPhaseCurrents+0xde>
      else  if ( Aux > INT16_MAX )
 80083b8:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 80083bc:	db68      	blt.n	8008490 <R3_2_GetPhaseCurrents+0x14c>
        Iab->a = INT16_MAX;
 80083be:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80083c2:	4613      	mov	r3, r2
 80083c4:	800a      	strh	r2, [r1, #0]
 80083c6:	4614      	mov	r4, r2
 80083c8:	4615      	mov	r5, r2
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 80083ca:	6f82      	ldr	r2, [r0, #120]	; 0x78
 80083cc:	1ab2      	subs	r2, r6, r2
      Aux -= ( int32_t )Iab->a;             /* Ib */
 80083ce:	1b12      	subs	r2, r2, r4
      if ( Aux > INT16_MAX )
 80083d0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80083d4:	db44      	blt.n	8008460 <R3_2_GetPhaseCurrents+0x11c>
        Iab->b = INT16_MAX;
 80083d6:	f647 74ff 	movw	r4, #32767	; 0x7fff
 80083da:	4622      	mov	r2, r4
 80083dc:	804c      	strh	r4, [r1, #2]
 80083de:	4627      	mov	r7, r4
 80083e0:	e7db      	b.n	800839a <R3_2_GetPhaseCurrents+0x56>
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg1 );
 80083e2:	6f44      	ldr	r4, [r0, #116]	; 0x74
      if ( Aux < -INT16_MAX )
 80083e4:	4b32      	ldr	r3, [pc, #200]	; (80084b0 <R3_2_GetPhaseCurrents+0x16c>)
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg1 );
 80083e6:	1b64      	subs	r4, r4, r5
      if ( Aux < -INT16_MAX )
 80083e8:	429c      	cmp	r4, r3
 80083ea:	db14      	blt.n	8008416 <R3_2_GetPhaseCurrents+0xd2>
      else  if ( Aux > INT16_MAX )
 80083ec:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 80083f0:	db43      	blt.n	800847a <R3_2_GetPhaseCurrents+0x136>
        Iab->b = INT16_MAX;
 80083f2:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80083f6:	461a      	mov	r2, r3
 80083f8:	804b      	strh	r3, [r1, #2]
 80083fa:	461c      	mov	r4, r3
 80083fc:	461f      	mov	r7, r3
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 80083fe:	6f85      	ldr	r5, [r0, #120]	; 0x78
 8008400:	1b73      	subs	r3, r6, r5
      Aux -= ( int32_t )Iab->b;             /* Ia  */
 8008402:	1b1c      	subs	r4, r3, r4
      if ( Aux > INT16_MAX )
 8008404:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8008408:	db23      	blt.n	8008452 <R3_2_GetPhaseCurrents+0x10e>
        Iab->a = INT16_MAX;
 800840a:	f647 74ff 	movw	r4, #32767	; 0x7fff
 800840e:	4623      	mov	r3, r4
 8008410:	800c      	strh	r4, [r1, #0]
 8008412:	4625      	mov	r5, r4
 8008414:	e7c1      	b.n	800839a <R3_2_GetPhaseCurrents+0x56>
        Iab->b = -INT16_MAX;
 8008416:	461c      	mov	r4, r3
 8008418:	804b      	strh	r3, [r1, #2]
 800841a:	461f      	mov	r7, r3
 800841c:	f248 0201 	movw	r2, #32769	; 0x8001
 8008420:	e7ed      	b.n	80083fe <R3_2_GetPhaseCurrents+0xba>
        Iab->a = -INT16_MAX;
 8008422:	461c      	mov	r4, r3
 8008424:	800b      	strh	r3, [r1, #0]
 8008426:	461d      	mov	r5, r3
 8008428:	f248 0301 	movw	r3, #32769	; 0x8001
 800842c:	e7cd      	b.n	80083ca <R3_2_GetPhaseCurrents+0x86>
      else  if ( Aux > INT16_MAX )
 800842e:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8008432:	db1c      	blt.n	800846e <R3_2_GetPhaseCurrents+0x12a>
        Iab->a = INT16_MAX;
 8008434:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8008438:	e7a3      	b.n	8008382 <R3_2_GetPhaseCurrents+0x3e>
      else  if ( Aux > INT16_MAX )
 800843a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800843e:	db20      	blt.n	8008482 <R3_2_GetPhaseCurrents+0x13e>
        Iab->b = INT16_MAX;
 8008440:	f9b1 5000 	ldrsh.w	r5, [r1]
 8008444:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8008448:	804b      	strh	r3, [r1, #2]
 800844a:	461a      	mov	r2, r3
 800844c:	461f      	mov	r7, r3
 800844e:	b2ab      	uxth	r3, r5
 8008450:	e7a3      	b.n	800839a <R3_2_GetPhaseCurrents+0x56>
      else  if ( Aux < -INT16_MAX )
 8008452:	4d17      	ldr	r5, [pc, #92]	; (80084b0 <R3_2_GetPhaseCurrents+0x16c>)
 8008454:	42ac      	cmp	r4, r5
 8008456:	da1f      	bge.n	8008498 <R3_2_GetPhaseCurrents+0x154>
        Iab->a = -INT16_MAX;
 8008458:	800d      	strh	r5, [r1, #0]
 800845a:	f248 0301 	movw	r3, #32769	; 0x8001
 800845e:	e79c      	b.n	800839a <R3_2_GetPhaseCurrents+0x56>
      else  if ( Aux < -INT16_MAX )
 8008460:	4f13      	ldr	r7, [pc, #76]	; (80084b0 <R3_2_GetPhaseCurrents+0x16c>)
 8008462:	42ba      	cmp	r2, r7
 8008464:	da05      	bge.n	8008472 <R3_2_GetPhaseCurrents+0x12e>
        Iab->b = -INT16_MAX;
 8008466:	804f      	strh	r7, [r1, #2]
 8008468:	f248 0201 	movw	r2, #32769	; 0x8001
 800846c:	e795      	b.n	800839a <R3_2_GetPhaseCurrents+0x56>
        Iab->a = ( int16_t )Aux;
 800846e:	800c      	strh	r4, [r1, #0]
 8008470:	e788      	b.n	8008384 <R3_2_GetPhaseCurrents+0x40>
        Iab->b = ( int16_t )Aux;
 8008472:	b217      	sxth	r7, r2
 8008474:	804f      	strh	r7, [r1, #2]
 8008476:	b292      	uxth	r2, r2
 8008478:	e78f      	b.n	800839a <R3_2_GetPhaseCurrents+0x56>
        Iab->b = ( int16_t )Aux;
 800847a:	b227      	sxth	r7, r4
 800847c:	804f      	strh	r7, [r1, #2]
 800847e:	b2a2      	uxth	r2, r4
 8008480:	e7bd      	b.n	80083fe <R3_2_GetPhaseCurrents+0xba>
        Iab->b = ( int16_t )Aux;
 8008482:	f9b1 5000 	ldrsh.w	r5, [r1]
 8008486:	b217      	sxth	r7, r2
 8008488:	b2ab      	uxth	r3, r5
 800848a:	804f      	strh	r7, [r1, #2]
 800848c:	b292      	uxth	r2, r2
 800848e:	e784      	b.n	800839a <R3_2_GetPhaseCurrents+0x56>
        Iab->a = ( int16_t )Aux;
 8008490:	b225      	sxth	r5, r4
 8008492:	800d      	strh	r5, [r1, #0]
 8008494:	b2a3      	uxth	r3, r4
 8008496:	e798      	b.n	80083ca <R3_2_GetPhaseCurrents+0x86>
        Iab->a = ( int16_t )Aux;
 8008498:	b225      	sxth	r5, r4
 800849a:	800d      	strh	r5, [r1, #0]
 800849c:	b2a3      	uxth	r3, r4
 800849e:	e77c      	b.n	800839a <R3_2_GetPhaseCurrents+0x56>
 80084a0:	f9b1 5000 	ldrsh.w	r5, [r1]
 80084a4:	f9b1 7002 	ldrsh.w	r7, [r1, #2]
 80084a8:	880b      	ldrh	r3, [r1, #0]
 80084aa:	884a      	ldrh	r2, [r1, #2]
 80084ac:	e775      	b.n	800839a <R3_2_GetPhaseCurrents+0x56>
 80084ae:	bf00      	nop
 80084b0:	ffff8001 	.word	0xffff8001

080084b4 <R3_2_SetADCSampPointPolarization>:
 *         And call the WriteTIMRegisters method.
 * @param  pHandle: handler of the current instance of the PWM component
 * @retval none
 */
uint16_t R3_2_SetADCSampPointPolarization( PWMC_Handle_t * pHdl )
{
 80084b4:	b410      	push	{r4}
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80084b6:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 80084ba:	f890 4081 	ldrb.w	r4, [r0, #129]	; 0x81
 80084be:	f880 4068 	strb.w	r4, [r0, #104]	; 0x68
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 80084c2:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80084c6:	689b      	ldr	r3, [r3, #8]
  uint16_t Aux;


  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t) pHandle->_Super.CntPhA );
 80084c8:	8f44      	ldrh	r4, [r0, #58]	; 0x3a
  WRITE_REG(TIMx->CCR1, CompareValue);
 80084ca:	635c      	str	r4, [r3, #52]	; 0x34
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 80084cc:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t) pHandle->_Super.CntPhB );
 80084ce:	8f84      	ldrh	r4, [r0, #60]	; 0x3c
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t) pHandle->_Super.CntPhC );
 80084d0:	8fc0      	ldrh	r0, [r0, #62]	; 0x3e
  WRITE_REG(TIMx->CCR2, CompareValue);
 80084d2:	639c      	str	r4, [r3, #56]	; 0x38
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 80084d4:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 80084d6:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 80084d8:	641a      	str	r2, [r3, #64]	; 0x40
  LL_TIM_OC_SetCompareCH4( TIMx, (uint32_t) SamplingPoint );

  /* Limit for update event */

//  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u )
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 80084da:	4904      	ldr	r1, [pc, #16]	; (80084ec <R3_2_SetADCSampPointPolarization+0x38>)
 80084dc:	685b      	ldr	r3, [r3, #4]
}
 80084de:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 80084e2:	420b      	tst	r3, r1
}
 80084e4:	bf14      	ite	ne
 80084e6:	2001      	movne	r0, #1
 80084e8:	2000      	moveq	r0, #0
 80084ea:	4770      	bx	lr
 80084ec:	02000070 	.word	0x02000070

080084f0 <R3_2_HFCurrentsPolarizationAB>:
  *         the offset computation.
  * @param  pHdl Pointer on the target component instance
  * @retval It always returns {0,0} in Curr_Components format
  */
static void R3_2_HFCurrentsPolarizationAB( PWMC_Handle_t * pHdl, ab_t * Iab )
{
 80084f0:	b470      	push	{r4, r5, r6}
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80084f2:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80084f6:	f890 4081 	ldrb.w	r4, [r0, #129]	; 0x81
 80084fa:	689a      	ldr	r2, [r3, #8]
  uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 80084fc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008500:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008502:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 8008504:	6826      	ldr	r6, [r4, #0]
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008506:	681d      	ldr	r5, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008508:	6853      	ldr	r3, [r2, #4]
 800850a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800850e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008512:	6053      	str	r3, [r2, #4]
   
  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 8008514:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8008518:	2b0f      	cmp	r3, #15
 800851a:	d80b      	bhi.n	8008534 <R3_2_HFCurrentsPolarizationAB+0x44>
  {
    pHandle-> PhaseAOffset += ADCDataReg1;
    pHandle-> PhaseBOffset += ADCDataReg2;
 800851c:	e9d0 421c 	ldrd	r4, r2, [r0, #112]	; 0x70
    pHandle->PolarizationCounter++;
 8008520:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
    pHandle-> PhaseAOffset += ADCDataReg1;
 8008524:	4434      	add	r4, r6
    pHandle-> PhaseBOffset += ADCDataReg2;
 8008526:	442a      	add	r2, r5
    pHandle->PolarizationCounter++;
 8008528:	3301      	adds	r3, #1
    pHandle-> PhaseBOffset += ADCDataReg2;
 800852a:	e9c0 421c 	strd	r4, r2, [r0, #112]	; 0x70
    pHandle->PolarizationCounter++;
 800852e:	b2db      	uxtb	r3, r3
 8008530:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  }

  /* during offset calibration no current is flowing in the phases */
  Iab->a = 0;
 8008534:	2300      	movs	r3, #0
  Iab->b = 0;
}
 8008536:	bc70      	pop	{r4, r5, r6}
  Iab->a = 0;
 8008538:	600b      	str	r3, [r1, #0]
}
 800853a:	4770      	bx	lr

0800853c <R3_2_HFCurrentsPolarizationC>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800853c:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 8008540:	b410      	push	{r4}
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008542:	f890 4081 	ldrb.w	r4, [r0, #129]	; 0x81
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008546:	689a      	ldr	r2, [r3, #8]
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008548:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800854c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800854e:	681c      	ldr	r4, [r3, #0]
 8008550:	6853      	ldr	r3, [r2, #4]
 8008552:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800855a:	6053      	str	r3, [r2, #4]

  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 800855c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8008560:	2b0f      	cmp	r3, #15
 8008562:	d808      	bhi.n	8008576 <R3_2_HFCurrentsPolarizationC+0x3a>
  {
    /* Phase C is read from SECTOR_1, second value */
    pHandle-> PhaseCOffset += ADCDataReg2;    
    pHandle->PolarizationCounter++;
 8008564:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
    pHandle-> PhaseCOffset += ADCDataReg2;    
 8008568:	6f82      	ldr	r2, [r0, #120]	; 0x78
    pHandle->PolarizationCounter++;
 800856a:	3301      	adds	r3, #1
 800856c:	b2db      	uxtb	r3, r3
    pHandle-> PhaseCOffset += ADCDataReg2;    
 800856e:	4422      	add	r2, r4
    pHandle->PolarizationCounter++;
 8008570:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    pHandle-> PhaseCOffset += ADCDataReg2;    
 8008574:	6782      	str	r2, [r0, #120]	; 0x78
  }

  /* during offset calibration no current is flowing in the phases */
  Iab->a = 0;
 8008576:	2300      	movs	r3, #0
  Iab->b = 0;
}
 8008578:	f85d 4b04 	ldr.w	r4, [sp], #4
  Iab->a = 0;
 800857c:	600b      	str	r3, [r1, #0]
}
 800857e:	4770      	bx	lr

08008580 <R3_2_TurnOnLowSides>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008580:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88

  pHandle->_Super.TurnOnLowSidesAction = true;
 8008584:	2301      	movs	r3, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008586:	688a      	ldr	r2, [r1, #8]
  pHandle->_Super.TurnOnLowSidesAction = true;
 8008588:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
  WRITE_REG(TIMx->CCR1, CompareValue);
 800858c:	2300      	movs	r3, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800858e:	f06f 0001 	mvn.w	r0, #1
 8008592:	6110      	str	r0, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008594:	6353      	str	r3, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008596:	6393      	str	r3, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008598:	63d3      	str	r3, [r2, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800859a:	6913      	ldr	r3, [r2, #16]
  LL_TIM_OC_SetCompareCH1( TIMx, 0u );
  LL_TIM_OC_SetCompareCH2( TIMx, 0u );
  LL_TIM_OC_SetCompareCH3( TIMx, 0u );

  /* Wait until next update */
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
 800859c:	07db      	lsls	r3, r3, #31
 800859e:	d5fc      	bpl.n	800859a <R3_2_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80085a0:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80085a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085a6:	6453      	str	r3, [r2, #68]	; 0x44
  {}

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80085a8:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 80085ac:	2b02      	cmp	r3, #2
 80085ae:	d000      	beq.n	80085b2 <R3_2_TurnOnLowSides+0x32>
 80085b0:	4770      	bx	lr
{
 80085b2:	b470      	push	{r4, r5, r6}
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80085b4:	e9d1 5008 	ldrd	r5, r0, [r1, #32]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80085b8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80085ba:	f8b1 60ac 	ldrh.w	r6, [r1, #172]	; 0xac
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80085be:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80085c2:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 80085c6:	61ae      	str	r6, [r5, #24]
 80085c8:	6184      	str	r4, [r0, #24]
  }
  return;
}
 80085ca:	bc70      	pop	{r4, r5, r6}
 80085cc:	619a      	str	r2, [r3, #24]
 80085ce:	4770      	bx	lr

080085d0 <R3_2_SwitchOnPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80085d0:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
  pHandle->ADCRegularLocked=true; 

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
 80085d4:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80085d8:	688b      	ldr	r3, [r1, #8]
{
 80085da:	b430      	push	{r4, r5}
  pHandle->ADCRegularLocked=true; 
 80085dc:	2401      	movs	r4, #1
  pHandle->_Super.TurnOnLowSidesAction = false;
 80085de:	2500      	movs	r5, #0
  pHandle->ADCRegularLocked=true; 
 80085e0:	f880 408c 	strb.w	r4, [r0, #140]	; 0x8c
  pHandle->_Super.TurnOnLowSidesAction = false;
 80085e4:	f880 5069 	strb.w	r5, [r0, #105]	; 0x69
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
 80085e8:	fa22 f404 	lsr.w	r4, r2, r4
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80085ec:	f06f 0001 	mvn.w	r0, #1
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t) pHandle->Half_PWMPeriod - (uint32_t) 5));
 80085f0:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 80085f2:	635c      	str	r4, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80085f4:	639c      	str	r4, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80085f6:	63dc      	str	r4, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 80085f8:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80085fa:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80085fc:	691a      	ldr	r2, [r3, #16]

  /* wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
 80085fe:	07d2      	lsls	r2, r2, #31
 8008600:	d5fc      	bpl.n	80085fc <R3_2_SwitchOnPWM+0x2c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008602:	f06f 0201 	mvn.w	r2, #1
 8008606:	611a      	str	r2, [r3, #16]
  {}
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008608:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800860a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800860e:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008610:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008612:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008616:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs ( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008618:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 800861c:	2a02      	cmp	r2, #2
 800861e:	d008      	beq.n	8008632 <R3_2_SwitchOnPWM+0x62>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008620:	f06f 0201 	mvn.w	r2, #1
 8008624:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008626:	68da      	ldr	r2, [r3, #12]
 8008628:	f042 0201 	orr.w	r2, r2, #1
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );
}
 800862c:	bc30      	pop	{r4, r5}
 800862e:	60da      	str	r2, [r3, #12]
 8008630:	4770      	bx	lr
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8008632:	6a18      	ldr	r0, [r3, #32]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008634:	6a0c      	ldr	r4, [r1, #32]
 8008636:	f8b1 50ac 	ldrh.w	r5, [r1, #172]	; 0xac
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 800863a:	f240 5255 	movw	r2, #1365	; 0x555
 800863e:	4210      	tst	r0, r2
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008640:	e9d1 0209 	ldrd	r0, r2, [r1, #36]	; 0x24
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8008644:	d007      	beq.n	8008656 <R3_2_SwitchOnPWM+0x86>
 8008646:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008648:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800864c:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 8008650:	6184      	str	r4, [r0, #24]
 8008652:	6191      	str	r1, [r2, #24]
}
 8008654:	e7e4      	b.n	8008620 <R3_2_SwitchOnPWM+0x50>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8008656:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008658:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800865c:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 8008660:	6284      	str	r4, [r0, #40]	; 0x28
 8008662:	6291      	str	r1, [r2, #40]	; 0x28
}
 8008664:	e7dc      	b.n	8008620 <R3_2_SwitchOnPWM+0x50>
 8008666:	bf00      	nop

08008668 <R3_2_SwitchOffPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008668:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
 800866c:	688a      	ldr	r2, [r1, #8]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 800866e:	68d3      	ldr	r3, [r2, #12]
 8008670:	f023 0301 	bic.w	r3, r3, #1
{
 8008674:	b430      	push	{r4, r5}

  pHandle->_Super.TurnOnLowSidesAction = false;
  
  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs( TIMx );
  if ( pHandle->BrakeActionLock == true )
 8008676:	f890 4084 	ldrb.w	r4, [r0, #132]	; 0x84
 800867a:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800867c:	6c53      	ldr	r3, [r2, #68]	; 0x44
  pHandle->_Super.TurnOnLowSidesAction = false;
 800867e:	2500      	movs	r5, #0
 8008680:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008684:	f880 5069 	strb.w	r5, [r0, #105]	; 0x69
 8008688:	6453      	str	r3, [r2, #68]	; 0x44
  if ( pHandle->BrakeActionLock == true )
 800868a:	b91c      	cbnz	r4, 8008694 <R3_2_SwitchOffPWM+0x2c>
  {
  }
  else
  {
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800868c:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 8008690:	2b02      	cmp	r3, #2
 8008692:	d00d      	beq.n	80086b0 <R3_2_SwitchOffPWM+0x48>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008694:	f06f 0301 	mvn.w	r3, #1
 8008698:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800869a:	6913      	ldr	r3, [r2, #16]
    }
  }

  /* wait for a new PWM period to flush last HF task */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
 800869c:	07db      	lsls	r3, r3, #31
 800869e:	d5fc      	bpl.n	800869a <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80086a0:	f06f 0101 	mvn.w	r1, #1
  {}
  LL_TIM_ClearFlag_UPDATE( TIMx );
 
 /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked=false; 
 80086a4:	2300      	movs	r3, #0
 80086a6:	6111      	str	r1, [r2, #16]
}
 80086a8:	bc30      	pop	{r4, r5}
  pHandle->ADCRegularLocked=false; 
 80086aa:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
}
 80086ae:	4770      	bx	lr
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80086b0:	e9d1 3408 	ldrd	r3, r4, [r1, #32]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80086b4:	f8b1 50ac 	ldrh.w	r5, [r1, #172]	; 0xac
  WRITE_REG(GPIOx->BRR, PinMask);
 80086b8:	629d      	str	r5, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80086ba:	6a8b      	ldr	r3, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80086bc:	f8b1 50ae 	ldrh.w	r5, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80086c0:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 80086c4:	62a5      	str	r5, [r4, #40]	; 0x28
 80086c6:	6299      	str	r1, [r3, #40]	; 0x28
}
 80086c8:	e7e4      	b.n	8008694 <R3_2_SwitchOffPWM+0x2c>
 80086ca:	bf00      	nop

080086cc <R3_2_RLGetPhaseCurrents>:
  *         during RL detection phase
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval Ia and Ib current in ab_t format
  */
static void R3_2_RLGetPhaseCurrents( PWMC_Handle_t * pHdl, ab_t * pStator_Currents )
{
 80086cc:	b430      	push	{r4, r5}
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80086ce:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
  int32_t wAux;

  /* disable ADC trigger source */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 80086d2:	6f43      	ldr	r3, [r0, #116]	; 0x74
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80086d4:	68a5      	ldr	r5, [r4, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80086d6:	686a      	ldr	r2, [r5, #4]
 80086d8:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80086dc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80086e0:	606a      	str	r2, [r5, #4]
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 80086e2:	f890 0068 	ldrb.w	r0, [r0, #104]	; 0x68
  
  /* Check saturation */
  if ( wAux > -INT16_MAX )
 80086e6:	4a0d      	ldr	r2, [pc, #52]	; (800871c <R3_2_RLGetPhaseCurrents+0x50>)
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 80086e8:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80086ec:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80086ee:	6800      	ldr	r0, [r0, #0]
 80086f0:	1a1b      	subs	r3, r3, r0
  if ( wAux > -INT16_MAX )
 80086f2:	4293      	cmp	r3, r2
 80086f4:	db05      	blt.n	8008702 <R3_2_RLGetPhaseCurrents+0x36>
  {
    if ( wAux < INT16_MAX )
 80086f6:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 80086fa:	4293      	cmp	r3, r2
 80086fc:	dc0a      	bgt.n	8008714 <R3_2_RLGetPhaseCurrents+0x48>
 80086fe:	b21b      	sxth	r3, r3
 8008700:	e000      	b.n	8008704 <R3_2_RLGetPhaseCurrents+0x38>
 8008702:	4b07      	ldr	r3, [pc, #28]	; (8008720 <R3_2_RLGetPhaseCurrents+0x54>)
  else
  {
    wAux = -INT16_MAX;
  }

  pStator_Currents->a = (int16_t)wAux;
 8008704:	2200      	movs	r2, #0
 8008706:	f363 020f 	bfi	r2, r3, #0, #16
 800870a:	f363 421f 	bfi	r2, r3, #16, #16
  pStator_Currents->b = (int16_t)wAux;
}
 800870e:	bc30      	pop	{r4, r5}
  pStator_Currents->a = (int16_t)wAux;
 8008710:	600a      	str	r2, [r1, #0]
}
 8008712:	4770      	bx	lr
 8008714:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8008718:	e7f4      	b.n	8008704 <R3_2_RLGetPhaseCurrents+0x38>
 800871a:	bf00      	nop
 800871c:	ffff8002 	.word	0xffff8002
 8008720:	ffff8001 	.word	0xffff8001

08008724 <R3_2_RLTurnOnLowSides>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008724:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88

  pHandle->ADCRegularLocked=true;
 8008728:	2301      	movs	r3, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800872a:	688a      	ldr	r2, [r1, #8]
  pHandle->ADCRegularLocked=true;
 800872c:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008730:	2000      	movs	r0, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008732:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008736:	6350      	str	r0, [r2, #52]	; 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008738:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800873a:	6913      	ldr	r3, [r2, #16]

  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Wait until next update */
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 800873c:	07db      	lsls	r3, r3, #31
 800873e:	d5fc      	bpl.n	800873a <R3_2_RLTurnOnLowSides+0x16>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008740:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8008742:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008746:	6453      	str	r3, [r2, #68]	; 0x44
  {}

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008748:	f891 30c0 	ldrb.w	r3, [r1, #192]	; 0xc0
 800874c:	2b02      	cmp	r3, #2
 800874e:	d000      	beq.n	8008752 <R3_2_RLTurnOnLowSides+0x2e>
 8008750:	4770      	bx	lr
{
 8008752:	b470      	push	{r4, r5, r6}
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008754:	e9d1 5008 	ldrd	r5, r0, [r1, #32]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008758:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 800875a:	f8b1 60ac 	ldrh.w	r6, [r1, #172]	; 0xac
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800875e:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008762:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008766:	61ae      	str	r6, [r5, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8008768:	6284      	str	r4, [r0, #40]	; 0x28
  }
  return;
}
 800876a:	bc70      	pop	{r4, r5, r6}
 800876c:	629a      	str	r2, [r3, #40]	; 0x28
 800876e:	4770      	bx	lr

08008770 <R3_2_RLSwitchOnPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008770:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
  ADC_TypeDef * ADCx_1 = pHandle->pParams_str->ADCx_1;
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;

  pHandle->ADCRegularLocked=true;
 8008774:	2201      	movs	r2, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008776:	688b      	ldr	r3, [r1, #8]
{
 8008778:	b4f0      	push	{r4, r5, r6, r7}
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 800877a:	e9d1 5400 	ldrd	r5, r4, [r1]
  pHandle->ADCRegularLocked=true;
 800877e:	f880 208c 	strb.w	r2, [r0, #140]	; 0x8c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008782:	f06f 0201 	mvn.w	r2, #1
 8008786:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8008788:	691a      	ldr	r2, [r3, #16]
  /* wait for a new PWM period */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 800878a:	07d6      	lsls	r6, r2, #31
 800878c:	d5fc      	bpl.n	8008788 <R3_2_RLSwitchOnPWM+0x18>
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  LL_TIM_OC_SetCompareCH1( TIMx, 1u );
  LL_TIM_OC_SetCompareCH4( TIMx, ( pHandle->Half_PWMPeriod ) - 5u );
 800878e:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008792:	f06f 0701 	mvn.w	r7, #1
 8008796:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008798:	2601      	movs	r6, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800879a:	611f      	str	r7, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800879c:	635e      	str	r6, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 800879e:	641a      	str	r2, [r3, #64]	; 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80087a0:	691a      	ldr	r2, [r3, #16]

  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0 )
 80087a2:	07d2      	lsls	r2, r2, #31
 80087a4:	d5fc      	bpl.n	80087a0 <R3_2_RLSwitchOnPWM+0x30>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80087a6:	68da      	ldr	r2, [r3, #12]
 80087a8:	f042 0201 	orr.w	r2, r2, #1
 80087ac:	60da      	str	r2, [r3, #12]

  /* enable TIMx update interrupt*/
  LL_TIM_EnableIT_UPDATE( TIMx );
  
  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 80087ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80087b4:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80087b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80087bc:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80087be:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 80087c2:	2a02      	cmp	r2, #2
 80087c4:	d00f      	beq.n	80087e6 <R3_2_RLSwitchOnPWM+0x76>
    }
  }

  /* set the sector that correspond to Phase B and C sampling
   * B will be sampled by ADCx_1 */
  pHdl->Sector = SECTOR_4;
 80087c6:	2303      	movs	r3, #3
 80087c8:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
  MODIFY_REG(ADCx->CR,
 80087cc:	68aa      	ldr	r2, [r5, #8]
 80087ce:	4913      	ldr	r1, [pc, #76]	; (800881c <R3_2_RLSwitchOnPWM+0xac>)
 80087d0:	400a      	ands	r2, r1
 80087d2:	f042 0208 	orr.w	r2, r2, #8
 80087d6:	60aa      	str	r2, [r5, #8]
 80087d8:	68a3      	ldr	r3, [r4, #8]
 80087da:	400b      	ands	r3, r1
 80087dc:	f043 0308 	orr.w	r3, r3, #8
 80087e0:	60a3      	str	r3, [r4, #8]

  LL_ADC_INJ_StartConversion( ADCx_1 );
  LL_ADC_INJ_StartConversion( ADCx_2 );

  return;
}
 80087e2:	bcf0      	pop	{r4, r5, r6, r7}
 80087e4:	4770      	bx	lr
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 80087e6:	6a1a      	ldr	r2, [r3, #32]
 80087e8:	f240 5355 	movw	r3, #1365	; 0x555
 80087ec:	421a      	tst	r2, r3
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80087ee:	e9d1 3608 	ldrd	r3, r6, [r1, #32]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80087f2:	f8b1 20ac 	ldrh.w	r2, [r1, #172]	; 0xac
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 80087f6:	d008      	beq.n	800880a <R3_2_RLSwitchOnPWM+0x9a>
  WRITE_REG(GPIOx->BSRR, PinMask);
 80087f8:	619a      	str	r2, [r3, #24]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80087fa:	6a8b      	ldr	r3, [r1, #40]	; 0x28
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80087fc:	f8b1 70ae 	ldrh.w	r7, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008800:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
 8008804:	61b7      	str	r7, [r6, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8008806:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008808:	e7dd      	b.n	80087c6 <R3_2_RLSwitchOnPWM+0x56>
  WRITE_REG(GPIOx->BRR, PinMask);
 800880a:	629a      	str	r2, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 800880c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800880e:	f8b1 70ae 	ldrh.w	r7, [r1, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008812:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	; 0xb0
 8008816:	62b7      	str	r7, [r6, #40]	; 0x28
 8008818:	629a      	str	r2, [r3, #40]	; 0x28
}
 800881a:	e7d4      	b.n	80087c6 <R3_2_RLSwitchOnPWM+0x56>
 800881c:	7fffffc0 	.word	0x7fffffc0

08008820 <R3_2_SetAOReferenceVoltage>:
{
 8008820:	b430      	push	{r4, r5}
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 8008822:	0c84      	lsrs	r4, r0, #18
 8008824:	f004 043c 	and.w	r4, r4, #60	; 0x3c
 8008828:	f101 0508 	add.w	r5, r1, #8
 800882c:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 800882e:	5963      	ldr	r3, [r4, r5]
 8008830:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008834:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008838:	431a      	orrs	r2, r3
 800883a:	5162      	str	r2, [r4, r5]
  SET_BIT(DACx->SWTRIGR,
 800883c:	684a      	ldr	r2, [r1, #4]
 800883e:	f000 0303 	and.w	r3, r0, #3
 8008842:	4313      	orrs	r3, r2
 8008844:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 8008846:	680a      	ldr	r2, [r1, #0]
 8008848:	2301      	movs	r3, #1
 800884a:	f000 0010 	and.w	r0, r0, #16
 800884e:	fa03 f000 	lsl.w	r0, r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8008852:	ea30 0302 	bics.w	r3, r0, r2
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 8008856:	4b15      	ldr	r3, [pc, #84]	; (80088ac <R3_2_SetAOReferenceVoltage+0x8c>)
 8008858:	d014      	beq.n	8008884 <R3_2_SetAOReferenceVoltage+0x64>
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4c14      	ldr	r4, [pc, #80]	; (80088b0 <R3_2_SetAOReferenceVoltage+0x90>)
  SET_BIT(DACx->CR,
 800885e:	680a      	ldr	r2, [r1, #0]
 8008860:	fba4 4303 	umull	r4, r3, r4, r3
 8008864:	0cdb      	lsrs	r3, r3, #19
 8008866:	00db      	lsls	r3, r3, #3
 8008868:	4310      	orrs	r0, r2
 800886a:	6008      	str	r0, [r1, #0]
 800886c:	9300      	str	r3, [sp, #0]
    while(wait_loop_index != 0UL)
 800886e:	9b00      	ldr	r3, [sp, #0]
 8008870:	b12b      	cbz	r3, 800887e <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 8008872:	9b00      	ldr	r3, [sp, #0]
 8008874:	3b01      	subs	r3, #1
 8008876:	9300      	str	r3, [sp, #0]
    while(wait_loop_index != 0UL)
 8008878:	9b00      	ldr	r3, [sp, #0]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d1f9      	bne.n	8008872 <R3_2_SetAOReferenceVoltage+0x52>
}
 800887e:	b002      	add	sp, #8
 8008880:	bc30      	pop	{r4, r5}
 8008882:	4770      	bx	lr
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 8008884:	4a0a      	ldr	r2, [pc, #40]	; (80088b0 <R3_2_SetAOReferenceVoltage+0x90>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	fba2 2303 	umull	r2, r3, r2, r3
 800888c:	0cdb      	lsrs	r3, r3, #19
 800888e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008892:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 8008894:	9b01      	ldr	r3, [sp, #4]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d0f1      	beq.n	800887e <R3_2_SetAOReferenceVoltage+0x5e>
      wait_loop_index--;
 800889a:	9b01      	ldr	r3, [sp, #4]
 800889c:	3b01      	subs	r3, #1
 800889e:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 80088a0:	9b01      	ldr	r3, [sp, #4]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d1f9      	bne.n	800889a <R3_2_SetAOReferenceVoltage+0x7a>
}
 80088a6:	b002      	add	sp, #8
 80088a8:	bc30      	pop	{r4, r5}
 80088aa:	4770      	bx	lr
 80088ac:	200005f4 	.word	0x200005f4
 80088b0:	431bde83 	.word	0x431bde83

080088b4 <R3_2_Init>:
{
 80088b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b8:	4607      	mov	r7, r0
 80088ba:	b087      	sub	sp, #28
  R3_3_OPAMPParams_t * OPAMPParams = pHandle->pParams_str->OPAMPParams;
 80088bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    if ( TIMx == TIM1 )
 80088c0:	f8df e28c 	ldr.w	lr, [pc, #652]	; 8008b50 <R3_2_Init+0x29c>
  ADC_TypeDef * ADCx_1 = pHandle->pParams_str->ADCx_1;
 80088c4:	681d      	ldr	r5, [r3, #0]
  DAC_TypeDef * DAC_OCPAx = pHandle->pParams_str->DAC_OCP_ASelection;
 80088c6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80088c8:	686a      	ldr	r2, [r5, #4]
 80088ca:	9100      	str	r1, [sp, #0]
  DAC_TypeDef * DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 80088cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80088ce:	9101      	str	r1, [sp, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80088d0:	2004      	movs	r0, #4
  DAC_TypeDef * DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 80088d2:	6b59      	ldr	r1, [r3, #52]	; 0x34
  R3_3_OPAMPParams_t * OPAMPParams = pHandle->pParams_str->OPAMPParams;
 80088d4:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  DAC_TypeDef * DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 80088d8:	9102      	str	r1, [sp, #8]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80088da:	f022 0204 	bic.w	r2, r2, #4
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 80088de:	e9d3 6401 	ldrd	r6, r4, [r3, #4]
  DAC_TypeDef * DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 80088e2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80088e4:	9103      	str	r1, [sp, #12]
  COMP_TypeDef * COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 80088e6:	e9d3 ba04 	ldrd	fp, sl, [r3, #16]
  COMP_TypeDef * COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 80088ea:	e9d3 9806 	ldrd	r9, r8, [r3, #24]
 80088ee:	606a      	str	r2, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80088f0:	6028      	str	r0, [r5, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80088f2:	686a      	ldr	r2, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80088f4:	2120      	movs	r1, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80088f6:	f022 0220 	bic.w	r2, r2, #32
 80088fa:	606a      	str	r2, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80088fc:	6029      	str	r1, [r5, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80088fe:	6872      	ldr	r2, [r6, #4]
 8008900:	f022 0204 	bic.w	r2, r2, #4
 8008904:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8008906:	6030      	str	r0, [r6, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8008908:	6872      	ldr	r2, [r6, #4]
 800890a:	f022 0220 	bic.w	r2, r2, #32
 800890e:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8008910:	6031      	str	r1, [r6, #0]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8008912:	498e      	ldr	r1, [pc, #568]	; (8008b4c <R3_2_Init+0x298>)
 8008914:	690a      	ldr	r2, [r1, #16]
    if ( TIMx == TIM1 )
 8008916:	4574      	cmp	r4, lr
 8008918:	bf0c      	ite	eq
 800891a:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
 800891e:	f442 5200 	orrne.w	r2, r2, #8192	; 0x2000
 8008922:	610a      	str	r2, [r1, #16]
    if ( OPAMPParams != NULL )
 8008924:	f1bc 0f00 	cmp.w	ip, #0
 8008928:	d014      	beq.n	8008954 <R3_2_Init+0xa0>
     if (OPAMPParams -> OPAMPx_1 != NULL ) 
 800892a:	f8dc 2000 	ldr.w	r2, [ip]
 800892e:	b11a      	cbz	r2, 8008938 <R3_2_Init+0x84>
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 8008930:	6811      	ldr	r1, [r2, #0]
 8008932:	f041 0101 	orr.w	r1, r1, #1
 8008936:	6011      	str	r1, [r2, #0]
     if (OPAMPParams -> OPAMPx_2 != NULL ) 
 8008938:	f8dc 2004 	ldr.w	r2, [ip, #4]
 800893c:	b11a      	cbz	r2, 8008946 <R3_2_Init+0x92>
 800893e:	6811      	ldr	r1, [r2, #0]
 8008940:	f041 0101 	orr.w	r1, r1, #1
 8008944:	6011      	str	r1, [r2, #0]
     if (OPAMPParams -> OPAMPx_3 != NULL ) 
 8008946:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800894a:	b11a      	cbz	r2, 8008954 <R3_2_Init+0xa0>
 800894c:	6811      	ldr	r1, [r2, #0]
 800894e:	f041 0101 	orr.w	r1, r1, #1
 8008952:	6011      	str	r1, [r2, #0]
    if ( COMP_OCPAx != NULL )
 8008954:	f1bb 0f00 	cmp.w	fp, #0
 8008958:	d017      	beq.n	800898a <R3_2_Init+0xd6>
      if (( pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE ) && (DAC_OCPAx != MC_NULL))
 800895a:	f893 20c3 	ldrb.w	r2, [r3, #195]	; 0xc3
 800895e:	2a01      	cmp	r2, #1
 8008960:	d007      	beq.n	8008972 <R3_2_Init+0xbe>
 8008962:	9a00      	ldr	r2, [sp, #0]
 8008964:	b12a      	cbz	r2, 8008972 <R3_2_Init+0xbe>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx, ( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 8008966:	4611      	mov	r1, r2
 8008968:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800896a:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 800896e:	f7ff ff57 	bl	8008820 <R3_2_SetAOReferenceVoltage>
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008972:	f8db 3000 	ldr.w	r3, [fp]
 8008976:	f043 0301 	orr.w	r3, r3, #1
 800897a:	f8cb 3000 	str.w	r3, [fp]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800897e:	f8db 3000 	ldr.w	r3, [fp]
 8008982:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008986:	f8cb 3000 	str.w	r3, [fp]
    if ( COMP_OCPBx != NULL )
 800898a:	f1ba 0f00 	cmp.w	sl, #0
 800898e:	d019      	beq.n	80089c4 <R3_2_Init+0x110>
      if (( pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE ) && (DAC_OCPBx != MC_NULL))
 8008990:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008994:	f893 20c4 	ldrb.w	r2, [r3, #196]	; 0xc4
 8008998:	2a01      	cmp	r2, #1
 800899a:	d007      	beq.n	80089ac <R3_2_Init+0xf8>
 800899c:	9a01      	ldr	r2, [sp, #4]
 800899e:	b12a      	cbz	r2, 80089ac <R3_2_Init+0xf8>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 80089a0:	4611      	mov	r1, r2
 80089a2:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80089a4:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 80089a8:	f7ff ff3a 	bl	8008820 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80089ac:	f8da 3000 	ldr.w	r3, [sl]
 80089b0:	f043 0301 	orr.w	r3, r3, #1
 80089b4:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80089b8:	f8da 3000 	ldr.w	r3, [sl]
 80089bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089c0:	f8ca 3000 	str.w	r3, [sl]
    if ( COMP_OCPCx != NULL )
 80089c4:	f1b9 0f00 	cmp.w	r9, #0
 80089c8:	d019      	beq.n	80089fe <R3_2_Init+0x14a>
      if (( pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE )  && (DAC_OCPCx != MC_NULL))
 80089ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80089ce:	f893 20c5 	ldrb.w	r2, [r3, #197]	; 0xc5
 80089d2:	2a01      	cmp	r2, #1
 80089d4:	d007      	beq.n	80089e6 <R3_2_Init+0x132>
 80089d6:	9a02      	ldr	r2, [sp, #8]
 80089d8:	b12a      	cbz	r2, 80089e6 <R3_2_Init+0x132>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 80089da:	4611      	mov	r1, r2
 80089dc:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80089de:	f8b3 20bc 	ldrh.w	r2, [r3, #188]	; 0xbc
 80089e2:	f7ff ff1d 	bl	8008820 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80089e6:	f8d9 3000 	ldr.w	r3, [r9]
 80089ea:	f043 0301 	orr.w	r3, r3, #1
 80089ee:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80089f2:	f8d9 3000 	ldr.w	r3, [r9]
 80089f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089fa:	f8c9 3000 	str.w	r3, [r9]
    if ( COMP_OVPx != NULL )
 80089fe:	f1b8 0f00 	cmp.w	r8, #0
 8008a02:	d019      	beq.n	8008a38 <R3_2_Init+0x184>
      if (( pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE ) && (DAC_OVPx != MC_NULL))
 8008a04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008a08:	f893 20c6 	ldrb.w	r2, [r3, #198]	; 0xc6
 8008a0c:	2a01      	cmp	r2, #1
 8008a0e:	d007      	beq.n	8008a20 <R3_2_Init+0x16c>
 8008a10:	9a03      	ldr	r2, [sp, #12]
 8008a12:	b12a      	cbz	r2, 8008a20 <R3_2_Init+0x16c>
          R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,( uint16_t )( pHandle->pParams_str->DAC_OVP_Threshold ) );
 8008a14:	4611      	mov	r1, r2
 8008a16:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8008a18:	f8b3 20be 	ldrh.w	r2, [r3, #190]	; 0xbe
 8008a1c:	f7ff ff00 	bl	8008820 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8008a20:	f8d8 3000 	ldr.w	r3, [r8]
 8008a24:	f043 0301 	orr.w	r3, r3, #1
 8008a28:	f8c8 3000 	str.w	r3, [r8]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8008a2c:	f8d8 3000 	ldr.w	r3, [r8]
 8008a30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a34:	f8c8 3000 	str.w	r3, [r8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008a38:	68ab      	ldr	r3, [r5, #8]
    if (LL_ADC_IsEnabled (ADCx_1) == 0)
 8008a3a:	07d8      	lsls	r0, r3, #31
 8008a3c:	d56d      	bpl.n	8008b1a <R3_2_Init+0x266>
 8008a3e:	68b3      	ldr	r3, [r6, #8]
    if (LL_ADC_IsEnabled (ADCx_2) == 0)
 8008a40:	07d9      	lsls	r1, r3, #31
 8008a42:	d576      	bpl.n	8008b32 <R3_2_Init+0x27e>
  volatile uint32_t Brk2Timeout = 1000;
 8008a44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008a48:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008a4a:	6823      	ldr	r3, [r4, #0]
  if ( pHandle->pParams_str->FreqRatio == 2u )
 8008a4c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8008a50:	f023 0301 	bic.w	r3, r3, #1
 8008a54:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008a56:	6863      	ldr	r3, [r4, #4]
 8008a58:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008a5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a60:	6063      	str	r3, [r4, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008a62:	69a3      	ldr	r3, [r4, #24]
 8008a64:	f043 0308 	orr.w	r3, r3, #8
 8008a68:	61a3      	str	r3, [r4, #24]
 8008a6a:	69a3      	ldr	r3, [r4, #24]
 8008a6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008a70:	61a3      	str	r3, [r4, #24]
 8008a72:	69e3      	ldr	r3, [r4, #28]
 8008a74:	f043 0308 	orr.w	r3, r3, #8
 8008a78:	61e3      	str	r3, [r4, #28]
 8008a7a:	69e3      	ldr	r3, [r4, #28]
 8008a7c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008a80:	61e3      	str	r3, [r4, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008a82:	6963      	ldr	r3, [r4, #20]
 8008a84:	f043 0301 	orr.w	r3, r3, #1
 8008a88:	6163      	str	r3, [r4, #20]
 8008a8a:	f892 30c7 	ldrb.w	r3, [r2, #199]	; 0xc7
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	d029      	beq.n	8008ae6 <R3_2_Init+0x232>
    if ( pHandle->_Super.Motor == M1 )
 8008a92:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8008a96:	b92b      	cbnz	r3, 8008aa4 <R3_2_Init+0x1f0>
      if ( pHandle->pParams_str->RepetitionCounter == 1u )
 8008a98:	f892 30c1 	ldrb.w	r3, [r2, #193]	; 0xc1
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	d030      	beq.n	8008b02 <R3_2_Init+0x24e>
      else if ( pHandle->pParams_str->RepetitionCounter == 3u )
 8008aa0:	2b03      	cmp	r3, #3
 8008aa2:	d04a      	beq.n	8008b3a <R3_2_Init+0x286>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8008aa4:	f06f 0380 	mvn.w	r3, #128	; 0x80
 8008aa8:	6123      	str	r3, [r4, #16]
  if ( ( pHandle->pParams_str->BKIN2Mode ) != NONE )
 8008aaa:	f892 30c2 	ldrb.w	r3, [r2, #194]	; 0xc2
 8008aae:	b16b      	cbz	r3, 8008acc <R3_2_Init+0x218>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8008ab0:	6923      	ldr	r3, [r4, #16]
 8008ab2:	05da      	lsls	r2, r3, #23
 8008ab4:	d50a      	bpl.n	8008acc <R3_2_Init+0x218>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8008ab6:	f46f 7280 	mvn.w	r2, #256	; 0x100
    while ((LL_TIM_IsActiveFlag_BRK2 (TIMx) == 1u) && (Brk2Timeout != 0u) )
 8008aba:	9b05      	ldr	r3, [sp, #20]
 8008abc:	b133      	cbz	r3, 8008acc <R3_2_Init+0x218>
 8008abe:	6122      	str	r2, [r4, #16]
      Brk2Timeout--;
 8008ac0:	9b05      	ldr	r3, [sp, #20]
 8008ac2:	3b01      	subs	r3, #1
 8008ac4:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8008ac6:	6923      	ldr	r3, [r4, #16]
 8008ac8:	05db      	lsls	r3, r3, #23
 8008aca:	d4f6      	bmi.n	8008aba <R3_2_Init+0x206>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8008acc:	68e3      	ldr	r3, [r4, #12]
 8008ace:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ad2:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->CCER, Channels);
 8008ad4:	6a23      	ldr	r3, [r4, #32]
 8008ad6:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8008ada:	f043 0305 	orr.w	r3, r3, #5
 8008ade:	6223      	str	r3, [r4, #32]
}
 8008ae0:	b007      	add	sp, #28
 8008ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( pHandle->pParams_str->IsHigherFreqTim == HIGHER_FREQ )
 8008ae6:	f892 30c8 	ldrb.w	r3, [r2, #200]	; 0xc8
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	d109      	bne.n	8008b02 <R3_2_Init+0x24e>
      if ( pHandle->pParams_str->RepetitionCounter == 3u )
 8008aee:	f892 10c1 	ldrb.w	r1, [r2, #193]	; 0xc1
 8008af2:	2903      	cmp	r1, #3
 8008af4:	d105      	bne.n	8008b02 <R3_2_Init+0x24e>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008af6:	6323      	str	r3, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008af8:	6963      	ldr	r3, [r4, #20]
 8008afa:	f043 0301 	orr.w	r3, r3, #1
 8008afe:	6163      	str	r3, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008b00:	6321      	str	r1, [r4, #48]	; 0x30
        LL_TIM_SetCounter( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u );
 8008b02:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8008b06:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 8008b08:	6263      	str	r3, [r4, #36]	; 0x24
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8008b0a:	f06f 0380 	mvn.w	r3, #128	; 0x80
 8008b0e:	6123      	str	r3, [r4, #16]
  if ( ( pHandle->pParams_str->BKIN2Mode ) != NONE )
 8008b10:	f892 30c2 	ldrb.w	r3, [r2, #194]	; 0xc2
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d1cb      	bne.n	8008ab0 <R3_2_Init+0x1fc>
 8008b18:	e7d8      	b.n	8008acc <R3_2_Init+0x218>
      R3_2_ADCxInit (ADCx_1);
 8008b1a:	4628      	mov	r0, r5
 8008b1c:	f7ff fbb8 	bl	8008290 <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8008b20:	2340      	movs	r3, #64	; 0x40
 8008b22:	602b      	str	r3, [r5, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 8008b24:	686b      	ldr	r3, [r5, #4]
 8008b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b2a:	606b      	str	r3, [r5, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008b2c:	68b3      	ldr	r3, [r6, #8]
    if (LL_ADC_IsEnabled (ADCx_2) == 0)
 8008b2e:	07d9      	lsls	r1, r3, #31
 8008b30:	d488      	bmi.n	8008a44 <R3_2_Init+0x190>
      R3_2_ADCxInit (ADCx_2);
 8008b32:	4630      	mov	r0, r6
 8008b34:	f7ff fbac 	bl	8008290 <R3_2_ADCxInit>
 8008b38:	e784      	b.n	8008a44 <R3_2_Init+0x190>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008b3a:	2101      	movs	r1, #1
 8008b3c:	6321      	str	r1, [r4, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008b3e:	6961      	ldr	r1, [r4, #20]
 8008b40:	f041 0101 	orr.w	r1, r1, #1
 8008b44:	6161      	str	r1, [r4, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008b46:	6323      	str	r3, [r4, #48]	; 0x30
}
 8008b48:	e7ac      	b.n	8008aa4 <R3_2_Init+0x1f0>
 8008b4a:	bf00      	nop
 8008b4c:	e0042000 	.word	0xe0042000
 8008b50:	40012c00 	.word	0x40012c00

08008b54 <R3_2_CurrentReadingPolarization>:
{
 8008b54:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008b56:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 8008b5a:	6846      	ldr	r6, [r0, #4]
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008b5c:	689d      	ldr	r5, [r3, #8]
  SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 8008b5e:	6981      	ldr	r1, [r0, #24]
{
 8008b60:	b085      	sub	sp, #20
  pHandle->PhaseAOffset = 0u;
 8008b62:	2200      	movs	r2, #0
  GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 8008b64:	9602      	str	r6, [sp, #8]
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 8008b66:	e9d3 7600 	ldrd	r7, r6, [r3]
  SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 8008b6a:	9103      	str	r1, [sp, #12]
  pHandle->PolarizationCounter = 0u;
 8008b6c:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
  CLEAR_BIT(TIMx->CCER, Channels);
 8008b70:	6a2b      	ldr	r3, [r5, #32]
  pHandle->PhaseAOffset = 0u;
 8008b72:	6702      	str	r2, [r0, #112]	; 0x70
 8008b74:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
 8008b78:	f023 0305 	bic.w	r3, r3, #5
  pHandle->PhaseCOffset = 0u;
 8008b7c:	e9c0 221d 	strd	r2, r2, [r0, #116]	; 0x74
 8008b80:	622b      	str	r3, [r5, #32]
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 8008b82:	4a3f      	ldr	r2, [pc, #252]	; (8008c80 <R3_2_CurrentReadingPolarization+0x12c>)
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 8008b84:	4b3f      	ldr	r3, [pc, #252]	; (8008c84 <R3_2_CurrentReadingPolarization+0x130>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 8008b86:	6042      	str	r2, [r0, #4]
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 8008b88:	6183      	str	r3, [r0, #24]
  pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_RISING;
 8008b8a:	2280      	movs	r2, #128	; 0x80
  pHandle->PolarizationSector=SECTOR_5;
 8008b8c:	2304      	movs	r3, #4
  pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_RISING;
 8008b8e:	f8a0 207e 	strh.w	r2, [r0, #126]	; 0x7e
  pHandle->PolarizationSector=SECTOR_5;
 8008b92:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  pHandle->_Super.Sector = SECTOR_5;   
 8008b96:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
{
 8008b9a:	4604      	mov	r4, r0
  R3_2_SwitchOnPWM( &pHandle->_Super );
 8008b9c:	f7ff fd18 	bl	80085d0 <R3_2_SwitchOnPWM>
  while ( ((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF )
 8008ba0:	4a39      	ldr	r2, [pc, #228]	; (8008c88 <R3_2_CurrentReadingPolarization+0x134>)
 8008ba2:	686b      	ldr	r3, [r5, #4]
 8008ba4:	4013      	ands	r3, r2
 8008ba6:	2b70      	cmp	r3, #112	; 0x70
 8008ba8:	d1fb      	bne.n	8008ba2 <R3_2_CurrentReadingPolarization+0x4e>
  MODIFY_REG(ADCx->CR,
 8008baa:	68ba      	ldr	r2, [r7, #8]
 8008bac:	4937      	ldr	r1, [pc, #220]	; (8008c8c <R3_2_CurrentReadingPolarization+0x138>)
  waitForPolarizationEnd( TIMx,
 8008bae:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8008bb2:	400a      	ands	r2, r1
 8008bb4:	f042 0208 	orr.w	r2, r2, #8
 8008bb8:	60ba      	str	r2, [r7, #8]
 8008bba:	68b3      	ldr	r3, [r6, #8]
 8008bbc:	400b      	ands	r3, r1
 8008bbe:	f043 0308 	orr.w	r3, r3, #8
 8008bc2:	60b3      	str	r3, [r6, #8]
 8008bc4:	f104 0140 	add.w	r1, r4, #64	; 0x40
 8008bc8:	f104 0380 	add.w	r3, r4, #128	; 0x80
 8008bcc:	f890 20c1 	ldrb.w	r2, [r0, #193]	; 0xc1
 8008bd0:	4628      	mov	r0, r5
 8008bd2:	e9cd 3100 	strd	r3, r1, [sp]
 8008bd6:	f7ff fb3f 	bl	8008258 <waitForPolarizationEnd>
  R3_2_SwitchOffPWM( &pHandle->_Super );
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f7ff fd44 	bl	8008668 <R3_2_SwitchOffPWM>
  pHandle->PolarizationCounter = 0u;
 8008be0:	2600      	movs	r6, #0
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 8008be2:	4a2b      	ldr	r2, [pc, #172]	; (8008c90 <R3_2_CurrentReadingPolarization+0x13c>)
 8008be4:	6062      	str	r2, [r4, #4]
  R3_2_SwitchOnPWM( &pHandle->_Super );
 8008be6:	4620      	mov	r0, r4
  pHandle->PolarizationCounter = 0u;
 8008be8:	f884 6080 	strb.w	r6, [r4, #128]	; 0x80
  pHandle->PolarizationSector=SECTOR_1;
 8008bec:	f884 6081 	strb.w	r6, [r4, #129]	; 0x81
  pHandle->_Super.Sector = SECTOR_1;   
 8008bf0:	f884 6068 	strb.w	r6, [r4, #104]	; 0x68
  R3_2_SwitchOnPWM( &pHandle->_Super );
 8008bf4:	f7ff fcec 	bl	80085d0 <R3_2_SwitchOnPWM>
  waitForPolarizationEnd( TIMx,
 8008bf8:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 8008bfc:	e9dd 3100 	ldrd	r3, r1, [sp]
 8008c00:	f892 20c1 	ldrb.w	r2, [r2, #193]	; 0xc1
 8008c04:	4628      	mov	r0, r5
 8008c06:	f7ff fb27 	bl	8008258 <waitForPolarizationEnd>
  R3_2_SwitchOffPWM( &pHandle->_Super );
 8008c0a:	4620      	mov	r0, r4
 8008c0c:	f7ff fd2c 	bl	8008668 <R3_2_SwitchOffPWM>
  pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008c10:	e9d4 121c 	ldrd	r1, r2, [r4, #112]	; 0x70
  pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008c14:	6fa3      	ldr	r3, [r4, #120]	; 0x78
  pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 8008c16:	9f02      	ldr	r7, [sp, #8]
  pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8008c18:	9803      	ldr	r0, [sp, #12]
  pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 8008c1a:	6067      	str	r7, [r4, #4]
  pHandle->PhaseAOffset /= NB_CONVERSIONS;
 8008c1c:	0909      	lsrs	r1, r1, #4
  pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008c1e:	0912      	lsrs	r2, r2, #4
 8008c20:	e9c4 121c 	strd	r1, r2, [r4, #112]	; 0x70
  pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008c24:	091b      	lsrs	r3, r3, #4
 8008c26:	67a3      	str	r3, [r4, #120]	; 0x78
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008c28:	69ab      	ldr	r3, [r5, #24]
  pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 8008c2a:	61a0      	str	r0, [r4, #24]
 8008c2c:	f023 0308 	bic.w	r3, r3, #8
 8008c30:	61ab      	str	r3, [r5, #24]
 8008c32:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod);
 8008c34:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 8008c38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008c3c:	61aa      	str	r2, [r5, #24]
 8008c3e:	69ea      	ldr	r2, [r5, #28]
 8008c40:	f022 0208 	bic.w	r2, r2, #8
 8008c44:	61ea      	str	r2, [r5, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008c46:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008c48:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008c4a:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008c4c:	69ab      	ldr	r3, [r5, #24]
 8008c4e:	f043 0308 	orr.w	r3, r3, #8
 8008c52:	61ab      	str	r3, [r5, #24]
 8008c54:	69ab      	ldr	r3, [r5, #24]
 8008c56:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008c5a:	61ab      	str	r3, [r5, #24]
 8008c5c:	69eb      	ldr	r3, [r5, #28]
 8008c5e:	f043 0308 	orr.w	r3, r3, #8
 8008c62:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008c64:	6a2b      	ldr	r3, [r5, #32]
 8008c66:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8008c6a:	f043 0305 	orr.w	r3, r3, #5
  pHandle->_Super.Sector=SECTOR_5;
 8008c6e:	2204      	movs	r2, #4
 8008c70:	622b      	str	r3, [r5, #32]
  pHandle->BrakeActionLock = false;
 8008c72:	f884 6084 	strb.w	r6, [r4, #132]	; 0x84
  pHandle->_Super.Sector=SECTOR_5;
 8008c76:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
}
 8008c7a:	b005      	add	sp, #20
 8008c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c7e:	bf00      	nop
 8008c80:	080084f1 	.word	0x080084f1
 8008c84:	080084b5 	.word	0x080084b5
 8008c88:	02000070 	.word	0x02000070
 8008c8c:	7fffffc0 	.word	0x7fffffc0
 8008c90:	0800853d 	.word	0x0800853d

08008c94 <R3_2_SetADCSampPointSectX>:
{
 8008c94:	b470      	push	{r4, r5, r6}
   if ( ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) > pHandle->pParams_str->Tafter )
 8008c96:	f8b0 107c 	ldrh.w	r1, [r0, #124]	; 0x7c
 8008c9a:	f8b0 3042 	ldrh.w	r3, [r0, #66]	; 0x42
 8008c9e:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
 8008ca2:	1aca      	subs	r2, r1, r3
 8008ca4:	f8b4 60b2 	ldrh.w	r6, [r4, #178]	; 0xb2
 8008ca8:	b292      	uxth	r2, r2
 8008caa:	42b2      	cmp	r2, r6
 8008cac:	d914      	bls.n	8008cd8 <R3_2_SetADCSampPointSectX+0x44>
    SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t) 1;
 8008cae:	1e4b      	subs	r3, r1, #1
    pHandle->_Super.Sector = SECTOR_5;
 8008cb0:	2204      	movs	r2, #4
    SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t) 1;
 8008cb2:	b29b      	uxth	r3, r3
    pHandle->_Super.Sector = SECTOR_5;
 8008cb4:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008cb8:	68a2      	ldr	r2, [r4, #8]
  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t) pHandle->_Super.CntPhA );
 8008cba:	8f45      	ldrh	r5, [r0, #58]	; 0x3a
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t) pHandle->_Super.CntPhB );
 8008cbc:	8f84      	ldrh	r4, [r0, #60]	; 0x3c
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t) pHandle->_Super.CntPhC );
 8008cbe:	8fc1      	ldrh	r1, [r0, #62]	; 0x3e
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008cc0:	6355      	str	r5, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008cc2:	6394      	str	r4, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008cc4:	63d1      	str	r1, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008cc6:	6413      	str	r3, [r2, #64]	; 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8008cc8:	6852      	ldr	r2, [r2, #4]
 8008cca:	4b10      	ldr	r3, [pc, #64]	; (8008d0c <R3_2_SetADCSampPointSectX+0x78>)
 8008ccc:	421a      	tst	r2, r3
}
 8008cce:	bf14      	ite	ne
 8008cd0:	2001      	movne	r0, #1
 8008cd2:	2000      	moveq	r0, #0
 8008cd4:	bc70      	pop	{r4, r5, r6}
 8008cd6:	4770      	bx	lr
    DeltaDuty = ( uint16_t )( pHdl->lowDuty - pHdl->midDuty );
 8008cd8:	f8b0 5044 	ldrh.w	r5, [r0, #68]	; 0x44
 8008cdc:	1b5d      	subs	r5, r3, r5
    if ( DeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) * 2u )
 8008cde:	b2ad      	uxth	r5, r5
 8008ce0:	ebb5 0f42 	cmp.w	r5, r2, lsl #1
 8008ce4:	d904      	bls.n	8008cf0 <R3_2_SetADCSampPointSectX+0x5c>
      SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8008ce6:	f8b4 20b6 	ldrh.w	r2, [r4, #182]	; 0xb6
 8008cea:	1a9b      	subs	r3, r3, r2
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	e7e3      	b.n	8008cb8 <R3_2_SetADCSampPointSectX+0x24>
      SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 8008cf0:	4433      	add	r3, r6
 8008cf2:	b29b      	uxth	r3, r3
      if ( SamplingPoint >= pHandle->Half_PWMPeriod )
 8008cf4:	4299      	cmp	r1, r3
 8008cf6:	d8df      	bhi.n	8008cb8 <R3_2_SetADCSampPointSectX+0x24>
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8008cf8:	43db      	mvns	r3, r3
 8008cfa:	eb03 0341 	add.w	r3, r3, r1, lsl #1
        pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_FALLING;
 8008cfe:	f44f 7280 	mov.w	r2, #256	; 0x100
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8008d02:	b29b      	uxth	r3, r3
        pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_FALLING;
 8008d04:	f8a0 207e 	strh.w	r2, [r0, #126]	; 0x7e
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8008d08:	e7d6      	b.n	8008cb8 <R3_2_SetADCSampPointSectX+0x24>
 8008d0a:	bf00      	nop
 8008d0c:	02000070 	.word	0x02000070

08008d10 <R3_2_TIMx_UP_IRQHandler>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008d10:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
{
 8008d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d18:	4604      	mov	r4, r0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008d1a:	e9d2 5002 	ldrd	r5, r0, [r2, #8]
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 8008d1e:	e9d2 1800 	ldrd	r1, r8, [r2]
  if ( OPAMPParams != NULL )
 8008d22:	2800      	cmp	r0, #0
 8008d24:	d033      	beq.n	8008d8e <R3_2_TIMx_UP_IRQHandler+0x7e>
    while (ADCx_1->JSQR != 0x0u)
 8008d26:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d1fc      	bne.n	8008d26 <R3_2_TIMx_UP_IRQHandler+0x16>
    Opamp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 8008d2c:	f894 c068 	ldrb.w	ip, [r4, #104]	; 0x68
 8008d30:	eb00 038c 	add.w	r3, r0, ip, lsl #2
 8008d34:	68df      	ldr	r7, [r3, #12]
    if (Opamp != NULL )
 8008d36:	b12f      	cbz	r7, 8008d44 <R3_2_TIMx_UP_IRQHandler+0x34>
      MODIFY_REG (Opamp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL ), OpampConfig);
 8008d38:	6838      	ldr	r0, [r7, #0]
 8008d3a:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 8008d3c:	f420 7086 	bic.w	r0, r0, #268	; 0x10c
 8008d40:	4330      	orrs	r0, r6
 8008d42:	6038      	str	r0, [r7, #0]
     Opamp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 8008d44:	6a5f      	ldr	r7, [r3, #36]	; 0x24
    if (Opamp != NULL )
 8008d46:	b13f      	cbz	r7, 8008d58 <R3_2_TIMx_UP_IRQHandler+0x48>
      MODIFY_REG (Opamp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL ), OpampConfig);
 8008d48:	6838      	ldr	r0, [r7, #0]
 8008d4a:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
 8008d4e:	f420 7386 	bic.w	r3, r0, #268	; 0x10c
 8008d52:	ea43 030e 	orr.w	r3, r3, lr
 8008d56:	603b      	str	r3, [r7, #0]
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d58:	eb02 028c 	add.w	r2, r2, ip, lsl #2
 8008d5c:	f8b4 307e 	ldrh.w	r3, [r4, #126]	; 0x7e
 8008d60:	6fd0      	ldr	r0, [r2, #124]	; 0x7c
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d62:	f8d2 7094 	ldr.w	r7, [r2, #148]	; 0x94
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d66:	4318      	orrs	r0, r3
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d68:	433b      	orrs	r3, r7
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d6a:	64c8      	str	r0, [r1, #76]	; 0x4c
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008d6c:	f8c8 304c 	str.w	r3, [r8, #76]	; 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008d70:	686b      	ldr	r3, [r5, #4]
 8008d72:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d7a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
  pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008d7e:	2280      	movs	r2, #128	; 0x80
 8008d80:	606b      	str	r3, [r5, #4]
}
 8008d82:	f104 0066 	add.w	r0, r4, #102	; 0x66
  pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008d86:	f8a4 207e 	strh.w	r2, [r4, #126]	; 0x7e
}
 8008d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d8e:	f894 c068 	ldrb.w	ip, [r4, #104]	; 0x68
 8008d92:	e7e1      	b.n	8008d58 <R3_2_TIMx_UP_IRQHandler+0x48>

08008d94 <R3_2_BRK2_IRQHandler>:
  if ( pHandle->BrakeActionLock == false )
 8008d94:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8008d98:	b92b      	cbnz	r3, 8008da6 <R3_2_BRK2_IRQHandler+0x12>
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008d9a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8008d9e:	f893 20c0 	ldrb.w	r2, [r3, #192]	; 0xc0
 8008da2:	2a02      	cmp	r2, #2
 8008da4:	d004      	beq.n	8008db0 <R3_2_BRK2_IRQHandler+0x1c>
  pHandle->OverCurrentFlag = true;
 8008da6:	2301      	movs	r3, #1
 8008da8:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
}
 8008dac:	3066      	adds	r0, #102	; 0x66
 8008dae:	4770      	bx	lr
{
 8008db0:	b430      	push	{r4, r5}
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008db2:	e9d3 4108 	ldrd	r4, r1, [r3, #32]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008db6:	f8b3 50ac 	ldrh.w	r5, [r3, #172]	; 0xac
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008dba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BRR, PinMask);
 8008dbc:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008dbe:	f8b3 40ae 	ldrh.w	r4, [r3, #174]	; 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008dc2:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 8008dc6:	628c      	str	r4, [r1, #40]	; 0x28
 8008dc8:	6293      	str	r3, [r2, #40]	; 0x28
  pHandle->OverCurrentFlag = true;
 8008dca:	2301      	movs	r3, #1
 8008dcc:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
}
 8008dd0:	bc30      	pop	{r4, r5}
 8008dd2:	3066      	adds	r0, #102	; 0x66
 8008dd4:	4770      	bx	lr
 8008dd6:	bf00      	nop

08008dd8 <R3_2_BRK_IRQHandler>:
  pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008dd8:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
{
 8008ddc:	4603      	mov	r3, r0
  pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008dde:	6890      	ldr	r0, [r2, #8]
 8008de0:	6c42      	ldr	r2, [r0, #68]	; 0x44
  pHandle->OverVoltageFlag = true;
 8008de2:	2101      	movs	r1, #1
  pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8008de4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008de8:	6442      	str	r2, [r0, #68]	; 0x44
}
 8008dea:	f103 0066 	add.w	r0, r3, #102	; 0x66
  pHandle->OverVoltageFlag = true;
 8008dee:	f883 1083 	strb.w	r1, [r3, #131]	; 0x83
  pHandle->BrakeActionLock = true;
 8008df2:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 8008df6:	4770      	bx	lr

08008df8 <R3_2_IsOverCurrentOccurred>:
{
 8008df8:	4603      	mov	r3, r0
  if ( pHandle->OverVoltageFlag == true )
 8008dfa:	f890 0083 	ldrb.w	r0, [r0, #131]	; 0x83
 8008dfe:	b160      	cbz	r0, 8008e1a <R3_2_IsOverCurrentOccurred+0x22>
    pHandle->OverVoltageFlag = false;
 8008e00:	2200      	movs	r2, #0
 8008e02:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8008e06:	2142      	movs	r1, #66	; 0x42
    retVal = MC_OVER_VOLT;
 8008e08:	2002      	movs	r0, #2
  if ( pHandle->OverCurrentFlag == true )
 8008e0a:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8008e0e:	b11a      	cbz	r2, 8008e18 <R3_2_IsOverCurrentOccurred+0x20>
    pHandle->OverCurrentFlag = false;
 8008e10:	2200      	movs	r2, #0
    retVal |= MC_BREAK_IN;
 8008e12:	4608      	mov	r0, r1
    pHandle->OverCurrentFlag = false;
 8008e14:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
}
 8008e18:	4770      	bx	lr
 8008e1a:	2140      	movs	r1, #64	; 0x40
 8008e1c:	e7f5      	b.n	8008e0a <R3_2_IsOverCurrentOccurred+0x12>
 8008e1e:	bf00      	nop

08008e20 <R3_2_RLDetectionModeEnable>:
  if ( pHandle->_Super.RLDetectionMode == false )
 8008e20:	f890 106b 	ldrb.w	r1, [r0, #107]	; 0x6b
{
 8008e24:	b410      	push	{r4}
  if ( pHandle->_Super.RLDetectionMode == false )
 8008e26:	2900      	cmp	r1, #0
 8008e28:	d13d      	bne.n	8008ea6 <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008e2a:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
 8008e2e:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008e30:	699a      	ldr	r2, [r3, #24]
 8008e32:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008e36:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008e3a:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008e3e:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008e40:	6a1a      	ldr	r2, [r3, #32]
 8008e42:	f042 0201 	orr.w	r2, r2, #1
 8008e46:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008e48:	6a1a      	ldr	r2, [r3, #32]
 8008e4a:	f022 0204 	bic.w	r2, r2, #4
 8008e4e:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008e50:	6359      	str	r1, [r3, #52]	; 0x34
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008e52:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 8008e56:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008e58:	f103 0118 	add.w	r1, r3, #24
 8008e5c:	d031      	beq.n	8008ec2 <R3_2_RLDetectionModeEnable+0xa2>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008e5e:	2a02      	cmp	r2, #2
 8008e60:	d10f      	bne.n	8008e82 <R3_2_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008e62:	699a      	ldr	r2, [r3, #24]
 8008e64:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008e68:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008e6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e70:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008e72:	6a1a      	ldr	r2, [r3, #32]
 8008e74:	f042 0210 	orr.w	r2, r2, #16
 8008e78:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008e7a:	6a1a      	ldr	r2, [r3, #32]
 8008e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e80:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008e82:	684a      	ldr	r2, [r1, #4]
 8008e84:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008e88:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008e8c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 8008e90:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008e92:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 8008e94:	6f41      	ldr	r1, [r0, #116]	; 0x74
 8008e96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e9a:	621a      	str	r2, [r3, #32]
 8008e9c:	6a1a      	ldr	r2, [r3, #32]
 8008e9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ea2:	621a      	str	r2, [r3, #32]
 8008ea4:	6701      	str	r1, [r0, #112]	; 0x70
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008ea6:	4b0f      	ldr	r3, [pc, #60]	; (8008ee4 <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8008ea8:	490f      	ldr	r1, [pc, #60]	; (8008ee8 <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008eaa:	4a10      	ldr	r2, [pc, #64]	; (8008eec <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008eac:	4c10      	ldr	r4, [pc, #64]	; (8008ef0 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008eae:	6043      	str	r3, [r0, #4]
  pHandle->_Super.RLDetectionMode = true;
 8008eb0:	2301      	movs	r3, #1
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008eb2:	6144      	str	r4, [r0, #20]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008eb4:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8008eb8:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 8008ebc:	f880 306b 	strb.w	r3, [r0, #107]	; 0x6b
}
 8008ec0:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008ec2:	699a      	ldr	r2, [r3, #24]
 8008ec4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008ec8:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008ecc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008ed0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008ed2:	6a1a      	ldr	r2, [r3, #32]
 8008ed4:	f022 0210 	bic.w	r2, r2, #16
 8008ed8:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 8008eda:	6a1a      	ldr	r2, [r3, #32]
 8008edc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ee0:	621a      	str	r2, [r3, #32]
}
 8008ee2:	e7ce      	b.n	8008e82 <R3_2_RLDetectionModeEnable+0x62>
 8008ee4:	080086cd 	.word	0x080086cd
 8008ee8:	08008771 	.word	0x08008771
 8008eec:	08008669 	.word	0x08008669
 8008ef0:	08008725 	.word	0x08008725

08008ef4 <R3_2_RLDetectionModeDisable>:
  if ( pHandle->_Super.RLDetectionMode == true )
 8008ef4:	f890 306b 	ldrb.w	r3, [r0, #107]	; 0x6b
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d05a      	beq.n	8008fb2 <R3_2_RLDetectionModeDisable+0xbe>
{
 8008efc:	b470      	push	{r4, r5, r6}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008efe:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
 8008f02:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008f04:	699a      	ldr	r2, [r3, #24]
 8008f06:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008f0a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008f0e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008f12:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008f14:	6a1a      	ldr	r2, [r3, #32]
 8008f16:	f042 0201 	orr.w	r2, r2, #1
 8008f1a:	621a      	str	r2, [r3, #32]
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008f1c:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 8008f20:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8008f22:	f103 0518 	add.w	r5, r3, #24
 8008f26:	d045      	beq.n	8008fb4 <R3_2_RLDetectionModeDisable+0xc0>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008f28:	2a02      	cmp	r2, #2
 8008f2a:	d103      	bne.n	8008f34 <R3_2_RLDetectionModeDisable+0x40>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008f2c:	6a1a      	ldr	r2, [r3, #32]
 8008f2e:	f022 0204 	bic.w	r2, r2, #4
 8008f32:	621a      	str	r2, [r3, #32]
    LL_TIM_OC_SetCompareCH1( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) >> 1 );
 8008f34:	f8b0 107c 	ldrh.w	r1, [r0, #124]	; 0x7c
 8008f38:	0849      	lsrs	r1, r1, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008f3a:	6359      	str	r1, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008f3c:	699a      	ldr	r2, [r3, #24]
 8008f3e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008f42:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8008f46:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8008f4a:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008f4c:	6a1a      	ldr	r2, [r3, #32]
 8008f4e:	f042 0210 	orr.w	r2, r2, #16
 8008f52:	621a      	str	r2, [r3, #32]
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008f54:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 8008f58:	2a01      	cmp	r2, #1
 8008f5a:	d035      	beq.n	8008fc8 <R3_2_RLDetectionModeDisable+0xd4>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008f5c:	2a02      	cmp	r2, #2
 8008f5e:	d103      	bne.n	8008f68 <R3_2_RLDetectionModeDisable+0x74>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008f60:	6a1a      	ldr	r2, [r3, #32]
 8008f62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f66:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008f68:	6399      	str	r1, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008f6a:	686a      	ldr	r2, [r5, #4]
 8008f6c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008f70:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008f74:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8008f78:	606a      	str	r2, [r5, #4]
  SET_BIT(TIMx->CCER, Channels);
 8008f7a:	6a1a      	ldr	r2, [r3, #32]
 8008f7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f80:	621a      	str	r2, [r3, #32]
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008f82:	f894 20c0 	ldrb.w	r2, [r4, #192]	; 0xc0
 8008f86:	2a01      	cmp	r2, #1
 8008f88:	d019      	beq.n	8008fbe <R3_2_RLDetectionModeDisable+0xca>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008f8a:	2a02      	cmp	r2, #2
 8008f8c:	d103      	bne.n	8008f96 <R3_2_RLDetectionModeDisable+0xa2>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008f8e:	6a1a      	ldr	r2, [r3, #32]
 8008f90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f94:	621a      	str	r2, [r3, #32]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 8008f96:	4c0f      	ldr	r4, [pc, #60]	; (8008fd4 <R3_2_RLDetectionModeDisable+0xe0>)
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008f98:	4a0f      	ldr	r2, [pc, #60]	; (8008fd8 <R3_2_RLDetectionModeDisable+0xe4>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008f9a:	63d9      	str	r1, [r3, #60]	; 0x3c
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008f9c:	4e0f      	ldr	r6, [pc, #60]	; (8008fdc <R3_2_RLDetectionModeDisable+0xe8>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8008f9e:	4d10      	ldr	r5, [pc, #64]	; (8008fe0 <R3_2_RLDetectionModeDisable+0xec>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008fa0:	6046      	str	r6, [r0, #4]
    pHandle->_Super.RLDetectionMode = false;
 8008fa2:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008fa4:	e9c0 2402 	strd	r2, r4, [r0, #8]
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8008fa8:	6145      	str	r5, [r0, #20]
    pHandle->_Super.RLDetectionMode = false;
 8008faa:	f880 306b 	strb.w	r3, [r0, #107]	; 0x6b
}
 8008fae:	bc70      	pop	{r4, r5, r6}
 8008fb0:	4770      	bx	lr
 8008fb2:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8008fb4:	6a1a      	ldr	r2, [r3, #32]
 8008fb6:	f042 0204 	orr.w	r2, r2, #4
 8008fba:	621a      	str	r2, [r3, #32]
}
 8008fbc:	e7ba      	b.n	8008f34 <R3_2_RLDetectionModeDisable+0x40>
  SET_BIT(TIMx->CCER, Channels);
 8008fbe:	6a1a      	ldr	r2, [r3, #32]
 8008fc0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008fc4:	621a      	str	r2, [r3, #32]
}
 8008fc6:	e7e6      	b.n	8008f96 <R3_2_RLDetectionModeDisable+0xa2>
  SET_BIT(TIMx->CCER, Channels);
 8008fc8:	6a1a      	ldr	r2, [r3, #32]
 8008fca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008fce:	621a      	str	r2, [r3, #32]
}
 8008fd0:	e7ca      	b.n	8008f68 <R3_2_RLDetectionModeDisable+0x74>
 8008fd2:	bf00      	nop
 8008fd4:	080085d1 	.word	0x080085d1
 8008fd8:	08008669 	.word	0x08008669
 8008fdc:	08008345 	.word	0x08008345
 8008fe0:	08008581 	.word	0x08008581

08008fe4 <R3_2_RLDetectionModeSetDuty>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008fe4:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8008fe8:	689b      	ldr	r3, [r3, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
 8008fea:	69da      	ldr	r2, [r3, #28]
{
 8008fec:	b470      	push	{r4, r5, r6}
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8008fee:	f8b0 407c 	ldrh.w	r4, [r0, #124]	; 0x7c
  LL_TIM_OC_SetCompareCH4(TIMx, ( uint32_t )( pHandle->Half_PWMPeriod - pHandle->_Super.Ton));
 8008ff2:	f8b0 6062 	ldrh.w	r6, [r0, #98]	; 0x62
 8008ff6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8008ffa:	fb01 f104 	mul.w	r1, r1, r4
  pHandle->ADCRegularLocked=true;
 8008ffe:	2501      	movs	r5, #1
 8009000:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8009004:	f880 508c 	strb.w	r5, [r0, #140]	; 0x8c
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 8009008:	0c09      	lsrs	r1, r1, #16
  LL_TIM_OC_SetCompareCH3(TIMx, ( uint32_t )pHandle->_Super.Toff);
 800900a:	f8b0 5064 	ldrh.w	r5, [r0, #100]	; 0x64
  pHandle->_Super.CntPhA = ( uint16_t )( val );
 800900e:	8741      	strh	r1, [r0, #58]	; 0x3a
 8009010:	f442 42e0 	orr.w	r2, r2, #28672	; 0x7000
  LL_TIM_OC_SetCompareCH4(TIMx, ( uint32_t )( pHandle->Half_PWMPeriod - pHandle->_Super.Ton));
 8009014:	1ba4      	subs	r4, r4, r6
 8009016:	61da      	str	r2, [r3, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009018:	641c      	str	r4, [r3, #64]	; 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 800901a:	63dd      	str	r5, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 800901c:	6359      	str	r1, [r3, #52]	; 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800901e:	685a      	ldr	r2, [r3, #4]
  if ( pHandle->_Super.SWerror == 1u )
 8009020:	f8b0 1040 	ldrh.w	r1, [r0, #64]	; 0x40
 8009024:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8009028:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800902c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
  pHdl->Sector = SECTOR_4;
 8009030:	2403      	movs	r4, #3
 8009032:	605a      	str	r2, [r3, #4]
  if ( pHandle->_Super.SWerror == 1u )
 8009034:	2901      	cmp	r1, #1
  pHdl->Sector = SECTOR_4;
 8009036:	f880 4068 	strb.w	r4, [r0, #104]	; 0x68
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 800903a:	685b      	ldr	r3, [r3, #4]
  if ( pHandle->_Super.SWerror == 1u )
 800903c:	d007      	beq.n	800904e <R3_2_RLDetectionModeSetDuty+0x6a>
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 800903e:	4a07      	ldr	r2, [pc, #28]	; (800905c <R3_2_RLDetectionModeSetDuty+0x78>)
 8009040:	4213      	tst	r3, r2
    hAux = MC_FOC_DURATION;
 8009042:	bf14      	ite	ne
 8009044:	2101      	movne	r1, #1
 8009046:	2100      	moveq	r1, #0
}
 8009048:	4608      	mov	r0, r1
 800904a:	bc70      	pop	{r4, r5, r6}
 800904c:	4770      	bx	lr
    pHandle->_Super.SWerror = 0u;
 800904e:	2300      	movs	r3, #0
 8009050:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
}
 8009054:	bc70      	pop	{r4, r5, r6}
 8009056:	4608      	mov	r0, r1
 8009058:	4770      	bx	lr
 800905a:	bf00      	nop
 800905c:	02000070 	.word	0x02000070

08009060 <RVBS_Clear>:
  *         value
  * @param  pHandle related RDivider_Handle_t
  * @retval none
  */
__weak void RVBS_Clear( RDivider_Handle_t * pHandle )
{
 8009060:	b430      	push	{r4, r5}
  uint16_t aux;
  uint16_t index;

  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8009062:	8b82      	ldrh	r2, [r0, #28]
 8009064:	8b44      	ldrh	r4, [r0, #26]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8009066:	8b03      	ldrh	r3, [r0, #24]
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8009068:	4414      	add	r4, r2
 800906a:	0864      	lsrs	r4, r4, #1
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 800906c:	b14b      	cbz	r3, 8009082 <RVBS_Clear+0x22>
  {
    pHandle->aBuffer[index] = aux;
 800906e:	6a05      	ldr	r5, [r0, #32]
 8009070:	2300      	movs	r3, #0
 8009072:	b29a      	uxth	r2, r3
 8009074:	3301      	adds	r3, #1
 8009076:	f825 4012 	strh.w	r4, [r5, r2, lsl #1]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 800907a:	8b01      	ldrh	r1, [r0, #24]
 800907c:	b29a      	uxth	r2, r3
 800907e:	4291      	cmp	r1, r2
 8009080:	d8f7      	bhi.n	8009072 <RVBS_Clear+0x12>
  }
  pHandle->_Super.LatestConv = aux;
 8009082:	2300      	movs	r3, #0
 8009084:	f364 030f 	bfi	r3, r4, #0, #16
 8009088:	f364 431f 	bfi	r3, r4, #16, #16
  pHandle->_Super.AvBusVoltage_d = aux;
  pHandle->index = 0;
 800908c:	2200      	movs	r2, #0
}
 800908e:	bc30      	pop	{r4, r5}
  pHandle->_Super.LatestConv = aux;
 8009090:	6043      	str	r3, [r0, #4]
  pHandle->index = 0;
 8009092:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 8009096:	4770      	bx	lr

08009098 <RVBS_Init>:
{
 8009098:	b510      	push	{r4, lr}
 800909a:	4604      	mov	r4, r0
  pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 800909c:	300c      	adds	r0, #12
 800909e:	f7f9 ff97 	bl	8002fd0 <RCM_RegisterRegConv>
 80090a2:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
  RVBS_Clear( pHandle );
 80090a6:	4620      	mov	r0, r4
 80090a8:	f7ff ffda 	bl	8009060 <RVBS_Clear>
}
 80090ac:	bd10      	pop	{r4, pc}
 80090ae:	bf00      	nop

080090b0 <RVBS_CheckFaultState>:
  */
__weak uint16_t RVBS_CheckFaultState( RDivider_Handle_t * pHandle )
{
  uint16_t fault;

  if ( pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold )
 80090b0:	88c3      	ldrh	r3, [r0, #6]
 80090b2:	8b42      	ldrh	r2, [r0, #26]
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d305      	bcc.n	80090c4 <RVBS_CheckFaultState+0x14>
  {
    fault = MC_OVER_VOLT;
  }
  else if ( pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold )
 80090b8:	8b80      	ldrh	r0, [r0, #28]
  {
    fault = MC_UNDER_VOLT;
  }
  else
  {
    fault = MC_NO_ERROR;
 80090ba:	4298      	cmp	r0, r3
 80090bc:	bf8c      	ite	hi
 80090be:	2004      	movhi	r0, #4
 80090c0:	2000      	movls	r0, #0
 80090c2:	4770      	bx	lr
    fault = MC_OVER_VOLT;
 80090c4:	2002      	movs	r0, #2
  }
  return fault;
}
 80090c6:	4770      	bx	lr

080090c8 <RVBS_CalcAvVbus>:
{
 80090c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ca:	4605      	mov	r5, r0
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 80090cc:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 80090d0:	f7fa f852 	bl	8003178 <RCM_ExecRegularConv>
  if ( hAux != 0xFFFF )
 80090d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80090d8:	4298      	cmp	r0, r3
 80090da:	d01c      	beq.n	8009116 <RVBS_CalcAvVbus+0x4e>
    pHandle->aBuffer[pHandle->index] = hAux;
 80090dc:	6a2f      	ldr	r7, [r5, #32]
 80090de:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
 80090e2:	f827 0013 	strh.w	r0, [r7, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 80090e6:	8b2e      	ldrh	r6, [r5, #24]
 80090e8:	b1d6      	cbz	r6, 8009120 <RVBS_CalcAvVbus+0x58>
 80090ea:	2300      	movs	r3, #0
    wtemp = 0;
 80090ec:	461a      	mov	r2, r3
      wtemp += pHandle->aBuffer[i];
 80090ee:	f837 4013 	ldrh.w	r4, [r7, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 80090f2:	3301      	adds	r3, #1
 80090f4:	b2d9      	uxtb	r1, r3
 80090f6:	42b1      	cmp	r1, r6
      wtemp += pHandle->aBuffer[i];
 80090f8:	4422      	add	r2, r4
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 80090fa:	460b      	mov	r3, r1
 80090fc:	d3f7      	bcc.n	80090ee <RVBS_CalcAvVbus+0x26>
    wtemp /= pHandle->LowPassFilterBW;
 80090fe:	fbb2 f2f6 	udiv	r2, r2, r6
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8009102:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8009106:	80ea      	strh	r2, [r5, #6]
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8009108:	3e01      	subs	r6, #1
 800910a:	42b3      	cmp	r3, r6
    pHandle->_Super.LatestConv = hAux;
 800910c:	80a8      	strh	r0, [r5, #4]
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 800910e:	da09      	bge.n	8009124 <RVBS_CalcAvVbus+0x5c>
      pHandle->index++;
 8009110:	3301      	adds	r3, #1
 8009112:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 8009116:	4628      	mov	r0, r5
 8009118:	f7ff ffca 	bl	80090b0 <RVBS_CheckFaultState>
 800911c:	8128      	strh	r0, [r5, #8]
}
 800911e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8009120:	80ee      	strh	r6, [r5, #6]
    pHandle->_Super.LatestConv = hAux;
 8009122:	80a8      	strh	r0, [r5, #4]
      pHandle->index = 0;
 8009124:	2300      	movs	r3, #0
 8009126:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 800912a:	4628      	mov	r0, r5
 800912c:	f7ff ffc0 	bl	80090b0 <RVBS_CheckFaultState>
 8009130:	8128      	strh	r0, [r5, #8]
}
 8009132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009134 <REMNG_Init>:
  * @param  pHandle related Handle of struct RampMngr_Handle_t
  * @retval none.
  */
void REMNG_Init( RampExtMngr_Handle_t * pHandle )
{
  pHandle->Ext = 0;
 8009134:	2300      	movs	r3, #0
  pHandle->TargetFinal = 0;
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
  pHandle->ScalingFactor = 1u;
 8009136:	2201      	movs	r2, #1
  pHandle->TargetFinal = 0;
 8009138:	e9c0 3301 	strd	r3, r3, [r0, #4]
  pHandle->IncDecAmount = 0;
 800913c:	e9c0 3303 	strd	r3, r3, [r0, #12]
  pHandle->ScalingFactor = 1u;
 8009140:	6142      	str	r2, [r0, #20]

#ifdef FASTDIV
  FD_Init( & ( pHandle->fd ) );
#endif

}
 8009142:	4770      	bx	lr

08009144 <SPD_GetElAngle>:
  * @retval int16_t rotor electrical angle (s16degrees)
  */
__weak int16_t SPD_GetElAngle( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hElAngle );
}
 8009144:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop

0800914c <SPD_GetAvrgMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  */
__weak int16_t SPD_GetAvrgMecSpeedUnit( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hAvrMecSpeedUnit );
}
 800914c:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8009150:	4770      	bx	lr
 8009152:	bf00      	nop

08009154 <SPD_GetInstElSpeedDpp>:
  * @retval int16_t rotor instantaneous electrical speed (Dpp)
  */
__weak int16_t SPD_GetInstElSpeedDpp( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->InstantaneousElSpeedDpp );
}
 8009154:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8009158:	4770      	bx	lr
 800915a:	bf00      	nop

0800915c <SPD_IsMecSpeedReliable>:
  int16_t hAux;

  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

  /* Compute absoulte value of mechanical speed */
  if ( *pMecSpeedUnit < 0 )
 800915c:	f9b1 3000 	ldrsh.w	r3, [r1]
  else
  {
    hAbsMecSpeedUnit = ( uint16_t )( *pMecSpeedUnit );
  }

  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 8009160:	8a81      	ldrh	r1, [r0, #20]
{
 8009162:	b430      	push	{r4, r5}
  if ( *pMecSpeedUnit < 0 )
 8009164:	2b00      	cmp	r3, #0
    hAux = -( *pMecSpeedUnit );
 8009166:	bfb8      	it	lt
 8009168:	425b      	neglt	r3, r3
  {
    SpeedError = true;
  }

  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 800916a:	8ac5      	ldrh	r5, [r0, #22]
  uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 800916c:	78c4      	ldrb	r4, [r0, #3]
  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 800916e:	7802      	ldrb	r2, [r0, #0]
    hAbsMecSpeedUnit = ( uint16_t )( *pMecSpeedUnit );
 8009170:	b29b      	uxth	r3, r3
  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 8009172:	429d      	cmp	r5, r3
 8009174:	d817      	bhi.n	80091a6 <SPD_IsMecSpeedReliable+0x4a>
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 8009176:	4299      	cmp	r1, r3
 8009178:	bf2c      	ite	cs
 800917a:	2300      	movcs	r3, #0
 800917c:	2301      	movcc	r3, #1
  {
    SpeedError = true;
  }

  /* Compute absoulte value of mechanical acceleration */
  if ( pHandle->hMecAccelUnitP < 0 )
 800917e:	f9b0 1012 	ldrsh.w	r1, [r0, #18]
  else
  {
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
  }

  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 8009182:	8b05      	ldrh	r5, [r0, #24]
  if ( pHandle->hMecAccelUnitP < 0 )
 8009184:	2900      	cmp	r1, #0
    hAux = -( pHandle->hMecAccelUnitP );
 8009186:	bfb8      	it	lt
 8009188:	4249      	neglt	r1, r1
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
 800918a:	b289      	uxth	r1, r1
  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 800918c:	428d      	cmp	r5, r1
 800918e:	d300      	bcc.n	8009192 <SPD_IsMecSpeedReliable+0x36>
  {
    SpeedError = true;
  }

  if ( SpeedError == true )
 8009190:	b15b      	cbz	r3, 80091aa <SPD_IsMecSpeedReliable+0x4e>
  {
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 8009192:	4294      	cmp	r4, r2
 8009194:	d901      	bls.n	800919a <SPD_IsMecSpeedReliable+0x3e>
    {
      bSpeedErrorNumber++;
 8009196:	3201      	adds	r2, #1
 8009198:	b2d2      	uxtb	r2, r2
  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
  {
    SpeedSensorReliability = false;
  }

  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 800919a:	7002      	strb	r2, [r0, #0]

  return ( SpeedSensorReliability );
}
 800919c:	1b10      	subs	r0, r2, r4
 800919e:	bf18      	it	ne
 80091a0:	2001      	movne	r0, #1
 80091a2:	bc30      	pop	{r4, r5}
 80091a4:	4770      	bx	lr
    SpeedError = true;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e7e9      	b.n	800917e <SPD_IsMecSpeedReliable+0x22>
      bSpeedErrorNumber = 0u;
 80091aa:	4294      	cmp	r4, r2
 80091ac:	bf88      	it	hi
 80091ae:	2200      	movhi	r2, #0
 80091b0:	e7f3      	b.n	800919a <SPD_IsMecSpeedReliable+0x3e>
 80091b2:	bf00      	nop

080091b4 <SPD_GetS16Speed>:
  * @retval int16_t The average mechanical rotor speed expressed in "S16Speed".
  */
__weak int16_t SPD_GetS16Speed( SpeednPosFdbk_Handle_t * pHandle )
{
  int32_t wAux = ( int32_t ) pHandle->hAvrMecSpeedUnit;
  wAux *= INT16_MAX;
 80091b4:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 80091b8:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
  wAux *= INT16_MAX;
 80091bc:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 80091c0:	fb93 f0f0 	sdiv	r0, r3, r0
  return ( int16_t )wAux;
}
 80091c4:	b200      	sxth	r0, r0
 80091c6:	4770      	bx	lr

080091c8 <STC_Init>:
  *         It can be equal to MC_NULL if the STC is used only in torque
  *         mode.
  * @retval none.
  */
__weak void STC_Init( SpeednTorqCtrl_Handle_t * pHandle, PID_Handle_t * pPI, SpeednPosFdbk_Handle_t * SPD_Handle )
{
 80091c8:	b430      	push	{r4, r5}

  pHandle->PISpeed = pPI;
  pHandle->SPD = SPD_Handle;
  pHandle->Mode = pHandle->ModeDefault;
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 80091ca:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	; 0x2e
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 80091ce:	f9b0 402c 	ldrsh.w	r4, [r0, #44]	; 0x2c
  pHandle->Mode = pHandle->ModeDefault;
 80091d2:	f890 502a 	ldrb.w	r5, [r0, #42]	; 0x2a
  pHandle->PISpeed = pPI;
 80091d6:	6101      	str	r1, [r0, #16]
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 80091d8:	0424      	lsls	r4, r4, #16
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 80091da:	0419      	lsls	r1, r3, #16
  pHandle->TargetFinal = 0;
 80091dc:	2300      	movs	r3, #0
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 80091de:	e9c0 4101 	strd	r4, r1, [r0, #4]
  pHandle->Mode = pHandle->ModeDefault;
 80091e2:	7005      	strb	r5, [r0, #0]
  pHandle->SPD = SPD_Handle;
 80091e4:	6142      	str	r2, [r0, #20]
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
}
 80091e6:	bc30      	pop	{r4, r5}
  pHandle->TargetFinal = 0;
 80091e8:	8043      	strh	r3, [r0, #2]
  pHandle->RampRemainingStep = 0u;
 80091ea:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 80091ec:	6183      	str	r3, [r0, #24]
}
 80091ee:	4770      	bx	lr

080091f0 <STC_GetSpeedSensor>:
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
__weak SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( pHandle->SPD );
}
 80091f0:	6940      	ldr	r0, [r0, #20]
 80091f2:	4770      	bx	lr

080091f4 <STC_Clear>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
  if ( pHandle->Mode == STC_SPEED_MODE )
 80091f4:	7803      	ldrb	r3, [r0, #0]
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d000      	beq.n	80091fc <STC_Clear+0x8>
  {
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
  }
}
 80091fa:	4770      	bx	lr
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
 80091fc:	6900      	ldr	r0, [r0, #16]
 80091fe:	2100      	movs	r1, #0
 8009200:	f7fe bf46 	b.w	8008090 <PID_SetIntegralTerm>

08009204 <STC_GetMecSpeedRefUnit>:
  * @retval int16_t current mechanical rotor speed reference expressed in tenths
  *         of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->SpeedRefUnitExt / 65536 ) );
 8009204:	6840      	ldr	r0, [r0, #4]
 8009206:	2800      	cmp	r0, #0
 8009208:	bfbc      	itt	lt
 800920a:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 800920e:	30ff      	addlt	r0, #255	; 0xff
}
 8009210:	1400      	asrs	r0, r0, #16
 8009212:	4770      	bx	lr

08009214 <STC_GetTorqueRef>:
  * @retval int16_t current motor torque reference. This value represents
  *         actually the Iq current expressed in digit.
  */
__weak int16_t STC_GetTorqueRef( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->TorqueRef / 65536 ) );
 8009214:	6880      	ldr	r0, [r0, #8]
 8009216:	2800      	cmp	r0, #0
 8009218:	bfbc      	itt	lt
 800921a:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 800921e:	30ff      	addlt	r0, #255	; 0xff
}
 8009220:	1400      	asrs	r0, r0, #16
 8009222:	4770      	bx	lr

08009224 <STC_SetControlMode>:
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, STC_Modality_t bMode )
{
  pHandle->Mode = bMode;
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8009224:	2300      	movs	r3, #0
  pHandle->Mode = bMode;
 8009226:	7001      	strb	r1, [r0, #0]
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8009228:	60c3      	str	r3, [r0, #12]
}
 800922a:	4770      	bx	lr

0800922c <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp( SpeednTorqCtrl_Handle_t * pHandle, int16_t hTargetFinal, uint32_t hDurationms )
{
 800922c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t wAux;
  int32_t wAux1;
  int16_t hCurrentReference;

  /* Check if the hTargetFinal is out of the bound of application. */
  if ( pHandle->Mode == STC_TORQUE_MODE )
 800922e:	7806      	ldrb	r6, [r0, #0]
{
 8009230:	4604      	mov	r4, r0
 8009232:	460d      	mov	r5, r1
 8009234:	4617      	mov	r7, r2
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8009236:	b326      	cbz	r6, 8009282 <STC_ExecRamp+0x56>
    }
#endif
  }
  else
  {
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8009238:	6840      	ldr	r0, [r0, #4]

#ifdef CHECK_BOUNDARY
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 800923a:	8be1      	ldrh	r1, [r4, #30]
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 800923c:	2800      	cmp	r0, #0
 800923e:	bfbc      	itt	lt
 8009240:	f500 407f 	addlt.w	r0, r0, #65280	; 0xff00
 8009244:	30ff      	addlt	r0, #255	; 0xff
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8009246:	428d      	cmp	r5, r1
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8009248:	ea4f 4020 	mov.w	r0, r0, asr #16
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 800924c:	dd01      	ble.n	8009252 <STC_ExecRamp+0x26>
      AllowedRange = false;
 800924e:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
    }
  }

  return AllowedRange;
}
 8009250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if ( hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit )
 8009252:	f9b4 1024 	ldrsh.w	r1, [r4, #36]	; 0x24
 8009256:	42a9      	cmp	r1, r5
 8009258:	dcf9      	bgt.n	800924e <STC_ExecRamp+0x22>
    else if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinAppPositiveMecSpeedUnit )
 800925a:	8c23      	ldrh	r3, [r4, #32]
 800925c:	429d      	cmp	r5, r3
 800925e:	da03      	bge.n	8009268 <STC_ExecRamp+0x3c>
      if ( hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit )
 8009260:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 8009264:	42ab      	cmp	r3, r5
 8009266:	dbf2      	blt.n	800924e <STC_ExecRamp+0x22>
    if ( hDurationms == 0u )
 8009268:	b9af      	cbnz	r7, 8009296 <STC_ExecRamp+0x6a>
      if ( pHandle->Mode == STC_SPEED_MODE )
 800926a:	7823      	ldrb	r3, [r4, #0]
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 800926c:	042d      	lsls	r5, r5, #16
      if ( pHandle->Mode == STC_SPEED_MODE )
 800926e:	2b01      	cmp	r3, #1
      pHandle->RampRemainingStep = 0u;
 8009270:	f04f 0300 	mov.w	r3, #0
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 8009274:	bf0c      	ite	eq
 8009276:	6065      	streq	r5, [r4, #4]
        pHandle->TorqueRef = ( int32_t )hTargetFinal * 65536;
 8009278:	60a5      	strne	r5, [r4, #8]
      pHandle->RampRemainingStep = 0u;
 800927a:	60e3      	str	r3, [r4, #12]
      pHandle->IncDecAmount = 0;
 800927c:	61a3      	str	r3, [r4, #24]
 800927e:	2001      	movs	r0, #1
}
 8009280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hCurrentReference = STC_GetTorqueRef( pHandle );
 8009282:	f7ff ffc7 	bl	8009214 <STC_GetTorqueRef>
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxPositiveTorque )
 8009286:	8ce6      	ldrh	r6, [r4, #38]	; 0x26
 8009288:	42b5      	cmp	r5, r6
 800928a:	dce0      	bgt.n	800924e <STC_ExecRamp+0x22>
    if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinNegativeTorque )
 800928c:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	; 0x28
 8009290:	42ab      	cmp	r3, r5
 8009292:	dcdc      	bgt.n	800924e <STC_ExecRamp+0x22>
 8009294:	e7e8      	b.n	8009268 <STC_ExecRamp+0x3c>
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 8009296:	8ba3      	ldrh	r3, [r4, #28]
      wAux /= 1000u;
 8009298:	4a07      	ldr	r2, [pc, #28]	; (80092b8 <STC_ExecRamp+0x8c>)
      pHandle->TargetFinal = hTargetFinal;
 800929a:	8065      	strh	r5, [r4, #2]
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 800929c:	fb07 f303 	mul.w	r3, r7, r3
      wAux /= 1000u;
 80092a0:	fba2 2303 	umull	r2, r3, r2, r3
 80092a4:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 80092a6:	3301      	adds	r3, #1
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 80092a8:	1a2d      	subs	r5, r5, r0
 80092aa:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep++;
 80092ac:	60e3      	str	r3, [r4, #12]
      wAux1 /= ( int32_t )pHandle->RampRemainingStep;
 80092ae:	fb95 f5f3 	sdiv	r5, r5, r3
      pHandle->IncDecAmount = wAux1;
 80092b2:	2001      	movs	r0, #1
 80092b4:	61a5      	str	r5, [r4, #24]
}
 80092b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092b8:	10624dd3 	.word	0x10624dd3

080092bc <STC_StopRamp>:
  * @retval none
  */
__weak void STC_StopRamp( SpeednTorqCtrl_Handle_t * pHandle )
{

  pHandle->RampRemainingStep = 0u;
 80092bc:	2300      	movs	r3, #0
 80092be:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 80092c0:	6183      	str	r3, [r0, #24]
}
 80092c2:	4770      	bx	lr

080092c4 <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference( SpeednTorqCtrl_Handle_t * pHandle )
{
 80092c4:	b570      	push	{r4, r5, r6, lr}
  int16_t hTargetSpeed;
  int16_t hError;

  if ( pHandle->Mode == STC_TORQUE_MODE )
  {
    wCurrentReference = pHandle->TorqueRef;
 80092c6:	e9d0 6101 	ldrd	r6, r1, [r0, #4]
  if ( pHandle->Mode == STC_TORQUE_MODE )
 80092ca:	7802      	ldrb	r2, [r0, #0]
    wCurrentReference = pHandle->SpeedRefUnitExt;
  }

  /* Update the speed reference or the torque reference according to the mode
     and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 80092cc:	68c3      	ldr	r3, [r0, #12]
    wCurrentReference = pHandle->TorqueRef;
 80092ce:	2a00      	cmp	r2, #0
 80092d0:	bf08      	it	eq
 80092d2:	460e      	moveq	r6, r1
  if ( pHandle->RampRemainingStep > 1u )
 80092d4:	2b01      	cmp	r3, #1
{
 80092d6:	4604      	mov	r4, r0
  if ( pHandle->RampRemainingStep > 1u )
 80092d8:	d90c      	bls.n	80092f4 <STC_CalcTorqueReference+0x30>
  {
    /* Increment/decrement the reference value. */
    wCurrentReference += pHandle->IncDecAmount;
 80092da:	6981      	ldr	r1, [r0, #24]
 80092dc:	440e      	add	r6, r1

    /* Decrement the number of remaining steps */
    pHandle->RampRemainingStep--;
 80092de:	3b01      	subs	r3, #1
 80092e0:	2e00      	cmp	r6, #0
 80092e2:	60c3      	str	r3, [r0, #12]
 80092e4:	4630      	mov	r0, r6
 80092e6:	db09      	blt.n	80092fc <STC_CalcTorqueReference+0x38>
 80092e8:	1405      	asrs	r5, r0, #16
  else
  {
    /* Do nothing. */
  }

  if ( pHandle->Mode == STC_SPEED_MODE )
 80092ea:	2a01      	cmp	r2, #1
 80092ec:	d00a      	beq.n	8009304 <STC_CalcTorqueReference+0x40>
    pHandle->SpeedRefUnitExt = wCurrentReference;
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
  }
  else
  {
    pHandle->TorqueRef = wCurrentReference;
 80092ee:	60a6      	str	r6, [r4, #8]
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 80092f0:	b228      	sxth	r0, r5
  }

  return hTorqueReference;
}
 80092f2:	bd70      	pop	{r4, r5, r6, pc}
  else if ( pHandle->RampRemainingStep == 1u )
 80092f4:	d012      	beq.n	800931c <STC_CalcTorqueReference+0x58>
 80092f6:	2e00      	cmp	r6, #0
 80092f8:	4630      	mov	r0, r6
 80092fa:	daf5      	bge.n	80092e8 <STC_CalcTorqueReference+0x24>
 80092fc:	f506 407f 	add.w	r0, r6, #65280	; 0xff00
 8009300:	30ff      	adds	r0, #255	; 0xff
 8009302:	e7f1      	b.n	80092e8 <STC_CalcTorqueReference+0x24>
    hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit( pHandle->SPD );
 8009304:	6960      	ldr	r0, [r4, #20]
 8009306:	f7ff ff21 	bl	800914c <SPD_GetAvrgMecSpeedUnit>
    hError = hTargetSpeed - hMeasuredSpeed;
 800930a:	1a28      	subs	r0, r5, r0
    hTorqueReference = PI_Controller( pHandle->PISpeed, ( int32_t )hError );
 800930c:	b201      	sxth	r1, r0
 800930e:	6920      	ldr	r0, [r4, #16]
 8009310:	f7fe fef0 	bl	80080f4 <PI_Controller>
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 8009314:	0403      	lsls	r3, r0, #16
 8009316:	e9c4 6301 	strd	r6, r3, [r4, #4]
}
 800931a:	bd70      	pop	{r4, r5, r6, pc}
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 800931c:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 8009320:	2300      	movs	r3, #0
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8009322:	042e      	lsls	r6, r5, #16
    pHandle->RampRemainingStep = 0u;
 8009324:	60c3      	str	r3, [r0, #12]
 8009326:	e7e0      	b.n	80092ea <STC_CalcTorqueReference+0x26>

08009328 <STC_GetMecSpeedRefUnitDefault>:
  *         expressed in tenths of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MecSpeedRefUnitDefault;
}
 8009328:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 800932c:	4770      	bx	lr
 800932e:	bf00      	nop

08009330 <STC_GetDefaultIqdref>:
  * @retval default values of Iqdref.
  */
__weak qd_t STC_GetDefaultIqdref( SpeednTorqCtrl_Handle_t * pHandle )
{
  qd_t IqdRefDefault;
  IqdRefDefault.q = pHandle->TorqueRefDefault;
 8009330:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
  IqdRefDefault.d = pHandle->IdrefDefault;
  return IqdRefDefault;
 8009334:	2200      	movs	r2, #0
 8009336:	b299      	uxth	r1, r3
 8009338:	f361 020f 	bfi	r2, r1, #0, #16
 800933c:	0c1b      	lsrs	r3, r3, #16
 800933e:	f363 421f 	bfi	r2, r3, #16, #16
{
 8009342:	b082      	sub	sp, #8
}
 8009344:	4610      	mov	r0, r2
 8009346:	b002      	add	sp, #8
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop

0800934c <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed( SpeednTorqCtrl_Handle_t * pHandle )
{
 800934c:	b510      	push	{r4, lr}
 800934e:	4604      	mov	r4, r0
  pHandle->SpeedRefUnitExt = ( int32_t )SPD_GetAvrgMecSpeedUnit( pHandle->SPD ) * ( int32_t )65536;
 8009350:	6940      	ldr	r0, [r0, #20]
 8009352:	f7ff fefb 	bl	800914c <SPD_GetAvrgMecSpeedUnit>
 8009356:	0400      	lsls	r0, r0, #16
 8009358:	6060      	str	r0, [r4, #4]
}
 800935a:	bd10      	pop	{r4, pc}

0800935c <STM_Init>:
  * @retval none.
  */
__weak void STM_Init( STM_Handle_t * pHandle )
{

  pHandle->bState = IDLE;
 800935c:	2300      	movs	r3, #0
 800935e:	7003      	strb	r3, [r0, #0]
  pHandle->hFaultNow = MC_NO_FAULTS;
 8009360:	f8c0 3002 	str.w	r3, [r0, #2]
  pHandle->hFaultOccurred = MC_NO_FAULTS;
}
 8009364:	4770      	bx	lr
 8009366:	bf00      	nop

08009368 <STM_FaultProcessing>:
  * @param hResetErrors Bit field reporting faults to be cleared
  * @retval State_t New state machine state after fault processing
  */
__weak State_t STM_FaultProcessing( STM_Handle_t * pHandle, uint16_t hSetErrors, uint16_t
                             hResetErrors )
{
 8009368:	b430      	push	{r4, r5}
  State_t LocalState =  pHandle->bState;

  /* Set current errors */
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 800936a:	8843      	ldrh	r3, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 800936c:	8885      	ldrh	r5, [r0, #4]
  State_t LocalState =  pHandle->bState;
 800936e:	7804      	ldrb	r4, [r0, #0]
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8009370:	430b      	orrs	r3, r1
 8009372:	ea23 0202 	bic.w	r2, r3, r2
 8009376:	b292      	uxth	r2, r2
  pHandle->hFaultOccurred |= hSetErrors;
 8009378:	4329      	orrs	r1, r5

  if ( LocalState == FAULT_NOW )
 800937a:	2c0a      	cmp	r4, #10
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 800937c:	8042      	strh	r2, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 800937e:	8081      	strh	r1, [r0, #4]
  if ( LocalState == FAULT_NOW )
 8009380:	d008      	beq.n	8009394 <STM_FaultProcessing+0x2c>
      LocalState = FAULT_OVER;
    }
  }
  else
  {
    if ( pHandle->hFaultNow != MC_NO_FAULTS )
 8009382:	b912      	cbnz	r2, 800938a <STM_FaultProcessing+0x22>
      LocalState = FAULT_NOW;
    }
  }

  return ( LocalState );
}
 8009384:	4620      	mov	r0, r4
 8009386:	bc30      	pop	{r4, r5}
 8009388:	4770      	bx	lr
      pHandle->bState = FAULT_NOW;
 800938a:	240a      	movs	r4, #10
 800938c:	7004      	strb	r4, [r0, #0]
}
 800938e:	4620      	mov	r0, r4
 8009390:	bc30      	pop	{r4, r5}
 8009392:	4770      	bx	lr
    if ( pHandle->hFaultNow == MC_NO_FAULTS )
 8009394:	2a00      	cmp	r2, #0
 8009396:	d1f5      	bne.n	8009384 <STM_FaultProcessing+0x1c>
      pHandle->bState = FAULT_OVER;
 8009398:	240b      	movs	r4, #11
 800939a:	7004      	strb	r4, [r0, #0]
}
 800939c:	4620      	mov	r0, r4
 800939e:	bc30      	pop	{r4, r5}
 80093a0:	4770      	bx	lr
 80093a2:	bf00      	nop

080093a4 <STM_NextState>:
{
 80093a4:	b508      	push	{r3, lr}
 80093a6:	7803      	ldrb	r3, [r0, #0]
 80093a8:	2b14      	cmp	r3, #20
 80093aa:	d810      	bhi.n	80093ce <STM_NextState+0x2a>
 80093ac:	e8df f003 	tbb	[pc, r3]
 80093b0:	240d545e 	.word	0x240d545e
 80093b4:	390d352e 	.word	0x390d352e
 80093b8:	0f0f3f3c 	.word	0x0f0f3f3c
 80093bc:	47650b44 	.word	0x47650b44
 80093c0:	504d1b4a 	.word	0x504d1b4a
 80093c4:	5b          	.byte	0x5b
 80093c5:	00          	.byte	0x00
      if ( ( bState == ALIGN_OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 80093c6:	290e      	cmp	r1, #14
 80093c8:	d013      	beq.n	80093f2 <STM_NextState+0x4e>
      if ( bState == ANY_STOP )
 80093ca:	2907      	cmp	r1, #7
 80093cc:	d011      	beq.n	80093f2 <STM_NextState+0x4e>
 80093ce:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 80093d2:	2b01      	cmp	r3, #1
 80093d4:	d018      	beq.n	8009408 <STM_NextState+0x64>
 80093d6:	2907      	cmp	r1, #7
 80093d8:	d016      	beq.n	8009408 <STM_NextState+0x64>
      STM_FaultProcessing( pHandle, MC_SW_ERROR, 0u );
 80093da:	2200      	movs	r2, #0
 80093dc:	2180      	movs	r1, #128	; 0x80
 80093de:	f7ff ffc3 	bl	8009368 <STM_FaultProcessing>
 80093e2:	2000      	movs	r0, #0
}
 80093e4:	bd08      	pop	{r3, pc}
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) || ( bState == WAIT_STOP_MOTOR ) )
 80093e6:	2914      	cmp	r1, #20
 80093e8:	d8f1      	bhi.n	80093ce <STM_NextState+0x2a>
 80093ea:	4b26      	ldr	r3, [pc, #152]	; (8009484 <STM_NextState+0xe0>)
 80093ec:	40cb      	lsrs	r3, r1
 80093ee:	07db      	lsls	r3, r3, #31
 80093f0:	d5ed      	bpl.n	80093ce <STM_NextState+0x2a>
    pHandle->bState = bNewState;
 80093f2:	7001      	strb	r1, [r0, #0]
 80093f4:	2001      	movs	r0, #1
}
 80093f6:	bd08      	pop	{r3, pc}
           ( bState == OFFSET_CALIB ) || ( bState == IDLE_ALIGNMENT ) )
 80093f8:	2911      	cmp	r1, #17
 80093fa:	d8ee      	bhi.n	80093da <STM_NextState+0x36>
 80093fc:	4b22      	ldr	r3, [pc, #136]	; (8009488 <STM_NextState+0xe4>)
 80093fe:	40cb      	lsrs	r3, r1
 8009400:	07da      	lsls	r2, r3, #31
 8009402:	d4f6      	bmi.n	80093f2 <STM_NextState+0x4e>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8009404:	2903      	cmp	r1, #3
 8009406:	d1e8      	bne.n	80093da <STM_NextState+0x36>
 8009408:	2000      	movs	r0, #0
}
 800940a:	bd08      	pop	{r3, pc}
      if ( ( bState == SWITCH_OVER ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 800940c:	2913      	cmp	r1, #19
 800940e:	d0f0      	beq.n	80093f2 <STM_NextState+0x4e>
 8009410:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 8009414:	2b05      	cmp	r3, #5
 8009416:	d1dc      	bne.n	80093d2 <STM_NextState+0x2e>
 8009418:	e7eb      	b.n	80093f2 <STM_NextState+0x4e>
      if ( ( bState == RUN ) || ( bState == ANY_STOP ) )
 800941a:	1f8b      	subs	r3, r1, #6
 800941c:	2b01      	cmp	r3, #1
 800941e:	d8d6      	bhi.n	80093ce <STM_NextState+0x2a>
 8009420:	e7e7      	b.n	80093f2 <STM_NextState+0x4e>
      if ( bState == STOP )
 8009422:	2908      	cmp	r1, #8
 8009424:	d1d3      	bne.n	80093ce <STM_NextState+0x2a>
 8009426:	e7e4      	b.n	80093f2 <STM_NextState+0x4e>
      if ( bState == STOP_IDLE )
 8009428:	2909      	cmp	r1, #9
 800942a:	d1d0      	bne.n	80093ce <STM_NextState+0x2a>
 800942c:	e7e1      	b.n	80093f2 <STM_NextState+0x4e>
      if ( ( bState == IDLE ) || ( bState == ICLWAIT ) )
 800942e:	2900      	cmp	r1, #0
 8009430:	d0df      	beq.n	80093f2 <STM_NextState+0x4e>
 8009432:	290c      	cmp	r1, #12
 8009434:	d1cb      	bne.n	80093ce <STM_NextState+0x2a>
 8009436:	e7dc      	b.n	80093f2 <STM_NextState+0x4e>
      if ( bState == IDLE )
 8009438:	2900      	cmp	r1, #0
 800943a:	d0da      	beq.n	80093f2 <STM_NextState+0x4e>
 800943c:	e7c7      	b.n	80093ce <STM_NextState+0x2a>
      if ( ( bState == ALIGNMENT ) || ( bState == ANY_STOP ) )
 800943e:	2902      	cmp	r1, #2
 8009440:	d1c3      	bne.n	80093ca <STM_NextState+0x26>
 8009442:	e7d6      	b.n	80093f2 <STM_NextState+0x4e>
      if ( ( bState == OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8009444:	2911      	cmp	r1, #17
 8009446:	d1c0      	bne.n	80093ca <STM_NextState+0x26>
 8009448:	e7d3      	b.n	80093f2 <STM_NextState+0x4e>
      if ( ( bState == START ) || ( bState == ANY_STOP ) )
 800944a:	2904      	cmp	r1, #4
 800944c:	d1bd      	bne.n	80093ca <STM_NextState+0x26>
 800944e:	e7d0      	b.n	80093f2 <STM_NextState+0x4e>
      if ( ( bState == START ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8009450:	1f0b      	subs	r3, r1, #4
 8009452:	2b01      	cmp	r3, #1
 8009454:	d8b9      	bhi.n	80093ca <STM_NextState+0x26>
 8009456:	e7cc      	b.n	80093f2 <STM_NextState+0x4e>
      if ( ( bState == ANY_STOP ) || ( bState == ALIGN_CHARGE_BOOT_CAP )
 8009458:	2907      	cmp	r1, #7
 800945a:	d0ca      	beq.n	80093f2 <STM_NextState+0x4e>
 800945c:	f1a1 030d 	sub.w	r3, r1, #13
 8009460:	2b01      	cmp	r3, #1
 8009462:	d8b4      	bhi.n	80093ce <STM_NextState+0x2a>
 8009464:	e7c5      	b.n	80093f2 <STM_NextState+0x4e>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) )
 8009466:	2912      	cmp	r1, #18
 8009468:	d1af      	bne.n	80093ca <STM_NextState+0x26>
 800946a:	e7c2      	b.n	80093f2 <STM_NextState+0x4e>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 800946c:	f001 03fd 	and.w	r3, r1, #253	; 0xfd
 8009470:	2b01      	cmp	r3, #1
 8009472:	d0be      	beq.n	80093f2 <STM_NextState+0x4e>
           || ( bState == ICLWAIT ) )
 8009474:	290c      	cmp	r1, #12
 8009476:	d1ae      	bne.n	80093d6 <STM_NextState+0x32>
 8009478:	e7bb      	b.n	80093f2 <STM_NextState+0x4e>
      if ( ( bState == ALIGN_CLEAR ) || ( bState == ANY_STOP ) )
 800947a:	f001 03f7 	and.w	r3, r1, #247	; 0xf7
 800947e:	2b07      	cmp	r3, #7
 8009480:	d1a5      	bne.n	80093ce <STM_NextState+0x2a>
 8009482:	e7b6      	b.n	80093f2 <STM_NextState+0x4e>
 8009484:	00140080 	.word	0x00140080
 8009488:	00030092 	.word	0x00030092

0800948c <STM_GetState>:
  * @retval State_t Current state machine state
  */
__weak State_t STM_GetState( STM_Handle_t * pHandle )
{
  return ( pHandle->bState );
}
 800948c:	7800      	ldrb	r0, [r0, #0]
 800948e:	4770      	bx	lr

08009490 <STM_FaultAcknowledged>:
  */
__weak bool STM_FaultAcknowledged( STM_Handle_t * pHandle )
{
  bool bToBeReturned = false;

  if ( pHandle->bState == FAULT_OVER )
 8009490:	7803      	ldrb	r3, [r0, #0]
 8009492:	2b0b      	cmp	r3, #11
 8009494:	d001      	beq.n	800949a <STM_FaultAcknowledged+0xa>
  bool bToBeReturned = false;
 8009496:	2000      	movs	r0, #0
    pHandle->hFaultOccurred = MC_NO_FAULTS;
    bToBeReturned = true;
  }

  return ( bToBeReturned );
}
 8009498:	4770      	bx	lr
    pHandle->bState = STOP_IDLE;
 800949a:	2209      	movs	r2, #9
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 800949c:	2300      	movs	r3, #0
    pHandle->bState = STOP_IDLE;
 800949e:	7002      	strb	r2, [r0, #0]
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 80094a0:	8083      	strh	r3, [r0, #4]
    bToBeReturned = true;
 80094a2:	2001      	movs	r0, #1
 80094a4:	4770      	bx	lr
 80094a6:	bf00      	nop

080094a8 <STM_GetFaultState>:
  */
__weak uint32_t STM_GetFaultState( STM_Handle_t * pHandle )
{
  uint32_t LocalFaultState;

  LocalFaultState = ( uint32_t )( pHandle->hFaultOccurred );
 80094a8:	8883      	ldrh	r3, [r0, #4]
  LocalFaultState |= ( uint32_t )( pHandle->hFaultNow ) << 16;
 80094aa:	8840      	ldrh	r0, [r0, #2]

  return LocalFaultState;
}
 80094ac:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop

080094b4 <__libc_init_array>:
 80094b4:	b570      	push	{r4, r5, r6, lr}
 80094b6:	4d0d      	ldr	r5, [pc, #52]	; (80094ec <__libc_init_array+0x38>)
 80094b8:	4c0d      	ldr	r4, [pc, #52]	; (80094f0 <__libc_init_array+0x3c>)
 80094ba:	1b64      	subs	r4, r4, r5
 80094bc:	10a4      	asrs	r4, r4, #2
 80094be:	2600      	movs	r6, #0
 80094c0:	42a6      	cmp	r6, r4
 80094c2:	d109      	bne.n	80094d8 <__libc_init_array+0x24>
 80094c4:	4d0b      	ldr	r5, [pc, #44]	; (80094f4 <__libc_init_array+0x40>)
 80094c6:	4c0c      	ldr	r4, [pc, #48]	; (80094f8 <__libc_init_array+0x44>)
 80094c8:	f000 f82e 	bl	8009528 <_init>
 80094cc:	1b64      	subs	r4, r4, r5
 80094ce:	10a4      	asrs	r4, r4, #2
 80094d0:	2600      	movs	r6, #0
 80094d2:	42a6      	cmp	r6, r4
 80094d4:	d105      	bne.n	80094e2 <__libc_init_array+0x2e>
 80094d6:	bd70      	pop	{r4, r5, r6, pc}
 80094d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80094dc:	4798      	blx	r3
 80094de:	3601      	adds	r6, #1
 80094e0:	e7ee      	b.n	80094c0 <__libc_init_array+0xc>
 80094e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80094e6:	4798      	blx	r3
 80094e8:	3601      	adds	r6, #1
 80094ea:	e7f2      	b.n	80094d2 <__libc_init_array+0x1e>
 80094ec:	08009910 	.word	0x08009910
 80094f0:	08009910 	.word	0x08009910
 80094f4:	08009910 	.word	0x08009910
 80094f8:	08009914 	.word	0x08009914

080094fc <memcpy>:
 80094fc:	440a      	add	r2, r1
 80094fe:	4291      	cmp	r1, r2
 8009500:	f100 33ff 	add.w	r3, r0, #4294967295
 8009504:	d100      	bne.n	8009508 <memcpy+0xc>
 8009506:	4770      	bx	lr
 8009508:	b510      	push	{r4, lr}
 800950a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800950e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009512:	4291      	cmp	r1, r2
 8009514:	d1f9      	bne.n	800950a <memcpy+0xe>
 8009516:	bd10      	pop	{r4, pc}

08009518 <memset>:
 8009518:	4402      	add	r2, r0
 800951a:	4603      	mov	r3, r0
 800951c:	4293      	cmp	r3, r2
 800951e:	d100      	bne.n	8009522 <memset+0xa>
 8009520:	4770      	bx	lr
 8009522:	f803 1b01 	strb.w	r1, [r3], #1
 8009526:	e7f9      	b.n	800951c <memset+0x4>

08009528 <_init>:
 8009528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800952a:	bf00      	nop
 800952c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800952e:	bc08      	pop	{r3}
 8009530:	469e      	mov	lr, r3
 8009532:	4770      	bx	lr

08009534 <_fini>:
 8009534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009536:	bf00      	nop
 8009538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800953a:	bc08      	pop	{r3}
 800953c:	469e      	mov	lr, r3
 800953e:	4770      	bx	lr
