// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_read_data_stitching_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txBufferReadData_internal_dout,
        txBufferReadData_internal_empty_n,
        txBufferReadData_internal_read,
        memAccessBreakdown2txPkgStitcher_dout,
        memAccessBreakdown2txPkgStitcher_empty_n,
        memAccessBreakdown2txPkgStitcher_read,
        txBufferReadDataStitched_din,
        txBufferReadDataStitched_full_n,
        txBufferReadDataStitched_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] txBufferReadData_internal_dout;
input   txBufferReadData_internal_empty_n;
output   txBufferReadData_internal_read;
input  [0:0] memAccessBreakdown2txPkgStitcher_dout;
input   memAccessBreakdown2txPkgStitcher_empty_n;
output   memAccessBreakdown2txPkgStitcher_read;
output  [1023:0] txBufferReadDataStitched_din;
input   txBufferReadDataStitched_full_n;
output   txBufferReadDataStitched_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txBufferReadData_internal_read;
reg memAccessBreakdown2txPkgStitcher_read;
reg[1023:0] txBufferReadDataStitched_din;
reg txBufferReadDataStitched_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [2:0] state_load_load_fu_909_p1;
wire   [0:0] grp_nbreadreq_fu_396_p3;
reg    ap_predicate_op29_read_state1;
reg    ap_predicate_op127_read_state1;
reg    ap_predicate_op134_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_410_p3;
reg    ap_predicate_op217_read_state1;
reg    ap_predicate_op219_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] state_load_reg_2037;
reg   [0:0] tmp_18_i_reg_2081;
reg    ap_predicate_op368_write_state2;
reg   [0:0] tmp_17_i_reg_2183;
reg    ap_predicate_op389_write_state2;
reg   [0:0] tmp_i_270_reg_2190;
reg   [0:0] tmp_last_V_3_reg_2194;
reg    ap_predicate_op390_write_state2;
reg   [0:0] pkgNeedsMerge_load_reg_2041;
reg    ap_predicate_op392_write_state2;
reg   [0:0] tmp_269_reg_2198;
reg    ap_predicate_op397_write_state2;
reg   [0:0] tmp_i_reg_2202;
reg   [0:0] tmp_19_i_reg_2206;
reg   [0:0] tmp_last_V_reg_2214;
reg    ap_predicate_op402_write_state2;
reg   [0:0] memAccessBreakdown2txPkgStitcher_read_reg_2210;
reg    ap_predicate_op404_write_state2;
reg   [0:0] tmp_270_reg_2218;
reg    ap_predicate_op409_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] state;
reg   [0:0] pkgNeedsMerge;
reg   [7:0] offset_V_1;
reg   [511:0] prevWord_data_V_6;
reg   [63:0] prevWord_keep_V_1;
reg    memAccessBreakdown2txPkgStitcher_blk_n;
wire    ap_block_pp0_stage0;
reg    txBufferReadData_internal_blk_n;
reg    txBufferReadDataStitched_blk_n;
reg   [1023:0] reg_884;
wire   [63:0] grp_fu_846_p4;
reg   [63:0] reg_889;
wire   [0:0] pkgNeedsMerge_load_load_fu_913_p1;
wire   [9:0] sub_ln674_fu_948_p2;
reg   [9:0] sub_ln674_reg_2045;
wire   [9:0] sub_ln414_fu_958_p2;
reg   [9:0] sub_ln414_reg_2050;
wire   [6:0] sub_ln674_2_fu_974_p2;
reg   [6:0] sub_ln674_2_reg_2055;
wire   [6:0] sub_ln414_5_fu_984_p2;
reg   [6:0] sub_ln414_5_reg_2060;
wire   [0:0] icmp_ln391_fu_994_p2;
reg   [0:0] icmp_ln391_reg_2065;
wire   [6:0] trunc_ln391_fu_1000_p1;
reg   [6:0] trunc_ln391_reg_2071;
wire   [6:0] sub_ln391_fu_1004_p2;
reg   [6:0] sub_ln391_reg_2076;
wire   [9:0] sub_ln674_3_fu_1044_p2;
reg   [9:0] sub_ln674_3_reg_2088;
wire   [9:0] sub_ln414_6_fu_1054_p2;
reg   [9:0] sub_ln414_6_reg_2093;
wire   [6:0] sub_ln674_4_fu_1070_p2;
reg   [6:0] sub_ln674_4_reg_2098;
wire   [6:0] sub_ln414_7_fu_1080_p2;
reg   [6:0] sub_ln414_7_reg_2103;
wire   [0:0] icmp_ln414_fu_1122_p2;
reg   [0:0] icmp_ln414_reg_2108;
wire   [511:0] shl_ln414_fu_1184_p2;
reg   [511:0] shl_ln414_reg_2113;
wire   [511:0] and_ln414_fu_1202_p2;
reg   [511:0] and_ln414_reg_2119;
wire   [0:0] icmp_ln414_2_fu_1258_p2;
reg   [0:0] icmp_ln414_2_reg_2125;
wire   [6:0] trunc_ln414_4_fu_1264_p1;
reg   [6:0] trunc_ln414_4_reg_2132;
wire   [6:0] sub_ln414_11_fu_1282_p2;
reg   [6:0] sub_ln414_11_reg_2137;
wire   [63:0] shl_ln414_8_fu_1292_p2;
reg   [63:0] shl_ln414_8_reg_2142;
wire   [0:0] sendWord_last_V_fu_1314_p2;
reg   [0:0] sendWord_last_V_reg_2148;
wire   [9:0] sub_ln674_9_fu_1396_p2;
reg   [9:0] sub_ln674_9_reg_2153;
wire   [511:0] lshr_ln674_15_fu_1406_p2;
reg   [511:0] lshr_ln674_15_reg_2158;
wire   [9:0] sub_ln414_12_fu_1416_p2;
reg   [9:0] sub_ln414_12_reg_2163;
wire   [6:0] sub_ln674_12_fu_1498_p2;
reg   [6:0] sub_ln674_12_reg_2168;
wire   [63:0] lshr_ln674_17_fu_1508_p2;
reg   [63:0] lshr_ln674_17_reg_2173;
wire   [6:0] sub_ln414_13_fu_1518_p2;
reg   [6:0] sub_ln414_13_reg_2178;
wire   [0:0] grp_fu_856_p3;
wire   [0:0] grp_fu_864_p3;
wire   [0:0] memAccessBreakdown2txPkgStitcher_read_read_fu_418_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130;
wire   [7:0] ap_phi_reg_pp0_iter0_ref_tmp11_0_i_reg_431;
reg   [7:0] ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130;
wire   [7:0] ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_631;
wire   [2:0] select_ln1367_fu_1524_p3;
wire   [511:0] p_Result_s_fu_1922_p2;
wire   [511:0] trunc_ln1331_fu_2002_p1;
wire   [511:0] trunc_ln1291_fu_2027_p1;
wire   [63:0] p_Result_158_fu_1975_p2;
wire   [1023:0] zext_ln174_fu_1690_p1;
reg    ap_block_pp0_stage0_01001;
wire   [1023:0] p_s_fu_1869_p5;
wire   [1023:0] p_7_fu_1991_p4;
wire   [1023:0] p_8_fu_2016_p4;
wire   [10:0] shl_ln_fu_926_p3;
wire   [11:0] zext_ln1377_1_fu_934_p1;
wire   [11:0] add_ln1377_fu_938_p2;
wire   [9:0] trunc_ln674_fu_944_p1;
wire   [9:0] trunc_ln414_fu_954_p1;
wire   [8:0] zext_ln1377_fu_922_p1;
wire   [8:0] add_ln1378_fu_964_p2;
wire   [6:0] trunc_ln674_2_fu_970_p1;
wire   [6:0] trunc_ln414_1_fu_980_p1;
wire   [1:0] grp_fu_831_p4;
wire   [25:0] zext_ln391_fu_990_p1;
wire   [10:0] shl_ln2_fu_1022_p3;
wire   [11:0] zext_ln1354_fu_1030_p1;
wire   [11:0] add_ln1354_fu_1034_p2;
wire   [9:0] trunc_ln674_3_fu_1040_p1;
wire   [9:0] trunc_ln414_2_fu_1050_p1;
wire   [8:0] zext_ln1347_fu_1014_p1;
wire   [8:0] add_ln1355_fu_1060_p2;
wire   [6:0] trunc_ln674_4_fu_1066_p1;
wire   [6:0] trunc_ln414_3_fu_1076_p1;
wire   [11:0] sub_ln1347_fu_1086_p2;
wire   [9:0] trunc_ln1357_fu_1092_p1;
wire   [9:0] sub_ln674_5_fu_1096_p2;
wire   [511:0] zext_ln674_13_fu_1102_p1;
wire   [511:0] tmp_data_V_fu_1010_p1;
wire   [511:0] lshr_ln674_13_fu_1106_p2;
wire   [22:0] zext_ln414_20_fu_1118_p1;
wire   [6:0] trunc_ln1347_fu_1018_p1;
wire   [9:0] tmp_260_fu_1128_p3;
wire   [9:0] sub_ln414_8_fu_1136_p2;
wire   [9:0] sub_ln414_9_fu_1158_p2;
wire   [9:0] select_ln414_11_fu_1150_p3;
wire   [9:0] select_ln414_fu_1142_p3;
wire   [9:0] select_ln414_12_fu_1164_p3;
wire   [511:0] p_Result_163_fu_1112_p2;
wire   [511:0] zext_ln414_21_fu_1172_p1;
wire   [511:0] zext_ln414_22_fu_1176_p1;
wire   [511:0] zext_ln414_23_fu_1180_p1;
wire   [511:0] shl_ln414_7_fu_1190_p2;
wire   [511:0] lshr_ln414_10_fu_1196_p2;
wire  signed [8:0] bvh_d_index_fu_1208_p2;
wire   [6:0] trunc_ln1358_fu_1218_p1;
wire   [6:0] sub_ln674_6_fu_1222_p2;
wire   [63:0] zext_ln674_14_fu_1228_p1;
wire   [63:0] lshr_ln674_14_fu_1232_p2;
wire   [1:0] tmp_262_fu_1244_p4;
wire   [25:0] zext_ln414_24_fu_1254_p1;
wire   [6:0] sub_ln414_10_fu_1268_p2;
wire   [6:0] select_ln414_15_fu_1274_p3;
wire   [63:0] p_Result_165_fu_1238_p2;
wire   [63:0] zext_ln414_25_fu_1288_p1;
wire  signed [31:0] sext_ln1358_fu_1214_p1;
wire   [63:0] zext_ln819_fu_1298_p1;
wire   [63:0] shl_ln819_fu_1302_p2;
wire   [63:0] and_ln819_fu_1308_p2;
wire   [2:0] tmp_264_fu_1320_p4;
wire  signed [22:0] sext_ln674_fu_1330_p1;
wire   [9:0] trunc_ln674_5_fu_1340_p1;
wire   [0:0] icmp_ln674_fu_1334_p2;
wire   [9:0] add_ln674_fu_1354_p2;
wire   [9:0] sub_ln674_8_fu_1366_p2;
reg   [511:0] tmp_265_fu_1344_p4;
wire   [9:0] sub_ln674_7_fu_1360_p2;
wire   [9:0] select_ln674_fu_1372_p3;
wire   [9:0] select_ln674_2_fu_1388_p3;
wire   [511:0] select_ln674_1_fu_1380_p3;
wire   [511:0] zext_ln674_15_fu_1402_p1;
wire   [9:0] trunc_ln414_5_fu_1412_p1;
wire   [2:0] tmp_266_fu_1422_p4;
wire  signed [25:0] sext_ln674_1_fu_1432_p1;
wire   [6:0] trunc_ln674_6_fu_1442_p1;
wire   [0:0] icmp_ln674_1_fu_1436_p2;
wire   [6:0] add_ln674_1_fu_1456_p2;
wire   [6:0] sub_ln674_11_fu_1468_p2;
reg   [63:0] tmp_267_fu_1446_p4;
wire   [6:0] sub_ln674_10_fu_1462_p2;
wire   [6:0] select_ln674_3_fu_1474_p3;
wire   [6:0] select_ln674_5_fu_1490_p3;
wire   [63:0] select_ln674_4_fu_1482_p3;
wire   [63:0] zext_ln674_17_fu_1504_p1;
wire   [6:0] trunc_ln414_6_fu_1514_p1;
wire   [511:0] zext_ln674_fu_1570_p1;
wire   [511:0] lshr_ln674_fu_1573_p2;
wire   [511:0] zext_ln414_fu_1585_p1;
wire   [511:0] p_Result_169_fu_1579_p2;
wire   [511:0] lshr_ln414_fu_1588_p2;
wire   [63:0] zext_ln674_10_fu_1600_p1;
wire   [63:0] lshr_ln674_10_fu_1603_p2;
wire   [63:0] zext_ln414_17_fu_1615_p1;
wire   [63:0] p_Result_171_fu_1609_p2;
wire   [63:0] lshr_ln414_7_fu_1618_p2;
wire   [6:0] select_ln391_fu_1630_p3;
wire   [6:0] select_ln391_1_fu_1636_p3;
wire   [63:0] zext_ln391_1_fu_1642_p1;
wire   [63:0] zext_ln391_2_fu_1646_p1;
wire   [63:0] shl_ln391_fu_1650_p2;
wire   [63:0] lshr_ln391_fu_1656_p2;
wire   [63:0] and_ln391_fu_1662_p2;
wire   [63:0] p_Result_172_fu_1624_p2;
wire   [63:0] xor_ln391_fu_1668_p2;
wire   [63:0] p_Result_173_fu_1674_p2;
wire   [511:0] p_Result_170_fu_1594_p2;
wire   [576:0] or_ln_fu_1680_p4;
wire   [511:0] zext_ln674_11_fu_1695_p1;
wire   [511:0] lshr_ln674_11_fu_1698_p2;
wire   [511:0] zext_ln414_18_fu_1710_p1;
wire   [511:0] p_Result_159_fu_1704_p2;
wire   [511:0] lshr_ln414_8_fu_1713_p2;
wire   [63:0] zext_ln674_12_fu_1725_p1;
wire   [63:0] lshr_ln674_12_fu_1728_p2;
wire   [63:0] zext_ln414_19_fu_1740_p1;
wire   [63:0] p_Result_161_fu_1734_p2;
wire   [63:0] lshr_ln414_9_fu_1743_p2;
reg   [511:0] tmp_261_fu_1755_p4;
wire   [511:0] p_Result_160_fu_1719_p2;
wire   [511:0] xor_ln414_fu_1770_p2;
wire   [511:0] select_ln414_13_fu_1764_p3;
wire   [511:0] and_ln414_13_fu_1775_p2;
wire   [511:0] and_ln414_14_fu_1781_p2;
wire   [6:0] select_ln414_14_fu_1792_p3;
wire   [6:0] select_ln414_16_fu_1798_p3;
reg   [63:0] tmp_263_fu_1812_p4;
wire   [63:0] zext_ln414_26_fu_1804_p1;
wire   [63:0] zext_ln414_27_fu_1808_p1;
wire   [63:0] shl_ln414_9_fu_1827_p2;
wire   [63:0] lshr_ln414_11_fu_1833_p2;
wire   [63:0] and_ln414_15_fu_1839_p2;
wire   [63:0] p_Result_162_fu_1749_p2;
wire   [63:0] xor_ln414_2_fu_1845_p2;
wire   [63:0] select_ln414_17_fu_1821_p3;
wire   [63:0] and_ln414_16_fu_1851_p2;
wire   [63:0] and_ln414_17_fu_1857_p2;
wire   [63:0] p_Result_166_fu_1863_p2;
wire   [511:0] p_Result_164_fu_1786_p2;
wire   [511:0] zext_ln674_16_fu_1881_p1;
wire   [511:0] lshr_ln674_16_fu_1884_p2;
wire   [511:0] zext_ln414_28_fu_1895_p1;
wire   [511:0] lshr_ln414_12_fu_1898_p2;
wire   [511:0] xor_ln414_3_fu_1904_p2;
wire   [511:0] p_Result_167_fu_1890_p2;
wire   [511:0] and_ln414_18_fu_1910_p2;
wire   [511:0] and_ln414_19_fu_1916_p2;
wire   [63:0] zext_ln674_18_fu_1934_p1;
wire   [63:0] lshr_ln674_18_fu_1937_p2;
wire   [63:0] zext_ln414_29_fu_1948_p1;
wire   [63:0] lshr_ln414_13_fu_1951_p2;
wire   [63:0] xor_ln414_4_fu_1957_p2;
wire   [63:0] p_Result_168_fu_1943_p2;
wire   [63:0] and_ln414_20_fu_1963_p2;
wire   [63:0] and_ln414_21_fu_1969_p2;
wire   [446:0] grp_fu_893_p4;
wire   [575:0] trunc_ln174_fu_1987_p1;
wire   [575:0] trunc_ln174_5_fu_2012_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1889;
reg    ap_condition_72;
reg    ap_condition_1896;
reg    ap_condition_146;
reg    ap_condition_1001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 state = 3'd0;
#0 pkgNeedsMerge = 1'd0;
#0 offset_V_1 = 8'd0;
#0 prevWord_data_V_6 = 512'd0;
#0 prevWord_keep_V_1 = 64'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1896)) begin
        if (((tmp_i_nbreadreq_fu_410_p3 == 1'd1) & (state == 3'd0))) begin
            offset_V_1 <= ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130;
        end else if ((state == 3'd1)) begin
            offset_V_1 <= ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1001)) begin
        if ((1'b1 == ap_condition_146)) begin
            prevWord_data_V_6 <= trunc_ln1291_fu_2027_p1;
        end else if (((state_load_reg_2037 == 3'd1) & (tmp_i_270_reg_2190 == 1'd1))) begin
            prevWord_data_V_6 <= trunc_ln1331_fu_2002_p1;
        end else if (((tmp_18_i_reg_2081 == 1'd1) & (state_load_reg_2037 == 3'd2))) begin
            prevWord_data_V_6 <= p_Result_s_fu_1922_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((state_load_reg_2037 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_19_i_reg_2206 == 1'd1) & (tmp_i_reg_2202 == 1'd1)) | ((state_load_reg_2037 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_270_reg_2190 == 1'd1)))) begin
        prevWord_keep_V_1 <= reg_889;
    end else if (((tmp_18_i_reg_2081 == 1'd1) & (state_load_reg_2037 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        prevWord_keep_V_1 <= p_Result_158_fu_1975_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_410_p3 == 1'd1) & (grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd0) & (grp_fu_856_p3 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state <= 3'd1;
    end else if ((((tmp_i_nbreadreq_fu_410_p3 == 1'd1) & (grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd0) & (memAccessBreakdown2txPkgStitcher_read_read_fu_418_p2 == 1'd1) & (grp_fu_864_p3 == 1'd1) & (grp_fu_856_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd1) & (grp_fu_864_p3 == 1'd1) & (grp_fu_856_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_913_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state <= 3'd3;
    end else if ((((tmp_i_nbreadreq_fu_410_p3 == 1'd1) & (grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd0) & (memAccessBreakdown2txPkgStitcher_read_read_fu_418_p2 == 1'd1) & (grp_fu_864_p3 == 1'd0) & (grp_fu_856_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd1) & (grp_fu_864_p3 == 1'd0) & (grp_fu_856_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_913_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state <= 3'd2;
    end else if (((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd2) & (grp_fu_856_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state <= select_ln1367_fu_1524_p3;
    end else if ((((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd1) & (grp_fu_856_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_913_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd3) & (grp_fu_856_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_load_load_fu_909_p1 == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln414_reg_2119 <= and_ln414_fu_1202_p2;
        icmp_ln414_2_reg_2125 <= icmp_ln414_2_fu_1258_p2;
        icmp_ln414_reg_2108 <= icmp_ln414_fu_1122_p2;
        lshr_ln674_15_reg_2158 <= lshr_ln674_15_fu_1406_p2;
        lshr_ln674_17_reg_2173 <= lshr_ln674_17_fu_1508_p2;
        sendWord_last_V_reg_2148 <= sendWord_last_V_fu_1314_p2;
        shl_ln414_8_reg_2142 <= shl_ln414_8_fu_1292_p2;
        shl_ln414_reg_2113 <= shl_ln414_fu_1184_p2;
        sub_ln414_11_reg_2137 <= sub_ln414_11_fu_1282_p2;
        sub_ln414_12_reg_2163[9 : 3] <= sub_ln414_12_fu_1416_p2[9 : 3];
        sub_ln414_13_reg_2178 <= sub_ln414_13_fu_1518_p2;
        sub_ln414_6_reg_2093[9 : 3] <= sub_ln414_6_fu_1054_p2[9 : 3];
        sub_ln414_7_reg_2103 <= sub_ln414_7_fu_1080_p2;
        sub_ln674_12_reg_2168 <= sub_ln674_12_fu_1498_p2;
        sub_ln674_3_reg_2088[9 : 3] <= sub_ln674_3_fu_1044_p2[9 : 3];
        sub_ln674_4_reg_2098 <= sub_ln674_4_fu_1070_p2;
        sub_ln674_9_reg_2153[9 : 1] <= sub_ln674_9_fu_1396_p2[9 : 1];
        trunc_ln414_4_reg_2132 <= trunc_ln414_4_fu_1264_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((state_load_load_fu_909_p1 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln391_reg_2065 <= icmp_ln391_fu_994_p2;
        sub_ln391_reg_2076 <= sub_ln391_fu_1004_p2;
        sub_ln414_5_reg_2060 <= sub_ln414_5_fu_984_p2;
        sub_ln414_reg_2050[9 : 3] <= sub_ln414_fu_958_p2[9 : 3];
        sub_ln674_2_reg_2055 <= sub_ln674_2_fu_974_p2;
        sub_ln674_reg_2045[9 : 3] <= sub_ln674_fu_948_p2[9 : 3];
        trunc_ln391_reg_2071 <= trunc_ln391_fu_1000_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op217_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        memAccessBreakdown2txPkgStitcher_read_reg_2210 <= memAccessBreakdown2txPkgStitcher_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_410_p3 == 1'd1) & (grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgNeedsMerge <= memAccessBreakdown2txPkgStitcher_dout;
        tmp_last_V_reg_2214 <= txBufferReadData_internal_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgNeedsMerge_load_reg_2041 <= pkgNeedsMerge;
        state_load_reg_2037 <= state;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op219_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op134_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op127_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_884 <= txBufferReadData_internal_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_i_nbreadreq_fu_410_p3 == 1'd1) & (grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_889 <= {{txBufferReadData_internal_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_17_i_reg_2183 <= grp_nbreadreq_fu_396_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_18_i_reg_2081 <= grp_nbreadreq_fu_396_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_410_p3 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_19_i_reg_2206 <= grp_nbreadreq_fu_396_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd1) & (grp_fu_856_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_913_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_269_reg_2198 <= txBufferReadData_internal_dout[32'd575];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_410_p3 == 1'd1) & (grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd0) & (memAccessBreakdown2txPkgStitcher_read_read_fu_418_p2 == 1'd1) & (grp_fu_856_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_270_reg_2218 <= txBufferReadData_internal_dout[32'd575];
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_270_reg_2190 <= grp_nbreadreq_fu_396_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_2202 <= tmp_i_nbreadreq_fu_410_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_3_reg_2194 <= txBufferReadData_internal_dout[32'd576];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd1))) begin
        if ((grp_fu_846_p4 == 64'd1)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd1;
        end else if ((grp_fu_846_p4 == 64'd3)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd2;
        end else if ((grp_fu_846_p4 == 64'd7)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd3;
        end else if ((grp_fu_846_p4 == 64'd15)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd4;
        end else if ((grp_fu_846_p4 == 64'd31)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd5;
        end else if ((grp_fu_846_p4 == 64'd63)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd6;
        end else if ((grp_fu_846_p4 == 64'd127)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd7;
        end else if ((grp_fu_846_p4 == 64'd255)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd8;
        end else if ((grp_fu_846_p4 == 64'd511)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd9;
        end else if ((grp_fu_846_p4 == 64'd1023)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd10;
        end else if ((grp_fu_846_p4 == 64'd2047)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd11;
        end else if ((grp_fu_846_p4 == 64'd4095)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd12;
        end else if ((grp_fu_846_p4 == 64'd8191)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd13;
        end else if ((grp_fu_846_p4 == 64'd16383)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd14;
        end else if ((grp_fu_846_p4 == 64'd32767)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd15;
        end else if ((grp_fu_846_p4 == 64'd65535)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd16;
        end else if ((grp_fu_846_p4 == 64'd131071)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd17;
        end else if ((grp_fu_846_p4 == 64'd262143)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd18;
        end else if ((grp_fu_846_p4 == 64'd524287)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd19;
        end else if ((grp_fu_846_p4 == 64'd1048575)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd20;
        end else if ((grp_fu_846_p4 == 64'd2097151)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd21;
        end else if ((grp_fu_846_p4 == 64'd4194303)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd22;
        end else if ((grp_fu_846_p4 == 64'd8388607)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd23;
        end else if ((grp_fu_846_p4 == 64'd16777215)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd24;
        end else if ((grp_fu_846_p4 == 64'd33554431)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd25;
        end else if ((grp_fu_846_p4 == 64'd67108863)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd26;
        end else if ((grp_fu_846_p4 == 64'd134217727)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd27;
        end else if ((grp_fu_846_p4 == 64'd268435455)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd28;
        end else if ((grp_fu_846_p4 == 64'd536870911)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd29;
        end else if ((grp_fu_846_p4 == 64'd1073741823)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd30;
        end else if ((grp_fu_846_p4 == 64'd2147483647)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd31;
        end else if ((grp_fu_846_p4 == 64'd4294967295)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd32;
        end else if ((grp_fu_846_p4 == 64'd8589934591)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd33;
        end else if ((grp_fu_846_p4 == 64'd17179869183)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd34;
        end else if ((grp_fu_846_p4 == 64'd34359738367)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd35;
        end else if ((grp_fu_846_p4 == 64'd68719476735)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd36;
        end else if ((grp_fu_846_p4 == 64'd137438953471)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd37;
        end else if ((grp_fu_846_p4 == 64'd274877906943)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd38;
        end else if ((grp_fu_846_p4 == 64'd549755813887)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd39;
        end else if ((grp_fu_846_p4 == 64'd1099511627775)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd40;
        end else if ((grp_fu_846_p4 == 64'd2199023255551)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd41;
        end else if ((grp_fu_846_p4 == 64'd4398046511103)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd42;
        end else if ((grp_fu_846_p4 == 64'd8796093022207)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd43;
        end else if ((grp_fu_846_p4 == 64'd17592186044415)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd44;
        end else if ((grp_fu_846_p4 == 64'd35184372088831)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd45;
        end else if ((grp_fu_846_p4 == 64'd70368744177663)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd46;
        end else if ((grp_fu_846_p4 == 64'd140737488355327)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd47;
        end else if ((grp_fu_846_p4 == 64'd281474976710655)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd48;
        end else if ((grp_fu_846_p4 == 64'd562949953421311)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd49;
        end else if ((grp_fu_846_p4 == 64'd1125899906842623)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd50;
        end else if ((grp_fu_846_p4 == 64'd2251799813685247)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd51;
        end else if ((grp_fu_846_p4 == 64'd4503599627370495)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd52;
        end else if ((grp_fu_846_p4 == 64'd9007199254740991)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd53;
        end else if ((grp_fu_846_p4 == 64'd18014398509481983)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd54;
        end else if ((grp_fu_846_p4 == 64'd36028797018963967)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd55;
        end else if ((grp_fu_846_p4 == 64'd72057594037927935)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd56;
        end else if ((grp_fu_846_p4 == 64'd144115188075855871)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd57;
        end else if ((grp_fu_846_p4 == 64'd288230376151711743)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd58;
        end else if ((grp_fu_846_p4 == 64'd576460752303423487)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd59;
        end else if ((grp_fu_846_p4 == 64'd1152921504606846975)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd60;
        end else if ((grp_fu_846_p4 == 64'd2305843009213693951)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd61;
        end else if ((grp_fu_846_p4 == 64'd4611686018427387903)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd62;
        end else if ((grp_fu_846_p4 == 64'd9223372036854775807)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd63;
        end else if ((grp_fu_846_p4 == 64'd18446744073709551615)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd64;
        end else if ((1'b1 == ap_condition_1889)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = 8'd255;
        end else begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = ap_phi_reg_pp0_iter0_ref_tmp11_0_i_reg_431;
        end
    end else begin
        ap_phi_mux_ref_tmp11_0_i_phi_fu_434_p130 = ap_phi_reg_pp0_iter0_ref_tmp11_0_i_reg_431;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_72)) begin
        if ((grp_fu_846_p4 == 64'd1)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd1;
        end else if ((grp_fu_846_p4 == 64'd3)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd2;
        end else if ((grp_fu_846_p4 == 64'd7)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd3;
        end else if ((grp_fu_846_p4 == 64'd15)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd4;
        end else if ((grp_fu_846_p4 == 64'd31)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd5;
        end else if ((grp_fu_846_p4 == 64'd63)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd6;
        end else if ((grp_fu_846_p4 == 64'd127)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd7;
        end else if ((grp_fu_846_p4 == 64'd255)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd8;
        end else if ((grp_fu_846_p4 == 64'd511)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd9;
        end else if ((grp_fu_846_p4 == 64'd1023)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd10;
        end else if ((grp_fu_846_p4 == 64'd2047)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd11;
        end else if ((grp_fu_846_p4 == 64'd4095)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd12;
        end else if ((grp_fu_846_p4 == 64'd8191)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd13;
        end else if ((grp_fu_846_p4 == 64'd16383)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd14;
        end else if ((grp_fu_846_p4 == 64'd32767)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd15;
        end else if ((grp_fu_846_p4 == 64'd65535)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd16;
        end else if ((grp_fu_846_p4 == 64'd131071)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd17;
        end else if ((grp_fu_846_p4 == 64'd262143)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd18;
        end else if ((grp_fu_846_p4 == 64'd524287)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd19;
        end else if ((grp_fu_846_p4 == 64'd1048575)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd20;
        end else if ((grp_fu_846_p4 == 64'd2097151)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd21;
        end else if ((grp_fu_846_p4 == 64'd4194303)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd22;
        end else if ((grp_fu_846_p4 == 64'd8388607)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd23;
        end else if ((grp_fu_846_p4 == 64'd16777215)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd24;
        end else if ((grp_fu_846_p4 == 64'd33554431)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd25;
        end else if ((grp_fu_846_p4 == 64'd67108863)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd26;
        end else if ((grp_fu_846_p4 == 64'd134217727)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd27;
        end else if ((grp_fu_846_p4 == 64'd268435455)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd28;
        end else if ((grp_fu_846_p4 == 64'd536870911)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd29;
        end else if ((grp_fu_846_p4 == 64'd1073741823)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd30;
        end else if ((grp_fu_846_p4 == 64'd2147483647)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd31;
        end else if ((grp_fu_846_p4 == 64'd4294967295)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd32;
        end else if ((grp_fu_846_p4 == 64'd8589934591)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd33;
        end else if ((grp_fu_846_p4 == 64'd17179869183)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd34;
        end else if ((grp_fu_846_p4 == 64'd34359738367)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd35;
        end else if ((grp_fu_846_p4 == 64'd68719476735)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd36;
        end else if ((grp_fu_846_p4 == 64'd137438953471)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd37;
        end else if ((grp_fu_846_p4 == 64'd274877906943)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd38;
        end else if ((grp_fu_846_p4 == 64'd549755813887)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd39;
        end else if ((grp_fu_846_p4 == 64'd1099511627775)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd40;
        end else if ((grp_fu_846_p4 == 64'd2199023255551)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd41;
        end else if ((grp_fu_846_p4 == 64'd4398046511103)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd42;
        end else if ((grp_fu_846_p4 == 64'd8796093022207)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd43;
        end else if ((grp_fu_846_p4 == 64'd17592186044415)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd44;
        end else if ((grp_fu_846_p4 == 64'd35184372088831)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd45;
        end else if ((grp_fu_846_p4 == 64'd70368744177663)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd46;
        end else if ((grp_fu_846_p4 == 64'd140737488355327)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd47;
        end else if ((grp_fu_846_p4 == 64'd281474976710655)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd48;
        end else if ((grp_fu_846_p4 == 64'd562949953421311)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd49;
        end else if ((grp_fu_846_p4 == 64'd1125899906842623)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd50;
        end else if ((grp_fu_846_p4 == 64'd2251799813685247)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd51;
        end else if ((grp_fu_846_p4 == 64'd4503599627370495)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd52;
        end else if ((grp_fu_846_p4 == 64'd9007199254740991)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd53;
        end else if ((grp_fu_846_p4 == 64'd18014398509481983)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd54;
        end else if ((grp_fu_846_p4 == 64'd36028797018963967)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd55;
        end else if ((grp_fu_846_p4 == 64'd72057594037927935)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd56;
        end else if ((grp_fu_846_p4 == 64'd144115188075855871)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd57;
        end else if ((grp_fu_846_p4 == 64'd288230376151711743)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd58;
        end else if ((grp_fu_846_p4 == 64'd576460752303423487)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd59;
        end else if ((grp_fu_846_p4 == 64'd1152921504606846975)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd60;
        end else if ((grp_fu_846_p4 == 64'd2305843009213693951)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd61;
        end else if ((grp_fu_846_p4 == 64'd4611686018427387903)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd62;
        end else if ((grp_fu_846_p4 == 64'd9223372036854775807)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd63;
        end else if ((grp_fu_846_p4 == 64'd18446744073709551615)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd64;
        end else if ((1'b1 == ap_condition_1889)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = 8'd255;
        end else begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_631;
        end
    end else begin
        ap_phi_mux_ref_tmp_0_i_phi_fu_634_p130 = ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_631;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op217_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        memAccessBreakdown2txPkgStitcher_blk_n = memAccessBreakdown2txPkgStitcher_empty_n;
    end else begin
        memAccessBreakdown2txPkgStitcher_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op217_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        memAccessBreakdown2txPkgStitcher_read = 1'b1;
    end else begin
        memAccessBreakdown2txPkgStitcher_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op368_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((state_load_reg_2037 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op409_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op404_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op402_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op397_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op392_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op390_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op389_write_state2 == 1'b1)))) begin
        txBufferReadDataStitched_blk_n = txBufferReadDataStitched_full_n;
    end else begin
        txBufferReadDataStitched_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op409_write_state2 == 1'b1))) begin
        txBufferReadDataStitched_din = p_8_fu_2016_p4;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op397_write_state2 == 1'b1))) begin
        txBufferReadDataStitched_din = p_7_fu_1991_p4;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op404_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op402_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op392_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op390_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op389_write_state2 == 1'b1)))) begin
        txBufferReadDataStitched_din = reg_884;
    end else if (((ap_predicate_op368_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        txBufferReadDataStitched_din = p_s_fu_1869_p5;
    end else if (((state_load_reg_2037 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        txBufferReadDataStitched_din = zext_ln174_fu_1690_p1;
    end else begin
        txBufferReadDataStitched_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op368_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_load_reg_2037 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op409_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op404_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op402_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op397_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op392_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op390_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op389_write_state2 == 1'b1)))) begin
        txBufferReadDataStitched_write = 1'b1;
    end else begin
        txBufferReadDataStitched_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op219_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op134_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op127_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op29_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)))) begin
        txBufferReadData_internal_blk_n = txBufferReadData_internal_empty_n;
    end else begin
        txBufferReadData_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op219_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op134_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op127_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op29_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        txBufferReadData_internal_read = 1'b1;
    end else begin
        txBufferReadData_internal_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1354_fu_1034_p2 = ($signed(zext_ln1354_fu_1030_p1) + $signed(12'd4095));

assign add_ln1355_fu_1060_p2 = ($signed(zext_ln1347_fu_1014_p1) + $signed(9'd511));

assign add_ln1377_fu_938_p2 = ($signed(zext_ln1377_1_fu_934_p1) + $signed(12'd4095));

assign add_ln1378_fu_964_p2 = ($signed(zext_ln1377_fu_922_p1) + $signed(9'd511));

assign add_ln674_1_fu_1456_p2 = ($signed(trunc_ln674_6_fu_1442_p1) + $signed(7'd65));

assign add_ln674_fu_1354_p2 = ($signed(trunc_ln674_5_fu_1340_p1) + $signed(10'd513));

assign and_ln391_fu_1662_p2 = (shl_ln391_fu_1650_p2 & lshr_ln391_fu_1656_p2);

assign and_ln414_13_fu_1775_p2 = (xor_ln414_fu_1770_p2 & p_Result_160_fu_1719_p2);

assign and_ln414_14_fu_1781_p2 = (select_ln414_13_fu_1764_p3 & and_ln414_reg_2119);

assign and_ln414_15_fu_1839_p2 = (shl_ln414_9_fu_1827_p2 & lshr_ln414_11_fu_1833_p2);

assign and_ln414_16_fu_1851_p2 = (xor_ln414_2_fu_1845_p2 & p_Result_162_fu_1749_p2);

assign and_ln414_17_fu_1857_p2 = (select_ln414_17_fu_1821_p3 & and_ln414_15_fu_1839_p2);

assign and_ln414_18_fu_1910_p2 = (xor_ln414_3_fu_1904_p2 & prevWord_data_V_6);

assign and_ln414_19_fu_1916_p2 = (p_Result_167_fu_1890_p2 & lshr_ln414_12_fu_1898_p2);

assign and_ln414_20_fu_1963_p2 = (xor_ln414_4_fu_1957_p2 & prevWord_keep_V_1);

assign and_ln414_21_fu_1969_p2 = (p_Result_168_fu_1943_p2 & lshr_ln414_13_fu_1951_p2);

assign and_ln414_fu_1202_p2 = (shl_ln414_7_fu_1190_p2 & lshr_ln414_10_fu_1196_p2);

assign and_ln819_fu_1308_p2 = (shl_ln819_fu_1302_p2 & grp_fu_846_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op219_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op217_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op134_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op127_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op29_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op368_write_state2 == 1'b1) & (txBufferReadDataStitched_full_n == 1'b0)) | ((state_load_reg_2037 == 3'd4) & (txBufferReadDataStitched_full_n == 1'b0)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op409_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op404_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op402_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op397_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op392_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op390_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op389_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op219_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op217_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op134_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op127_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op29_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op368_write_state2 == 1'b1) & (txBufferReadDataStitched_full_n == 1'b0)) | ((state_load_reg_2037 == 3'd4) & (txBufferReadDataStitched_full_n == 1'b0)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op409_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op404_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op402_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op397_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op392_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op390_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op389_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op219_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op217_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op134_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op127_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op29_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op368_write_state2 == 1'b1) & (txBufferReadDataStitched_full_n == 1'b0)) | ((state_load_reg_2037 == 3'd4) & (txBufferReadDataStitched_full_n == 1'b0)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op409_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op404_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op402_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op397_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op392_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op390_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op389_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op219_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op217_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op134_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op127_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op29_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op368_write_state2 == 1'b1) & (txBufferReadDataStitched_full_n == 1'b0)) | ((state_load_reg_2037 == 3'd4) & (txBufferReadDataStitched_full_n == 1'b0)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op409_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op404_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op402_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op397_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op392_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op390_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op389_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_1001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_146 = ((state_load_reg_2037 == 3'd0) & (tmp_19_i_reg_2206 == 1'd1) & (tmp_i_reg_2202 == 1'd1));
end

always @ (*) begin
    ap_condition_1889 = (~(grp_fu_846_p4 == 64'd18446744073709551615) & ~(grp_fu_846_p4 == 64'd9223372036854775807) & ~(grp_fu_846_p4 == 64'd4611686018427387903) & ~(grp_fu_846_p4 == 64'd2305843009213693951) & ~(grp_fu_846_p4 == 64'd1152921504606846975) & ~(grp_fu_846_p4 == 64'd576460752303423487) & ~(grp_fu_846_p4 == 64'd288230376151711743) & ~(grp_fu_846_p4 == 64'd144115188075855871) & ~(grp_fu_846_p4 == 64'd72057594037927935) & ~(grp_fu_846_p4 == 64'd36028797018963967) & ~(grp_fu_846_p4 == 64'd18014398509481983) & ~(grp_fu_846_p4 == 64'd9007199254740991) & ~(grp_fu_846_p4 == 64'd4503599627370495) & ~(grp_fu_846_p4 == 64'd2251799813685247) & ~(grp_fu_846_p4 == 64'd1125899906842623) & ~(grp_fu_846_p4 == 64'd562949953421311) & ~(grp_fu_846_p4 == 64'd281474976710655) & ~(grp_fu_846_p4 == 64'd140737488355327) & ~(grp_fu_846_p4 == 64'd70368744177663) & ~(grp_fu_846_p4 == 64'd35184372088831) & ~(grp_fu_846_p4 == 64'd17592186044415) & ~(grp_fu_846_p4 == 64'd8796093022207) & ~(grp_fu_846_p4 == 64'd4398046511103) & ~(grp_fu_846_p4 == 64'd2199023255551) & ~(grp_fu_846_p4 == 64'd1099511627775) & ~(grp_fu_846_p4 == 64'd549755813887) & ~(grp_fu_846_p4 == 64'd274877906943) & ~(grp_fu_846_p4 == 64'd137438953471) & ~(grp_fu_846_p4 == 64'd68719476735) & ~(grp_fu_846_p4 == 64'd34359738367) & ~(grp_fu_846_p4 == 64'd17179869183) & ~(grp_fu_846_p4 == 64'd8589934591) & ~(grp_fu_846_p4 == 64'd4294967295) & ~(grp_fu_846_p4 == 64'd2147483647) & ~(grp_fu_846_p4 == 64'd1073741823) & ~(grp_fu_846_p4 == 64'd536870911) & ~(grp_fu_846_p4 == 64'd268435455) & ~(grp_fu_846_p4 == 64'd134217727) & ~(grp_fu_846_p4 == 64'd67108863) & ~(grp_fu_846_p4 == 64'd33554431) & ~(grp_fu_846_p4 == 64'd16777215) & ~(grp_fu_846_p4 == 64'd8388607) & ~(grp_fu_846_p4 == 64'd4194303) & ~(grp_fu_846_p4 == 64'd2097151) & ~(grp_fu_846_p4 == 64'd1048575) & ~(grp_fu_846_p4 == 64'd524287) & ~(grp_fu_846_p4 == 64'd262143) & ~(grp_fu_846_p4 == 64'd131071) & ~(grp_fu_846_p4 == 64'd65535) & ~(grp_fu_846_p4 == 64'd32767) & ~(grp_fu_846_p4 == 64'd16383) & ~(grp_fu_846_p4 == 64'd8191) & ~(grp_fu_846_p4 == 64'd4095) & ~(grp_fu_846_p4 == 64'd2047) & ~(grp_fu_846_p4 == 64'd1023) & ~(grp_fu_846_p4 == 64'd511) & ~(grp_fu_846_p4 == 64'd255) & ~(grp_fu_846_p4 == 64'd127) & ~(grp_fu_846_p4 == 64'd63) & ~(grp_fu_846_p4 == 64'd31) & ~(grp_fu_846_p4 == 64'd15) & ~(grp_fu_846_p4 == 64'd7) & ~(grp_fu_846_p4 == 64'd3) & ~(grp_fu_846_p4 == 64'd1));
end

always @ (*) begin
    ap_condition_1896 = ((grp_nbreadreq_fu_396_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_72 = ((tmp_i_nbreadreq_fu_410_p3 == 1'd1) & (grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ref_tmp11_0_i_reg_431 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_631 = 'bx;

always @ (*) begin
    ap_predicate_op127_read_state1 = ((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd3));
end

always @ (*) begin
    ap_predicate_op134_read_state1 = ((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd1));
end

always @ (*) begin
    ap_predicate_op217_read_state1 = ((tmp_i_nbreadreq_fu_410_p3 == 1'd1) & (grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd0));
end

always @ (*) begin
    ap_predicate_op219_read_state1 = ((tmp_i_nbreadreq_fu_410_p3 == 1'd1) & (grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd0));
end

always @ (*) begin
    ap_predicate_op29_read_state1 = ((grp_nbreadreq_fu_396_p3 == 1'd1) & (state == 3'd2));
end

always @ (*) begin
    ap_predicate_op368_write_state2 = ((tmp_18_i_reg_2081 == 1'd1) & (state_load_reg_2037 == 3'd2));
end

always @ (*) begin
    ap_predicate_op389_write_state2 = ((state_load_reg_2037 == 3'd3) & (tmp_17_i_reg_2183 == 1'd1));
end

always @ (*) begin
    ap_predicate_op390_write_state2 = ((state_load_reg_2037 == 3'd1) & (tmp_last_V_3_reg_2194 == 1'd0) & (tmp_i_270_reg_2190 == 1'd1));
end

always @ (*) begin
    ap_predicate_op392_write_state2 = ((state_load_reg_2037 == 3'd1) & (pkgNeedsMerge_load_reg_2041 == 1'd0) & (tmp_last_V_3_reg_2194 == 1'd1) & (tmp_i_270_reg_2190 == 1'd1));
end

always @ (*) begin
    ap_predicate_op397_write_state2 = ((state_load_reg_2037 == 3'd1) & (tmp_269_reg_2198 == 1'd1) & (pkgNeedsMerge_load_reg_2041 == 1'd1) & (tmp_last_V_3_reg_2194 == 1'd1) & (tmp_i_270_reg_2190 == 1'd1));
end

always @ (*) begin
    ap_predicate_op402_write_state2 = ((state_load_reg_2037 == 3'd0) & (tmp_last_V_reg_2214 == 1'd0) & (tmp_19_i_reg_2206 == 1'd1) & (tmp_i_reg_2202 == 1'd1));
end

always @ (*) begin
    ap_predicate_op404_write_state2 = ((state_load_reg_2037 == 3'd0) & (memAccessBreakdown2txPkgStitcher_read_reg_2210 == 1'd0) & (tmp_last_V_reg_2214 == 1'd1) & (tmp_19_i_reg_2206 == 1'd1) & (tmp_i_reg_2202 == 1'd1));
end

always @ (*) begin
    ap_predicate_op409_write_state2 = ((state_load_reg_2037 == 3'd0) & (tmp_270_reg_2218 == 1'd1) & (memAccessBreakdown2txPkgStitcher_read_reg_2210 == 1'd1) & (tmp_last_V_reg_2214 == 1'd1) & (tmp_19_i_reg_2206 == 1'd1) & (tmp_i_reg_2202 == 1'd1));
end

assign bvh_d_index_fu_1208_p2 = (9'd64 - zext_ln1347_fu_1014_p1);

assign grp_fu_831_p4 = {{offset_V_1[7:6]}};

assign grp_fu_846_p4 = {{txBufferReadData_internal_dout[575:512]}};

assign grp_fu_856_p3 = txBufferReadData_internal_dout[32'd576];

assign grp_fu_864_p3 = txBufferReadData_internal_dout[32'd575];

assign grp_fu_893_p4 = {{reg_884[1023:577]}};

assign grp_nbreadreq_fu_396_p3 = txBufferReadData_internal_empty_n;

assign icmp_ln391_fu_994_p2 = ((zext_ln391_fu_990_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_2_fu_1258_p2 = ((zext_ln414_24_fu_1254_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_1122_p2 = ((zext_ln414_20_fu_1118_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_1_fu_1436_p2 = ((sext_ln674_1_fu_1432_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_fu_1334_p2 = ((sext_ln674_fu_1330_p1 != 23'd0) ? 1'b1 : 1'b0);

assign lshr_ln391_fu_1656_p2 = 64'd18446744073709551615 >> zext_ln391_2_fu_1646_p1;

assign lshr_ln414_10_fu_1196_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_23_fu_1180_p1;

assign lshr_ln414_11_fu_1833_p2 = 64'd18446744073709551615 >> zext_ln414_27_fu_1808_p1;

assign lshr_ln414_12_fu_1898_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_28_fu_1895_p1;

assign lshr_ln414_13_fu_1951_p2 = 64'd18446744073709551615 >> zext_ln414_29_fu_1948_p1;

assign lshr_ln414_7_fu_1618_p2 = 64'd18446744073709551615 >> zext_ln414_17_fu_1615_p1;

assign lshr_ln414_8_fu_1713_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_18_fu_1710_p1;

assign lshr_ln414_9_fu_1743_p2 = 64'd18446744073709551615 >> zext_ln414_19_fu_1740_p1;

assign lshr_ln414_fu_1588_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_fu_1585_p1;

assign lshr_ln674_10_fu_1603_p2 = 64'd18446744073709551615 >> zext_ln674_10_fu_1600_p1;

assign lshr_ln674_11_fu_1698_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_11_fu_1695_p1;

assign lshr_ln674_12_fu_1728_p2 = 64'd18446744073709551615 >> zext_ln674_12_fu_1725_p1;

assign lshr_ln674_13_fu_1106_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_13_fu_1102_p1;

assign lshr_ln674_14_fu_1232_p2 = 64'd18446744073709551615 >> zext_ln674_14_fu_1228_p1;

assign lshr_ln674_15_fu_1406_p2 = select_ln674_1_fu_1380_p3 >> zext_ln674_15_fu_1402_p1;

assign lshr_ln674_16_fu_1884_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_16_fu_1881_p1;

assign lshr_ln674_17_fu_1508_p2 = select_ln674_4_fu_1482_p3 >> zext_ln674_17_fu_1504_p1;

assign lshr_ln674_18_fu_1937_p2 = 64'd18446744073709551615 >> zext_ln674_18_fu_1934_p1;

assign lshr_ln674_fu_1573_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_fu_1570_p1;

assign memAccessBreakdown2txPkgStitcher_read_read_fu_418_p2 = memAccessBreakdown2txPkgStitcher_dout;

assign or_ln_fu_1680_p4 = {{{{1'd1}, {p_Result_173_fu_1674_p2}}}, {p_Result_170_fu_1594_p2}};

assign p_7_fu_1991_p4 = {{{grp_fu_893_p4}, {1'd0}}, {trunc_ln174_fu_1987_p1}};

assign p_8_fu_2016_p4 = {{{grp_fu_893_p4}, {1'd0}}, {trunc_ln174_5_fu_2012_p1}};

assign p_Result_158_fu_1975_p2 = (and_ln414_21_fu_1969_p2 | and_ln414_20_fu_1963_p2);

assign p_Result_159_fu_1704_p2 = (prevWord_data_V_6 & lshr_ln674_11_fu_1698_p2);

assign p_Result_160_fu_1719_p2 = (p_Result_159_fu_1704_p2 & lshr_ln414_8_fu_1713_p2);

assign p_Result_161_fu_1734_p2 = (prevWord_keep_V_1 & lshr_ln674_12_fu_1728_p2);

assign p_Result_162_fu_1749_p2 = (p_Result_161_fu_1734_p2 & lshr_ln414_9_fu_1743_p2);

assign p_Result_163_fu_1112_p2 = (tmp_data_V_fu_1010_p1 & lshr_ln674_13_fu_1106_p2);

assign p_Result_164_fu_1786_p2 = (and_ln414_14_fu_1781_p2 | and_ln414_13_fu_1775_p2);

assign p_Result_165_fu_1238_p2 = (lshr_ln674_14_fu_1232_p2 & grp_fu_846_p4);

assign p_Result_166_fu_1863_p2 = (and_ln414_17_fu_1857_p2 | and_ln414_16_fu_1851_p2);

assign p_Result_167_fu_1890_p2 = (lshr_ln674_16_fu_1884_p2 & lshr_ln674_15_reg_2158);

assign p_Result_168_fu_1943_p2 = (lshr_ln674_18_fu_1937_p2 & lshr_ln674_17_reg_2173);

assign p_Result_169_fu_1579_p2 = (prevWord_data_V_6 & lshr_ln674_fu_1573_p2);

assign p_Result_170_fu_1594_p2 = (p_Result_169_fu_1579_p2 & lshr_ln414_fu_1588_p2);

assign p_Result_171_fu_1609_p2 = (prevWord_keep_V_1 & lshr_ln674_10_fu_1603_p2);

assign p_Result_172_fu_1624_p2 = (p_Result_171_fu_1609_p2 & lshr_ln414_7_fu_1618_p2);

assign p_Result_173_fu_1674_p2 = (xor_ln391_fu_1668_p2 & p_Result_172_fu_1624_p2);

assign p_Result_s_fu_1922_p2 = (and_ln414_19_fu_1916_p2 | and_ln414_18_fu_1910_p2);

assign p_s_fu_1869_p5 = {{{{{{447'd0}, {sendWord_last_V_reg_2148}}}, {p_Result_166_fu_1863_p2}}}, {p_Result_164_fu_1786_p2}};

assign pkgNeedsMerge_load_load_fu_913_p1 = pkgNeedsMerge;

assign select_ln1367_fu_1524_p3 = ((sendWord_last_V_fu_1314_p2[0:0] == 1'b1) ? 3'd0 : 3'd4);

assign select_ln391_1_fu_1636_p3 = ((icmp_ln391_reg_2065[0:0] == 1'b1) ? sub_ln391_reg_2076 : 7'd0);

assign select_ln391_fu_1630_p3 = ((icmp_ln391_reg_2065[0:0] == 1'b1) ? 7'd63 : trunc_ln391_reg_2071);

assign select_ln414_11_fu_1150_p3 = ((icmp_ln414_fu_1122_p2[0:0] == 1'b1) ? sub_ln414_8_fu_1136_p2 : tmp_260_fu_1128_p3);

assign select_ln414_12_fu_1164_p3 = ((icmp_ln414_fu_1122_p2[0:0] == 1'b1) ? sub_ln414_9_fu_1158_p2 : 10'd0);

assign select_ln414_13_fu_1764_p3 = ((icmp_ln414_reg_2108[0:0] == 1'b1) ? tmp_261_fu_1755_p4 : shl_ln414_reg_2113);

assign select_ln414_14_fu_1792_p3 = ((icmp_ln414_2_reg_2125[0:0] == 1'b1) ? 7'd63 : trunc_ln414_4_reg_2132);

assign select_ln414_15_fu_1274_p3 = ((icmp_ln414_2_fu_1258_p2[0:0] == 1'b1) ? sub_ln414_10_fu_1268_p2 : trunc_ln414_4_fu_1264_p1);

assign select_ln414_16_fu_1798_p3 = ((icmp_ln414_2_reg_2125[0:0] == 1'b1) ? sub_ln414_11_reg_2137 : 7'd0);

assign select_ln414_17_fu_1821_p3 = ((icmp_ln414_2_reg_2125[0:0] == 1'b1) ? tmp_263_fu_1812_p4 : shl_ln414_8_reg_2142);

assign select_ln414_fu_1142_p3 = ((icmp_ln414_fu_1122_p2[0:0] == 1'b1) ? 10'd511 : tmp_260_fu_1128_p3);

assign select_ln674_1_fu_1380_p3 = ((icmp_ln674_fu_1334_p2[0:0] == 1'b1) ? tmp_265_fu_1344_p4 : tmp_data_V_fu_1010_p1);

assign select_ln674_2_fu_1388_p3 = ((icmp_ln674_fu_1334_p2[0:0] == 1'b1) ? sub_ln674_7_fu_1360_p2 : trunc_ln674_5_fu_1340_p1);

assign select_ln674_3_fu_1474_p3 = ((icmp_ln674_1_fu_1436_p2[0:0] == 1'b1) ? add_ln674_1_fu_1456_p2 : sub_ln674_11_fu_1468_p2);

assign select_ln674_4_fu_1482_p3 = ((icmp_ln674_1_fu_1436_p2[0:0] == 1'b1) ? tmp_267_fu_1446_p4 : grp_fu_846_p4);

assign select_ln674_5_fu_1490_p3 = ((icmp_ln674_1_fu_1436_p2[0:0] == 1'b1) ? sub_ln674_10_fu_1462_p2 : trunc_ln674_6_fu_1442_p1);

assign select_ln674_fu_1372_p3 = ((icmp_ln674_fu_1334_p2[0:0] == 1'b1) ? add_ln674_fu_1354_p2 : sub_ln674_8_fu_1366_p2);

assign sendWord_last_V_fu_1314_p2 = ((and_ln819_fu_1308_p2 == 64'd0) ? 1'b1 : 1'b0);

assign sext_ln1358_fu_1214_p1 = bvh_d_index_fu_1208_p2;

assign sext_ln674_1_fu_1432_p1 = $signed(tmp_266_fu_1422_p4);

assign sext_ln674_fu_1330_p1 = $signed(tmp_264_fu_1320_p4);

assign shl_ln2_fu_1022_p3 = {{offset_V_1}, {3'd0}};

assign shl_ln391_fu_1650_p2 = 64'd18446744073709551615 << zext_ln391_1_fu_1642_p1;

assign shl_ln414_7_fu_1190_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln414_22_fu_1176_p1;

assign shl_ln414_8_fu_1292_p2 = p_Result_165_fu_1238_p2 << zext_ln414_25_fu_1288_p1;

assign shl_ln414_9_fu_1827_p2 = 64'd18446744073709551615 << zext_ln414_26_fu_1804_p1;

assign shl_ln414_fu_1184_p2 = p_Result_163_fu_1112_p2 << zext_ln414_21_fu_1172_p1;

assign shl_ln819_fu_1302_p2 = 64'd1 << zext_ln819_fu_1298_p1;

assign shl_ln_fu_926_p3 = {{offset_V_1}, {3'd0}};

assign state_load_load_fu_909_p1 = state;

assign sub_ln1347_fu_1086_p2 = (12'd512 - zext_ln1354_fu_1030_p1);

assign sub_ln391_fu_1004_p2 = (7'd63 - trunc_ln391_fu_1000_p1);

assign sub_ln414_10_fu_1268_p2 = (7'd63 - trunc_ln414_4_fu_1264_p1);

assign sub_ln414_11_fu_1282_p2 = (7'd63 - trunc_ln414_4_fu_1264_p1);

assign sub_ln414_12_fu_1416_p2 = (10'd511 - trunc_ln414_5_fu_1412_p1);

assign sub_ln414_13_fu_1518_p2 = (7'd63 - trunc_ln414_6_fu_1514_p1);

assign sub_ln414_5_fu_984_p2 = (7'd63 - trunc_ln414_1_fu_980_p1);

assign sub_ln414_6_fu_1054_p2 = (10'd511 - trunc_ln414_2_fu_1050_p1);

assign sub_ln414_7_fu_1080_p2 = (7'd63 - trunc_ln414_3_fu_1076_p1);

assign sub_ln414_8_fu_1136_p2 = (10'd511 - tmp_260_fu_1128_p3);

assign sub_ln414_9_fu_1158_p2 = (10'd511 - tmp_260_fu_1128_p3);

assign sub_ln414_fu_958_p2 = (10'd511 - trunc_ln414_fu_954_p1);

assign sub_ln674_10_fu_1462_p2 = (7'd63 - trunc_ln674_6_fu_1442_p1);

assign sub_ln674_11_fu_1468_p2 = (7'd63 - trunc_ln674_6_fu_1442_p1);

assign sub_ln674_12_fu_1498_p2 = (7'd63 - select_ln674_3_fu_1474_p3);

assign sub_ln674_2_fu_974_p2 = (7'd63 - trunc_ln674_2_fu_970_p1);

assign sub_ln674_3_fu_1044_p2 = (10'd511 - trunc_ln674_3_fu_1040_p1);

assign sub_ln674_4_fu_1070_p2 = (7'd63 - trunc_ln674_4_fu_1066_p1);

assign sub_ln674_5_fu_1096_p2 = ($signed(10'd512) - $signed(trunc_ln1357_fu_1092_p1));

assign sub_ln674_6_fu_1222_p2 = ($signed(7'd64) - $signed(trunc_ln1358_fu_1218_p1));

assign sub_ln674_7_fu_1360_p2 = (10'd511 - trunc_ln674_5_fu_1340_p1);

assign sub_ln674_8_fu_1366_p2 = (10'd511 - trunc_ln674_5_fu_1340_p1);

assign sub_ln674_9_fu_1396_p2 = (10'd511 - select_ln674_fu_1372_p3);

assign sub_ln674_fu_948_p2 = (10'd511 - trunc_ln674_fu_944_p1);

assign tmp_260_fu_1128_p3 = {{trunc_ln1347_fu_1018_p1}, {3'd0}};

integer ap_tvar_int_0;

always @ (shl_ln414_reg_2113) begin
    for (ap_tvar_int_0 = 512 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 511 - 0) begin
            tmp_261_fu_1755_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_261_fu_1755_p4[ap_tvar_int_0] = shl_ln414_reg_2113[511 - ap_tvar_int_0];
        end
    end
end

assign tmp_262_fu_1244_p4 = {{offset_V_1[7:6]}};

integer ap_tvar_int_1;

always @ (shl_ln414_8_reg_2142) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            tmp_263_fu_1812_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_263_fu_1812_p4[ap_tvar_int_1] = shl_ln414_8_reg_2142[63 - ap_tvar_int_1];
        end
    end
end

assign tmp_264_fu_1320_p4 = {{sub_ln1347_fu_1086_p2[11:9]}};

integer ap_tvar_int_2;

always @ (txBufferReadData_internal_dout) begin
    for (ap_tvar_int_2 = 512 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 511 - 0) begin
            tmp_265_fu_1344_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_265_fu_1344_p4[ap_tvar_int_2] = txBufferReadData_internal_dout[511 - ap_tvar_int_2];
        end
    end
end

assign tmp_266_fu_1422_p4 = {{bvh_d_index_fu_1208_p2[8:6]}};

integer ap_tvar_int_3;

always @ (txBufferReadData_internal_dout) begin
    for (ap_tvar_int_3 = 64 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 575 - 512) begin
            tmp_267_fu_1446_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_267_fu_1446_p4[ap_tvar_int_3] = txBufferReadData_internal_dout[575 - ap_tvar_int_3];
        end
    end
end

assign tmp_data_V_fu_1010_p1 = txBufferReadData_internal_dout[511:0];

assign tmp_i_nbreadreq_fu_410_p3 = memAccessBreakdown2txPkgStitcher_empty_n;

assign trunc_ln1291_fu_2027_p1 = reg_884[511:0];

assign trunc_ln1331_fu_2002_p1 = reg_884[511:0];

assign trunc_ln1347_fu_1018_p1 = offset_V_1[6:0];

assign trunc_ln1357_fu_1092_p1 = sub_ln1347_fu_1086_p2[9:0];

assign trunc_ln1358_fu_1218_p1 = bvh_d_index_fu_1208_p2[6:0];

assign trunc_ln174_5_fu_2012_p1 = reg_884[575:0];

assign trunc_ln174_fu_1987_p1 = reg_884[575:0];

assign trunc_ln391_fu_1000_p1 = offset_V_1[6:0];

assign trunc_ln414_1_fu_980_p1 = add_ln1378_fu_964_p2[6:0];

assign trunc_ln414_2_fu_1050_p1 = add_ln1354_fu_1034_p2[9:0];

assign trunc_ln414_3_fu_1076_p1 = add_ln1355_fu_1060_p2[6:0];

assign trunc_ln414_4_fu_1264_p1 = offset_V_1[6:0];

assign trunc_ln414_5_fu_1412_p1 = add_ln1354_fu_1034_p2[9:0];

assign trunc_ln414_6_fu_1514_p1 = add_ln1355_fu_1060_p2[6:0];

assign trunc_ln414_fu_954_p1 = add_ln1377_fu_938_p2[9:0];

assign trunc_ln674_2_fu_970_p1 = add_ln1378_fu_964_p2[6:0];

assign trunc_ln674_3_fu_1040_p1 = add_ln1354_fu_1034_p2[9:0];

assign trunc_ln674_4_fu_1066_p1 = add_ln1355_fu_1060_p2[6:0];

assign trunc_ln674_5_fu_1340_p1 = sub_ln1347_fu_1086_p2[9:0];

assign trunc_ln674_6_fu_1442_p1 = bvh_d_index_fu_1208_p2[6:0];

assign trunc_ln674_fu_944_p1 = add_ln1377_fu_938_p2[9:0];

assign xor_ln391_fu_1668_p2 = (64'd18446744073709551615 ^ and_ln391_fu_1662_p2);

assign xor_ln414_2_fu_1845_p2 = (64'd18446744073709551615 ^ and_ln414_15_fu_1839_p2);

assign xor_ln414_3_fu_1904_p2 = (lshr_ln414_12_fu_1898_p2 ^ 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095);

assign xor_ln414_4_fu_1957_p2 = (lshr_ln414_13_fu_1951_p2 ^ 64'd18446744073709551615);

assign xor_ln414_fu_1770_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln414_reg_2119);

assign zext_ln1347_fu_1014_p1 = offset_V_1;

assign zext_ln1354_fu_1030_p1 = shl_ln2_fu_1022_p3;

assign zext_ln1377_1_fu_934_p1 = shl_ln_fu_926_p3;

assign zext_ln1377_fu_922_p1 = offset_V_1;

assign zext_ln174_fu_1690_p1 = or_ln_fu_1680_p4;

assign zext_ln391_1_fu_1642_p1 = select_ln391_fu_1630_p3;

assign zext_ln391_2_fu_1646_p1 = select_ln391_1_fu_1636_p3;

assign zext_ln391_fu_990_p1 = grp_fu_831_p4;

assign zext_ln414_17_fu_1615_p1 = sub_ln414_5_reg_2060;

assign zext_ln414_18_fu_1710_p1 = sub_ln414_6_reg_2093;

assign zext_ln414_19_fu_1740_p1 = sub_ln414_7_reg_2103;

assign zext_ln414_20_fu_1118_p1 = grp_fu_831_p4;

assign zext_ln414_21_fu_1172_p1 = select_ln414_11_fu_1150_p3;

assign zext_ln414_22_fu_1176_p1 = select_ln414_fu_1142_p3;

assign zext_ln414_23_fu_1180_p1 = select_ln414_12_fu_1164_p3;

assign zext_ln414_24_fu_1254_p1 = tmp_262_fu_1244_p4;

assign zext_ln414_25_fu_1288_p1 = select_ln414_15_fu_1274_p3;

assign zext_ln414_26_fu_1804_p1 = select_ln414_14_fu_1792_p3;

assign zext_ln414_27_fu_1808_p1 = select_ln414_16_fu_1798_p3;

assign zext_ln414_28_fu_1895_p1 = sub_ln414_12_reg_2163;

assign zext_ln414_29_fu_1948_p1 = sub_ln414_13_reg_2178;

assign zext_ln414_fu_1585_p1 = sub_ln414_reg_2050;

assign zext_ln674_10_fu_1600_p1 = sub_ln674_2_reg_2055;

assign zext_ln674_11_fu_1695_p1 = sub_ln674_3_reg_2088;

assign zext_ln674_12_fu_1725_p1 = sub_ln674_4_reg_2098;

assign zext_ln674_13_fu_1102_p1 = sub_ln674_5_fu_1096_p2;

assign zext_ln674_14_fu_1228_p1 = sub_ln674_6_fu_1222_p2;

assign zext_ln674_15_fu_1402_p1 = select_ln674_2_fu_1388_p3;

assign zext_ln674_16_fu_1881_p1 = sub_ln674_9_reg_2153;

assign zext_ln674_17_fu_1504_p1 = select_ln674_5_fu_1490_p3;

assign zext_ln674_18_fu_1934_p1 = sub_ln674_12_reg_2168;

assign zext_ln674_fu_1570_p1 = sub_ln674_reg_2045;

assign zext_ln819_fu_1298_p1 = $unsigned(sext_ln1358_fu_1214_p1);

always @ (posedge ap_clk) begin
    sub_ln674_reg_2045[2:0] <= 3'b000;
    sub_ln414_reg_2050[2:0] <= 3'b000;
    sub_ln674_3_reg_2088[2:0] <= 3'b000;
    sub_ln414_6_reg_2093[2:0] <= 3'b000;
    sub_ln674_9_reg_2153[0] <= 1'b0;
    sub_ln414_12_reg_2163[2:0] <= 3'b000;
end

endmodule //toe_top_read_data_stitching_512_s
