module addr(buswires, addr_in, reg_addr);
	input [15:0] buswires;
	input add_in;
	output [7:0] reg_addr;
	
	always(*)begin
		if(add_in)
			[7:0]reg_addr <= [7:0] buswires;
	end
endmodule
