{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414367177392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414367177393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 26 18:46:17 2014 " "Processing started: Sun Oct 26 18:46:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414367177393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414367177393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414367177393 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414367177794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/PushButton_Debouncer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367177840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367177840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367177843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367177843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32b " "Found entity 1: reg_32b" {  } { { "reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/reg_32b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367177845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367177845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367177848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367177848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file masterverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterVerilog " "Found entity 1: MasterVerilog" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367177850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367177850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/SevenSegmentDisplayDecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367177853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367177853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/RegisterFile.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367177855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367177855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionaddressgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/InstructionAddressGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367177857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367177857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367177860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367177860 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DisplayMux.v(82) " "Verilog HDL information at DisplayMux.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414367177863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayMux " "Found entity 1: DisplayMux" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367177863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367177863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project-1/decodeinstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project-1/decodeinstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeInstruction " "Found entity 1: DecodeInstruction" {  } { { "../DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/DecodeInstruction.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367177866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367177866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RA_Enable Processor.v(33) " "Verilog HDL Implicit Net warning at Processor.v(33): created implicit net for \"RA_Enable\"" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367177866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RB_Enable Processor.v(34) " "Verilog HDL Implicit Net warning at Processor.v(34): created implicit net for \"RB_Enable\"" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367177866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZ_Enable Processor.v(35) " "Verilog HDL Implicit Net warning at Processor.v(35): created implicit net for \"RZ_Enable\"" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367177866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RM_Enable Processor.v(36) " "Verilog HDL Implicit Net warning at Processor.v(36): created implicit net for \"RM_Enable\"" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367177866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RY_Enable Processor.v(38) " "Verilog HDL Implicit Net warning at Processor.v(38): created implicit net for \"RY_Enable\"" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367177866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CCR_Enable Processor.v(49) " "Verilog HDL Implicit Net warning at Processor.v(49): created implicit net for \"CCR_Enable\"" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367177866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CCR_Out Processor.v(49) " "Verilog HDL Implicit Net warning at Processor.v(49): created implicit net for \"CCR_Out\"" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367177866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MasterVerilog " "Elaborating entity \"MasterVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414367177908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushButton_Debouncer PushButton_Debouncer:debounceit0 " "Elaborating entity \"PushButton_Debouncer\" for hierarchy \"PushButton_Debouncer:debounceit0\"" {  } { { "MasterVerilog.v" "debounceit0" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PushButton_Debouncer.v(51) " "Verilog HDL assignment warning at PushButton_Debouncer.v(51): truncated value with size 32 to match size of target (16)" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/PushButton_Debouncer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414367177912 "|MasterVerilog|PushButton_Debouncer:debounceit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM1\"" {  } { { "MasterVerilog.v" "ROM1" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitializationFile.mif " "Parameter \"init_file\" = \"MemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367177954 ""}  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414367177954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cp91 " "Found entity 1: altsyncram_cp91" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414367178028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414367178028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cp91 ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated " "Elaborating entity \"altsyncram_cp91\" for hierarchy \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367178029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:aProcessor " "Elaborating entity \"Processor\" for hierarchy \"Processor:aProcessor\"" {  } { { "MasterVerilog.v" "aProcessor" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367178078 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TestLight Processor.v(16) " "Output port \"TestLight\" at Processor.v(16) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414367178080 "|MasterVerilog|Processor:aProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32b Processor:aProcessor\|reg_32b:RA " "Elaborating entity \"reg_32b\" for hierarchy \"Processor:aProcessor\|reg_32b:RA\"" {  } { { "Processor.v" "RA" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367178082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator Processor:aProcessor\|InstructionAddressGenerator:InstAddGen " "Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"Processor:aProcessor\|InstructionAddressGenerator:InstAddGen\"" {  } { { "Processor.v" "InstAddGen" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367178089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:aProcessor\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:aProcessor\|RegisterFile:RegFile\"" {  } { { "Processor.v" "RegFile" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367178091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeInstruction Processor:aProcessor\|DecodeInstruction:DecodeInst " "Elaborating entity \"DecodeInstruction\" for hierarchy \"Processor:aProcessor\|DecodeInstruction:DecodeInst\"" {  } { { "Processor.v" "DecodeInst" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367178094 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IMMEDIATE_OPPERAND DecodeInstruction.v(18) " "Output port \"IMMEDIATE_OPPERAND\" at DecodeInstruction.v(18) has no driver" {  } { { "../DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/DecodeInstruction.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414367178095 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayMux Processor:aProcessor\|DisplayMux:displayAll " "Elaborating entity \"DisplayMux\" for hierarchy \"Processor:aProcessor\|DisplayMux:displayAll\"" {  } { { "Processor.v" "displayAll" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/Processor.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367178097 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Display_Select DisplayMux.v(92) " "Verilog HDL Always Construct warning at DisplayMux.v(92): variable \"Display_Select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178099 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC DisplayMux.v(93) " "Verilog HDL Always Construct warning at DisplayMux.v(93): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178099 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR DisplayMux.v(94) " "Verilog HDL Always Construct warning at DisplayMux.v(94): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178099 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA DisplayMux.v(95) " "Verilog HDL Always Construct warning at DisplayMux.v(95): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178099 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RB DisplayMux.v(96) " "Verilog HDL Always Construct warning at DisplayMux.v(96): variable \"RB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178099 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RZ DisplayMux.v(97) " "Verilog HDL Always Construct warning at DisplayMux.v(97): variable \"RZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178099 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RM DisplayMux.v(98) " "Verilog HDL Always Construct warning at DisplayMux.v(98): variable \"RM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178099 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RY DisplayMux.v(99) " "Verilog HDL Always Construct warning at DisplayMux.v(99): variable \"RY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178099 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AddressRF DisplayMux.v(100) " "Verilog HDL Always Construct warning at DisplayMux.v(100): variable \"AddressRF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178099 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ROM_Out DisplayMux.v(101) " "Verilog HDL Always Construct warning at DisplayMux.v(101): variable \"ROM_Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178099 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_Temp DisplayMux.v(102) " "Verilog HDL Always Construct warning at DisplayMux.v(102): variable \"PC_Temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BranchOffset DisplayMux.v(103) " "Verilog HDL Always Construct warning at DisplayMux.v(103): variable \"BranchOffset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_Select DisplayMux.v(104) " "Verilog HDL Always Construct warning at DisplayMux.v(104): variable \"PC_Select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_Enable DisplayMux.v(105) " "Verilog HDL Always Construct warning at DisplayMux.v(105): variable \"PC_Enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "INC_Select DisplayMux.v(106) " "Verilog HDL Always Construct warning at DisplayMux.v(106): variable \"INC_Select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CCR_Out DisplayMux.v(107) " "Verilog HDL Always Construct warning at DisplayMux.v(107): variable \"CCR_Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OP_Code DisplayMux.v(108) " "Verilog HDL Always Construct warning at DisplayMux.v(108): variable \"OP_Code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMMEDIATE_OPPERAND DisplayMux.v(109) " "Verilog HDL Always Construct warning at DisplayMux.v(109): variable \"IMMEDIATE_OPPERAND\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HexDisplay32Bits DisplayMux.v(82) " "Verilog HDL Always Construct warning at DisplayMux.v(82): inferring latch(es) for variable \"HexDisplay32Bits\", which holds its previous value in one or more paths through the always construct" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[0\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[0\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[1\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[1\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[2\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[2\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[3\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[3\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178100 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[4\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[4\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[5\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[5\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[6\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[6\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[7\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[7\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[8\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[8\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[9\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[9\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[10\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[10\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[11\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[11\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[12\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[12\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[13\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[13\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[14\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[14\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[15\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[15\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[16\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[16\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[17\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[17\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[18\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[18\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178101 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[19\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[19\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[20\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[20\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[21\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[21\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[22\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[22\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[23\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[23\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[24\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[24\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[25\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[25\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[26\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[26\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[27\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[27\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[28\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[28\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[29\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[29\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[30\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[30\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[31\] DisplayMux.v(90) " "Inferred latch for \"HexDisplay32Bits\[31\]\" at DisplayMux.v(90)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414367178102 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:uHEX0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:uHEX0\"" {  } { { "MasterVerilog.v" "uHEX0" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414367178104 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_UNSUPPORTED_READ_DURING_WRITE_BEHAVIOR" "Processor:aProcessor\|RegisterFile:RegFile\|R " "RAM logic \"Processor:aProcessor\|RegisterFile:RegFile\|R\" is uninferred due to unsupported read-during-write behavior" {  } { { "RegisterFile.v" "R" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/RegisterFile.v" 33 -1 0 } }  } 0 276009 "RAM logic \"%1!s!\" is uninferred due to unsupported read-during-write behavior" 0 0 "Quartus II" 0 -1 1414367178385 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1414367178385 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1414367178953 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[8\] GND " "Pin \"red\[8\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[9\] GND " "Pin \"red\[9\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[10\] GND " "Pin \"red\[10\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[11\] GND " "Pin \"red\[11\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[12\] GND " "Pin \"red\[12\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[13\] GND " "Pin \"red\[13\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[14\] GND " "Pin \"red\[14\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[15\] GND " "Pin \"red\[15\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[16\] GND " "Pin \"red\[16\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[17\] GND " "Pin \"red\[17\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414367179181 "|MasterVerilog|red[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414367179181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg " "Generated suppressed messages file C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414367180036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414367180193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180193 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[10\] " "No output dependent on input pin \"switch\[10\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[11\] " "No output dependent on input pin \"switch\[11\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[12\] " "No output dependent on input pin \"switch\[12\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[13\] " "No output dependent on input pin \"switch\[13\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[14\] " "No output dependent on input pin \"switch\[14\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[15\] " "No output dependent on input pin \"switch\[15\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[16\] " "No output dependent on input pin \"switch\[16\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414367180304 "|MasterVerilog|switch[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414367180304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "532 " "Implemented 532 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414367180306 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414367180306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "393 " "Implemented 393 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414367180306 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1414367180306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414367180306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414367180349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 26 18:46:20 2014 " "Processing ended: Sun Oct 26 18:46:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414367180349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414367180349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414367180349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414367180349 ""}
