verilog work "add1b.vf"
verilog work "alu1b.vf"
verilog work "claAdder4b.vf"
verilog work "claAdde16b.vf"
verilog work "alu16b.vf"
verilog work "testALU.vf"
verilog work "testALU_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
