EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# 74LVC2G125
#
DEF 74LVC2G125 U 0 40 Y Y 1 F N
F0 "U" -200 600 25 H V C CNN
F1 "74LVC2G125" -100 -600 25 H V C CNN
F2 "" 0 0 25 H I C CNN
F3 "" 0 0 25 H I C CNN
DRAW
S -250 -200 -100 -200 0 1 0 N
S -250 200 -100 200 0 1 0 N
S -250 550 250 -550 0 1 0 N
S 100 200 250 200 0 1 0 N
S 250 -200 100 -200 0 1 0 N
P 3 0 1 0 -250 0 0 0 0 -150 N
P 3 0 1 0 -250 400 0 400 0 250 N
P 4 0 1 0 -100 -100 100 -200 -100 -300 -100 -100 N
P 4 0 1 0 100 200 -100 300 -100 100 100 200 N
X ~OE1 1 -350 400 100 R 25 25 1 1 I I
X I1 2 -350 200 100 R 25 25 1 1 I
X O2 3 350 -200 100 L 25 25 1 1 I
X GND 4 -350 -500 100 R 25 25 1 1 I
X I2 5 -350 -200 100 R 25 25 1 1 I
X O1 6 350 200 100 L 25 25 1 1 I
X ~OE2 7 -350 0 100 R 25 25 1 1 I I
X VCC 8 350 500 100 L 25 25 1 1 I
ENDDRAW
ENDDEF
#
# MicroSD
#
DEF MicroSD X 0 40 Y Y 1 F N
F0 "X" -250 650 60 H V C CNN
F1 "MicroSD" -100 0 60 H V C CNN
F2 "" -100 -150 60 H V C CNN
F3 "" -100 -150 60 H V C CNN
DRAW
S 350 600 -350 -650 0 1 0 N
X DAT2 1 550 100 200 L 50 50 1 1 U
X DAT3 2 550 0 200 L 50 50 1 1 U
X CMD 3 550 500 200 L 50 50 1 1 U
X VDD 4 550 -100 200 L 50 50 1 1 U
X CLK 5 550 400 200 L 50 50 1 1 U
X GND 6 550 -200 200 L 50 50 1 1 U
X DAT0 7 550 300 200 L 50 50 1 1 U
X DAT1 8 550 200 200 L 50 50 1 1 U
X CD1 CD1 550 -400 200 L 50 50 1 1 U
X CD2 CD2 550 -500 200 L 50 50 1 1 U
X SHIELD GND1 550 -600 200 L 50 50 1 1 U
X ~ GND2 550 -600 200 L 50 50 1 1 U N
X ~ GND3 550 -600 200 L 50 50 1 1 U N
X ~ GND4 550 -600 200 L 50 50 1 1 U N
ENDDRAW
ENDDEF
#
# STM32F103Cx
#
DEF STM32F103Cx U 0 40 Y Y 1 F N
F0 "U" -1550 -750 60 H V C CNN
F1 "STM32F103Cx" -1300 750 60 H V C CNN
F2 "" 0 250 60 H I C CNN
F3 "" 0 250 60 H I C CNN
DRAW
S -1650 700 1650 -650 0 1 0 N
X VBAT 1 -1850 -450 200 R 39 39 1 1 I
X PA0/WKUP/USART2_CTS/ADC12_IN0/TIM2_CH1_ETR 10 -1850 650 200 R 39 39 1 1 I
X PA1/USART2_RTS/ADC12_IN1/TIM2_CH2 11 -1850 600 200 R 39 39 1 1 I
X PA2/USART2_TX/ADC12_IN2/TIM2_CH3 12 -1850 550 200 R 39 39 1 1 I
X PA3/USART2_RX/ADC12_IN3/TIM2_CH4 13 -1850 500 200 R 39 39 1 1 I
X PA4/SPI1_NSS/USART2_CK/ADC12_IN4 14 -1850 450 200 R 39 39 1 1 I
X PA5/SPI1_SCK/ADC12_IN5 15 -1850 400 200 R 39 39 1 1 I
X PA6/SPI1_MISO/ADC12_IN6/TIM3_CH1/TIM1_BKIN 16 -1850 350 200 R 39 39 1 1 I
X PA7/SPI1_MOSI/ADC12_IN7/TIM3_CH2/TIM1_CH1N 17 -1850 300 200 R 39 39 1 1 I
X PB0/ADC12_IN8/TIM3_CH3/TIM1_CH2N 18 1850 650 200 L 39 39 1 1 I
X PB1/ADC12_IN9/TIM3_CH4/TIM1_CH3N 19 1850 600 200 L 39 39 1 1 I
X PC13/TAMPER-RTC 2 1850 -200 200 L 39 39 1 1 I
X PB2/BOOT1 20 1850 550 200 L 39 39 1 1 I
X PB10/I2C2_SCL/USART3_TX/TIM2_CH3 21 1850 150 200 L 39 39 1 1 I
X PB11/I2C2_SDA/USART3_RX/TIM2_CH4 22 1850 100 200 L 39 39 1 1 I
X VSS 23 -1850 -600 200 R 39 39 1 1 I
X VDD 24 -1850 -550 200 R 39 39 1 1 I
X PB12/SPI2_NSS/I2C2_SMBAl/USART3_CK/TIM1_BKIN 25 1850 50 200 L 39 39 1 1 I
X PB13/SPI2_SCK/USART3_CTS/TIM1_CH1N 26 1850 0 200 L 39 39 1 1 I
X PB14/SPI2_MISO/USART3_RTS/TIM1_CH2N 27 1850 -50 200 L 39 39 1 1 I
X PB15/SPI2_MOSI/TIM1_CH3N 28 1850 -100 200 L 39 39 1 1 I
X PA8/USART1_CK/TIM1_CH1/MCO 29 -1850 250 200 R 39 39 1 1 I
X PC14/OSC32_IN 3 1850 -250 200 L 39 39 1 1 I
X PA9/USART1_TX/TIM1_CH2 30 -1850 200 200 R 39 39 1 1 I
X PA10/USART1_RX/TIM1_CH3 31 -1850 150 200 R 39 39 1 1 I
X PA11/USART1_CTS/CANRX/USBDM/TIM1_CH4 32 -1850 100 200 R 39 39 1 1 I
X PA12/USART1_RTS/CANTX/USBDP/TIM1_ETR 33 -1850 50 200 R 39 39 1 1 I
X PA13/JTMS/SWDIO 34 -1850 0 200 R 39 39 1 1 I
X VSS 35 -1850 -600 200 R 39 39 1 1 I N
X VDD 36 -1850 -550 200 R 39 39 1 1 I N
X PA14/JTCK/SWCLK 37 -1850 -50 200 R 39 39 1 1 I
X PA15/JTDI/TIM2_CH1_ETR/SPI1_NSS 38 -1850 -100 200 R 39 39 1 1 I
X PB3/JTDO/TIM2_CH2/TRACESWO/SPI1_SCK 39 1850 500 200 L 39 39 1 1 I
X PC15/OSC32_OUT 4 1850 -300 200 L 39 39 1 1 I
X PB4/JNTRST/TIM3_CH1/SPI1_MISO 40 1850 450 200 L 39 39 1 1 I
X PB5/I2C1_SMBAl/TIM3_CH2/SPI1_MOSI 41 1850 400 200 L 39 39 1 1 I
X PB6/I2C1_SCL/TIM4_CH1/USART1_TX 42 1850 350 200 L 39 39 1 1 I
X PB7/I2C1_SDA/TIM4_CH2/USART1_RX 43 1850 300 200 L 39 39 1 1 I
X BOOT0 44 1850 -600 200 L 39 39 1 1 I
X PB8/TIM4_CH3/I2C1_SCL/CANRX 45 1850 250 200 L 39 39 1 1 I
X PB9/TIM4_CH4/I2C1_SDA/CANTX 46 1850 200 200 L 39 39 1 1 I
X VSS 47 -1850 -600 200 R 39 39 1 1 I N
X VDD 48 -1850 -550 200 R 39 39 1 1 I N
X PD0/OSC_IN 5 1850 -400 200 L 39 39 1 1 I
X PD1/OSC_OUT 6 1850 -450 200 L 39 39 1 1 I
X ~RST 7 1850 -550 200 L 39 39 1 1 I
X VSSA 8 -1850 -350 200 R 39 39 1 1 I
X VDDA 9 -1850 -300 200 R 39 39 1 1 I
ENDDRAW
ENDDEF
#
# STM32F405Rx
#
DEF STM32F405Rx U 0 40 Y Y 1 F N
F0 "U" -3200 -1050 60 H V C CNN
F1 "STM32F405Rx" -2950 900 60 H V C CNN
F2 "" 950 0 60 H I C CNN
F3 "" 950 0 60 H I C CNN
DRAW
S -3300 850 3300 -950 0 1 0 N
X VBAT 1 3500 -450 200 L 39 39 1 1 I
X PC2/SPI2_MISO/OTG_HS_ULPI_DIR/ETH_MII_TXD2/I2S2ext_SD/ADC123_IN12 10 3500 700 200 L 39 39 1 1 I
X PC3/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/ADC123_IN13 11 3500 650 200 L 39 39 1 1 I
X VSSA 12 3500 -600 200 L 39 39 1 1 I
X VDDA 13 3500 -550 200 L 39 39 1 1 I
X PA0/USART2_CTS/UART4_TX/ETH_MII_CRS/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR/ADC123_IN0/WKUP 14 -3500 800 200 R 39 39 1 1 I
X PA1/USART2_RTS/UART4_RX/ETH_RMII_REF_CLK/ETH_MII_RX_CLK/TIM5_CH2/TIM2_CH2/ADC123_IN1 15 -3500 750 200 R 39 39 1 1 I
X PA2/USART2_TX/TIM5_CH3/TIM9_CH1/TIM2_CH3/ETH_MDIO/EVENTOUT/ADC123_IN2 16 -3500 700 200 R 39 39 1 1 I
X PA3/USART2_RX/TIM5_CH4/TIM9_CH2/TIM2_CH4/OTG_HS_ULPI_D0/ETH_MII_COL/ADC123_IN3 17 -3500 650 200 R 39 39 1 1 I
X VSS 18 3500 -900 200 L 39 39 1 1 I
X VDD 19 3500 -850 200 L 39 39 1 1 I
X PC13/RTC_OUT/RTC_TAMP1/RTC_TS 2 3500 150 200 L 39 39 1 1 I
X PA4/SPI1_NSS/SPI3_NSS/USART2_CK/DCMI_HSYNC/OTG_HS_SOF/I2S3_WS/ADC12_IN4/DAC_OUT1 20 -3500 600 200 R 39 39 1 1 I
X PA5/SPI1_SCK/OTG_HS_ULPI_CK/TIM2_CH1_ETR/TIM8_CH1N/ADC12_IN5/DAC_OUT2 21 -3500 550 200 R 39 39 1 1 I
X PA6/SPI1_MISO/TIM8_BKIN/TIM13_CH1/DCMI_PIXCLK/TIM3_CH1/TIM1_BKIN/ADC12_IN6 22 -3500 500 200 R 39 39 1 1 I
X PA7/SPI1_MOSI/TIM8_CH1N/TIM14_CH1/TIM3_CH2/ETH_MII_RX_DV/TIM1_CH1N/ETH_RMII_CRS_DV/ADC12_IN7 23 -3500 450 200 R 39 39 1 1 I
X PC4/ETH_RMII_RX_D0/ETH_MII_RX_D0/ADC12_IN14 24 3500 600 200 L 39 39 1 1 I
X PC5/ETH_RMII_RX_D1/ETH_MII_RX_D1/ADC12_IN15 25 3500 550 200 L 39 39 1 1 I
X PB0/TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/ETH_MII_RXD2/TIM1_CH2N/ADC12_IN8 26 -3500 -50 200 R 39 39 1 1 I
X PB1/TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/ETH_MII_RXD3/TIM1_CH3N/ADC12_IN9 27 -3500 -100 200 R 39 39 1 1 I
X PB2/BOOT1 28 -3500 -150 200 R 39 39 1 1 I
X PB10/SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/TIM2_CH3 29 -3500 -550 200 R 39 39 1 1 I
X PC14/OSC32_IN 3 3500 100 200 L 39 39 1 1 I
X PB11/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_RMII_TX_EN/ETH_MII_TX_EN/TIM2_CH4 30 -3500 -600 200 R 39 39 1 1 I
X VCAP1 31 3500 -700 200 L 39 39 1 1 I
X VDD 32 3500 -850 200 L 39 39 1 1 I N
X PB12/SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/CAN2_RX/OTG_HS_ULPI_D5/ETH_RMII_TXD0/ETH_MII_TXD0/OTG_HS_ID 33 -3500 -650 200 R 39 39 1 1 I
X PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/CAN2_TX/OTG_HS_ULPI_D6/ETH_RMII_TXD1/ETH_MII_TXD1/OTG_HS_VBUS 34 -3500 -700 200 R 39 39 1 1 I
X PB14/SPI2_MISO/TIM1_CH2N/TIM12_CH1/OTG_HS_DM/USART3_RTS/TIM8_CH2N/I2S2ext_SD 35 -3500 -750 200 R 39 39 1 1 I
X PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM12_CH2/OTG_HS_DP/RTC_REFIN 36 -3500 -800 200 R 39 39 1 1 I
X PC6/I2S2_MCK/TIM8_CH1/SDIO_D6/USART6_TX/DCMI_D0/TIM3_CH1 37 3500 500 200 L 39 39 1 1 I
X PC7/I2S3_MCK/TIM8_CH2/SDIO_D7/USART6_RX/DCMI_D1/TIM3_CH2 38 3500 450 200 L 39 39 1 1 I
X PC8/TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK/DCMI_D2 39 3500 400 200 L 39 39 1 1 I
X PC15/OSC32_OUT 4 3500 50 200 L 39 39 1 1 I
X PC9/I2S_CKIN/MCO2/TIM8_CH4/SDIO_D1/I2C3_SDA/DCMI_D3/TIM3_CH4 40 3500 350 200 L 39 39 1 1 I
X PA8/MCO1/USART1_CK/TIM1_CH1/I2C3_SCL/OTG_FS_SOF 41 -3500 400 200 R 39 39 1 1 I
X PA9/USART1_TX/TIM1_CH2/I2C3_SMBA/DCMI_D0/OTG_FS_VBUS 42 -3500 350 200 R 39 39 1 1 I
X PA10/USART1_RX/TIM1_CH3/OTG_FS_ID/DCMI_D1 43 -3500 300 200 R 39 39 1 1 I
X PA11/USART1_CTS/CAN1_RX/TIM1_CH4/OTG_FS_DM 44 -3500 250 200 R 39 39 1 1 I
X PA12/USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP 45 -3500 200 200 R 39 39 1 1 I
X PA13/JTMS/SWDIO 46 -3500 150 200 R 39 39 1 1 I
X VCAP2 47 3500 -750 200 L 39 39 1 1 I
X VDD 48 3500 -850 200 L 39 39 1 1 I N
X PA14/JTCK/SWCLK 49 -3500 100 200 R 39 39 1 1 I
X PH0/OSC_IN 5 3500 -150 200 L 39 39 1 1 I
X PA15/JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/SPI1_NSS 50 -3500 50 200 R 39 39 1 1 I
X PC10/SPI3_SCK/I2S3_CK/UART4_TX/SDIO_D2/DCMI_D8/USART3_TX 51 3500 300 200 L 39 39 1 1 I
X PC11/UART4_RX/SPI3_MISO/SDIO_D3/DCMI_D4/USART3_RX/I2S3ext_SD 52 3500 250 200 L 39 39 1 1 I
X PC12/UART5_TX/SDIO_CK/DCMI_D9/SPI3_MOSI/I2S3_SD/USART3_CK 53 3500 200 200 L 39 39 1 1 I
X PD2/TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11 54 3500 -50 200 L 39 39 1 1 I
X PB3/JTDO/TRACESWO/SPI3_SCK/I2S3_CK/TIM2_CH2/SPI1_SCK 55 -3500 -200 200 R 39 39 1 1 I
X PB4/NJTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO/I2S3ext_SD 56 -3500 -250 200 R 39 39 1 1 I
X PB5/I2C1_SMBA/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/TIM3_CH2/SPI1_MOSI/SPI3_MOSI/DCMI_D10/I2S3_SD 57 -3500 -300 200 R 39 39 1 1 I
X PB6/I2C1_SCL/TIM4_CH1/CAN2_TX/DCMI_D5/USART1_TX 58 -3500 -350 200 R 39 39 1 1 I
X PB7/I2C1_SDA/FSMC_NL/DCMI_VSYNC/USART1_RX/TIM4_CH2 59 -3500 -400 200 R 39 39 1 1 I
X PH1/OSC_OUT 6 3500 -200 200 L 39 39 1 1 I
X BOOT0 60 3500 -350 200 L 39 39 1 1 I
X PB8/TIM4_CH3/SDIO_D4/TIM10_CH1/DCMI_D6/ETH_MII_TXD3/I2C1_SCL/CAN1_RX 61 -3500 -450 200 R 39 39 1 1 I
X PB9/SPI2_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/SDIO_D5/DCMI_D7/I2C1_SDA/CAN1_TX 62 -3500 -500 200 R 39 39 1 1 I
X VSS 63 3500 -900 200 L 39 39 1 1 I N
X VDD 64 3500 -850 200 L 39 39 1 1 I N
X ~RST 7 3500 -300 200 L 39 39 1 1 I
X PC0/OTG_HS_ULPI_STP/ADC123_IN10 8 3500 800 200 L 39 39 1 1 I
X PC1/ETH_MDC/ADC123_IN11 9 3500 750 200 L 39 39 1 1 I
ENDDRAW
ENDDEF
#
# STMPS2151STR
#
DEF STMPS2151STR U 0 40 Y Y 1 F N
F0 "U" -200 200 25 H V C CNN
F1 "STMPS2151STR" -50 -200 25 H V C CNN
F2 "" -100 0 25 H I C CNN
F3 "" -100 0 25 H I C CNN
DRAW
P 5 0 1 0 -250 150 -250 -150 250 -150 250 150 -250 150 N
X OUT 1 350 100 100 L 50 50 1 1 I
X GND 2 -350 -100 100 R 50 50 1 1 I
X FAULT 3 350 0 100 L 50 50 1 1 I
X EN 4 -350 0 100 R 50 50 1 1 I
X IN 5 -350 100 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
