// Seed: 3906264071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  genvar id_5;
  type_7(
      id_2, 1, 1
  );
  logic id_6 = 1;
endmodule
