#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Dec 11 15:57:57 2017
# Process ID: 1976
# Log file: C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/planAhead_run_3/planAhead.log
# Journal file: C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -72 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/pa.fromHdl.tcl
# create_project -name PortedVLSI -dir "C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/planAhead_run_3" -part xc7a100tcsg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "VGA_Controller.ucf" [current_fileset -constrset]
Adding file 'C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/VGA_Controller.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {VGA_SignalGen.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RegisterFile.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Dispatch.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {VGA_Controller.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MemCont.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CoreTop.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Core_MemCont_VGA.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Core_MemCont_VGA $srcset
# add_files [list {VGA_Controller.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tcsg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/VGA_SignalGen.v" into library work
Analyzing Verilog file "C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/RegisterFile.v" into library work
Analyzing Verilog file "C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/Dispatch.v" into library work
Analyzing Verilog file "C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/ALU.v" into library work
Analyzing Verilog file "C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/VGA_Controller.v" into library work
Analyzing Verilog file "C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/MemCont.v" into library work
Analyzing Verilog file "C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/CoreTop.v" into library work
Analyzing Verilog file "C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/Core_MemCont_VGA.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'RAM' instantiated as 'Ram' [C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/MemCont.v:53]
Resolution: File names need to match cell names: an EDIF definition will be found in RAM.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'SevSegDisplay4DigController' instantiated as 'DisplayController' [C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/Core_MemCont_VGA.v:98]
Resolution: File names need to match cell names: an EDIF definition will be found in SevSegDisplay4DigController.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'BinaryTo4DigHex7SegDisplay' instantiated as 'DisplayConverter' [C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/Core_MemCont_VGA.v:100]
Resolution: File names need to match cell names: an EDIF definition will be found in BinaryTo4DigHex7SegDisplay.edf; an HDL definition may be placed in any Verilog/VHDL file.
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/VGA_Controller.ucf]
Finished Parsing UCF File [C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI/VGA_Controller.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instances

Phase 0 | Netlist Checksum: 061d321b
open_rtl_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 726.219 ; gain = 300.309
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/kenbo/Documents/XilinxProjects/PortedVLSI\planAhead_pid1976.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Dec 11 15:59:12 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
