// Seed: 3873140686
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  assign module_2.id_12 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5 = id_4;
  always @(*) id_2 = #1 id_3;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6
    , id_12,
    input wire id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri1 id_10
);
  assign id_12 = 1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
