
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Labor' on host 'euvoram2' (Windows NT_amd64 version 6.2) on Sat Apr 12 00:09:42 +0200 2025
INFO: [HLS 200-10] In directory 'C:/FPGA/real_time_rfsoc_phase_correction/adjustable_pc/vitis_hls/passer_32_double'
Sourcing Tcl script 'build.tcl'
INFO: [HLS 200-1510] Running: source build.tcl
INFO: [HLS 200-1510] Running: open_project -reset proj 
INFO: [HLS 200-10] Opening and resetting project 'C:/FPGA/real_time_rfsoc_phase_correction/adjustable_pc/vitis_hls/passer_32_double/proj'.
WARNING: [HLS 200-40] No C:/FPGA/real_time_rfsoc_phase_correction/adjustable_pc/vitis_hls/passer_32_double/proj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution 'C:/FPGA/real_time_rfsoc_phase_correction/adjustable_pc/vitis_hls/passer_32_double/proj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_top passer_32_double 
INFO: [HLS 200-1510] Running: add_files passer_32_double.cpp 
INFO: [HLS 200-10] Adding design file 'passer_32_double.cpp' to the project
INFO: [HLS 200-1510] Running: add_files passer_32_double.h 
INFO: [HLS 200-10] Adding design file 'passer_32_double.h' to the project
INFO: [HLS 200-1510] Running: set_part xczu48dr-ffvg1517-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.1 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.1ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] Analyzing design file 'passer_32_double.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.835 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'in_config_worker(ap_int<32>*, hls::stream<config1, 10>&)' (passer_32_double.cpp:22:33)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'in_config_worker(ap_int<32>*, hls::stream<config1, 10>&)' (passer_32_double.cpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'out_worker(hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&, hls::stream<config1, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&)' (passer_32_double.cpp:55:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'out_worker(hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&, hls::stream<config1, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&)' (passer_32_double.cpp:51:7)
INFO: [HLS 214-131] Inlining function 'hls::task::task<void (&)(hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&, hls::stream<config1, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&), hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&, hls::stream<config1, 10>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&>(void (&)(hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&, hls::stream<config1, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&), hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&, hls::stream<config1, 10>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&)' into 'passer_32_double(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, ap_int<32>*)' (passer_32_double.cpp:82:29)
INFO: [HLS 214-131] Inlining function 'hls::task::task<void (&)(ap_int<32>*, hls::stream<config1, 10>&), ap_int<32>*&, hls::stream<config1, 10>&>(void (&)(ap_int<32>*, hls::stream<config1, 10>&), ap_int<32>*&, hls::stream<config1, 10>&)' into 'passer_32_double(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, ap_int<32>*)' (passer_32_double.cpp:81:29)
INFO: [HLS 214-131] Inlining function 'hls::task::task<void (&)(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&), hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&>(void (&)(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&), hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&)' into 'passer_32_double(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, ap_int<32>*)' (passer_32_double.cpp:80:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.hls::stream<ap_int<32>, 0>s' into 'in_config_worker(ap_int<32>*, hls::stream<config1, 10>&) (.1)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::stream<ap_int<32>, 0>s.i32' into 'out_worker(hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&, hls::stream<config1, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_i1s_struct.ap_int<32>ss' into 'out_worker(hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&, hls::stream<config1, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'out_worker(hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&, hls::stream<config1, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_i1s_class.hls::stream<ap_int<32>, 0>ss' into 'out_worker(hls::stream<ap_int<32>, 10>&, hls::stream<ap_int<32>, 10>&, hls::stream<config1, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.653 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.680 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'passer_32_double' (passer_32_double.cpp:61), detected/extracted 3 process function(s): 
	 'in_data_worker'
	 'in_config_worker'
	 'out_worker'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.680 GB.
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for passer_32_double because in_config_worker has non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'passer_32_double' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'in_data_worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'in_data_worker'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'in_data_worker'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.680 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'in_config_worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.680 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'out_worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'out_worker'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'out_worker'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.680 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'passer_32_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.680 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'in_data_worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'in_data_worker' in module 'in_data_worker', because it has II equal to pipeline depth (will fall back to a sequential design).
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'in_data_worker'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'in_config_worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'send_local_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'in_config_worker'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'out_worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'send_local_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'out_worker' pipeline 'out_worker' pipeline type 'function pipeline'
WARNING: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'out_worker' in module 'out_worker', because it has non-blocking input port: sig_config_q15_read, sig_data_q13_read, sig_data_2_q14_read.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'out_worker'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'passer_32_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'passer_32_double/in_data_q' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'passer_32_double/out_q' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'passer_32_double/in_data_2_q' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'passer_32_double/out_2_q' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'passer_32_double/send' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'passer_32_double' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'send' to AXI-Lite port a.
WARNING: [HLS 200-656] Deadlocks can occur since process out_worker is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'passer_32_double'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.680 GB.
INFO: [RTMG 210-285] Implementing FIFO 'sig_data_q_U(passer_32_double_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sig_data_2_q_U(passer_32_double_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sig_config_q_U(passer_32_double_fifo_w32_d10_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.680 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for passer_32_double.
INFO: [VLOG 209-307] Generating Verilog RTL for passer_32_double.
INFO: [HLS 200-789] **** Estimated Fmax: 471.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.123 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 12 00:10:00 2025...
INFO: [HLS 200-802] Generated output file proj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.261 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.891 seconds; peak allocated memory: 1.680 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Apr 12 00:10:00 2025...
