
---------- Begin Simulation Statistics ----------
final_tick                               2541787173500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202802                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   202800                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.67                       # Real time elapsed on the host
host_tick_rate                              569678859                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4192613                       # Number of instructions simulated
sim_ops                                       4192613                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011777                       # Number of seconds simulated
sim_ticks                                 11777328500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             47.229924                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  363686                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               770033                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2562                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             73487                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            835945                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50063                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          239628                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           189565                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1008027                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26158                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4192613                       # Number of instructions committed
system.cpu.committedOps                       4192613                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.614959                       # CPI: cycles per instruction
system.cpu.discardedOps                        194285                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606577                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451353                       # DTB hits
system.cpu.dtb.data_misses                       7607                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405532                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849291                       # DTB read hits
system.cpu.dtb.read_misses                       6814                       # DTB read misses
system.cpu.dtb.write_accesses                  201045                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602062                       # DTB write hits
system.cpu.dtb.write_misses                       793                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18032                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3387691                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1030732                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658806                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16686309                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178096                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  938005                       # ITB accesses
system.cpu.itb.fetch_acv                         1545                       # ITB acv
system.cpu.itb.fetch_hits                      931875                       # ITB hits
system.cpu.itb.fetch_misses                      6130                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4196     69.25%     79.14% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.05% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.79%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6059                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14402                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2423     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2669     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5109                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2410     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2410     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4837                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10871532000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9341000      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17554500      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               883163500      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11781591000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902960                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946761                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7974981500     67.69%     67.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3806609500     32.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23541349                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85374      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539565     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838514     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592077     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104755      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4192613                       # Class of committed instruction
system.cpu.quiesceCycles                        13308                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6855040                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22666454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22666454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22666454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22666454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116238.225641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116238.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116238.225641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116238.225641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12904487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12904487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12904487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12904487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66176.856410                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66176.856410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66176.856410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66176.856410                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22316957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22316957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116234.151042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116234.151042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12704990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12704990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66171.822917                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66171.822917                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.292866                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539362273000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.292866                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205804                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205804                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127704                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34840                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86142                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34165                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28989                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28989                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86732                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40865                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       259543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       259543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 468874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11059904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11059904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6688896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6689329                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17760497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157000                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002771                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052565                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156565     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157000                       # Request fanout histogram
system.membus.reqLayer0.occupancy              348000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           818385036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375774000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          459827750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5546816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10017216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5546816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5546816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470974041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379576744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850550785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470974041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470974041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189326467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189326467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189326467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470974041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379576744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039877252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000131316500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              405359                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111243                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156519                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120769                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156519                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120769                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10362                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2302                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5667                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1999498000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  730785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4739941750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13680.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32430.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103528                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156519                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120769                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.657761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.362991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.370490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34246     42.20%     42.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24309     29.96%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10016     12.34%     84.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4465      5.50%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2333      2.87%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1410      1.74%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          983      1.21%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      0.72%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2801      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81148                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.032346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.431950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.632130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1299     17.80%     17.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5525     75.73%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           281      3.85%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            93      1.27%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.51%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.234786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.219290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.742964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6550     89.78%     89.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.18%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              434      5.95%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              148      2.03%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               75      1.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9354048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7580736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10017216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7729216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11777323500                       # Total gap between requests
system.mem_ctrls.avgGap                      42473.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4917696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7580736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417556154.606709003448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376685765.366908133030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643671949.882352352142                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120769                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2498728250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2241213500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289725677500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28830.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32086.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399007.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313146120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166414545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558405120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          307818180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     929335680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5141496900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192812640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7609429185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.108257                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    449627000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    393120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10934581500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266336280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141542115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           485155860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310485600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     929335680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5115556200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        214657440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7463069175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.680989                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    504536500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10879672000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11770128500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1608338                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1608338                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1608338                       # number of overall hits
system.cpu.icache.overall_hits::total         1608338                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86733                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86733                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86733                       # number of overall misses
system.cpu.icache.overall_misses::total         86733                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5336399500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5336399500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5336399500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5336399500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1695071                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1695071                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1695071                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1695071                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051168                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051168                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051168                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051168                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61526.748758                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61526.748758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61526.748758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61526.748758                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86142                       # number of writebacks
system.cpu.icache.writebacks::total             86142                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86733                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86733                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86733                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86733                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5249667500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5249667500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5249667500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5249667500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051168                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051168                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051168                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051168                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60526.760287                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60526.760287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60526.760287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60526.760287                       # average overall mshr miss latency
system.cpu.icache.replacements                  86142                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1608338                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1608338                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86733                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86733                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5336399500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5336399500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1695071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1695071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051168                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051168                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61526.748758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61526.748758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5249667500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5249667500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051168                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051168                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60526.760287                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60526.760287                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.800297                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1629826                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86220                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.903108                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.800297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3476874                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3476874                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312113                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312113                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312113                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312113                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105670                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105670                       # number of overall misses
system.cpu.dcache.overall_misses::total        105670                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6771295500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6771295500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6771295500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6771295500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417783                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417783                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417783                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417783                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074532                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074532                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64079.639444                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64079.639444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64079.639444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64079.639444                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34664                       # number of writebacks
system.cpu.dcache.writebacks::total             34664                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36704                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36704                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388155500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388155500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388155500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388155500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048644                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048644                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048644                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048644                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63627.809355                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63627.809355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63627.809355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63627.809355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68826                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3286932000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3286932000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66811.634856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66811.634856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39964                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39964                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2663700500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2663700500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66652.499750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66652.499750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3484363500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3484363500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61699.635224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61699.635224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724455000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724455000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59459.864837                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59459.864837                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63575500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63575500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080523                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080523                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70639.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70639.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62675500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62675500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080523                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080523                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69639.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69639.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11111                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11111                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11111                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11111                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541787173500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.440921                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378755                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68826                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.032473                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.440921                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949992                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949992                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551468247500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 575727                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750912                       # Number of bytes of host memory used
host_op_rate                                   575723                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.42                       # Real time elapsed on the host
host_tick_rate                              553274882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728052                       # Number of instructions simulated
sim_ops                                       7728052                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007427                       # Number of seconds simulated
sim_ticks                                  7426738000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.684872                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  178439                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               473503                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12371                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             47986                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            455705                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28502                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          169972                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           141470                       # Number of indirect misses.
system.cpu.branchPred.lookups                  608786                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76228                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        16205                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793828                       # Number of instructions committed
system.cpu.committedOps                       2793828                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.264624                       # CPI: cycles per instruction
system.cpu.discardedOps                        204500                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   350843                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       866846                       # DTB hits
system.cpu.dtb.data_misses                       1970                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233868                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       535435                       # DTB read hits
system.cpu.dtb.read_misses                       1545                       # DTB read misses
system.cpu.dtb.write_accesses                  116975                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      331411                       # DTB write hits
system.cpu.dtb.write_misses                       425                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204787                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2255039                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            661178                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           369673                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10345965                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.189947                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  571037                       # ITB accesses
system.cpu.itb.fetch_acv                          403                       # ITB acv
system.cpu.itb.fetch_hits                      569578                       # ITB hits
system.cpu.itb.fetch_misses                      1459                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.55%      3.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.76% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4339     82.37%     86.12% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.61%     89.73% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.77% # number of callpals executed
system.cpu.kern.callpal::rti                      306      5.81%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.79% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5268                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7328                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1825     38.90%     38.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2820     60.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4692                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1822     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1822     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3691                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5013642000     67.48%     67.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                72102000      0.97%     68.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8065000      0.11%     68.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2335911000     31.44%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7429720000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998356                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.646099                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786658                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 267                      
system.cpu.kern.mode_good::user                   264                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch::kernel               487                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 264                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   6                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.548255                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.705416                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5857890500     78.84%     78.84% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1455746500     19.59%     98.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            116083000      1.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         14708453                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108407      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1701134     60.89%     64.77% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4416      0.16%     64.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.23% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470398     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295649     10.58%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40171      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793828                       # Class of committed instruction
system.cpu.quiesceCycles                       145023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4362488                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229498                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2978643347                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2978643347                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2978643347                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2978643347                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118115.764414                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118115.764414                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118115.764414                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118115.764414                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             1                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1716305101                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1716305101                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1716305101                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1716305101                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68058.731898                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68058.731898                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68058.731898                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68058.731898                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7633967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7633967                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115666.166667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115666.166667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4333967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4333967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65666.166667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65666.166667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2971009380                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2971009380                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118122.192271                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118122.192271                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1711971134                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1711971134                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68065.010099                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68065.010099                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              79847                       # Transaction distribution
system.membus.trans_dist::WriteReq                729                       # Transaction distribution
system.membus.trans_dist::WriteResp               729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38942                       # Transaction distribution
system.membus.trans_dist::WritebackClean        66501                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9225                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10403                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10403                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66502                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12615                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       199493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       199493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 321713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8511424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8511424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2351488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2354072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12475224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116144                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001464                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038230                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115974     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116144                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2529500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           661680531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             362967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          126147500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          353457250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4255360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1468928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5724288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4255360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4255360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2492288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2492288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           66490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38942                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38942                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         572978339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         197789124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             770767462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    572978339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        572978339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      335583132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            335583132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      335583132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        572978339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        197789124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1106350594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000620734750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6425                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6424                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246808                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98814                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105377                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105377                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3543                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   967                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5500                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1327917250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  429495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2938523500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15459.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34209.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       145                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61790                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73008                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105377                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    538                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.430384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.046082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.085190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22388     40.34%     40.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16769     30.22%     70.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7053     12.71%     83.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3199      5.76%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1724      3.11%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          951      1.71%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          582      1.05%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          410      0.74%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2421      4.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55497                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.369707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.591181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.997381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1579     24.58%     24.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              51      0.79%     25.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            105      1.63%     27.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           655     10.20%     37.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3360     52.30%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           435      6.77%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           108      1.68%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            54      0.84%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            26      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            20      0.31%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            12      0.19%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             6      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             3      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6424                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.088836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5953     92.65%     92.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           409      6.37%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            43      0.67%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            14      0.22%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             2      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6425                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5497536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  226752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6682176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5724288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6744128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       740.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       899.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    770.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    908.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7426738000                       # Total gap between requests
system.mem_ctrls.avgGap                      38121.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4034752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1462784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6682176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 543273776.454750418663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196961842.467042744160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 899745756.481513142586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        66490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105377                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2124309750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    814213750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 187190491000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31949.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35474.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1776388.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            224031780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            119045355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           331296000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287794260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3021387030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        307759680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4877066025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.690195                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    773662500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6405863750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            172338180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91569555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           282094260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          257241600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     585751920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3126959010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        218808480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4734763005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.529290                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    541480250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    247780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6637920750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25881                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25881                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               199500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2189000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131458347                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1493000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              725500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9604274000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       985530                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           985530                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       985530                       # number of overall hits
system.cpu.icache.overall_hits::total          985530                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66502                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66502                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66502                       # number of overall misses
system.cpu.icache.overall_misses::total         66502                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4361039000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4361039000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4361039000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4361039000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1052032                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1052032                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1052032                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1052032                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65577.561577                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65577.561577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65577.561577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65577.561577                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        66501                       # number of writebacks
system.cpu.icache.writebacks::total             66501                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66502                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66502                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66502                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66502                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4294537000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4294537000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4294537000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4294537000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.063213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.063213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063213                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64577.561577                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64577.561577                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64577.561577                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64577.561577                       # average overall mshr miss latency
system.cpu.icache.replacements                  66501                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       985530                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          985530                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66502                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66502                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4361039000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4361039000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1052032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1052032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65577.561577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65577.561577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66502                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66502                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4294537000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4294537000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.063213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64577.561577                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64577.561577                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998452                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1072035                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66501                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.120585                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998452                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2170566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2170566                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       804861                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           804861                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       804861                       # number of overall hits
system.cpu.dcache.overall_hits::total          804861                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33814                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33814                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33814                       # number of overall misses
system.cpu.dcache.overall_misses::total         33814                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2239036500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2239036500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2239036500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2239036500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       838675                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       838675                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       838675                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       838675                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040318                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040318                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040318                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040318                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66216.256580                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66216.256580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66216.256580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66216.256580                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13790                       # number of writebacks
system.cpu.dcache.writebacks::total             13790                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11271                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11271                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1459                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1510843000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1510843000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1510843000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1510843000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138659500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138659500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026879                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026879                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026879                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026879                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67020.494167                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67020.494167                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67020.494167                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67020.494167                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95037.354352                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95037.354352                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22949                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       503195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          503195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1013270000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1013270000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       517172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       517172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72495.528368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72495.528368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1848                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1848                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    884421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    884421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138659500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138659500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72917.882760                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72917.882760                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189944.520548                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189944.520548                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301666                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1225766500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1225766500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321503                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321503                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061701                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061701                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61791.929223                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61791.929223                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9423                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9423                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          729                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    626422000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    626422000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60151.910889                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60151.910889                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6616                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6616                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     34888000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     34888000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060227                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060227                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 82283.018868                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 82283.018868                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          422                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          422                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     34399000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     34399000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059943                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059943                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 81514.218009                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81514.218009                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6907                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6907                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6907                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6907                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9681074000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896284                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              810960                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22952                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.332869                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          696                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1728196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1728196                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3099576573000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 388951                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759104                       # Number of bytes of host memory used
host_op_rate                                   388951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1759.72                       # Real time elapsed on the host
host_tick_rate                              311473986                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   684446297                       # Number of instructions simulated
sim_ops                                     684446297                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.548108                       # Number of seconds simulated
sim_ticks                                548108325500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.286872                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16057170                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             18827247                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2117                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2698764                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          19250446                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             725721                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1435227                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           709506                       # Number of indirect misses.
system.cpu.branchPred.lookups                27868119                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3426096                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       239669                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   676718245                       # Number of instructions committed
system.cpu.committedOps                     676718245                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.618972                       # CPI: cycles per instruction
system.cpu.discardedOps                       8239758                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                150810401                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    152230126                       # DTB hits
system.cpu.dtb.data_misses                       3749                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                106813065                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    107454703                       # DTB read hits
system.cpu.dtb.read_misses                       3117                       # DTB read misses
system.cpu.dtb.write_accesses                43997336                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    44775423                       # DTB write hits
system.cpu.dtb.write_misses                       632                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              435679                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          506362814                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         112510339                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         46079452                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       514022100                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.617676                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                96886257                       # ITB accesses
system.cpu.itb.fetch_acv                          161                       # ITB acv
system.cpu.itb.fetch_hits                    96869412                       # ITB hits
system.cpu.itb.fetch_misses                     16845                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    59      0.40%      0.40% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12197     82.22%     82.62% # number of callpals executed
system.cpu.kern.callpal::rdps                    1262      8.51%     91.12% # number of callpals executed
system.cpu.kern.callpal::rti                     1093      7.37%     98.49% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.15%     98.64% # number of callpals executed
system.cpu.kern.callpal::rdunique                 202      1.36%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  14835                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      33708                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     3932     28.36%     28.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.11%     28.47% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     561      4.05%     32.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9358     67.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13866                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3893     46.56%     46.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.18%     46.74% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      561      6.71%     53.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3893     46.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8362                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             537239634000     98.18%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                27119500      0.00%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               755186000      0.14%     98.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9159095500      1.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         547181035000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990081                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.416008                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.603058                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1031                      
system.cpu.kern.mode_good::user                  1029                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1147                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1029                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   5                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.898867                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.400000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.945438                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18451236000      3.37%      3.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         528638089000     96.61%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             91607000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       59                       # number of times the context was actually changed
system.cpu.numCycles                       1095588132                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            43307332      6.40%      6.40% # Class of committed instruction
system.cpu.op_class_0::IntAlu               478131364     70.65%     77.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                4336583      0.64%     77.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                432612      0.06%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::MemRead              105633825     15.61%     93.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite              44684767      6.60%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             10395      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             7688      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               173327      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                676718245                       # Class of committed instruction
system.cpu.quiesceCycles                       628519                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       581566032                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         5321                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4683659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9367274                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2038068728                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2038068728                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2038068728                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2038068728                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118114.675630                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118114.675630                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118114.675630                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118114.675630                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            94                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1174372131                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1174372131                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1174372131                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1174372131                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68059.816343                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68059.816343                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68059.816343                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68059.816343                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4849485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4849485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124345.769231                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124345.769231                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2899485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2899485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74345.769231                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74345.769231                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2033219243                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2033219243                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118100.560118                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118100.560118                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1171472646                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1171472646                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68045.576557                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68045.576557                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            4547822                       # Transaction distribution
system.membus.trans_dist::WriteReq               1111                       # Transaction distribution
system.membus.trans_dist::WriteResp              1111                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       196049                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4319938                       # Transaction distribution
system.membus.trans_dist::CleanEvict           167627                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119021                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119021                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4319938                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227440                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12955918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12955918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1039267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1042381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14032811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    552702720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    552702720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     33616256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     33622169                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               587426841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3933                       # Total snoops (count)
system.membus.snoopTraffic                     251712                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4685175                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001136                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033681                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4679854     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    5321      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4685175                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3216500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         27770643668                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1872799500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22810955000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      276226688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       22170944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          298397760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    276226688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     276226688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12547136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12547136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4316042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          346421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4662465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       196049                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             196049                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         503963679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40449931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             544413843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    503963679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        503963679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22891708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22891708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22891708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        503963679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40449931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            567305552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4486563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4205945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    344211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000587300250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       277295                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       277295                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13438053                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4212808                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4662465                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4510838                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4662465                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4510838                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 112307                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24275                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            745383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            160814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            133151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             90769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            445009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            186139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            233896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            182589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            254042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             83341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           179955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           244780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           332799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           399501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           226015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           651975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            725867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            155177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            139755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             80989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            449894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            182128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            235727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            181546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            270283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           171049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           242062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           311025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           397096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           218482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           647366                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47843419000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22750790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            133158881500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10514.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29264.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        41                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3884363                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3669662                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4662465                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4510838                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4408980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  136674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 267175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 277374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 278922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 277358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 277272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 279289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 277345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 277454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 277803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 278243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 277562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 277477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 277468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 277206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 277395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 277447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    150                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1482700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    390.065907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   251.413191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.990228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       342546     23.10%     23.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       336549     22.70%     45.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       201115     13.56%     59.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       133007      8.97%     68.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        95734      6.46%     74.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        75486      5.09%     79.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        51997      3.51%     83.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40048      2.70%     86.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       206218     13.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1482700                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       277295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.409077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.189954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1953      0.70%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          21347      7.70%      8.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        250681     90.40%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2240      0.81%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           524      0.19%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           183      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           130      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            62      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            45      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            31      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            28      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            18      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        277295                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       277295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.179740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.626598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        255631     92.19%     92.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         20475      7.38%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1146      0.41%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            32      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        277295                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              291210112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7187648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               287139904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               298397760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            288693632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       531.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       523.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    544.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    526.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  548108314000                       # Total gap between requests
system.mem_ctrls.avgGap                      59750.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    269180480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     22029504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    287139904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 491108176.024230062962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40191879.916992798448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 233.530479368717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 523874370.523496091366                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4316042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       346421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4510838                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 121023096500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12135470000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       315000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13331291613750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28040.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35030.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    157500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2955391.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5272140300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2802224205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16938993120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12191195160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43267582800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     194867530200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46374624480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       321714290265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.953847                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 118635184250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18302700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 411170441250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5314294860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2824622295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15549135000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11228653260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43267582800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     191152584840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      49502999520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       318839872575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.709596                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 126936168250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18302700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 402869457250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18327                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18327                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5913                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108049                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1481000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2001000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89946728                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              698000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    547786325500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     93784471                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         93784471                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     93784471                       # number of overall hits
system.cpu.icache.overall_hits::total        93784471                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4319937                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4319937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4319937                       # number of overall misses
system.cpu.icache.overall_misses::total       4319937                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 269653687500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 269653687500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 269653687500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 269653687500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     98104408                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     98104408                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     98104408                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     98104408                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62420.745372                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62420.745372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62420.745372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62420.745372                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4319938                       # number of writebacks
system.cpu.icache.writebacks::total           4319938                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4319937                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4319937                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4319937                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4319937                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 265333749500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 265333749500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 265333749500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 265333749500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.044034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.044034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61420.745140                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61420.745140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61420.745140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61420.745140                       # average overall mshr miss latency
system.cpu.icache.replacements                4319938                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     93784471                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        93784471                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4319937                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4319937                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 269653687500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 269653687500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     98104408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     98104408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62420.745372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62420.745372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4319937                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4319937                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 265333749500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 265333749500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.044034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61420.745140                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61420.745140                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            98112200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4320450                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.708792                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         200528754                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        200528754                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    147366850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        147366850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    147366850                       # number of overall hits
system.cpu.dcache.overall_hits::total       147366850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       470497                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         470497                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       470497                       # number of overall misses
system.cpu.dcache.overall_misses::total        470497                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31308475500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31308475500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31308475500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31308475500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    147837347                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    147837347                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    147837347                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    147837347                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003183                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003183                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003183                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003183                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66543.411541                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66543.411541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66543.411541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66543.411541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       178833                       # number of writebacks
system.cpu.dcache.writebacks::total            178833                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       125333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       125333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       125333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       125333                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       345164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       345164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       345164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       345164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1556                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1556                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23062507500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23062507500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23062507500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23062507500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87650500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87650500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002335                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002335                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002335                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002335                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66816.085977                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66816.085977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66816.085977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66816.085977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 56330.655527                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 56330.655527                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 346421                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    102905119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       102905119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       255690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        255690                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17634732000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17634732000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    103160809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    103160809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68969.189253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68969.189253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        29551                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        29551                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15448286500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15448286500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87650500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87650500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68313.234338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68313.234338                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196967.415730                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196967.415730                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44461731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44461731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       214807                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       214807                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13673743500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13673743500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44676538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44676538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63655.949294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63655.949294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        95782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        95782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       119025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       119025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1111                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1111                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7614221000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7614221000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002664                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002664                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63971.611006                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63971.611006                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10064                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10064                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1263                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1263                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     94257500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     94257500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111503                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111503                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74629.849565                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74629.849565                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1262                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1262                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     92933500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     92933500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111415                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111415                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73639.857369                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73639.857369                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11305                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11305                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11305                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11305                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 548108325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           147788463                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            347445                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            425.357864                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          670                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         296066379                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        296066379                       # Number of data accesses

---------- End Simulation Statistics   ----------
