
---------- Begin Simulation Statistics ----------
final_tick                                 1801343500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132049                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738540                       # Number of bytes of host memory used
host_op_rate                                   132964                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.57                       # Real time elapsed on the host
host_tick_rate                              237862504                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1006944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001801                       # Number of seconds simulated
sim_ticks                                  1801343500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.855605                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  206081                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               206379                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               809                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            207670                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             204                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              201                       # Number of indirect misses.
system.cpu.branchPred.lookups                  213309                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2352                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           41                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    764559                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   765159                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               622                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     134686                       # Number of branches committed
system.cpu.commit.bw_lim_events                 34651                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          203892                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000027                       # Number of instructions committed
system.cpu.commit.committedOps                1006970                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3524035                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.285743                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.122561                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3189697     90.51%     90.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       138712      3.94%     94.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        18174      0.52%     94.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62747      1.78%     96.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        47770      1.36%     98.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        23192      0.66%     98.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4223      0.12%     98.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4869      0.14%     99.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        34651      0.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3524035                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2158                       # Number of function calls committed.
system.cpu.commit.int_insts                    879162                       # Number of committed integer instructions.
system.cpu.commit.loads                        161698                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           625681     62.14%     62.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             633      0.06%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             23      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          161698     16.06%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         218868     21.74%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1006970                       # Class of committed instruction
system.cpu.commit.refs                         380566                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       339                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1006944                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.602685                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.602685                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3239480                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   187                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               184671                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1242465                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   130213                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     92791                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2145                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4266                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 85230                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      213309                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    116769                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3410942                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   527                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1328387                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  377                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    4664                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.059208                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             136208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             208436                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.368721                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3549859                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.376647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.353125                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3255877     91.72%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3123      0.09%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28753      0.81%     92.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1261      0.04%     92.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   195578      5.51%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5568      0.16%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5613      0.16%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3887      0.11%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    50199      1.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3549859                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           52830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  728                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   184783                       # Number of branches executed
system.cpu.iew.exec_nop                            37                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.337539                       # Inst execution rate
system.cpu.iew.exec_refs                       437191                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     268686                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   34269                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                163354                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 40                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               835                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               269162                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1213815                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                168505                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               352                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1216049                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    410                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2262546                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2145                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2261580                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        187282                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3397                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1656                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        50294                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          385                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            343                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1527065                       # num instructions consuming a value
system.cpu.iew.wb_count                       1161707                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.411610                       # average fanout of values written-back
system.cpu.iew.wb_producers                    628555                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.322456                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1209945                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1613789                       # number of integer regfile reads
system.cpu.int_regfile_writes                  758778                       # number of integer regfile writes
system.cpu.ipc                               0.277571                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.277571                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                778293     63.98%     63.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  636      0.05%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   21      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  24      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               168625     13.86%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              268753     22.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1216401                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1215967                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5982002                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1161298                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1419904                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1213738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1216401                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  40                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          206833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               213                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       248255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3549859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.342662                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.966189                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3062749     86.28%     86.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              156390      4.41%     90.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               61426      1.73%     92.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              140017      3.94%     96.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              129277      3.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3549859                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.337637                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    429                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                872                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          409                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               713                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2090                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2084                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               163354                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              269162                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2075325                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                          3602689                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2308740                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1270067                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 161531                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   197207                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    139                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    92                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2985681                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1225505                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1543173                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     95272                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 862272                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2145                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                  2276                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                941653                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   273096                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1621957                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4842                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 96                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    625893                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             38                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              626                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      4680538                       # The number of ROB reads
system.cpu.rob.rob_writes                     2447553                       # The number of ROB writes
system.cpu.timesIdled                             599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      449                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     100                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        329045                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       196547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       394713                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            591                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                874                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       130688                       # Transaction distribution
system.membus.trans_dist::CleanEvict              257                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5367                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           874                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        191859                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       335286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 335286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4381728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4381728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            198100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198100    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              198100                       # Request fanout histogram
system.membus.reqLayer0.occupancy           591427500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              32.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21176000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       326972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           87                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1028                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5393                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           678                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          230                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq       191865                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp       191861                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       591432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                592875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6460896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6485376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          131540                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4182144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           329706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001799                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042371                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 329113     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    593      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             329706                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          295540000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101553500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            678000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   53                       # number of demand (read+write) hits
system.l2.demand_hits::total                       60                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                  53                       # number of overall hits
system.l2.overall_hits::total                      60                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5570                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6241                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data              5570                       # number of overall misses
system.l2.overall_misses::total                  6241                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52593000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    444046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        496639000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52593000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    444046000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       496639000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6301                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6301                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.989676                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.990574                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990478                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.989676                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.990574                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990478                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78380.029806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79721.005386                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79576.830636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78380.029806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79721.005386                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79576.830636                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              130692                       # number of writebacks
system.l2.writebacks::total                    130692                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6241                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6241                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    388346000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    434229000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    388346000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    434229000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.989676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.990574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990478                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.989676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.990574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990478                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68380.029806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69721.005386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69576.830636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68380.029806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69721.005386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69576.830636                       # average overall mshr miss latency
system.l2.replacements                         131540                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       196280                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           196280                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       196280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       196280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           87                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               87                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           87                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           87                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    26                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5367                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5367                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    427148500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     427148500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.995179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79587.944848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79587.944848                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    373478500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    373478500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.995179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69587.944848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69587.944848                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.989676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78380.029806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78380.029806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45883000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45883000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.989676                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989676                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68380.029806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68380.029806                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16897500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16897500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.882609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.882609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83238.916256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83238.916256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14867500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14867500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.882609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.882609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73238.916256                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73238.916256                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data       191863                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total          191863                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data       191865                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total        191865                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data       191863                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total       191863                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   3600547500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   3600547500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18766.242058                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18766.242058                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 47997.887680                       # Cycle average of tags in use
system.l2.tags.total_refs                      202848                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    197078                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.029278                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   45784.794991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       249.405567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1963.687123                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.698621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.029963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.732390                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1        11308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        52972                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3354766                       # Number of tag accesses
system.l2.tags.data_accesses                  3354766                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          21472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         178240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             199712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4182016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4182016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       130688                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             130688                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          11919992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          98948368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             110868360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     11919992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11919992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2321609399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2321609399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2321609399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         11919992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         98948368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2432477759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     65452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000108054500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2342                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2343                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               91727                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6241                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     130688                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6241                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   130688                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 65236                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4103                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     58811250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   31205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               175830000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9423.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28173.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5638                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61151                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  6241                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               130688                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.570610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   852.109671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.929093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          163      3.34%      3.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          124      2.54%      5.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           61      1.25%      7.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      1.29%      8.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      0.96%      9.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      0.61%      9.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          162      3.32%     13.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           73      1.49%     14.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4163     85.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4886                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       2.663679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    128.934173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2342     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2343                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      27.931255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     27.190084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.442731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19            13      0.56%      0.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            11      0.47%      1.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           718     30.66%     31.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           304     12.98%     44.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            83      3.54%     48.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29           362     15.46%     63.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            97      4.14%     67.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33           634     27.07%     94.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             3      0.13%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.09%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             9      0.38%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             8      0.34%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             9      0.38%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47            12      0.51%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49            15      0.64%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.04%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.04%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             7      0.30%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.04%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59            17      0.73%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             8      0.34%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             7      0.30%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67            12      0.51%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             5      0.21%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             3      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2342                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 399424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4187904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  199712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4182016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       221.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2324.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    110.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2321.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   18.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1801322500                       # Total gap between requests
system.mem_ctrls.avgGap                      13155.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       178240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2093952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 11919991.939349714667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 98948368.259579584002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1162439035.086867094040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       130688                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18353000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    157477000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  29940856750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27351.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28272.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    229101.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             17600100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9343290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24368820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          172787220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     141981840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        446683920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        315561120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1128326310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        626.380427                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    809203250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     60060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    932080250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             17300220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              9195285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20191920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          168757380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     141981840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        435324390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        325127040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1117878075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        620.580181                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    834354750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     60060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    906928750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       115958                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           115958                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       115958                       # number of overall hits
system.cpu.icache.overall_hits::total          115958                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          810                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            810                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          810                       # number of overall misses
system.cpu.icache.overall_misses::total           810                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62162000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62162000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62162000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62162000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       116768                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       116768                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       116768                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       116768                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006937                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006937                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006937                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006937                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76743.209877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76743.209877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76743.209877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76743.209877                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          815                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          163                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           87                       # number of writebacks
system.cpu.icache.writebacks::total                87                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53686500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53686500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53686500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53686500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005806                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005806                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005806                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005806                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79183.628319                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79183.628319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79183.628319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79183.628319                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       115958                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          115958                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          810                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           810                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62162000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62162000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       116768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       116768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006937                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006937                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76743.209877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76743.209877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53686500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53686500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79183.628319                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79183.628319                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           577.650730                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              116636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            172.029499                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   577.650730                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.564112                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.564112                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          591                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          591                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.577148                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            234214                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           234214                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       247889                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           247889                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       247894                       # number of overall hits
system.cpu.dcache.overall_hits::total          247894                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       226031                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         226031                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       226034                       # number of overall misses
system.cpu.dcache.overall_misses::total        226034                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8324659824                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8324659824                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8324659824                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8324659824                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       473920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       473920                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       473928                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       473928                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.476939                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.476939                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.476937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.476937                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36829.726117                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36829.726117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36829.237301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36829.237301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2850480                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            188861                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.093005                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       196280                       # number of writebacks
system.cpu.dcache.writebacks::total            196280                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        28547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        28547                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28547                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       197484                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       197484                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       197487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       197487                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6403094714                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6403094714                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6403352714                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6403352714                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.416703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.416703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.416703                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.416703                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32423.359432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32423.359432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32424.173308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32424.173308                       # average overall mshr miss latency
system.cpu.dcache.replacements                 196460                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       158710                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          158710                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31140000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31140000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65835.095137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65835.095137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17182000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76026.548673                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76026.548673                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        89179                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          89179                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33724                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2153457650                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2153457650                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.274395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.274395                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63855.344858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63855.344858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        28300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        28300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5424                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5424                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    437680540                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    437680540                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80693.314897                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80693.314897                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       258000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       258000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data       191834                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       191834                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   6140062174                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   6140062174                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       191834                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       191834                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32007.163350                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32007.163350                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data       191834                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       191834                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   5948232174                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   5948232174                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31007.184201                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31007.184201                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.711009                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              445421                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            197484                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.255479                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.711009                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1145428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1145428                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1801343500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1801343500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
