

================================================================
== Vivado HLS Report for 'xfMat2axis'
================================================================
* Date:           Fri Jan 31 23:05:57 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  58321|  58321|  58321|  58321|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  58320|  58320|       324|          -|          -|   180|    no    |
        | + Loop 1.1  |    321|    321|         3|          1|          1|   320|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	6  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_data_V, i1* %dst_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 27648, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [xf_resize_accel.cpp:48]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.55ns)   --->   "%exitcond1 = icmp eq i8 %i, -76" [xf_resize_accel.cpp:48]   --->   Operation 11 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.91ns)   --->   "%i_1 = add i8 %i, 1" [xf_resize_accel.cpp:48]   --->   Operation 13 'add' 'i_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %.preheader.preheader" [xf_resize_accel.cpp:48]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %i, -77" [xf_resize_accel.cpp:53]   --->   Operation 15 'icmp' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader" [xf_resize_accel.cpp:49]   --->   Operation 16 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [xf_resize_accel.cpp:60]   --->   Operation 17 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.63>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%j = phi i9 [ %j_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 18 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %j, -192" [xf_resize_accel.cpp:49]   --->   Operation 19 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.82ns)   --->   "%j_1 = add i9 %j, 1" [xf_resize_accel.cpp:49]   --->   Operation 21 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [xf_resize_accel.cpp:49]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.66ns)   --->   "%tmp_3 = icmp eq i9 %j, -193" [xf_resize_accel.cpp:53]   --->   Operation 23 'icmp' 'tmp_3' <Predicate = (!exitcond)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.97ns)   --->   "%p_s = and i1 %tmp, %tmp_3" [xf_resize_accel.cpp:53]   --->   Operation 24 'and' 'p_s' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 25 [1/1] (3.63ns)   --->   "%p_dst_data_V_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %p_dst_data_V)" [xf_resize_accel.cpp:57]   --->   Operation 25 'read' 'p_dst_data_V_read' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 0> <FIFO>
ST_4 : Operation 26 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P(i24* %dst_data_V, i1* %dst_last_V, i24 %p_dst_data_V_read, i1 %p_s)" [xf_resize_accel.cpp:57]   --->   Operation 26 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2)" [xf_resize_accel.cpp:49]   --->   Operation 27 'specregionbegin' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [xf_resize_accel.cpp:50]   --->   Operation 28 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P(i24* %dst_data_V, i1* %dst_last_V, i24 %p_dst_data_V_read, i1 %p_s)" [xf_resize_accel.cpp:57]   --->   Operation 29 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_2)" [xf_resize_accel.cpp:58]   --->   Operation 30 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader" [xf_resize_accel.cpp:49]   --->   Operation 31 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_dst_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7        (specinterface    ) [ 0000000]
StgValue_8        (specinterface    ) [ 0000000]
StgValue_9        (br               ) [ 0111111]
i                 (phi              ) [ 0010000]
exitcond1         (icmp             ) [ 0011111]
StgValue_12       (speclooptripcount) [ 0000000]
i_1               (add              ) [ 0111111]
StgValue_14       (br               ) [ 0000000]
tmp               (icmp             ) [ 0001110]
StgValue_16       (br               ) [ 0011111]
StgValue_17       (ret              ) [ 0000000]
j                 (phi              ) [ 0001000]
exitcond          (icmp             ) [ 0011111]
StgValue_20       (speclooptripcount) [ 0000000]
j_1               (add              ) [ 0011111]
StgValue_22       (br               ) [ 0000000]
tmp_3             (icmp             ) [ 0000000]
p_s               (and              ) [ 0001110]
p_dst_data_V_read (read             ) [ 0001010]
tmp_2             (specregionbegin  ) [ 0000000]
StgValue_28       (specpipeline     ) [ 0000000]
StgValue_29       (write            ) [ 0000000]
empty             (specregionend    ) [ 0000000]
StgValue_31       (br               ) [ 0011111]
StgValue_32       (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_dst_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="p_dst_data_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="24" slack="0"/>
<pin id="64" dir="0" index="1" bw="24" slack="0"/>
<pin id="65" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_data_V_read/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="24" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="0" index="3" bw="24" slack="0"/>
<pin id="73" dir="0" index="4" bw="1" slack="1"/>
<pin id="74" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/4 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="1"/>
<pin id="81" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="j_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="1"/>
<pin id="92" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="exitcond1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="exitcond_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="0" index="1" bw="9" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_3_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="9" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="exitcond1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="tmp_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="156" class="1005" name="exitcond_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="160" class="1005" name="j_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="p_s_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_dst_data_V_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="1"/>
<pin id="172" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_dst_data_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="48" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="78"><net_src comp="62" pin="2"/><net_sink comp="68" pin=3"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="83" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="83" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="83" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="94" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="94" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="94" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="101" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="107" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="154"><net_src comp="113" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="159"><net_src comp="119" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="125" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="168"><net_src comp="137" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="68" pin=4"/></net>

<net id="173"><net_src comp="62" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="68" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_V | {5 }
	Port: dst_last_V | {5 }
 - Input state : 
	Port: xfMat2axis : p_dst_data_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_14 : 2
		tmp : 1
	State 3
		exitcond : 1
		j_1 : 1
		StgValue_22 : 2
		tmp_3 : 1
		p_s : 2
	State 4
	State 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       exitcond1_fu_101       |    0    |    11   |
|   icmp   |          tmp_fu_113          |    0    |    11   |
|          |        exitcond_fu_119       |    0    |    13   |
|          |         tmp_3_fu_131         |    0    |    13   |
|----------|------------------------------|---------|---------|
|    add   |          i_1_fu_107          |    0    |    15   |
|          |          j_1_fu_125          |    0    |    15   |
|----------|------------------------------|---------|---------|
|    and   |          p_s_fu_137          |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   | p_dst_data_V_read_read_fu_62 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |        grp_write_fu_68       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    80   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    exitcond1_reg_142    |    1   |
|     exitcond_reg_156    |    1   |
|       i_1_reg_146       |    8   |
|         i_reg_79        |    8   |
|       j_1_reg_160       |    9   |
|         j_reg_90        |    9   |
|p_dst_data_V_read_reg_170|   24   |
|       p_s_reg_165       |    1   |
|       tmp_reg_151       |    1   |
+-------------------------+--------+
|          Total          |   62   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p3  |   2  |  24  |   48   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   48   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   62   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   62   |   89   |
+-----------+--------+--------+--------+
