

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Sat Apr 16 23:45:21 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       43|  0.380 us|  0.430 us|   39|   44|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1   |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_70_3   |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_87_4   |        4|        4|         2|          1|          1|     4|       yes|
        |- VITIS_LOOP_114_5  |       20|       20|         6|          5|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    304|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    791|    -|
|Memory           |        0|    -|      64|      4|    -|
|Multiplexer      |        -|    -|       -|    429|    -|
|Register         |        -|    -|     488|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     900|   1528|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |mux_42_32_1_1_U3                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U4                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U5                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U6                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  791|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |row_len_slot_arr_U  |row_len_slot_arr  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln101_fu_602_p2      |         +|   0|  0|  39|          32|           1|
    |add_ln114_fu_652_p2      |         +|   0|  0|  11|           3|           1|
    |add_ln120_fu_682_p2      |         +|   0|  0|  39|          32|           2|
    |add_ln53_fu_262_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln70_fu_384_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln78_fu_440_p2       |         +|   0|  0|  11|           3|           3|
    |add_ln79_fu_451_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln87_fu_481_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln96_fu_557_p2       |         +|   0|  0|  11|           3|           3|
    |add_ln97_fu_568_p2       |         +|   0|  0|  39|          32|           1|
    |icmp_ln114_fu_658_p2     |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln53_fu_268_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln70_fu_390_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln75_fu_378_p2      |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln87_fu_487_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln93_fu_517_p2      |      icmp|   0|  0|  18|          32|           1|
    |or_ln62_fu_287_p2        |        or|   0|  0|   4|           4|           1|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 304|         230|          40|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  81|         17|    1|         17|
    |ap_enable_reg_pp2_iter1                   |  14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                   |   9|          2|    1|          2|
    |ap_phi_mux_slot_id3_phi_fu_225_p4         |   9|          2|    3|          6|
    |ap_sig_allocacmp_slot_row_counter_0_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_slot_row_counter_1_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_slot_row_counter_2_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_slot_row_counter_3_load  |   9|          2|   32|         64|
    |grp_load_fu_240_p1                        |  14|          3|   32|         96|
    |grp_load_fu_244_p1                        |  14|          3|   32|         96|
    |grp_load_fu_248_p1                        |  14|          3|   32|         96|
    |grp_load_fu_252_p1                        |  14|          3|   32|         96|
    |max_row_id                                |   9|          2|   32|         64|
    |output_vec_o                              |   9|          2|   32|         64|
    |row_len_slot_arr_address0                 |  14|          3|    3|          9|
    |row_len_slot_arr_address1                 |  14|          3|    3|          9|
    |row_len_slot_arr_d0                       |  14|          3|   32|         96|
    |slot_counter_0                            |   9|          2|   32|         64|
    |slot_counter_1                            |   9|          2|   32|         64|
    |slot_counter_2                            |   9|          2|   32|         64|
    |slot_counter_3                            |   9|          2|   32|         64|
    |slot_id2_reg_210                          |   9|          2|    3|          6|
    |slot_id3_reg_221                          |   9|          2|    3|          6|
    |slot_id_1_reg_199                         |   9|          2|    3|          6|
    |slot_id_reg_188                           |   9|          2|    3|          6|
    |slot_row_counter_0                        |  14|          3|   32|         96|
    |slot_row_counter_1                        |  14|          3|   32|         96|
    |slot_row_counter_2                        |  14|          3|   32|         96|
    |slot_row_counter_3                        |  14|          3|   32|         96|
    |slot_row_len_id_0                         |   9|          2|   32|         64|
    |slot_row_len_id_1                         |   9|          2|   32|         64|
    |slot_row_len_id_2                         |   9|          2|   32|         64|
    |slot_row_len_id_3                         |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 429|         93|  760|       1830|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln114_reg_794        |   3|   0|    3|          0|
    |ap_CS_fsm                |  16|   0|   16|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1  |   1|   0|    1|          0|
    |icmp_ln114_reg_799       |   1|   0|    1|          0|
    |icmp_ln75_reg_742        |   1|   0|    1|          0|
    |icmp_ln93_reg_770        |   1|   0|    1|          0|
    |max_row_id               |  32|   0|   32|          0|
    |mul_reg_789              |  32|   0|   32|          0|
    |slot_counter_0           |  32|   0|   32|          0|
    |slot_counter_1           |  32|   0|   32|          0|
    |slot_counter_2           |  32|   0|   32|          0|
    |slot_counter_3           |  32|   0|   32|          0|
    |slot_id2_reg_210         |   3|   0|    3|          0|
    |slot_id3_reg_221         |   3|   0|    3|          0|
    |slot_id_1_reg_199        |   3|   0|    3|          0|
    |slot_id_reg_188          |   3|   0|    3|          0|
    |slot_row_counter_0       |  32|   0|   32|          0|
    |slot_row_counter_1       |  32|   0|   32|          0|
    |slot_row_counter_2       |  32|   0|   32|          0|
    |slot_row_counter_3       |  32|   0|   32|          0|
    |slot_row_len_id_0        |  32|   0|   32|          0|
    |slot_row_len_id_1        |  32|   0|   32|          0|
    |slot_row_len_id_2        |  32|   0|   32|          0|
    |slot_row_len_id_3        |  32|   0|   32|          0|
    |trunc_ln96_reg_766       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 488|   0|  488|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|cmd_start            |   in|    1|     ap_none|            cmd_start|        scalar|
|inp_vec              |   in|   32|     ap_none|              inp_vec|       pointer|
|slot_data_arr        |   in|   64|     ap_none|        slot_data_arr|       pointer|
|slot_arr_row_len     |   in|   32|     ap_none|     slot_arr_row_len|       pointer|
|output_vec_i         |   in|   32|     ap_ovld|           output_vec|       pointer|
|output_vec_o         |  out|   32|     ap_ovld|           output_vec|       pointer|
|output_vec_o_ap_vld  |  out|    1|     ap_ovld|           output_vec|       pointer|
+---------------------+-----+-----+------------+---------------------+--------------+

