
20250305_struct_it4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e4c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  0800501c  0800501c  0000601c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005224  08005224  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005224  08005224  00006224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800522c  0800522c  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800522c  0800522c  0000622c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005230  08005230  00006230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005234  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000068  0800529c  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  0800529c  000072e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f4b6  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024a6  00000000  00000000  0001654e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  000189f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ad9  00000000  00000000  000197e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023446  00000000  00000000  0001a2c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000113df  00000000  00000000  0003d707  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d328c  00000000  00000000  0004eae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00121d72  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004278  00000000  00000000  00121db8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009c  00000000  00000000  00126030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005004 	.word	0x08005004

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08005004 	.word	0x08005004

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <STprintf>:
#include <stdio.h>
#include "STprintf.h"

static UART_HandleTypeDef* Huart;

void STprintf(UART_HandleTypeDef* huart){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	setbuf(stdout,NULL);
 80005e4:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <STprintf+0x24>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	689b      	ldr	r3, [r3, #8]
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f003 fdeb 	bl	80041c8 <setbuf>
	Huart = huart;
 80005f2:	4a04      	ldr	r2, [pc, #16]	@ (8000604 <STprintf+0x28>)
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	6013      	str	r3, [r2, #0]
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000018 	.word	0x20000018
 8000604:	20000084 	.word	0x20000084

08000608 <_write>:

int _write(int file,char *ptr,int len){
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	60f8      	str	r0, [r7, #12]
 8000610:	60b9      	str	r1, [r7, #8]
 8000612:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(Huart, (uint8_t*)ptr, len, 10);
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <_write+0x28>)
 8000616:	6818      	ldr	r0, [r3, #0]
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	b29a      	uxth	r2, r3
 800061c:	230a      	movs	r3, #10
 800061e:	68b9      	ldr	r1, [r7, #8]
 8000620:	f002 fc9a 	bl	8002f58 <HAL_UART_Transmit>
	return len;
 8000624:	687b      	ldr	r3, [r7, #4]
}
 8000626:	4618      	mov	r0, r3
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	20000084 	.word	0x20000084

08000634 <getDataIT>:
	}
	return;
}

// IT Function
int getDataIT(UART_HandleTypeDef* huart){
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
//	StructInit(&data);
//	FAF = 0;
	printf("getdata ");
 800063c:	4806      	ldr	r0, [pc, #24]	@ (8000658 <getDataIT+0x24>)
 800063e:	f003 fd53 	bl	80040e8 <iprintf>
	HAL_UART_Receive_IT(huart, &GIdata, 1);
 8000642:	2201      	movs	r2, #1
 8000644:	4905      	ldr	r1, [pc, #20]	@ (800065c <getDataIT+0x28>)
 8000646:	6878      	ldr	r0, [r7, #4]
 8000648:	f002 fd11 	bl	800306e <HAL_UART_Receive_IT>
	return FAF;
 800064c:	4b04      	ldr	r3, [pc, #16]	@ (8000660 <getDataIT+0x2c>)
 800064e:	781b      	ldrb	r3, [r3, #0]
}
 8000650:	4618      	mov	r0, r3
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	0800501c 	.word	0x0800501c
 800065c:	20000093 	.word	0x20000093
 8000660:	20000095 	.word	0x20000095

08000664 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart){
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
//	data.RE = 1;
	FAF = 1;
 800066c:	4b2d      	ldr	r3, [pc, #180]	@ (8000724 <HAL_UART_RxCpltCallback+0xc0>)
 800066e:	2201      	movs	r2, #1
 8000670:	701a      	strb	r2, [r3, #0]
//	if(time(NULL) - st_time > TIMEOUT_MAX){
		printf("null time ");
 8000672:	482d      	ldr	r0, [pc, #180]	@ (8000728 <HAL_UART_RxCpltCallback+0xc4>)
 8000674:	f003 fd38 	bl	80040e8 <iprintf>
//	}
	static int GIcount;
	static int Itimeout;
	if(GIdata == 0xaf){
 8000678:	4b2c      	ldr	r3, [pc, #176]	@ (800072c <HAL_UART_RxCpltCallback+0xc8>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2baf      	cmp	r3, #175	@ 0xaf
 800067e:	d106      	bne.n	800068e <HAL_UART_RxCpltCallback+0x2a>
		AFF = true;
 8000680:	4b2b      	ldr	r3, [pc, #172]	@ (8000730 <HAL_UART_RxCpltCallback+0xcc>)
 8000682:	2201      	movs	r2, #1
 8000684:	701a      	strb	r2, [r3, #0]
		GIcount = 0;
 8000686:	4b2b      	ldr	r3, [pc, #172]	@ (8000734 <HAL_UART_RxCpltCallback+0xd0>)
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
 800068c:	e011      	b.n	80006b2 <HAL_UART_RxCpltCallback+0x4e>
	}else{
		printf(" not af ");
 800068e:	482a      	ldr	r0, [pc, #168]	@ (8000738 <HAL_UART_RxCpltCallback+0xd4>)
 8000690:	f003 fd2a 	bl	80040e8 <iprintf>
		AFF = false;
 8000694:	4b26      	ldr	r3, [pc, #152]	@ (8000730 <HAL_UART_RxCpltCallback+0xcc>)
 8000696:	2200      	movs	r2, #0
 8000698:	701a      	strb	r2, [r3, #0]
		Itimeout++;
 800069a:	4b28      	ldr	r3, [pc, #160]	@ (800073c <HAL_UART_RxCpltCallback+0xd8>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	3301      	adds	r3, #1
 80006a0:	4a26      	ldr	r2, [pc, #152]	@ (800073c <HAL_UART_RxCpltCallback+0xd8>)
 80006a2:	6013      	str	r3, [r2, #0]
		if(Itimeout >= TIMEOUT_MAX){
 80006a4:	4b25      	ldr	r3, [pc, #148]	@ (800073c <HAL_UART_RxCpltCallback+0xd8>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2b09      	cmp	r3, #9
 80006aa:	dd02      	ble.n	80006b2 <HAL_UART_RxCpltCallback+0x4e>
			Itimeout = 0;
 80006ac:	4b23      	ldr	r3, [pc, #140]	@ (800073c <HAL_UART_RxCpltCallback+0xd8>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
		}
	}
	printf("%02x ",GIdata);
 80006b2:	4b1e      	ldr	r3, [pc, #120]	@ (800072c <HAL_UART_RxCpltCallback+0xc8>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	4619      	mov	r1, r3
 80006b8:	4821      	ldr	r0, [pc, #132]	@ (8000740 <HAL_UART_RxCpltCallback+0xdc>)
 80006ba:	f003 fd15 	bl	80040e8 <iprintf>
	if(AFF == true){
 80006be:	4b1c      	ldr	r3, [pc, #112]	@ (8000730 <HAL_UART_RxCpltCallback+0xcc>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d025      	beq.n	8000712 <HAL_UART_RxCpltCallback+0xae>
		AIdata[GIcount] = GIdata;
 80006c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000734 <HAL_UART_RxCpltCallback+0xd0>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4a18      	ldr	r2, [pc, #96]	@ (800072c <HAL_UART_RxCpltCallback+0xc8>)
 80006cc:	7811      	ldrb	r1, [r2, #0]
 80006ce:	4a1d      	ldr	r2, [pc, #116]	@ (8000744 <HAL_UART_RxCpltCallback+0xe0>)
 80006d0:	54d1      	strb	r1, [r2, r3]
		GIcount++;
 80006d2:	4b18      	ldr	r3, [pc, #96]	@ (8000734 <HAL_UART_RxCpltCallback+0xd0>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	3301      	adds	r3, #1
 80006d8:	4a16      	ldr	r2, [pc, #88]	@ (8000734 <HAL_UART_RxCpltCallback+0xd0>)
 80006da:	6013      	str	r3, [r2, #0]
		if(GIcount == REV_SIZE){
 80006dc:	4b15      	ldr	r3, [pc, #84]	@ (8000734 <HAL_UART_RxCpltCallback+0xd0>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	2b0b      	cmp	r3, #11
 80006e2:	d116      	bne.n	8000712 <HAL_UART_RxCpltCallback+0xae>
			AFF = false;
 80006e4:	4b12      	ldr	r3, [pc, #72]	@ (8000730 <HAL_UART_RxCpltCallback+0xcc>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]
			if(ChSUM(AIdata) == 0xed){
 80006ea:	4816      	ldr	r0, [pc, #88]	@ (8000744 <HAL_UART_RxCpltCallback+0xe0>)
 80006ec:	f000 f832 	bl	8000754 <ChSUM>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2bed      	cmp	r3, #237	@ 0xed
 80006f4:	d107      	bne.n	8000706 <HAL_UART_RxCpltCallback+0xa2>
				printf("Add ");
 80006f6:	4814      	ldr	r0, [pc, #80]	@ (8000748 <HAL_UART_RxCpltCallback+0xe4>)
 80006f8:	f003 fcf6 	bl	80040e8 <iprintf>
				AddStruct(&data,AIdata);
 80006fc:	4911      	ldr	r1, [pc, #68]	@ (8000744 <HAL_UART_RxCpltCallback+0xe0>)
 80006fe:	4813      	ldr	r0, [pc, #76]	@ (800074c <HAL_UART_RxCpltCallback+0xe8>)
 8000700:	f000 f854 	bl	80007ac <AddStruct>
 8000704:	e002      	b.n	800070c <HAL_UART_RxCpltCallback+0xa8>
			}else{
				printf("sum is not true");
 8000706:	4812      	ldr	r0, [pc, #72]	@ (8000750 <HAL_UART_RxCpltCallback+0xec>)
 8000708:	f003 fcee 	bl	80040e8 <iprintf>
			}
			GIcount = 0;
 800070c:	4b09      	ldr	r3, [pc, #36]	@ (8000734 <HAL_UART_RxCpltCallback+0xd0>)
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
		}
	}
	HAL_UART_Receive_IT(huart, &GIdata, 1);
 8000712:	2201      	movs	r2, #1
 8000714:	4905      	ldr	r1, [pc, #20]	@ (800072c <HAL_UART_RxCpltCallback+0xc8>)
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	f002 fca9 	bl	800306e <HAL_UART_Receive_IT>
}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000095 	.word	0x20000095
 8000728:	08005028 	.word	0x08005028
 800072c:	20000093 	.word	0x20000093
 8000730:	20000094 	.word	0x20000094
 8000734:	200000b0 	.word	0x200000b0
 8000738:	08005034 	.word	0x08005034
 800073c:	200000b4 	.word	0x200000b4
 8000740:	08005040 	.word	0x08005040
 8000744:	20000088 	.word	0x20000088
 8000748:	08005048 	.word	0x08005048
 800074c:	20000098 	.word	0x20000098
 8000750:	08005050 	.word	0x08005050

08000754 <ChSUM>:

// All Function
uint8_t ChSUM(uint8_t* Adata){
 8000754:	b480      	push	{r7}
 8000756:	b085      	sub	sp, #20
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
	if(Adata[10] == 0xed){
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	330a      	adds	r3, #10
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2bed      	cmp	r3, #237	@ 0xed
 8000764:	d11b      	bne.n	800079e <ChSUM+0x4a>
		uint8_t revsum = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	73fb      	strb	r3, [r7, #15]
		for(int i = 1;i < REV_SIZE - 2;i++){
 800076a:	2301      	movs	r3, #1
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	e009      	b.n	8000784 <ChSUM+0x30>
			revsum += (int)Adata[i];
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	4413      	add	r3, r2
 8000776:	781a      	ldrb	r2, [r3, #0]
 8000778:	7bfb      	ldrb	r3, [r7, #15]
 800077a:	4413      	add	r3, r2
 800077c:	73fb      	strb	r3, [r7, #15]
		for(int i = 1;i < REV_SIZE - 2;i++){
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	3301      	adds	r3, #1
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	2b08      	cmp	r3, #8
 8000788:	ddf2      	ble.n	8000770 <ChSUM+0x1c>
		}
		if(revsum == Adata[9]){
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	3309      	adds	r3, #9
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	7bfa      	ldrb	r2, [r7, #15]
 8000792:	429a      	cmp	r2, r3
 8000794:	d101      	bne.n	800079a <ChSUM+0x46>
			return 0xed;
 8000796:	23ed      	movs	r3, #237	@ 0xed
 8000798:	e002      	b.n	80007a0 <ChSUM+0x4c>
		}else{
			return 0x00;
 800079a:	2300      	movs	r3, #0
 800079c:	e000      	b.n	80007a0 <ChSUM+0x4c>
		}
	}else{
		return 0xff;
 800079e:	23ff      	movs	r3, #255	@ 0xff
	}
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr

080007ac <AddStruct>:

void AddStruct(getdata* Udata,uint8_t* Adata){
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
	StructInit(Udata);
 80007b6:	6878      	ldr	r0, [r7, #4]
 80007b8:	f000 f8bb 	bl	8000932 <StructInit>
	Udata->LX = Adata[1];
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	785a      	ldrb	r2, [r3, #1]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	701a      	strb	r2, [r3, #0]
	Udata->LY = Adata[2];
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	789a      	ldrb	r2, [r3, #2]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	705a      	strb	r2, [r3, #1]
	Udata->L2 = Adata[5];
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	795a      	ldrb	r2, [r3, #5]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	709a      	strb	r2, [r3, #2]
	Udata->RX = Adata[3];
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	78da      	ldrb	r2, [r3, #3]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	70da      	strb	r2, [r3, #3]
	Udata->RY = Adata[4];
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	791a      	ldrb	r2, [r3, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	711a      	strb	r2, [r3, #4]
	Udata->R2 = Adata[6];
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	799a      	ldrb	r2, [r3, #6]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	715a      	strb	r2, [r3, #5]

	if(Adata[7] & 0x01)	Udata->TRIANGLE = 1;
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	3307      	adds	r3, #7
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	f003 0301 	and.w	r3, r3, #1
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d002      	beq.n	8000800 <AddStruct+0x54>
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2201      	movs	r2, #1
 80007fe:	719a      	strb	r2, [r3, #6]
	if(Adata[7] & 0x02)	Udata->CIRCLE 	= 1;
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	3307      	adds	r3, #7
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	f003 0302 	and.w	r3, r3, #2
 800080a:	2b00      	cmp	r3, #0
 800080c:	d002      	beq.n	8000814 <AddStruct+0x68>
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	2201      	movs	r2, #1
 8000812:	71da      	strb	r2, [r3, #7]
	if(Adata[7] & 0x04)	Udata->CROSS 	= 1;
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	3307      	adds	r3, #7
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	f003 0304 	and.w	r3, r3, #4
 800081e:	2b00      	cmp	r3, #0
 8000820:	d002      	beq.n	8000828 <AddStruct+0x7c>
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	2201      	movs	r2, #1
 8000826:	721a      	strb	r2, [r3, #8]
	if(Adata[7] & 0x08)	Udata->SQUARE 	= 1;
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	3307      	adds	r3, #7
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	f003 0308 	and.w	r3, r3, #8
 8000832:	2b00      	cmp	r3, #0
 8000834:	d002      	beq.n	800083c <AddStruct+0x90>
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	2201      	movs	r2, #1
 800083a:	725a      	strb	r2, [r3, #9]
	if(Adata[7] & 0x10)	Udata->UP 		= 1;
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	3307      	adds	r3, #7
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	f003 0310 	and.w	r3, r3, #16
 8000846:	2b00      	cmp	r3, #0
 8000848:	d002      	beq.n	8000850 <AddStruct+0xa4>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	2201      	movs	r2, #1
 800084e:	729a      	strb	r2, [r3, #10]
	if(Adata[7] & 0x20)	Udata->RIGHT 	= 1;
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	3307      	adds	r3, #7
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	f003 0320 	and.w	r3, r3, #32
 800085a:	2b00      	cmp	r3, #0
 800085c:	d002      	beq.n	8000864 <AddStruct+0xb8>
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2201      	movs	r2, #1
 8000862:	72da      	strb	r2, [r3, #11]
	if(Adata[7] & 0x40)	Udata->DOWN 	= 1;
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	3307      	adds	r3, #7
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800086e:	2b00      	cmp	r3, #0
 8000870:	d002      	beq.n	8000878 <AddStruct+0xcc>
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	2201      	movs	r2, #1
 8000876:	731a      	strb	r2, [r3, #12]
	if(Adata[7] & 0x80)	Udata->LEFT		= 1;
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	3307      	adds	r3, #7
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	b25b      	sxtb	r3, r3
 8000880:	2b00      	cmp	r3, #0
 8000882:	da02      	bge.n	800088a <AddStruct+0xde>
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2201      	movs	r2, #1
 8000888:	735a      	strb	r2, [r3, #13]

	if(Adata[8] & 0x01)	Udata->L1 		= 1;
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	3308      	adds	r3, #8
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	f003 0301 	and.w	r3, r3, #1
 8000894:	2b00      	cmp	r3, #0
 8000896:	d002      	beq.n	800089e <AddStruct+0xf2>
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2201      	movs	r2, #1
 800089c:	739a      	strb	r2, [r3, #14]
	if(Adata[8] & 0x02)	Udata->L3		= 1;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	3308      	adds	r3, #8
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	f003 0302 	and.w	r3, r3, #2
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d002      	beq.n	80008b2 <AddStruct+0x106>
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2201      	movs	r2, #1
 80008b0:	73da      	strb	r2, [r3, #15]
	if(Adata[8] & 0x04)	Udata->R1		= 1;
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	3308      	adds	r3, #8
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	f003 0304 	and.w	r3, r3, #4
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d002      	beq.n	80008c6 <AddStruct+0x11a>
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	2201      	movs	r2, #1
 80008c4:	741a      	strb	r2, [r3, #16]
	if(Adata[8] & 0x08)	Udata->R3		= 1;
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	3308      	adds	r3, #8
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	f003 0308 	and.w	r3, r3, #8
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d002      	beq.n	80008da <AddStruct+0x12e>
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2201      	movs	r2, #1
 80008d8:	745a      	strb	r2, [r3, #17]
	if(Adata[8] & 0x10)	Udata->SHARE 	= 1;
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	3308      	adds	r3, #8
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	f003 0310 	and.w	r3, r3, #16
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d002      	beq.n	80008ee <AddStruct+0x142>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	2201      	movs	r2, #1
 80008ec:	749a      	strb	r2, [r3, #18]
	if(Adata[8] & 0x20)	Udata->OPTIONS 	= 1;
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	3308      	adds	r3, #8
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	f003 0320 	and.w	r3, r3, #32
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d002      	beq.n	8000902 <AddStruct+0x156>
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	2201      	movs	r2, #1
 8000900:	74da      	strb	r2, [r3, #19]
	if(Adata[8] & 0x40)	Udata->PS 		= 1;
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	3308      	adds	r3, #8
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800090c:	2b00      	cmp	r3, #0
 800090e:	d002      	beq.n	8000916 <AddStruct+0x16a>
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2201      	movs	r2, #1
 8000914:	751a      	strb	r2, [r3, #20]
	if(Adata[8] & 0x80)	Udata->TOUCHPAD = 1;
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	3308      	adds	r3, #8
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	b25b      	sxtb	r3, r3
 800091e:	2b00      	cmp	r3, #0
 8000920:	da03      	bge.n	800092a <AddStruct+0x17e>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2201      	movs	r2, #1
 8000926:	755a      	strb	r2, [r3, #21]

	return;
 8000928:	bf00      	nop
 800092a:	bf00      	nop
}
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}

08000932 <StructInit>:

void StructInit(getdata* Udata){
 8000932:	b480      	push	{r7}
 8000934:	b083      	sub	sp, #12
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
	Udata->LX = 0x80;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	2280      	movs	r2, #128	@ 0x80
 800093e:	701a      	strb	r2, [r3, #0]
	Udata->LY = 0x80;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2280      	movs	r2, #128	@ 0x80
 8000944:	705a      	strb	r2, [r3, #1]
	Udata->L2 = 0x00;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2200      	movs	r2, #0
 800094a:	709a      	strb	r2, [r3, #2]
	Udata->RX = 0x80;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2280      	movs	r2, #128	@ 0x80
 8000950:	70da      	strb	r2, [r3, #3]
	Udata->RY = 0x80;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2280      	movs	r2, #128	@ 0x80
 8000956:	711a      	strb	r2, [r3, #4]
	Udata->R2 = 0x00;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2200      	movs	r2, #0
 800095c:	715a      	strb	r2, [r3, #5]

	Udata->TRIANGLE = 0;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	2200      	movs	r2, #0
 8000962:	719a      	strb	r2, [r3, #6]
	Udata->CIRCLE = 0;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2200      	movs	r2, #0
 8000968:	71da      	strb	r2, [r3, #7]
	Udata->CROSS = 0;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2200      	movs	r2, #0
 800096e:	721a      	strb	r2, [r3, #8]
	Udata->SQUARE = 0;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2200      	movs	r2, #0
 8000974:	725a      	strb	r2, [r3, #9]
	Udata->UP = 0;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2200      	movs	r2, #0
 800097a:	729a      	strb	r2, [r3, #10]
	Udata->RIGHT = 0;
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2200      	movs	r2, #0
 8000980:	72da      	strb	r2, [r3, #11]
	Udata->DOWN = 0;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2200      	movs	r2, #0
 8000986:	731a      	strb	r2, [r3, #12]
	Udata->LEFT = 0;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2200      	movs	r2, #0
 800098c:	735a      	strb	r2, [r3, #13]
	Udata->L1 = 0;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2200      	movs	r2, #0
 8000992:	739a      	strb	r2, [r3, #14]
	Udata->L3 = 0;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	2200      	movs	r2, #0
 8000998:	73da      	strb	r2, [r3, #15]
	Udata->R1 = 0;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	2200      	movs	r2, #0
 800099e:	741a      	strb	r2, [r3, #16]
	Udata->R3 = 0;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	2200      	movs	r2, #0
 80009a4:	745a      	strb	r2, [r3, #17]
	Udata->SHARE = 0;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2200      	movs	r2, #0
 80009aa:	749a      	strb	r2, [r3, #18]
	Udata->OPTIONS = 0;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2200      	movs	r2, #0
 80009b0:	74da      	strb	r2, [r3, #19]
	Udata->PS = 0;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	2200      	movs	r2, #0
 80009b6:	751a      	strb	r2, [r3, #20]
	Udata->TOUCHPAD = 0;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2200      	movs	r2, #0
 80009bc:	755a      	strb	r2, [r3, #21]

	return;
 80009be:	bf00      	nop
}
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
	...

080009cc <AllShowP>:
			);

	return;
}

void AllShowP(getdata Udata){
 80009cc:	b084      	sub	sp, #16
 80009ce:	b5b0      	push	{r4, r5, r7, lr}
 80009d0:	b084      	sub	sp, #16
 80009d2:	af04      	add	r7, sp, #16
 80009d4:	f107 0410 	add.w	r4, r7, #16
 80009d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			"RX:%3d "
			"RY:%3d "
			"L2:%3d "
			"R2:%3d "
			"Pressed Button: "
			,Udata.LX
 80009dc:	7c3b      	ldrb	r3, [r7, #16]
	printf(
 80009de:	4618      	mov	r0, r3
			,Udata.LY
 80009e0:	7c7b      	ldrb	r3, [r7, #17]
	printf(
 80009e2:	461c      	mov	r4, r3
			,Udata.RX
 80009e4:	7cfb      	ldrb	r3, [r7, #19]
	printf(
 80009e6:	461d      	mov	r5, r3
			,Udata.RY
 80009e8:	7d3b      	ldrb	r3, [r7, #20]
			,Udata.L2
 80009ea:	7cba      	ldrb	r2, [r7, #18]
			,Udata.R2
 80009ec:	7d79      	ldrb	r1, [r7, #21]
	printf(
 80009ee:	9102      	str	r1, [sp, #8]
 80009f0:	9201      	str	r2, [sp, #4]
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	462b      	mov	r3, r5
 80009f6:	4622      	mov	r2, r4
 80009f8:	4601      	mov	r1, r0
 80009fa:	4839      	ldr	r0, [pc, #228]	@ (8000ae0 <AllShowP+0x114>)
 80009fc:	f003 fb74 	bl	80040e8 <iprintf>
			);

	if(Udata.TRIANGLE	== 1) printf("TRIANGLE ");
 8000a00:	7dbb      	ldrb	r3, [r7, #22]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d002      	beq.n	8000a0c <AllShowP+0x40>
 8000a06:	4837      	ldr	r0, [pc, #220]	@ (8000ae4 <AllShowP+0x118>)
 8000a08:	f003 fb6e 	bl	80040e8 <iprintf>
	if(Udata.CIRCLE		== 1) printf("CIRCLE ");
 8000a0c:	7dfb      	ldrb	r3, [r7, #23]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d002      	beq.n	8000a18 <AllShowP+0x4c>
 8000a12:	4835      	ldr	r0, [pc, #212]	@ (8000ae8 <AllShowP+0x11c>)
 8000a14:	f003 fb68 	bl	80040e8 <iprintf>
	if(Udata.CROSS		== 1) printf("CROSS ");
 8000a18:	7e3b      	ldrb	r3, [r7, #24]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d002      	beq.n	8000a24 <AllShowP+0x58>
 8000a1e:	4833      	ldr	r0, [pc, #204]	@ (8000aec <AllShowP+0x120>)
 8000a20:	f003 fb62 	bl	80040e8 <iprintf>
	if(Udata.SQUARE 	== 1) printf("SQUARE ");
 8000a24:	7e7b      	ldrb	r3, [r7, #25]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d002      	beq.n	8000a30 <AllShowP+0x64>
 8000a2a:	4831      	ldr	r0, [pc, #196]	@ (8000af0 <AllShowP+0x124>)
 8000a2c:	f003 fb5c 	bl	80040e8 <iprintf>
	if(Udata.UP 		== 1) printf("UP ");
 8000a30:	7ebb      	ldrb	r3, [r7, #26]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d002      	beq.n	8000a3c <AllShowP+0x70>
 8000a36:	482f      	ldr	r0, [pc, #188]	@ (8000af4 <AllShowP+0x128>)
 8000a38:	f003 fb56 	bl	80040e8 <iprintf>
	if(Udata.RIGHT 		== 1) printf("RIGHT ");
 8000a3c:	7efb      	ldrb	r3, [r7, #27]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d002      	beq.n	8000a48 <AllShowP+0x7c>
 8000a42:	482d      	ldr	r0, [pc, #180]	@ (8000af8 <AllShowP+0x12c>)
 8000a44:	f003 fb50 	bl	80040e8 <iprintf>
	if(Udata.DOWN 		== 1) printf("DOWN ");
 8000a48:	7f3b      	ldrb	r3, [r7, #28]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d002      	beq.n	8000a54 <AllShowP+0x88>
 8000a4e:	482b      	ldr	r0, [pc, #172]	@ (8000afc <AllShowP+0x130>)
 8000a50:	f003 fb4a 	bl	80040e8 <iprintf>
	if(Udata.LEFT 		== 1) printf("LEFT ");
 8000a54:	7f7b      	ldrb	r3, [r7, #29]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d002      	beq.n	8000a60 <AllShowP+0x94>
 8000a5a:	4829      	ldr	r0, [pc, #164]	@ (8000b00 <AllShowP+0x134>)
 8000a5c:	f003 fb44 	bl	80040e8 <iprintf>
	if(Udata.L1 		== 1) printf("L1 ");
 8000a60:	7fbb      	ldrb	r3, [r7, #30]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d002      	beq.n	8000a6c <AllShowP+0xa0>
 8000a66:	4827      	ldr	r0, [pc, #156]	@ (8000b04 <AllShowP+0x138>)
 8000a68:	f003 fb3e 	bl	80040e8 <iprintf>
	if(Udata.L3 		== 1) printf("L3 ");
 8000a6c:	7ffb      	ldrb	r3, [r7, #31]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d002      	beq.n	8000a78 <AllShowP+0xac>
 8000a72:	4825      	ldr	r0, [pc, #148]	@ (8000b08 <AllShowP+0x13c>)
 8000a74:	f003 fb38 	bl	80040e8 <iprintf>
	if(Udata.R1 		== 1) printf("R1 ");
 8000a78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d002      	beq.n	8000a86 <AllShowP+0xba>
 8000a80:	4822      	ldr	r0, [pc, #136]	@ (8000b0c <AllShowP+0x140>)
 8000a82:	f003 fb31 	bl	80040e8 <iprintf>
	if(Udata.R3 		== 1) printf("R3 ");
 8000a86:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d002      	beq.n	8000a94 <AllShowP+0xc8>
 8000a8e:	4820      	ldr	r0, [pc, #128]	@ (8000b10 <AllShowP+0x144>)
 8000a90:	f003 fb2a 	bl	80040e8 <iprintf>
	if(Udata.SHARE 		== 1) printf("SHARE ");
 8000a94:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d002      	beq.n	8000aa2 <AllShowP+0xd6>
 8000a9c:	481d      	ldr	r0, [pc, #116]	@ (8000b14 <AllShowP+0x148>)
 8000a9e:	f003 fb23 	bl	80040e8 <iprintf>
	if(Udata.OPTIONS 	== 1) printf("OPTIONS ");
 8000aa2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d002      	beq.n	8000ab0 <AllShowP+0xe4>
 8000aaa:	481b      	ldr	r0, [pc, #108]	@ (8000b18 <AllShowP+0x14c>)
 8000aac:	f003 fb1c 	bl	80040e8 <iprintf>
	if(Udata.PS 		== 1) printf("PS ");
 8000ab0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d002      	beq.n	8000abe <AllShowP+0xf2>
 8000ab8:	4818      	ldr	r0, [pc, #96]	@ (8000b1c <AllShowP+0x150>)
 8000aba:	f003 fb15 	bl	80040e8 <iprintf>
	if(Udata.TOUCHPAD 	== 1) printf("TOUOCHPAD ");
 8000abe:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d002      	beq.n	8000acc <AllShowP+0x100>
 8000ac6:	4816      	ldr	r0, [pc, #88]	@ (8000b20 <AllShowP+0x154>)
 8000ac8:	f003 fb0e 	bl	80040e8 <iprintf>

	printf("\r\n");
 8000acc:	4815      	ldr	r0, [pc, #84]	@ (8000b24 <AllShowP+0x158>)
 8000ace:	f003 fb73 	bl	80041b8 <puts>

	return;
 8000ad2:	bf00      	nop
}
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000ada:	b004      	add	sp, #16
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	08005114 	.word	0x08005114
 8000ae4:	08005150 	.word	0x08005150
 8000ae8:	0800515c 	.word	0x0800515c
 8000aec:	08005164 	.word	0x08005164
 8000af0:	0800516c 	.word	0x0800516c
 8000af4:	08005174 	.word	0x08005174
 8000af8:	08005178 	.word	0x08005178
 8000afc:	08005180 	.word	0x08005180
 8000b00:	08005188 	.word	0x08005188
 8000b04:	08005190 	.word	0x08005190
 8000b08:	08005194 	.word	0x08005194
 8000b0c:	08005198 	.word	0x08005198
 8000b10:	0800519c 	.word	0x0800519c
 8000b14:	080051a0 	.word	0x080051a0
 8000b18:	080051a8 	.word	0x080051a8
 8000b1c:	080051b4 	.word	0x080051b4
 8000b20:	080051b8 	.word	0x080051b8
 8000b24:	080051c4 	.word	0x080051c4

08000b28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b2e:	f000 fbc5 	bl	80012bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b32:	f000 f85f 	bl	8000bf4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b36:	f000 f973 	bl	8000e20 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000b3a:	f000 f91d 	bl	8000d78 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000b3e:	f000 f945 	bl	8000dcc <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000b42:	f000 f8b7 	bl	8000cb4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  STprintf(&huart2);
 8000b46:	4823      	ldr	r0, [pc, #140]	@ (8000bd4 <main+0xac>)
 8000b48:	f7ff fd48 	bl	80005dc <STprintf>
  int outcount = 0;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000b50:	2108      	movs	r1, #8
 8000b52:	4821      	ldr	r0, [pc, #132]	@ (8000bd8 <main+0xb0>)
 8000b54:	f001 fd28 	bl	80025a8 <HAL_TIM_PWM_Start>

//	  getDataIT(&huart1);
//	  AllShowP(data);
//	  getDataIT(&huart1);
//	  if(data.RE == 1){
	  if(getDataIT(&huart1) == 1){
 8000b58:	4820      	ldr	r0, [pc, #128]	@ (8000bdc <main+0xb4>)
 8000b5a:	f7ff fd6b 	bl	8000634 <getDataIT>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d121      	bne.n	8000ba8 <main+0x80>
		  FAF = 0;
 8000b64:	4b1e      	ldr	r3, [pc, #120]	@ (8000be0 <main+0xb8>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	701a      	strb	r2, [r3, #0]
		  AllShowP(data);
 8000b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8000be4 <main+0xbc>)
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	4616      	mov	r6, r2
 8000b70:	685a      	ldr	r2, [r3, #4]
 8000b72:	4611      	mov	r1, r2
 8000b74:	689a      	ldr	r2, [r3, #8]
 8000b76:	4615      	mov	r5, r2
 8000b78:	68da      	ldr	r2, [r3, #12]
 8000b7a:	4614      	mov	r4, r2
 8000b7c:	466a      	mov	r2, sp
 8000b7e:	3310      	adds	r3, #16
 8000b80:	6818      	ldr	r0, [r3, #0]
 8000b82:	6010      	str	r0, [r2, #0]
 8000b84:	889b      	ldrh	r3, [r3, #4]
 8000b86:	8093      	strh	r3, [r2, #4]
 8000b88:	4630      	mov	r0, r6
 8000b8a:	462a      	mov	r2, r5
 8000b8c:	4623      	mov	r3, r4
 8000b8e:	f7ff ff1d 	bl	80009cc <AllShowP>
		  HAL_GPIO_WritePin(PA, P0, 1);
 8000b92:	2201      	movs	r2, #1
 8000b94:	2101      	movs	r1, #1
 8000b96:	4814      	ldr	r0, [pc, #80]	@ (8000be8 <main+0xc0>)
 8000b98:	f000 ff3a 	bl	8001a10 <HAL_GPIO_WritePin>
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,data.LY);
 8000b9c:	4b11      	ldr	r3, [pc, #68]	@ (8000be4 <main+0xbc>)
 8000b9e:	785a      	ldrb	r2, [r3, #1]
 8000ba0:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd8 <main+0xb0>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ba6:	e7d3      	b.n	8000b50 <main+0x28>
	  }else {
		  outcount++;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	3301      	adds	r3, #1
 8000bac:	607b      	str	r3, [r7, #4]
		  if(outcount >= TIMEOUT_MAX * 10){
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2b63      	cmp	r3, #99	@ 0x63
 8000bb2:	ddcd      	ble.n	8000b50 <main+0x28>
			  printf("main timeout\r\n");
 8000bb4:	480d      	ldr	r0, [pc, #52]	@ (8000bec <main+0xc4>)
 8000bb6:	f003 faff 	bl	80041b8 <puts>
			  HAL_GPIO_WritePin(PA, P0, 0);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	480a      	ldr	r0, [pc, #40]	@ (8000be8 <main+0xc0>)
 8000bc0:	f000 ff26 	bl	8001a10 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(PB, P0, 0);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	4809      	ldr	r0, [pc, #36]	@ (8000bf0 <main+0xc8>)
 8000bca:	f000 ff21 	bl	8001a10 <HAL_GPIO_WritePin>
			  outcount = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	607b      	str	r3, [r7, #4]
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000bd2:	e7bd      	b.n	8000b50 <main+0x28>
 8000bd4:	20000148 	.word	0x20000148
 8000bd8:	200000b8 	.word	0x200000b8
 8000bdc:	20000100 	.word	0x20000100
 8000be0:	20000095 	.word	0x20000095
 8000be4:	20000098 	.word	0x20000098
 8000be8:	40020000 	.word	0x40020000
 8000bec:	080051c8 	.word	0x080051c8
 8000bf0:	40020400 	.word	0x40020400

08000bf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b094      	sub	sp, #80	@ 0x50
 8000bf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfa:	f107 031c 	add.w	r3, r7, #28
 8000bfe:	2234      	movs	r2, #52	@ 0x34
 8000c00:	2100      	movs	r1, #0
 8000c02:	4618      	mov	r0, r3
 8000c04:	f003 fc74 	bl	80044f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c08:	f107 0308 	add.w	r3, r7, #8
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	60da      	str	r2, [r3, #12]
 8000c16:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c18:	2300      	movs	r3, #0
 8000c1a:	607b      	str	r3, [r7, #4]
 8000c1c:	4b23      	ldr	r3, [pc, #140]	@ (8000cac <SystemClock_Config+0xb8>)
 8000c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c20:	4a22      	ldr	r2, [pc, #136]	@ (8000cac <SystemClock_Config+0xb8>)
 8000c22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c26:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c28:	4b20      	ldr	r3, [pc, #128]	@ (8000cac <SystemClock_Config+0xb8>)
 8000c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c30:	607b      	str	r3, [r7, #4]
 8000c32:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c34:	2300      	movs	r3, #0
 8000c36:	603b      	str	r3, [r7, #0]
 8000c38:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb0 <SystemClock_Config+0xbc>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c40:	4a1b      	ldr	r2, [pc, #108]	@ (8000cb0 <SystemClock_Config+0xbc>)
 8000c42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c46:	6013      	str	r3, [r2, #0]
 8000c48:	4b19      	ldr	r3, [pc, #100]	@ (8000cb0 <SystemClock_Config+0xbc>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c50:	603b      	str	r3, [r7, #0]
 8000c52:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c54:	2302      	movs	r3, #2
 8000c56:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c5c:	2310      	movs	r3, #16
 8000c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c60:	2300      	movs	r3, #0
 8000c62:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c64:	f107 031c 	add.w	r3, r7, #28
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f001 f9af 	bl	8001fcc <HAL_RCC_OscConfig>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000c74:	f000 f916 	bl	8000ea4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c78:	230f      	movs	r3, #15
 8000c7a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c80:	2300      	movs	r3, #0
 8000c82:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c8c:	f107 0308 	add.w	r3, r7, #8
 8000c90:	2100      	movs	r1, #0
 8000c92:	4618      	mov	r0, r3
 8000c94:	f000 fed6 	bl	8001a44 <HAL_RCC_ClockConfig>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000c9e:	f000 f901 	bl	8000ea4 <Error_Handler>
  }
}
 8000ca2:	bf00      	nop
 8000ca4:	3750      	adds	r7, #80	@ 0x50
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40023800 	.word	0x40023800
 8000cb0:	40007000 	.word	0x40007000

08000cb4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b08a      	sub	sp, #40	@ 0x28
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cba:	f107 0320 	add.w	r3, r7, #32
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]
 8000cc2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cc4:	1d3b      	adds	r3, r7, #4
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
 8000cce:	60da      	str	r2, [r3, #12]
 8000cd0:	611a      	str	r2, [r3, #16]
 8000cd2:	615a      	str	r2, [r3, #20]
 8000cd4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000cd6:	4b26      	ldr	r3, [pc, #152]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000cd8:	4a26      	ldr	r2, [pc, #152]	@ (8000d74 <MX_TIM3_Init+0xc0>)
 8000cda:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8000cdc:	4b24      	ldr	r3, [pc, #144]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000cde:	2253      	movs	r2, #83	@ 0x53
 8000ce0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce2:	4b23      	ldr	r3, [pc, #140]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000ce8:	4b21      	ldr	r3, [pc, #132]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000cea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf6:	4b1e      	ldr	r3, [pc, #120]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000cfc:	481c      	ldr	r0, [pc, #112]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000cfe:	f001 fc03 	bl	8002508 <HAL_TIM_PWM_Init>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000d08:	f000 f8cc 	bl	8000ea4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d14:	f107 0320 	add.w	r3, r7, #32
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4815      	ldr	r0, [pc, #84]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000d1c:	f002 f850 	bl	8002dc0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000d26:	f000 f8bd 	bl	8000ea4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d2a:	2360      	movs	r3, #96	@ 0x60
 8000d2c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d36:	2300      	movs	r3, #0
 8000d38:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	2208      	movs	r2, #8
 8000d3e:	4619      	mov	r1, r3
 8000d40:	480b      	ldr	r0, [pc, #44]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000d42:	f001 fcf9 	bl	8002738 <HAL_TIM_PWM_ConfigChannel>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000d4c:	f000 f8aa 	bl	8000ea4 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_3);
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	69da      	ldr	r2, [r3, #28]
 8000d56:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f022 0208 	bic.w	r2, r2, #8
 8000d5e:	61da      	str	r2, [r3, #28]
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000d60:	4803      	ldr	r0, [pc, #12]	@ (8000d70 <MX_TIM3_Init+0xbc>)
 8000d62:	f000 f8ef 	bl	8000f44 <HAL_TIM_MspPostInit>

}
 8000d66:	bf00      	nop
 8000d68:	3728      	adds	r7, #40	@ 0x28
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	200000b8 	.word	0x200000b8
 8000d74:	40000400 	.word	0x40000400

08000d78 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d7c:	4b11      	ldr	r3, [pc, #68]	@ (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d7e:	4a12      	ldr	r2, [pc, #72]	@ (8000dc8 <MX_USART1_UART_Init+0x50>)
 8000d80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000d82:	4b10      	ldr	r3, [pc, #64]	@ (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d84:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000d88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d90:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d96:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d9c:	4b09      	ldr	r3, [pc, #36]	@ (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d9e:	220c      	movs	r2, #12
 8000da0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000da2:	4b08      	ldr	r3, [pc, #32]	@ (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000da8:	4b06      	ldr	r3, [pc, #24]	@ (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dae:	4805      	ldr	r0, [pc, #20]	@ (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000db0:	f002 f882 	bl	8002eb8 <HAL_UART_Init>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000dba:	f000 f873 	bl	8000ea4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	20000100 	.word	0x20000100
 8000dc8:	40011000 	.word	0x40011000

08000dcc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dd0:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <MX_USART2_UART_Init+0x4c>)
 8000dd2:	4a12      	ldr	r2, [pc, #72]	@ (8000e1c <MX_USART2_UART_Init+0x50>)
 8000dd4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000dd6:	4b10      	ldr	r3, [pc, #64]	@ (8000e18 <MX_USART2_UART_Init+0x4c>)
 8000dd8:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000ddc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dde:	4b0e      	ldr	r3, [pc, #56]	@ (8000e18 <MX_USART2_UART_Init+0x4c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000de4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e18 <MX_USART2_UART_Init+0x4c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dea:	4b0b      	ldr	r3, [pc, #44]	@ (8000e18 <MX_USART2_UART_Init+0x4c>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000df0:	4b09      	ldr	r3, [pc, #36]	@ (8000e18 <MX_USART2_UART_Init+0x4c>)
 8000df2:	220c      	movs	r2, #12
 8000df4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000df6:	4b08      	ldr	r3, [pc, #32]	@ (8000e18 <MX_USART2_UART_Init+0x4c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dfc:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <MX_USART2_UART_Init+0x4c>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e02:	4805      	ldr	r0, [pc, #20]	@ (8000e18 <MX_USART2_UART_Init+0x4c>)
 8000e04:	f002 f858 	bl	8002eb8 <HAL_UART_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e0e:	f000 f849 	bl	8000ea4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000148 	.word	0x20000148
 8000e1c:	40004400 	.word	0x40004400

08000e20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e26:	f107 030c 	add.w	r3, r7, #12
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	609a      	str	r2, [r3, #8]
 8000e32:	60da      	str	r2, [r3, #12]
 8000e34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	60bb      	str	r3, [r7, #8]
 8000e3a:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <MX_GPIO_Init+0x7c>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	4a17      	ldr	r2, [pc, #92]	@ (8000e9c <MX_GPIO_Init+0x7c>)
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <MX_GPIO_Init+0x7c>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	607b      	str	r3, [r7, #4]
 8000e56:	4b11      	ldr	r3, [pc, #68]	@ (8000e9c <MX_GPIO_Init+0x7c>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	4a10      	ldr	r2, [pc, #64]	@ (8000e9c <MX_GPIO_Init+0x7c>)
 8000e5c:	f043 0302 	orr.w	r3, r3, #2
 8000e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e62:	4b0e      	ldr	r3, [pc, #56]	@ (8000e9c <MX_GPIO_Init+0x7c>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	f003 0302 	and.w	r3, r3, #2
 8000e6a:	607b      	str	r3, [r7, #4]
 8000e6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2101      	movs	r1, #1
 8000e72:	480b      	ldr	r0, [pc, #44]	@ (8000ea0 <MX_GPIO_Init+0x80>)
 8000e74:	f000 fdcc 	bl	8001a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e84:	2300      	movs	r3, #0
 8000e86:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e88:	f107 030c 	add.w	r3, r7, #12
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4804      	ldr	r0, [pc, #16]	@ (8000ea0 <MX_GPIO_Init+0x80>)
 8000e90:	f000 fc2a 	bl	80016e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e94:	bf00      	nop
 8000e96:	3720      	adds	r7, #32
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40023800 	.word	0x40023800
 8000ea0:	40020000 	.word	0x40020000

08000ea4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea8:	b672      	cpsid	i
}
 8000eaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <Error_Handler+0x8>

08000eb0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	607b      	str	r3, [r7, #4]
 8000eba:	4b10      	ldr	r3, [pc, #64]	@ (8000efc <HAL_MspInit+0x4c>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ebe:	4a0f      	ldr	r2, [pc, #60]	@ (8000efc <HAL_MspInit+0x4c>)
 8000ec0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ec4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8000efc <HAL_MspInit+0x4c>)
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	603b      	str	r3, [r7, #0]
 8000ed6:	4b09      	ldr	r3, [pc, #36]	@ (8000efc <HAL_MspInit+0x4c>)
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eda:	4a08      	ldr	r2, [pc, #32]	@ (8000efc <HAL_MspInit+0x4c>)
 8000edc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ee0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ee2:	4b06      	ldr	r3, [pc, #24]	@ (8000efc <HAL_MspInit+0x4c>)
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eea:	603b      	str	r3, [r7, #0]
 8000eec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	40023800 	.word	0x40023800

08000f00 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b085      	sub	sp, #20
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8000f3c <HAL_TIM_PWM_MspInit+0x3c>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d10d      	bne.n	8000f2e <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	4b0a      	ldr	r3, [pc, #40]	@ (8000f40 <HAL_TIM_PWM_MspInit+0x40>)
 8000f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1a:	4a09      	ldr	r2, [pc, #36]	@ (8000f40 <HAL_TIM_PWM_MspInit+0x40>)
 8000f1c:	f043 0302 	orr.w	r3, r3, #2
 8000f20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f22:	4b07      	ldr	r3, [pc, #28]	@ (8000f40 <HAL_TIM_PWM_MspInit+0x40>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000f2e:	bf00      	nop
 8000f30:	3714      	adds	r7, #20
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	40000400 	.word	0x40000400
 8000f40:	40023800 	.word	0x40023800

08000f44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4c:	f107 030c 	add.w	r3, r7, #12
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
 8000f5a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a12      	ldr	r2, [pc, #72]	@ (8000fac <HAL_TIM_MspPostInit+0x68>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d11d      	bne.n	8000fa2 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	60bb      	str	r3, [r7, #8]
 8000f6a:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <HAL_TIM_MspPostInit+0x6c>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	4a10      	ldr	r2, [pc, #64]	@ (8000fb0 <HAL_TIM_MspPostInit+0x6c>)
 8000f70:	f043 0302 	orr.w	r3, r3, #2
 8000f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f76:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb0 <HAL_TIM_MspPostInit+0x6c>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7a:	f003 0302 	and.w	r3, r3, #2
 8000f7e:	60bb      	str	r3, [r7, #8]
 8000f80:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f82:	2301      	movs	r3, #1
 8000f84:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f86:	2302      	movs	r3, #2
 8000f88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f92:	2302      	movs	r3, #2
 8000f94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4805      	ldr	r0, [pc, #20]	@ (8000fb4 <HAL_TIM_MspPostInit+0x70>)
 8000f9e:	f000 fba3 	bl	80016e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000fa2:	bf00      	nop
 8000fa4:	3720      	adds	r7, #32
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40000400 	.word	0x40000400
 8000fb0:	40023800 	.word	0x40023800
 8000fb4:	40020400 	.word	0x40020400

08000fb8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08c      	sub	sp, #48	@ 0x30
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	f107 031c 	add.w	r3, r7, #28
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a36      	ldr	r2, [pc, #216]	@ (80010b0 <HAL_UART_MspInit+0xf8>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d135      	bne.n	8001046 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61bb      	str	r3, [r7, #24]
 8000fde:	4b35      	ldr	r3, [pc, #212]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 8000fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fe2:	4a34      	ldr	r2, [pc, #208]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 8000fe4:	f043 0310 	orr.w	r3, r3, #16
 8000fe8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fea:	4b32      	ldr	r3, [pc, #200]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 8000fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fee:	f003 0310 	and.w	r3, r3, #16
 8000ff2:	61bb      	str	r3, [r7, #24]
 8000ff4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	617b      	str	r3, [r7, #20]
 8000ffa:	4b2e      	ldr	r3, [pc, #184]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	4a2d      	ldr	r2, [pc, #180]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 8001000:	f043 0301 	orr.w	r3, r3, #1
 8001004:	6313      	str	r3, [r2, #48]	@ 0x30
 8001006:	4b2b      	ldr	r3, [pc, #172]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	617b      	str	r3, [r7, #20]
 8001010:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001012:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001018:	2302      	movs	r3, #2
 800101a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001020:	2303      	movs	r3, #3
 8001022:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001024:	2307      	movs	r3, #7
 8001026:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001028:	f107 031c 	add.w	r3, r7, #28
 800102c:	4619      	mov	r1, r3
 800102e:	4822      	ldr	r0, [pc, #136]	@ (80010b8 <HAL_UART_MspInit+0x100>)
 8001030:	f000 fb5a 	bl	80016e8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001034:	2200      	movs	r2, #0
 8001036:	2100      	movs	r1, #0
 8001038:	2025      	movs	r0, #37	@ 0x25
 800103a:	f000 fa8c 	bl	8001556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800103e:	2025      	movs	r0, #37	@ 0x25
 8001040:	f000 faa5 	bl	800158e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001044:	e030      	b.n	80010a8 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a1c      	ldr	r2, [pc, #112]	@ (80010bc <HAL_UART_MspInit+0x104>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d12b      	bne.n	80010a8 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001050:	2300      	movs	r3, #0
 8001052:	613b      	str	r3, [r7, #16]
 8001054:	4b17      	ldr	r3, [pc, #92]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 8001056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001058:	4a16      	ldr	r2, [pc, #88]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 800105a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800105e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001060:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 8001062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001064:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001068:	613b      	str	r3, [r7, #16]
 800106a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106c:	2300      	movs	r3, #0
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	4b10      	ldr	r3, [pc, #64]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 8001072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001074:	4a0f      	ldr	r2, [pc, #60]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 8001076:	f043 0301 	orr.w	r3, r3, #1
 800107a:	6313      	str	r3, [r2, #48]	@ 0x30
 800107c:	4b0d      	ldr	r3, [pc, #52]	@ (80010b4 <HAL_UART_MspInit+0xfc>)
 800107e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	60fb      	str	r3, [r7, #12]
 8001086:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001088:	230c      	movs	r3, #12
 800108a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108c:	2302      	movs	r3, #2
 800108e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001094:	2303      	movs	r3, #3
 8001096:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001098:	2307      	movs	r3, #7
 800109a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109c:	f107 031c 	add.w	r3, r7, #28
 80010a0:	4619      	mov	r1, r3
 80010a2:	4805      	ldr	r0, [pc, #20]	@ (80010b8 <HAL_UART_MspInit+0x100>)
 80010a4:	f000 fb20 	bl	80016e8 <HAL_GPIO_Init>
}
 80010a8:	bf00      	nop
 80010aa:	3730      	adds	r7, #48	@ 0x30
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40011000 	.word	0x40011000
 80010b4:	40023800 	.word	0x40023800
 80010b8:	40020000 	.word	0x40020000
 80010bc:	40004400 	.word	0x40004400

080010c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <NMI_Handler+0x4>

080010c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <HardFault_Handler+0x4>

080010d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <MemManage_Handler+0x4>

080010d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010dc:	bf00      	nop
 80010de:	e7fd      	b.n	80010dc <BusFault_Handler+0x4>

080010e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010e4:	bf00      	nop
 80010e6:	e7fd      	b.n	80010e4 <UsageFault_Handler+0x4>

080010e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010f6:	b480      	push	{r7}
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr

08001112 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001116:	f000 f923 	bl	8001360 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001124:	4802      	ldr	r0, [pc, #8]	@ (8001130 <USART1_IRQHandler+0x10>)
 8001126:	f001 ffc7 	bl	80030b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000100 	.word	0x20000100

08001134 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001140:	2300      	movs	r3, #0
 8001142:	617b      	str	r3, [r7, #20]
 8001144:	e00a      	b.n	800115c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001146:	f3af 8000 	nop.w
 800114a:	4601      	mov	r1, r0
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	1c5a      	adds	r2, r3, #1
 8001150:	60ba      	str	r2, [r7, #8]
 8001152:	b2ca      	uxtb	r2, r1
 8001154:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	3301      	adds	r3, #1
 800115a:	617b      	str	r3, [r7, #20]
 800115c:	697a      	ldr	r2, [r7, #20]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	429a      	cmp	r2, r3
 8001162:	dbf0      	blt.n	8001146 <_read+0x12>
  }

  return len;
 8001164:	687b      	ldr	r3, [r7, #4]
}
 8001166:	4618      	mov	r0, r3
 8001168:	3718      	adds	r7, #24
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <_close>:
  }
  return len;
}

int _close(int file)
{
 800116e:	b480      	push	{r7}
 8001170:	b083      	sub	sp, #12
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001176:	f04f 33ff 	mov.w	r3, #4294967295
}
 800117a:	4618      	mov	r0, r3
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001186:	b480      	push	{r7}
 8001188:	b083      	sub	sp, #12
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
 800118e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001196:	605a      	str	r2, [r3, #4]
  return 0;
 8001198:	2300      	movs	r3, #0
}
 800119a:	4618      	mov	r0, r3
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <_isatty>:

int _isatty(int file)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011ae:	2301      	movs	r3, #1
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
	...

080011d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011e0:	4a14      	ldr	r2, [pc, #80]	@ (8001234 <_sbrk+0x5c>)
 80011e2:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <_sbrk+0x60>)
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011ec:	4b13      	ldr	r3, [pc, #76]	@ (800123c <_sbrk+0x64>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d102      	bne.n	80011fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f4:	4b11      	ldr	r3, [pc, #68]	@ (800123c <_sbrk+0x64>)
 80011f6:	4a12      	ldr	r2, [pc, #72]	@ (8001240 <_sbrk+0x68>)
 80011f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011fa:	4b10      	ldr	r3, [pc, #64]	@ (800123c <_sbrk+0x64>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4413      	add	r3, r2
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	429a      	cmp	r2, r3
 8001206:	d207      	bcs.n	8001218 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001208:	f003 f9c0 	bl	800458c <__errno>
 800120c:	4603      	mov	r3, r0
 800120e:	220c      	movs	r2, #12
 8001210:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
 8001216:	e009      	b.n	800122c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001218:	4b08      	ldr	r3, [pc, #32]	@ (800123c <_sbrk+0x64>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800121e:	4b07      	ldr	r3, [pc, #28]	@ (800123c <_sbrk+0x64>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4413      	add	r3, r2
 8001226:	4a05      	ldr	r2, [pc, #20]	@ (800123c <_sbrk+0x64>)
 8001228:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800122a:	68fb      	ldr	r3, [r7, #12]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3718      	adds	r7, #24
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20020000 	.word	0x20020000
 8001238:	00000400 	.word	0x00000400
 800123c:	20000190 	.word	0x20000190
 8001240:	200002e8 	.word	0x200002e8

08001244 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001248:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <SystemInit+0x20>)
 800124a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800124e:	4a05      	ldr	r2, [pc, #20]	@ (8001264 <SystemInit+0x20>)
 8001250:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001254:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001268:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012a0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800126c:	f7ff ffea 	bl	8001244 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001270:	480c      	ldr	r0, [pc, #48]	@ (80012a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001272:	490d      	ldr	r1, [pc, #52]	@ (80012a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001274:	4a0d      	ldr	r2, [pc, #52]	@ (80012ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001276:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001278:	e002      	b.n	8001280 <LoopCopyDataInit>

0800127a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800127a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800127c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800127e:	3304      	adds	r3, #4

08001280 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001280:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001282:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001284:	d3f9      	bcc.n	800127a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001286:	4a0a      	ldr	r2, [pc, #40]	@ (80012b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001288:	4c0a      	ldr	r4, [pc, #40]	@ (80012b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800128a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800128c:	e001      	b.n	8001292 <LoopFillZerobss>

0800128e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800128e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001290:	3204      	adds	r2, #4

08001292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001292:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001294:	d3fb      	bcc.n	800128e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001296:	f003 f97f 	bl	8004598 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800129a:	f7ff fc45 	bl	8000b28 <main>
  bx  lr    
 800129e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012a8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80012ac:	08005234 	.word	0x08005234
  ldr r2, =_sbss
 80012b0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80012b4:	200002e4 	.word	0x200002e4

080012b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012b8:	e7fe      	b.n	80012b8 <ADC_IRQHandler>
	...

080012bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012c0:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <HAL_Init+0x40>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0d      	ldr	r2, [pc, #52]	@ (80012fc <HAL_Init+0x40>)
 80012c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012cc:	4b0b      	ldr	r3, [pc, #44]	@ (80012fc <HAL_Init+0x40>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a0a      	ldr	r2, [pc, #40]	@ (80012fc <HAL_Init+0x40>)
 80012d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <HAL_Init+0x40>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a07      	ldr	r2, [pc, #28]	@ (80012fc <HAL_Init+0x40>)
 80012de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e4:	2003      	movs	r0, #3
 80012e6:	f000 f92b 	bl	8001540 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ea:	200f      	movs	r0, #15
 80012ec:	f000 f808 	bl	8001300 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012f0:	f7ff fdde 	bl	8000eb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40023c00 	.word	0x40023c00

08001300 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001308:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <HAL_InitTick+0x54>)
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <HAL_InitTick+0x58>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	4619      	mov	r1, r3
 8001312:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001316:	fbb3 f3f1 	udiv	r3, r3, r1
 800131a:	fbb2 f3f3 	udiv	r3, r2, r3
 800131e:	4618      	mov	r0, r3
 8001320:	f000 f943 	bl	80015aa <HAL_SYSTICK_Config>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e00e      	b.n	800134c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2b0f      	cmp	r3, #15
 8001332:	d80a      	bhi.n	800134a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001334:	2200      	movs	r2, #0
 8001336:	6879      	ldr	r1, [r7, #4]
 8001338:	f04f 30ff 	mov.w	r0, #4294967295
 800133c:	f000 f90b 	bl	8001556 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001340:	4a06      	ldr	r2, [pc, #24]	@ (800135c <HAL_InitTick+0x5c>)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001346:	2300      	movs	r3, #0
 8001348:	e000      	b.n	800134c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
}
 800134c:	4618      	mov	r0, r3
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	20000000 	.word	0x20000000
 8001358:	20000008 	.word	0x20000008
 800135c:	20000004 	.word	0x20000004

08001360 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001364:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <HAL_IncTick+0x20>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	461a      	mov	r2, r3
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <HAL_IncTick+0x24>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4413      	add	r3, r2
 8001370:	4a04      	ldr	r2, [pc, #16]	@ (8001384 <HAL_IncTick+0x24>)
 8001372:	6013      	str	r3, [r2, #0]
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	20000008 	.word	0x20000008
 8001384:	20000194 	.word	0x20000194

08001388 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  return uwTick;
 800138c:	4b03      	ldr	r3, [pc, #12]	@ (800139c <HAL_GetTick+0x14>)
 800138e:	681b      	ldr	r3, [r3, #0]
}
 8001390:	4618      	mov	r0, r3
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	20000194 	.word	0x20000194

080013a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f003 0307 	and.w	r3, r3, #7
 80013ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013b0:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <__NVIC_SetPriorityGrouping+0x44>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013b6:	68ba      	ldr	r2, [r7, #8]
 80013b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013bc:	4013      	ands	r3, r2
 80013be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013d2:	4a04      	ldr	r2, [pc, #16]	@ (80013e4 <__NVIC_SetPriorityGrouping+0x44>)
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	60d3      	str	r3, [r2, #12]
}
 80013d8:	bf00      	nop
 80013da:	3714      	adds	r7, #20
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013ec:	4b04      	ldr	r3, [pc, #16]	@ (8001400 <__NVIC_GetPriorityGrouping+0x18>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	0a1b      	lsrs	r3, r3, #8
 80013f2:	f003 0307 	and.w	r3, r3, #7
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	e000ed00 	.word	0xe000ed00

08001404 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4603      	mov	r3, r0
 800140c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800140e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001412:	2b00      	cmp	r3, #0
 8001414:	db0b      	blt.n	800142e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	f003 021f 	and.w	r2, r3, #31
 800141c:	4907      	ldr	r1, [pc, #28]	@ (800143c <__NVIC_EnableIRQ+0x38>)
 800141e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001422:	095b      	lsrs	r3, r3, #5
 8001424:	2001      	movs	r0, #1
 8001426:	fa00 f202 	lsl.w	r2, r0, r2
 800142a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	e000e100 	.word	0xe000e100

08001440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	6039      	str	r1, [r7, #0]
 800144a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800144c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001450:	2b00      	cmp	r3, #0
 8001452:	db0a      	blt.n	800146a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	b2da      	uxtb	r2, r3
 8001458:	490c      	ldr	r1, [pc, #48]	@ (800148c <__NVIC_SetPriority+0x4c>)
 800145a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145e:	0112      	lsls	r2, r2, #4
 8001460:	b2d2      	uxtb	r2, r2
 8001462:	440b      	add	r3, r1
 8001464:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001468:	e00a      	b.n	8001480 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	b2da      	uxtb	r2, r3
 800146e:	4908      	ldr	r1, [pc, #32]	@ (8001490 <__NVIC_SetPriority+0x50>)
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	f003 030f 	and.w	r3, r3, #15
 8001476:	3b04      	subs	r3, #4
 8001478:	0112      	lsls	r2, r2, #4
 800147a:	b2d2      	uxtb	r2, r2
 800147c:	440b      	add	r3, r1
 800147e:	761a      	strb	r2, [r3, #24]
}
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	e000e100 	.word	0xe000e100
 8001490:	e000ed00 	.word	0xe000ed00

08001494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001494:	b480      	push	{r7}
 8001496:	b089      	sub	sp, #36	@ 0x24
 8001498:	af00      	add	r7, sp, #0
 800149a:	60f8      	str	r0, [r7, #12]
 800149c:	60b9      	str	r1, [r7, #8]
 800149e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f003 0307 	and.w	r3, r3, #7
 80014a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	f1c3 0307 	rsb	r3, r3, #7
 80014ae:	2b04      	cmp	r3, #4
 80014b0:	bf28      	it	cs
 80014b2:	2304      	movcs	r3, #4
 80014b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	3304      	adds	r3, #4
 80014ba:	2b06      	cmp	r3, #6
 80014bc:	d902      	bls.n	80014c4 <NVIC_EncodePriority+0x30>
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	3b03      	subs	r3, #3
 80014c2:	e000      	b.n	80014c6 <NVIC_EncodePriority+0x32>
 80014c4:	2300      	movs	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c8:	f04f 32ff 	mov.w	r2, #4294967295
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	43da      	mvns	r2, r3
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	401a      	ands	r2, r3
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014dc:	f04f 31ff 	mov.w	r1, #4294967295
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	fa01 f303 	lsl.w	r3, r1, r3
 80014e6:	43d9      	mvns	r1, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014ec:	4313      	orrs	r3, r2
         );
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3724      	adds	r7, #36	@ 0x24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
	...

080014fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3b01      	subs	r3, #1
 8001508:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800150c:	d301      	bcc.n	8001512 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800150e:	2301      	movs	r3, #1
 8001510:	e00f      	b.n	8001532 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001512:	4a0a      	ldr	r2, [pc, #40]	@ (800153c <SysTick_Config+0x40>)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	3b01      	subs	r3, #1
 8001518:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800151a:	210f      	movs	r1, #15
 800151c:	f04f 30ff 	mov.w	r0, #4294967295
 8001520:	f7ff ff8e 	bl	8001440 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001524:	4b05      	ldr	r3, [pc, #20]	@ (800153c <SysTick_Config+0x40>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800152a:	4b04      	ldr	r3, [pc, #16]	@ (800153c <SysTick_Config+0x40>)
 800152c:	2207      	movs	r2, #7
 800152e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	e000e010 	.word	0xe000e010

08001540 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f7ff ff29 	bl	80013a0 <__NVIC_SetPriorityGrouping>
}
 800154e:	bf00      	nop
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001556:	b580      	push	{r7, lr}
 8001558:	b086      	sub	sp, #24
 800155a:	af00      	add	r7, sp, #0
 800155c:	4603      	mov	r3, r0
 800155e:	60b9      	str	r1, [r7, #8]
 8001560:	607a      	str	r2, [r7, #4]
 8001562:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001568:	f7ff ff3e 	bl	80013e8 <__NVIC_GetPriorityGrouping>
 800156c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	68b9      	ldr	r1, [r7, #8]
 8001572:	6978      	ldr	r0, [r7, #20]
 8001574:	f7ff ff8e 	bl	8001494 <NVIC_EncodePriority>
 8001578:	4602      	mov	r2, r0
 800157a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800157e:	4611      	mov	r1, r2
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff ff5d 	bl	8001440 <__NVIC_SetPriority>
}
 8001586:	bf00      	nop
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b082      	sub	sp, #8
 8001592:	af00      	add	r7, sp, #0
 8001594:	4603      	mov	r3, r0
 8001596:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ff31 	bl	8001404 <__NVIC_EnableIRQ>
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f7ff ffa2 	bl	80014fc <SysTick_Config>
 80015b8:	4603      	mov	r3, r0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b084      	sub	sp, #16
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80015d0:	f7ff feda 	bl	8001388 <HAL_GetTick>
 80015d4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d008      	beq.n	80015f4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2280      	movs	r2, #128	@ 0x80
 80015e6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2200      	movs	r2, #0
 80015ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e052      	b.n	800169a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f022 0216 	bic.w	r2, r2, #22
 8001602:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	695a      	ldr	r2, [r3, #20]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001612:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001618:	2b00      	cmp	r3, #0
 800161a:	d103      	bne.n	8001624 <HAL_DMA_Abort+0x62>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001620:	2b00      	cmp	r3, #0
 8001622:	d007      	beq.n	8001634 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f022 0208 	bic.w	r2, r2, #8
 8001632:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f022 0201 	bic.w	r2, r2, #1
 8001642:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001644:	e013      	b.n	800166e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001646:	f7ff fe9f 	bl	8001388 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	2b05      	cmp	r3, #5
 8001652:	d90c      	bls.n	800166e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2220      	movs	r2, #32
 8001658:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2203      	movs	r2, #3
 800165e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e015      	b.n	800169a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	2b00      	cmp	r3, #0
 800167a:	d1e4      	bne.n	8001646 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001680:	223f      	movs	r2, #63	@ 0x3f
 8001682:	409a      	lsls	r2, r3
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2201      	movs	r2, #1
 800168c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2200      	movs	r2, #0
 8001694:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}

080016a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016a2:	b480      	push	{r7}
 80016a4:	b083      	sub	sp, #12
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d004      	beq.n	80016c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2280      	movs	r2, #128	@ 0x80
 80016ba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e00c      	b.n	80016da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2205      	movs	r2, #5
 80016c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f022 0201 	bic.w	r2, r2, #1
 80016d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
	...

080016e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b089      	sub	sp, #36	@ 0x24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016f2:	2300      	movs	r3, #0
 80016f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016f6:	2300      	movs	r3, #0
 80016f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
 8001702:	e165      	b.n	80019d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001704:	2201      	movs	r2, #1
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	697a      	ldr	r2, [r7, #20]
 8001714:	4013      	ands	r3, r2
 8001716:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	429a      	cmp	r2, r3
 800171e:	f040 8154 	bne.w	80019ca <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f003 0303 	and.w	r3, r3, #3
 800172a:	2b01      	cmp	r3, #1
 800172c:	d005      	beq.n	800173a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001736:	2b02      	cmp	r3, #2
 8001738:	d130      	bne.n	800179c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	2203      	movs	r2, #3
 8001746:	fa02 f303 	lsl.w	r3, r2, r3
 800174a:	43db      	mvns	r3, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4013      	ands	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	68da      	ldr	r2, [r3, #12]
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4313      	orrs	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001770:	2201      	movs	r2, #1
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	43db      	mvns	r3, r3
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	4013      	ands	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	091b      	lsrs	r3, r3, #4
 8001786:	f003 0201 	and.w	r2, r3, #1
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4313      	orrs	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f003 0303 	and.w	r3, r3, #3
 80017a4:	2b03      	cmp	r3, #3
 80017a6:	d017      	beq.n	80017d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	2203      	movs	r2, #3
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	43db      	mvns	r3, r3
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	4013      	ands	r3, r2
 80017be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	689a      	ldr	r2, [r3, #8]
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 0303 	and.w	r3, r3, #3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d123      	bne.n	800182c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	08da      	lsrs	r2, r3, #3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3208      	adds	r2, #8
 80017ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	f003 0307 	and.w	r3, r3, #7
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	220f      	movs	r2, #15
 80017fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001800:	43db      	mvns	r3, r3
 8001802:	69ba      	ldr	r2, [r7, #24]
 8001804:	4013      	ands	r3, r2
 8001806:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	691a      	ldr	r2, [r3, #16]
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	4313      	orrs	r3, r2
 800181c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	08da      	lsrs	r2, r3, #3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	3208      	adds	r2, #8
 8001826:	69b9      	ldr	r1, [r7, #24]
 8001828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	2203      	movs	r2, #3
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	43db      	mvns	r3, r3
 800183e:	69ba      	ldr	r2, [r7, #24]
 8001840:	4013      	ands	r3, r2
 8001842:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f003 0203 	and.w	r2, r3, #3
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	4313      	orrs	r3, r2
 8001858:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001868:	2b00      	cmp	r3, #0
 800186a:	f000 80ae 	beq.w	80019ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	4b5d      	ldr	r3, [pc, #372]	@ (80019e8 <HAL_GPIO_Init+0x300>)
 8001874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001876:	4a5c      	ldr	r2, [pc, #368]	@ (80019e8 <HAL_GPIO_Init+0x300>)
 8001878:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800187c:	6453      	str	r3, [r2, #68]	@ 0x44
 800187e:	4b5a      	ldr	r3, [pc, #360]	@ (80019e8 <HAL_GPIO_Init+0x300>)
 8001880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001882:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800188a:	4a58      	ldr	r2, [pc, #352]	@ (80019ec <HAL_GPIO_Init+0x304>)
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	089b      	lsrs	r3, r3, #2
 8001890:	3302      	adds	r3, #2
 8001892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001896:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	f003 0303 	and.w	r3, r3, #3
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	220f      	movs	r2, #15
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	43db      	mvns	r3, r3
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	4013      	ands	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a4f      	ldr	r2, [pc, #316]	@ (80019f0 <HAL_GPIO_Init+0x308>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d025      	beq.n	8001902 <HAL_GPIO_Init+0x21a>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a4e      	ldr	r2, [pc, #312]	@ (80019f4 <HAL_GPIO_Init+0x30c>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d01f      	beq.n	80018fe <HAL_GPIO_Init+0x216>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a4d      	ldr	r2, [pc, #308]	@ (80019f8 <HAL_GPIO_Init+0x310>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d019      	beq.n	80018fa <HAL_GPIO_Init+0x212>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a4c      	ldr	r2, [pc, #304]	@ (80019fc <HAL_GPIO_Init+0x314>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d013      	beq.n	80018f6 <HAL_GPIO_Init+0x20e>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a4b      	ldr	r2, [pc, #300]	@ (8001a00 <HAL_GPIO_Init+0x318>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d00d      	beq.n	80018f2 <HAL_GPIO_Init+0x20a>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a4a      	ldr	r2, [pc, #296]	@ (8001a04 <HAL_GPIO_Init+0x31c>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d007      	beq.n	80018ee <HAL_GPIO_Init+0x206>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a49      	ldr	r2, [pc, #292]	@ (8001a08 <HAL_GPIO_Init+0x320>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d101      	bne.n	80018ea <HAL_GPIO_Init+0x202>
 80018e6:	2306      	movs	r3, #6
 80018e8:	e00c      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018ea:	2307      	movs	r3, #7
 80018ec:	e00a      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018ee:	2305      	movs	r3, #5
 80018f0:	e008      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018f2:	2304      	movs	r3, #4
 80018f4:	e006      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018f6:	2303      	movs	r3, #3
 80018f8:	e004      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018fa:	2302      	movs	r3, #2
 80018fc:	e002      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018fe:	2301      	movs	r3, #1
 8001900:	e000      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 8001902:	2300      	movs	r3, #0
 8001904:	69fa      	ldr	r2, [r7, #28]
 8001906:	f002 0203 	and.w	r2, r2, #3
 800190a:	0092      	lsls	r2, r2, #2
 800190c:	4093      	lsls	r3, r2
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	4313      	orrs	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001914:	4935      	ldr	r1, [pc, #212]	@ (80019ec <HAL_GPIO_Init+0x304>)
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	089b      	lsrs	r3, r3, #2
 800191a:	3302      	adds	r3, #2
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001922:	4b3a      	ldr	r3, [pc, #232]	@ (8001a0c <HAL_GPIO_Init+0x324>)
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	43db      	mvns	r3, r3
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	4013      	ands	r3, r2
 8001930:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d003      	beq.n	8001946 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001946:	4a31      	ldr	r2, [pc, #196]	@ (8001a0c <HAL_GPIO_Init+0x324>)
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800194c:	4b2f      	ldr	r3, [pc, #188]	@ (8001a0c <HAL_GPIO_Init+0x324>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	43db      	mvns	r3, r3
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	4013      	ands	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d003      	beq.n	8001970 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	4313      	orrs	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001970:	4a26      	ldr	r2, [pc, #152]	@ (8001a0c <HAL_GPIO_Init+0x324>)
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001976:	4b25      	ldr	r3, [pc, #148]	@ (8001a0c <HAL_GPIO_Init+0x324>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	43db      	mvns	r3, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4013      	ands	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d003      	beq.n	800199a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	4313      	orrs	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800199a:	4a1c      	ldr	r2, [pc, #112]	@ (8001a0c <HAL_GPIO_Init+0x324>)
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019a0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a0c <HAL_GPIO_Init+0x324>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	43db      	mvns	r3, r3
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	4013      	ands	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d003      	beq.n	80019c4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019c4:	4a11      	ldr	r2, [pc, #68]	@ (8001a0c <HAL_GPIO_Init+0x324>)
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	3301      	adds	r3, #1
 80019ce:	61fb      	str	r3, [r7, #28]
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	2b0f      	cmp	r3, #15
 80019d4:	f67f ae96 	bls.w	8001704 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019d8:	bf00      	nop
 80019da:	bf00      	nop
 80019dc:	3724      	adds	r7, #36	@ 0x24
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40013800 	.word	0x40013800
 80019f0:	40020000 	.word	0x40020000
 80019f4:	40020400 	.word	0x40020400
 80019f8:	40020800 	.word	0x40020800
 80019fc:	40020c00 	.word	0x40020c00
 8001a00:	40021000 	.word	0x40021000
 8001a04:	40021400 	.word	0x40021400
 8001a08:	40021800 	.word	0x40021800
 8001a0c:	40013c00 	.word	0x40013c00

08001a10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	460b      	mov	r3, r1
 8001a1a:	807b      	strh	r3, [r7, #2]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a20:	787b      	ldrb	r3, [r7, #1]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a26:	887a      	ldrh	r2, [r7, #2]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a2c:	e003      	b.n	8001a36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a2e:	887b      	ldrh	r3, [r7, #2]
 8001a30:	041a      	lsls	r2, r3, #16
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	619a      	str	r2, [r3, #24]
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
	...

08001a44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e0cc      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a58:	4b68      	ldr	r3, [pc, #416]	@ (8001bfc <HAL_RCC_ClockConfig+0x1b8>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 030f 	and.w	r3, r3, #15
 8001a60:	683a      	ldr	r2, [r7, #0]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d90c      	bls.n	8001a80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a66:	4b65      	ldr	r3, [pc, #404]	@ (8001bfc <HAL_RCC_ClockConfig+0x1b8>)
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a6e:	4b63      	ldr	r3, [pc, #396]	@ (8001bfc <HAL_RCC_ClockConfig+0x1b8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 030f 	and.w	r3, r3, #15
 8001a76:	683a      	ldr	r2, [r7, #0]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d001      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e0b8      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d020      	beq.n	8001ace <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 0304 	and.w	r3, r3, #4
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d005      	beq.n	8001aa4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a98:	4b59      	ldr	r3, [pc, #356]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	4a58      	ldr	r2, [pc, #352]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001aa2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0308 	and.w	r3, r3, #8
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d005      	beq.n	8001abc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ab0:	4b53      	ldr	r3, [pc, #332]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	4a52      	ldr	r2, [pc, #328]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001aba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001abc:	4b50      	ldr	r3, [pc, #320]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	494d      	ldr	r1, [pc, #308]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001aca:	4313      	orrs	r3, r2
 8001acc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d044      	beq.n	8001b64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d107      	bne.n	8001af2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae2:	4b47      	ldr	r3, [pc, #284]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d119      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e07f      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d003      	beq.n	8001b02 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001afe:	2b03      	cmp	r3, #3
 8001b00:	d107      	bne.n	8001b12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b02:	4b3f      	ldr	r3, [pc, #252]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d109      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e06f      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b12:	4b3b      	ldr	r3, [pc, #236]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0302 	and.w	r3, r3, #2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e067      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b22:	4b37      	ldr	r3, [pc, #220]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	f023 0203 	bic.w	r2, r3, #3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	4934      	ldr	r1, [pc, #208]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001b30:	4313      	orrs	r3, r2
 8001b32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b34:	f7ff fc28 	bl	8001388 <HAL_GetTick>
 8001b38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b3a:	e00a      	b.n	8001b52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b3c:	f7ff fc24 	bl	8001388 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e04f      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b52:	4b2b      	ldr	r3, [pc, #172]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	f003 020c 	and.w	r2, r3, #12
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d1eb      	bne.n	8001b3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b64:	4b25      	ldr	r3, [pc, #148]	@ (8001bfc <HAL_RCC_ClockConfig+0x1b8>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 030f 	and.w	r3, r3, #15
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d20c      	bcs.n	8001b8c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b72:	4b22      	ldr	r3, [pc, #136]	@ (8001bfc <HAL_RCC_ClockConfig+0x1b8>)
 8001b74:	683a      	ldr	r2, [r7, #0]
 8001b76:	b2d2      	uxtb	r2, r2
 8001b78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b7a:	4b20      	ldr	r3, [pc, #128]	@ (8001bfc <HAL_RCC_ClockConfig+0x1b8>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 030f 	and.w	r3, r3, #15
 8001b82:	683a      	ldr	r2, [r7, #0]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d001      	beq.n	8001b8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e032      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d008      	beq.n	8001baa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b98:	4b19      	ldr	r3, [pc, #100]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	4916      	ldr	r1, [pc, #88]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0308 	and.w	r3, r3, #8
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d009      	beq.n	8001bca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bb6:	4b12      	ldr	r3, [pc, #72]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	691b      	ldr	r3, [r3, #16]
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	490e      	ldr	r1, [pc, #56]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001bca:	f000 f855 	bl	8001c78 <HAL_RCC_GetSysClockFreq>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001c00 <HAL_RCC_ClockConfig+0x1bc>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	091b      	lsrs	r3, r3, #4
 8001bd6:	f003 030f 	and.w	r3, r3, #15
 8001bda:	490a      	ldr	r1, [pc, #40]	@ (8001c04 <HAL_RCC_ClockConfig+0x1c0>)
 8001bdc:	5ccb      	ldrb	r3, [r1, r3]
 8001bde:	fa22 f303 	lsr.w	r3, r2, r3
 8001be2:	4a09      	ldr	r2, [pc, #36]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001be4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001be6:	4b09      	ldr	r3, [pc, #36]	@ (8001c0c <HAL_RCC_ClockConfig+0x1c8>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff fb88 	bl	8001300 <HAL_InitTick>

  return HAL_OK;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40023c00 	.word	0x40023c00
 8001c00:	40023800 	.word	0x40023800
 8001c04:	080051d8 	.word	0x080051d8
 8001c08:	20000000 	.word	0x20000000
 8001c0c:	20000004 	.word	0x20000004

08001c10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c14:	4b03      	ldr	r3, [pc, #12]	@ (8001c24 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c16:	681b      	ldr	r3, [r3, #0]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	20000000 	.word	0x20000000

08001c28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c2c:	f7ff fff0 	bl	8001c10 <HAL_RCC_GetHCLKFreq>
 8001c30:	4602      	mov	r2, r0
 8001c32:	4b05      	ldr	r3, [pc, #20]	@ (8001c48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	0a9b      	lsrs	r3, r3, #10
 8001c38:	f003 0307 	and.w	r3, r3, #7
 8001c3c:	4903      	ldr	r1, [pc, #12]	@ (8001c4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c3e:	5ccb      	ldrb	r3, [r1, r3]
 8001c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	080051e8 	.word	0x080051e8

08001c50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c54:	f7ff ffdc 	bl	8001c10 <HAL_RCC_GetHCLKFreq>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	4b05      	ldr	r3, [pc, #20]	@ (8001c70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	0b5b      	lsrs	r3, r3, #13
 8001c60:	f003 0307 	and.w	r3, r3, #7
 8001c64:	4903      	ldr	r1, [pc, #12]	@ (8001c74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c66:	5ccb      	ldrb	r3, [r1, r3]
 8001c68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40023800 	.word	0x40023800
 8001c74:	080051e8 	.word	0x080051e8

08001c78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c7c:	b0a6      	sub	sp, #152	@ 0x98
 8001c7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001c80:	2300      	movs	r3, #0
 8001c82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8001c86:	2300      	movs	r3, #0
 8001c88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8001c92:	2300      	movs	r3, #0
 8001c94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c9e:	4bc8      	ldr	r3, [pc, #800]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 030c 	and.w	r3, r3, #12
 8001ca6:	2b0c      	cmp	r3, #12
 8001ca8:	f200 817e 	bhi.w	8001fa8 <HAL_RCC_GetSysClockFreq+0x330>
 8001cac:	a201      	add	r2, pc, #4	@ (adr r2, 8001cb4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cb2:	bf00      	nop
 8001cb4:	08001ce9 	.word	0x08001ce9
 8001cb8:	08001fa9 	.word	0x08001fa9
 8001cbc:	08001fa9 	.word	0x08001fa9
 8001cc0:	08001fa9 	.word	0x08001fa9
 8001cc4:	08001cf1 	.word	0x08001cf1
 8001cc8:	08001fa9 	.word	0x08001fa9
 8001ccc:	08001fa9 	.word	0x08001fa9
 8001cd0:	08001fa9 	.word	0x08001fa9
 8001cd4:	08001cf9 	.word	0x08001cf9
 8001cd8:	08001fa9 	.word	0x08001fa9
 8001cdc:	08001fa9 	.word	0x08001fa9
 8001ce0:	08001fa9 	.word	0x08001fa9
 8001ce4:	08001e63 	.word	0x08001e63
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ce8:	4bb6      	ldr	r3, [pc, #728]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001cea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001cee:	e15f      	b.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cf0:	4bb5      	ldr	r3, [pc, #724]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001cf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001cf6:	e15b      	b.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cf8:	4bb1      	ldr	r3, [pc, #708]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d00:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d04:	4bae      	ldr	r3, [pc, #696]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d031      	beq.n	8001d74 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d10:	4bab      	ldr	r3, [pc, #684]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	099b      	lsrs	r3, r3, #6
 8001d16:	2200      	movs	r2, #0
 8001d18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001d1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001d1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d22:	663b      	str	r3, [r7, #96]	@ 0x60
 8001d24:	2300      	movs	r3, #0
 8001d26:	667b      	str	r3, [r7, #100]	@ 0x64
 8001d28:	4ba7      	ldr	r3, [pc, #668]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001d2a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001d2e:	462a      	mov	r2, r5
 8001d30:	fb03 f202 	mul.w	r2, r3, r2
 8001d34:	2300      	movs	r3, #0
 8001d36:	4621      	mov	r1, r4
 8001d38:	fb01 f303 	mul.w	r3, r1, r3
 8001d3c:	4413      	add	r3, r2
 8001d3e:	4aa2      	ldr	r2, [pc, #648]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001d40:	4621      	mov	r1, r4
 8001d42:	fba1 1202 	umull	r1, r2, r1, r2
 8001d46:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001d48:	460a      	mov	r2, r1
 8001d4a:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001d4c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001d4e:	4413      	add	r3, r2
 8001d50:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001d52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d56:	2200      	movs	r2, #0
 8001d58:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001d5a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001d5c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001d60:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001d64:	f7fe faa4 	bl	80002b0 <__aeabi_uldivmod>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001d72:	e064      	b.n	8001e3e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d74:	4b92      	ldr	r3, [pc, #584]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	099b      	lsrs	r3, r3, #6
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8001d7e:	657a      	str	r2, [r7, #84]	@ 0x54
 8001d80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d88:	2300      	movs	r3, #0
 8001d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d8c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8001d90:	4622      	mov	r2, r4
 8001d92:	462b      	mov	r3, r5
 8001d94:	f04f 0000 	mov.w	r0, #0
 8001d98:	f04f 0100 	mov.w	r1, #0
 8001d9c:	0159      	lsls	r1, r3, #5
 8001d9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001da2:	0150      	lsls	r0, r2, #5
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4621      	mov	r1, r4
 8001daa:	1a51      	subs	r1, r2, r1
 8001dac:	6139      	str	r1, [r7, #16]
 8001dae:	4629      	mov	r1, r5
 8001db0:	eb63 0301 	sbc.w	r3, r3, r1
 8001db4:	617b      	str	r3, [r7, #20]
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	f04f 0300 	mov.w	r3, #0
 8001dbe:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001dc2:	4659      	mov	r1, fp
 8001dc4:	018b      	lsls	r3, r1, #6
 8001dc6:	4651      	mov	r1, sl
 8001dc8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dcc:	4651      	mov	r1, sl
 8001dce:	018a      	lsls	r2, r1, #6
 8001dd0:	4651      	mov	r1, sl
 8001dd2:	ebb2 0801 	subs.w	r8, r2, r1
 8001dd6:	4659      	mov	r1, fp
 8001dd8:	eb63 0901 	sbc.w	r9, r3, r1
 8001ddc:	f04f 0200 	mov.w	r2, #0
 8001de0:	f04f 0300 	mov.w	r3, #0
 8001de4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001de8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001dec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001df0:	4690      	mov	r8, r2
 8001df2:	4699      	mov	r9, r3
 8001df4:	4623      	mov	r3, r4
 8001df6:	eb18 0303 	adds.w	r3, r8, r3
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	462b      	mov	r3, r5
 8001dfe:	eb49 0303 	adc.w	r3, r9, r3
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	f04f 0200 	mov.w	r2, #0
 8001e08:	f04f 0300 	mov.w	r3, #0
 8001e0c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001e10:	4629      	mov	r1, r5
 8001e12:	028b      	lsls	r3, r1, #10
 8001e14:	4621      	mov	r1, r4
 8001e16:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e1a:	4621      	mov	r1, r4
 8001e1c:	028a      	lsls	r2, r1, #10
 8001e1e:	4610      	mov	r0, r2
 8001e20:	4619      	mov	r1, r3
 8001e22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001e26:	2200      	movs	r2, #0
 8001e28:	643b      	str	r3, [r7, #64]	@ 0x40
 8001e2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8001e2c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001e30:	f7fe fa3e 	bl	80002b0 <__aeabi_uldivmod>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	4613      	mov	r3, r2
 8001e3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001e3e:	4b60      	ldr	r3, [pc, #384]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	0c1b      	lsrs	r3, r3, #16
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	3301      	adds	r3, #1
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8001e50:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001e54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001e60:	e0a6      	b.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e62:	4b57      	ldr	r3, [pc, #348]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e6e:	4b54      	ldr	r3, [pc, #336]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d02a      	beq.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e7a:	4b51      	ldr	r3, [pc, #324]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	099b      	lsrs	r3, r3, #6
 8001e80:	2200      	movs	r2, #0
 8001e82:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e84:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e88:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	4b4e      	ldr	r3, [pc, #312]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001e90:	fb03 f201 	mul.w	r2, r3, r1
 8001e94:	2300      	movs	r3, #0
 8001e96:	fb00 f303 	mul.w	r3, r0, r3
 8001e9a:	4413      	add	r3, r2
 8001e9c:	4a4a      	ldr	r2, [pc, #296]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001e9e:	fba0 1202 	umull	r1, r2, r0, r2
 8001ea2:	677a      	str	r2, [r7, #116]	@ 0x74
 8001ea4:	460a      	mov	r2, r1
 8001ea6:	673a      	str	r2, [r7, #112]	@ 0x70
 8001ea8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001eaa:	4413      	add	r3, r2
 8001eac:	677b      	str	r3, [r7, #116]	@ 0x74
 8001eae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001eb6:	637a      	str	r2, [r7, #52]	@ 0x34
 8001eb8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001ebc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001ec0:	f7fe f9f6 	bl	80002b0 <__aeabi_uldivmod>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4613      	mov	r3, r2
 8001eca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001ece:	e05b      	b.n	8001f88 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	099b      	lsrs	r3, r3, #6
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001eda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ede:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ee2:	623b      	str	r3, [r7, #32]
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ee8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001eec:	4642      	mov	r2, r8
 8001eee:	464b      	mov	r3, r9
 8001ef0:	f04f 0000 	mov.w	r0, #0
 8001ef4:	f04f 0100 	mov.w	r1, #0
 8001ef8:	0159      	lsls	r1, r3, #5
 8001efa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001efe:	0150      	lsls	r0, r2, #5
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4641      	mov	r1, r8
 8001f06:	ebb2 0a01 	subs.w	sl, r2, r1
 8001f0a:	4649      	mov	r1, r9
 8001f0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001f10:	f04f 0200 	mov.w	r2, #0
 8001f14:	f04f 0300 	mov.w	r3, #0
 8001f18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001f1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001f20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001f24:	ebb2 040a 	subs.w	r4, r2, sl
 8001f28:	eb63 050b 	sbc.w	r5, r3, fp
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	f04f 0300 	mov.w	r3, #0
 8001f34:	00eb      	lsls	r3, r5, #3
 8001f36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f3a:	00e2      	lsls	r2, r4, #3
 8001f3c:	4614      	mov	r4, r2
 8001f3e:	461d      	mov	r5, r3
 8001f40:	4643      	mov	r3, r8
 8001f42:	18e3      	adds	r3, r4, r3
 8001f44:	603b      	str	r3, [r7, #0]
 8001f46:	464b      	mov	r3, r9
 8001f48:	eb45 0303 	adc.w	r3, r5, r3
 8001f4c:	607b      	str	r3, [r7, #4]
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	f04f 0300 	mov.w	r3, #0
 8001f56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f5a:	4629      	mov	r1, r5
 8001f5c:	028b      	lsls	r3, r1, #10
 8001f5e:	4621      	mov	r1, r4
 8001f60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f64:	4621      	mov	r1, r4
 8001f66:	028a      	lsls	r2, r1, #10
 8001f68:	4610      	mov	r0, r2
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f70:	2200      	movs	r2, #0
 8001f72:	61bb      	str	r3, [r7, #24]
 8001f74:	61fa      	str	r2, [r7, #28]
 8001f76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f7a:	f7fe f999 	bl	80002b0 <__aeabi_uldivmod>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	4613      	mov	r3, r2
 8001f84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001f88:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	0f1b      	lsrs	r3, r3, #28
 8001f8e:	f003 0307 	and.w	r3, r3, #7
 8001f92:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8001f96:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001f9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001fa6:	e003      	b.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001fa8:	4b06      	ldr	r3, [pc, #24]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001faa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001fae:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fb0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3798      	adds	r7, #152	@ 0x98
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	00f42400 	.word	0x00f42400
 8001fc8:	017d7840 	.word	0x017d7840

08001fcc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e28d      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 8083 	beq.w	80020f2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001fec:	4b94      	ldr	r3, [pc, #592]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f003 030c 	and.w	r3, r3, #12
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d019      	beq.n	800202c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001ff8:	4b91      	ldr	r3, [pc, #580]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 030c 	and.w	r3, r3, #12
        || \
 8002000:	2b08      	cmp	r3, #8
 8002002:	d106      	bne.n	8002012 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002004:	4b8e      	ldr	r3, [pc, #568]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800200c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002010:	d00c      	beq.n	800202c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002012:	4b8b      	ldr	r3, [pc, #556]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800201a:	2b0c      	cmp	r3, #12
 800201c:	d112      	bne.n	8002044 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800201e:	4b88      	ldr	r3, [pc, #544]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002026:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800202a:	d10b      	bne.n	8002044 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800202c:	4b84      	ldr	r3, [pc, #528]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d05b      	beq.n	80020f0 <HAL_RCC_OscConfig+0x124>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d157      	bne.n	80020f0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e25a      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800204c:	d106      	bne.n	800205c <HAL_RCC_OscConfig+0x90>
 800204e:	4b7c      	ldr	r3, [pc, #496]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a7b      	ldr	r2, [pc, #492]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	e01d      	b.n	8002098 <HAL_RCC_OscConfig+0xcc>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002064:	d10c      	bne.n	8002080 <HAL_RCC_OscConfig+0xb4>
 8002066:	4b76      	ldr	r3, [pc, #472]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a75      	ldr	r2, [pc, #468]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800206c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002070:	6013      	str	r3, [r2, #0]
 8002072:	4b73      	ldr	r3, [pc, #460]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a72      	ldr	r2, [pc, #456]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800207c:	6013      	str	r3, [r2, #0]
 800207e:	e00b      	b.n	8002098 <HAL_RCC_OscConfig+0xcc>
 8002080:	4b6f      	ldr	r3, [pc, #444]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a6e      	ldr	r2, [pc, #440]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800208a:	6013      	str	r3, [r2, #0]
 800208c:	4b6c      	ldr	r3, [pc, #432]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a6b      	ldr	r2, [pc, #428]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002092:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002096:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d013      	beq.n	80020c8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a0:	f7ff f972 	bl	8001388 <HAL_GetTick>
 80020a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a6:	e008      	b.n	80020ba <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020a8:	f7ff f96e 	bl	8001388 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b64      	cmp	r3, #100	@ 0x64
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e21f      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ba:	4b61      	ldr	r3, [pc, #388]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d0f0      	beq.n	80020a8 <HAL_RCC_OscConfig+0xdc>
 80020c6:	e014      	b.n	80020f2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c8:	f7ff f95e 	bl	8001388 <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ce:	e008      	b.n	80020e2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020d0:	f7ff f95a 	bl	8001388 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b64      	cmp	r3, #100	@ 0x64
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e20b      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020e2:	4b57      	ldr	r3, [pc, #348]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1f0      	bne.n	80020d0 <HAL_RCC_OscConfig+0x104>
 80020ee:	e000      	b.n	80020f2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d06f      	beq.n	80021de <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80020fe:	4b50      	ldr	r3, [pc, #320]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f003 030c 	and.w	r3, r3, #12
 8002106:	2b00      	cmp	r3, #0
 8002108:	d017      	beq.n	800213a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800210a:	4b4d      	ldr	r3, [pc, #308]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002112:	2b08      	cmp	r3, #8
 8002114:	d105      	bne.n	8002122 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002116:	4b4a      	ldr	r3, [pc, #296]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00b      	beq.n	800213a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002122:	4b47      	ldr	r3, [pc, #284]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800212a:	2b0c      	cmp	r3, #12
 800212c:	d11c      	bne.n	8002168 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800212e:	4b44      	ldr	r3, [pc, #272]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d116      	bne.n	8002168 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800213a:	4b41      	ldr	r3, [pc, #260]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d005      	beq.n	8002152 <HAL_RCC_OscConfig+0x186>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d001      	beq.n	8002152 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e1d3      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002152:	4b3b      	ldr	r3, [pc, #236]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	4937      	ldr	r1, [pc, #220]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002162:	4313      	orrs	r3, r2
 8002164:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002166:	e03a      	b.n	80021de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d020      	beq.n	80021b2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002170:	4b34      	ldr	r3, [pc, #208]	@ (8002244 <HAL_RCC_OscConfig+0x278>)
 8002172:	2201      	movs	r2, #1
 8002174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002176:	f7ff f907 	bl	8001388 <HAL_GetTick>
 800217a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800217c:	e008      	b.n	8002190 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800217e:	f7ff f903 	bl	8001388 <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	2b02      	cmp	r3, #2
 800218a:	d901      	bls.n	8002190 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e1b4      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002190:	4b2b      	ldr	r3, [pc, #172]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d0f0      	beq.n	800217e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800219c:	4b28      	ldr	r3, [pc, #160]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	00db      	lsls	r3, r3, #3
 80021aa:	4925      	ldr	r1, [pc, #148]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	600b      	str	r3, [r1, #0]
 80021b0:	e015      	b.n	80021de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021b2:	4b24      	ldr	r3, [pc, #144]	@ (8002244 <HAL_RCC_OscConfig+0x278>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b8:	f7ff f8e6 	bl	8001388 <HAL_GetTick>
 80021bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021be:	e008      	b.n	80021d2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c0:	f7ff f8e2 	bl	8001388 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e193      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1f0      	bne.n	80021c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d036      	beq.n	8002258 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d016      	beq.n	8002220 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f2:	4b15      	ldr	r3, [pc, #84]	@ (8002248 <HAL_RCC_OscConfig+0x27c>)
 80021f4:	2201      	movs	r2, #1
 80021f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f8:	f7ff f8c6 	bl	8001388 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002200:	f7ff f8c2 	bl	8001388 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e173      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002212:	4b0b      	ldr	r3, [pc, #44]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002214:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f0      	beq.n	8002200 <HAL_RCC_OscConfig+0x234>
 800221e:	e01b      	b.n	8002258 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002220:	4b09      	ldr	r3, [pc, #36]	@ (8002248 <HAL_RCC_OscConfig+0x27c>)
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002226:	f7ff f8af 	bl	8001388 <HAL_GetTick>
 800222a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800222c:	e00e      	b.n	800224c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800222e:	f7ff f8ab 	bl	8001388 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d907      	bls.n	800224c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e15c      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
 8002240:	40023800 	.word	0x40023800
 8002244:	42470000 	.word	0x42470000
 8002248:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800224c:	4b8a      	ldr	r3, [pc, #552]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800224e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1ea      	bne.n	800222e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 8097 	beq.w	8002394 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002266:	2300      	movs	r3, #0
 8002268:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800226a:	4b83      	ldr	r3, [pc, #524]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10f      	bne.n	8002296 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60bb      	str	r3, [r7, #8]
 800227a:	4b7f      	ldr	r3, [pc, #508]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227e:	4a7e      	ldr	r2, [pc, #504]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002280:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002284:	6413      	str	r3, [r2, #64]	@ 0x40
 8002286:	4b7c      	ldr	r3, [pc, #496]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800228e:	60bb      	str	r3, [r7, #8]
 8002290:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002292:	2301      	movs	r3, #1
 8002294:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002296:	4b79      	ldr	r3, [pc, #484]	@ (800247c <HAL_RCC_OscConfig+0x4b0>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d118      	bne.n	80022d4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022a2:	4b76      	ldr	r3, [pc, #472]	@ (800247c <HAL_RCC_OscConfig+0x4b0>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a75      	ldr	r2, [pc, #468]	@ (800247c <HAL_RCC_OscConfig+0x4b0>)
 80022a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022ae:	f7ff f86b 	bl	8001388 <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022b6:	f7ff f867 	bl	8001388 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e118      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c8:	4b6c      	ldr	r3, [pc, #432]	@ (800247c <HAL_RCC_OscConfig+0x4b0>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f0      	beq.n	80022b6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d106      	bne.n	80022ea <HAL_RCC_OscConfig+0x31e>
 80022dc:	4b66      	ldr	r3, [pc, #408]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022e0:	4a65      	ldr	r2, [pc, #404]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022e2:	f043 0301 	orr.w	r3, r3, #1
 80022e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80022e8:	e01c      	b.n	8002324 <HAL_RCC_OscConfig+0x358>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	2b05      	cmp	r3, #5
 80022f0:	d10c      	bne.n	800230c <HAL_RCC_OscConfig+0x340>
 80022f2:	4b61      	ldr	r3, [pc, #388]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022f6:	4a60      	ldr	r2, [pc, #384]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022f8:	f043 0304 	orr.w	r3, r3, #4
 80022fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80022fe:	4b5e      	ldr	r3, [pc, #376]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002302:	4a5d      	ldr	r2, [pc, #372]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	6713      	str	r3, [r2, #112]	@ 0x70
 800230a:	e00b      	b.n	8002324 <HAL_RCC_OscConfig+0x358>
 800230c:	4b5a      	ldr	r3, [pc, #360]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800230e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002310:	4a59      	ldr	r2, [pc, #356]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002312:	f023 0301 	bic.w	r3, r3, #1
 8002316:	6713      	str	r3, [r2, #112]	@ 0x70
 8002318:	4b57      	ldr	r3, [pc, #348]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800231a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800231c:	4a56      	ldr	r2, [pc, #344]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800231e:	f023 0304 	bic.w	r3, r3, #4
 8002322:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d015      	beq.n	8002358 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800232c:	f7ff f82c 	bl	8001388 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002332:	e00a      	b.n	800234a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002334:	f7ff f828 	bl	8001388 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002342:	4293      	cmp	r3, r2
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e0d7      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800234a:	4b4b      	ldr	r3, [pc, #300]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800234c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d0ee      	beq.n	8002334 <HAL_RCC_OscConfig+0x368>
 8002356:	e014      	b.n	8002382 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002358:	f7ff f816 	bl	8001388 <HAL_GetTick>
 800235c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800235e:	e00a      	b.n	8002376 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002360:	f7ff f812 	bl	8001388 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800236e:	4293      	cmp	r3, r2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e0c1      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002376:	4b40      	ldr	r3, [pc, #256]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1ee      	bne.n	8002360 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002382:	7dfb      	ldrb	r3, [r7, #23]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d105      	bne.n	8002394 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002388:	4b3b      	ldr	r3, [pc, #236]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238c:	4a3a      	ldr	r2, [pc, #232]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800238e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002392:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	2b00      	cmp	r3, #0
 800239a:	f000 80ad 	beq.w	80024f8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800239e:	4b36      	ldr	r3, [pc, #216]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 030c 	and.w	r3, r3, #12
 80023a6:	2b08      	cmp	r3, #8
 80023a8:	d060      	beq.n	800246c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d145      	bne.n	800243e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b2:	4b33      	ldr	r3, [pc, #204]	@ (8002480 <HAL_RCC_OscConfig+0x4b4>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b8:	f7fe ffe6 	bl	8001388 <HAL_GetTick>
 80023bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023be:	e008      	b.n	80023d2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023c0:	f7fe ffe2 	bl	8001388 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e093      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023d2:	4b29      	ldr	r3, [pc, #164]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1f0      	bne.n	80023c0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69da      	ldr	r2, [r3, #28]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	431a      	orrs	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ec:	019b      	lsls	r3, r3, #6
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f4:	085b      	lsrs	r3, r3, #1
 80023f6:	3b01      	subs	r3, #1
 80023f8:	041b      	lsls	r3, r3, #16
 80023fa:	431a      	orrs	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002400:	061b      	lsls	r3, r3, #24
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002408:	071b      	lsls	r3, r3, #28
 800240a:	491b      	ldr	r1, [pc, #108]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800240c:	4313      	orrs	r3, r2
 800240e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002410:	4b1b      	ldr	r3, [pc, #108]	@ (8002480 <HAL_RCC_OscConfig+0x4b4>)
 8002412:	2201      	movs	r2, #1
 8002414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002416:	f7fe ffb7 	bl	8001388 <HAL_GetTick>
 800241a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800241c:	e008      	b.n	8002430 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800241e:	f7fe ffb3 	bl	8001388 <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d901      	bls.n	8002430 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e064      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002430:	4b11      	ldr	r3, [pc, #68]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d0f0      	beq.n	800241e <HAL_RCC_OscConfig+0x452>
 800243c:	e05c      	b.n	80024f8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800243e:	4b10      	ldr	r3, [pc, #64]	@ (8002480 <HAL_RCC_OscConfig+0x4b4>)
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002444:	f7fe ffa0 	bl	8001388 <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800244a:	e008      	b.n	800245e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800244c:	f7fe ff9c 	bl	8001388 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b02      	cmp	r3, #2
 8002458:	d901      	bls.n	800245e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e04d      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800245e:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d1f0      	bne.n	800244c <HAL_RCC_OscConfig+0x480>
 800246a:	e045      	b.n	80024f8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d107      	bne.n	8002484 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e040      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
 8002478:	40023800 	.word	0x40023800
 800247c:	40007000 	.word	0x40007000
 8002480:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002484:	4b1f      	ldr	r3, [pc, #124]	@ (8002504 <HAL_RCC_OscConfig+0x538>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d030      	beq.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800249c:	429a      	cmp	r2, r3
 800249e:	d129      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d122      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80024b4:	4013      	ands	r3, r2
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80024ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024bc:	4293      	cmp	r3, r2
 80024be:	d119      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ca:	085b      	lsrs	r3, r3, #1
 80024cc:	3b01      	subs	r3, #1
 80024ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d10f      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d107      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d001      	beq.n	80024f8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e000      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3718      	adds	r7, #24
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	40023800 	.word	0x40023800

08002508 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e041      	b.n	800259e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d106      	bne.n	8002534 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f7fe fce6 	bl	8000f00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2202      	movs	r2, #2
 8002538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3304      	adds	r3, #4
 8002544:	4619      	mov	r1, r3
 8002546:	4610      	mov	r0, r2
 8002548:	f000 f9b8 	bl	80028bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
	...

080025a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d109      	bne.n	80025cc <HAL_TIM_PWM_Start+0x24>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	bf14      	ite	ne
 80025c4:	2301      	movne	r3, #1
 80025c6:	2300      	moveq	r3, #0
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	e022      	b.n	8002612 <HAL_TIM_PWM_Start+0x6a>
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	2b04      	cmp	r3, #4
 80025d0:	d109      	bne.n	80025e6 <HAL_TIM_PWM_Start+0x3e>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b01      	cmp	r3, #1
 80025dc:	bf14      	ite	ne
 80025de:	2301      	movne	r3, #1
 80025e0:	2300      	moveq	r3, #0
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	e015      	b.n	8002612 <HAL_TIM_PWM_Start+0x6a>
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	2b08      	cmp	r3, #8
 80025ea:	d109      	bne.n	8002600 <HAL_TIM_PWM_Start+0x58>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	bf14      	ite	ne
 80025f8:	2301      	movne	r3, #1
 80025fa:	2300      	moveq	r3, #0
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	e008      	b.n	8002612 <HAL_TIM_PWM_Start+0x6a>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002606:	b2db      	uxtb	r3, r3
 8002608:	2b01      	cmp	r3, #1
 800260a:	bf14      	ite	ne
 800260c:	2301      	movne	r3, #1
 800260e:	2300      	moveq	r3, #0
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e07c      	b.n	8002714 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d104      	bne.n	800262a <HAL_TIM_PWM_Start+0x82>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2202      	movs	r2, #2
 8002624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002628:	e013      	b.n	8002652 <HAL_TIM_PWM_Start+0xaa>
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	2b04      	cmp	r3, #4
 800262e:	d104      	bne.n	800263a <HAL_TIM_PWM_Start+0x92>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2202      	movs	r2, #2
 8002634:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002638:	e00b      	b.n	8002652 <HAL_TIM_PWM_Start+0xaa>
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	2b08      	cmp	r3, #8
 800263e:	d104      	bne.n	800264a <HAL_TIM_PWM_Start+0xa2>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2202      	movs	r2, #2
 8002644:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002648:	e003      	b.n	8002652 <HAL_TIM_PWM_Start+0xaa>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2202      	movs	r2, #2
 800264e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2201      	movs	r2, #1
 8002658:	6839      	ldr	r1, [r7, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f000 fb8a 	bl	8002d74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a2d      	ldr	r2, [pc, #180]	@ (800271c <HAL_TIM_PWM_Start+0x174>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d004      	beq.n	8002674 <HAL_TIM_PWM_Start+0xcc>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a2c      	ldr	r2, [pc, #176]	@ (8002720 <HAL_TIM_PWM_Start+0x178>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d101      	bne.n	8002678 <HAL_TIM_PWM_Start+0xd0>
 8002674:	2301      	movs	r3, #1
 8002676:	e000      	b.n	800267a <HAL_TIM_PWM_Start+0xd2>
 8002678:	2300      	movs	r3, #0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d007      	beq.n	800268e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800268c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a22      	ldr	r2, [pc, #136]	@ (800271c <HAL_TIM_PWM_Start+0x174>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d022      	beq.n	80026de <HAL_TIM_PWM_Start+0x136>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026a0:	d01d      	beq.n	80026de <HAL_TIM_PWM_Start+0x136>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002724 <HAL_TIM_PWM_Start+0x17c>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d018      	beq.n	80026de <HAL_TIM_PWM_Start+0x136>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a1d      	ldr	r2, [pc, #116]	@ (8002728 <HAL_TIM_PWM_Start+0x180>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d013      	beq.n	80026de <HAL_TIM_PWM_Start+0x136>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a1c      	ldr	r2, [pc, #112]	@ (800272c <HAL_TIM_PWM_Start+0x184>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d00e      	beq.n	80026de <HAL_TIM_PWM_Start+0x136>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a16      	ldr	r2, [pc, #88]	@ (8002720 <HAL_TIM_PWM_Start+0x178>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d009      	beq.n	80026de <HAL_TIM_PWM_Start+0x136>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a18      	ldr	r2, [pc, #96]	@ (8002730 <HAL_TIM_PWM_Start+0x188>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d004      	beq.n	80026de <HAL_TIM_PWM_Start+0x136>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a16      	ldr	r2, [pc, #88]	@ (8002734 <HAL_TIM_PWM_Start+0x18c>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d111      	bne.n	8002702 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2b06      	cmp	r3, #6
 80026ee:	d010      	beq.n	8002712 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f042 0201 	orr.w	r2, r2, #1
 80026fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002700:	e007      	b.n	8002712 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f042 0201 	orr.w	r2, r2, #1
 8002710:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3710      	adds	r7, #16
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40010000 	.word	0x40010000
 8002720:	40010400 	.word	0x40010400
 8002724:	40000400 	.word	0x40000400
 8002728:	40000800 	.word	0x40000800
 800272c:	40000c00 	.word	0x40000c00
 8002730:	40014000 	.word	0x40014000
 8002734:	40001800 	.word	0x40001800

08002738 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002744:	2300      	movs	r3, #0
 8002746:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800274e:	2b01      	cmp	r3, #1
 8002750:	d101      	bne.n	8002756 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002752:	2302      	movs	r3, #2
 8002754:	e0ae      	b.n	80028b4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2201      	movs	r2, #1
 800275a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b0c      	cmp	r3, #12
 8002762:	f200 809f 	bhi.w	80028a4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002766:	a201      	add	r2, pc, #4	@ (adr r2, 800276c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800276c:	080027a1 	.word	0x080027a1
 8002770:	080028a5 	.word	0x080028a5
 8002774:	080028a5 	.word	0x080028a5
 8002778:	080028a5 	.word	0x080028a5
 800277c:	080027e1 	.word	0x080027e1
 8002780:	080028a5 	.word	0x080028a5
 8002784:	080028a5 	.word	0x080028a5
 8002788:	080028a5 	.word	0x080028a5
 800278c:	08002823 	.word	0x08002823
 8002790:	080028a5 	.word	0x080028a5
 8002794:	080028a5 	.word	0x080028a5
 8002798:	080028a5 	.word	0x080028a5
 800279c:	08002863 	.word	0x08002863
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68b9      	ldr	r1, [r7, #8]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f000 f934 	bl	8002a14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	699a      	ldr	r2, [r3, #24]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f042 0208 	orr.w	r2, r2, #8
 80027ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	699a      	ldr	r2, [r3, #24]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f022 0204 	bic.w	r2, r2, #4
 80027ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6999      	ldr	r1, [r3, #24]
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	691a      	ldr	r2, [r3, #16]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	619a      	str	r2, [r3, #24]
      break;
 80027de:	e064      	b.n	80028aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68b9      	ldr	r1, [r7, #8]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f000 f984 	bl	8002af4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	699a      	ldr	r2, [r3, #24]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	699a      	ldr	r2, [r3, #24]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800280a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	6999      	ldr	r1, [r3, #24]
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	021a      	lsls	r2, r3, #8
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	430a      	orrs	r2, r1
 800281e:	619a      	str	r2, [r3, #24]
      break;
 8002820:	e043      	b.n	80028aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68b9      	ldr	r1, [r7, #8]
 8002828:	4618      	mov	r0, r3
 800282a:	f000 f9d9 	bl	8002be0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	69da      	ldr	r2, [r3, #28]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f042 0208 	orr.w	r2, r2, #8
 800283c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	69da      	ldr	r2, [r3, #28]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f022 0204 	bic.w	r2, r2, #4
 800284c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	69d9      	ldr	r1, [r3, #28]
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	691a      	ldr	r2, [r3, #16]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	430a      	orrs	r2, r1
 800285e:	61da      	str	r2, [r3, #28]
      break;
 8002860:	e023      	b.n	80028aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68b9      	ldr	r1, [r7, #8]
 8002868:	4618      	mov	r0, r3
 800286a:	f000 fa2d 	bl	8002cc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	69da      	ldr	r2, [r3, #28]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800287c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	69da      	ldr	r2, [r3, #28]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800288c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	69d9      	ldr	r1, [r3, #28]
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	021a      	lsls	r2, r3, #8
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	61da      	str	r2, [r3, #28]
      break;
 80028a2:	e002      	b.n	80028aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	75fb      	strb	r3, [r7, #23]
      break;
 80028a8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80028b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3718      	adds	r7, #24
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a46      	ldr	r2, [pc, #280]	@ (80029e8 <TIM_Base_SetConfig+0x12c>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d013      	beq.n	80028fc <TIM_Base_SetConfig+0x40>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028da:	d00f      	beq.n	80028fc <TIM_Base_SetConfig+0x40>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a43      	ldr	r2, [pc, #268]	@ (80029ec <TIM_Base_SetConfig+0x130>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d00b      	beq.n	80028fc <TIM_Base_SetConfig+0x40>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a42      	ldr	r2, [pc, #264]	@ (80029f0 <TIM_Base_SetConfig+0x134>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d007      	beq.n	80028fc <TIM_Base_SetConfig+0x40>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a41      	ldr	r2, [pc, #260]	@ (80029f4 <TIM_Base_SetConfig+0x138>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d003      	beq.n	80028fc <TIM_Base_SetConfig+0x40>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a40      	ldr	r2, [pc, #256]	@ (80029f8 <TIM_Base_SetConfig+0x13c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d108      	bne.n	800290e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002902:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	68fa      	ldr	r2, [r7, #12]
 800290a:	4313      	orrs	r3, r2
 800290c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a35      	ldr	r2, [pc, #212]	@ (80029e8 <TIM_Base_SetConfig+0x12c>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d02b      	beq.n	800296e <TIM_Base_SetConfig+0xb2>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800291c:	d027      	beq.n	800296e <TIM_Base_SetConfig+0xb2>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a32      	ldr	r2, [pc, #200]	@ (80029ec <TIM_Base_SetConfig+0x130>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d023      	beq.n	800296e <TIM_Base_SetConfig+0xb2>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a31      	ldr	r2, [pc, #196]	@ (80029f0 <TIM_Base_SetConfig+0x134>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d01f      	beq.n	800296e <TIM_Base_SetConfig+0xb2>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a30      	ldr	r2, [pc, #192]	@ (80029f4 <TIM_Base_SetConfig+0x138>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d01b      	beq.n	800296e <TIM_Base_SetConfig+0xb2>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a2f      	ldr	r2, [pc, #188]	@ (80029f8 <TIM_Base_SetConfig+0x13c>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d017      	beq.n	800296e <TIM_Base_SetConfig+0xb2>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a2e      	ldr	r2, [pc, #184]	@ (80029fc <TIM_Base_SetConfig+0x140>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d013      	beq.n	800296e <TIM_Base_SetConfig+0xb2>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a2d      	ldr	r2, [pc, #180]	@ (8002a00 <TIM_Base_SetConfig+0x144>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d00f      	beq.n	800296e <TIM_Base_SetConfig+0xb2>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a2c      	ldr	r2, [pc, #176]	@ (8002a04 <TIM_Base_SetConfig+0x148>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d00b      	beq.n	800296e <TIM_Base_SetConfig+0xb2>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a2b      	ldr	r2, [pc, #172]	@ (8002a08 <TIM_Base_SetConfig+0x14c>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d007      	beq.n	800296e <TIM_Base_SetConfig+0xb2>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a2a      	ldr	r2, [pc, #168]	@ (8002a0c <TIM_Base_SetConfig+0x150>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d003      	beq.n	800296e <TIM_Base_SetConfig+0xb2>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a29      	ldr	r2, [pc, #164]	@ (8002a10 <TIM_Base_SetConfig+0x154>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d108      	bne.n	8002980 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002974:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	4313      	orrs	r3, r2
 800297e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	4313      	orrs	r3, r2
 800298c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	689a      	ldr	r2, [r3, #8]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4a10      	ldr	r2, [pc, #64]	@ (80029e8 <TIM_Base_SetConfig+0x12c>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d003      	beq.n	80029b4 <TIM_Base_SetConfig+0xf8>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a12      	ldr	r2, [pc, #72]	@ (80029f8 <TIM_Base_SetConfig+0x13c>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d103      	bne.n	80029bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	691a      	ldr	r2, [r3, #16]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d105      	bne.n	80029da <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	f023 0201 	bic.w	r2, r3, #1
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	611a      	str	r2, [r3, #16]
  }
}
 80029da:	bf00      	nop
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	40010000 	.word	0x40010000
 80029ec:	40000400 	.word	0x40000400
 80029f0:	40000800 	.word	0x40000800
 80029f4:	40000c00 	.word	0x40000c00
 80029f8:	40010400 	.word	0x40010400
 80029fc:	40014000 	.word	0x40014000
 8002a00:	40014400 	.word	0x40014400
 8002a04:	40014800 	.word	0x40014800
 8002a08:	40001800 	.word	0x40001800
 8002a0c:	40001c00 	.word	0x40001c00
 8002a10:	40002000 	.word	0x40002000

08002a14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b087      	sub	sp, #28
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a1b      	ldr	r3, [r3, #32]
 8002a22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f023 0201 	bic.w	r2, r3, #1
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f023 0303 	bic.w	r3, r3, #3
 8002a4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	68fa      	ldr	r2, [r7, #12]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	f023 0302 	bic.w	r3, r3, #2
 8002a5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a20      	ldr	r2, [pc, #128]	@ (8002aec <TIM_OC1_SetConfig+0xd8>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d003      	beq.n	8002a78 <TIM_OC1_SetConfig+0x64>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	4a1f      	ldr	r2, [pc, #124]	@ (8002af0 <TIM_OC1_SetConfig+0xdc>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d10c      	bne.n	8002a92 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	f023 0308 	bic.w	r3, r3, #8
 8002a7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	697a      	ldr	r2, [r7, #20]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f023 0304 	bic.w	r3, r3, #4
 8002a90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a15      	ldr	r2, [pc, #84]	@ (8002aec <TIM_OC1_SetConfig+0xd8>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d003      	beq.n	8002aa2 <TIM_OC1_SetConfig+0x8e>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a14      	ldr	r2, [pc, #80]	@ (8002af0 <TIM_OC1_SetConfig+0xdc>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d111      	bne.n	8002ac6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002aa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002ab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	693a      	ldr	r2, [r7, #16]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	693a      	ldr	r2, [r7, #16]
 8002aca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	697a      	ldr	r2, [r7, #20]
 8002ade:	621a      	str	r2, [r3, #32]
}
 8002ae0:	bf00      	nop
 8002ae2:	371c      	adds	r7, #28
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	40010000 	.word	0x40010000
 8002af0:	40010400 	.word	0x40010400

08002af4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b087      	sub	sp, #28
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	f023 0210 	bic.w	r2, r3, #16
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	021b      	lsls	r3, r3, #8
 8002b32:	68fa      	ldr	r2, [r7, #12]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f023 0320 	bic.w	r3, r3, #32
 8002b3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	011b      	lsls	r3, r3, #4
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a22      	ldr	r2, [pc, #136]	@ (8002bd8 <TIM_OC2_SetConfig+0xe4>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d003      	beq.n	8002b5c <TIM_OC2_SetConfig+0x68>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	4a21      	ldr	r2, [pc, #132]	@ (8002bdc <TIM_OC2_SetConfig+0xe8>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d10d      	bne.n	8002b78 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	011b      	lsls	r3, r3, #4
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b76:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a17      	ldr	r2, [pc, #92]	@ (8002bd8 <TIM_OC2_SetConfig+0xe4>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d003      	beq.n	8002b88 <TIM_OC2_SetConfig+0x94>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a16      	ldr	r2, [pc, #88]	@ (8002bdc <TIM_OC2_SetConfig+0xe8>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d113      	bne.n	8002bb0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002b96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	695b      	ldr	r3, [r3, #20]
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	621a      	str	r2, [r3, #32]
}
 8002bca:	bf00      	nop
 8002bcc:	371c      	adds	r7, #28
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	40010000 	.word	0x40010000
 8002bdc:	40010400 	.word	0x40010400

08002be0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b087      	sub	sp, #28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f023 0303 	bic.w	r3, r3, #3
 8002c16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002c28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	021b      	lsls	r3, r3, #8
 8002c30:	697a      	ldr	r2, [r7, #20]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a21      	ldr	r2, [pc, #132]	@ (8002cc0 <TIM_OC3_SetConfig+0xe0>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d003      	beq.n	8002c46 <TIM_OC3_SetConfig+0x66>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a20      	ldr	r2, [pc, #128]	@ (8002cc4 <TIM_OC3_SetConfig+0xe4>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d10d      	bne.n	8002c62 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	021b      	lsls	r3, r3, #8
 8002c54:	697a      	ldr	r2, [r7, #20]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002c60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a16      	ldr	r2, [pc, #88]	@ (8002cc0 <TIM_OC3_SetConfig+0xe0>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d003      	beq.n	8002c72 <TIM_OC3_SetConfig+0x92>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a15      	ldr	r2, [pc, #84]	@ (8002cc4 <TIM_OC3_SetConfig+0xe4>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d113      	bne.n	8002c9a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002c80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	011b      	lsls	r3, r3, #4
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	621a      	str	r2, [r3, #32]
}
 8002cb4:	bf00      	nop
 8002cb6:	371c      	adds	r7, #28
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr
 8002cc0:	40010000 	.word	0x40010000
 8002cc4:	40010400 	.word	0x40010400

08002cc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b087      	sub	sp, #28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	69db      	ldr	r3, [r3, #28]
 8002cee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	021b      	lsls	r3, r3, #8
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002d12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	031b      	lsls	r3, r3, #12
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a12      	ldr	r2, [pc, #72]	@ (8002d6c <TIM_OC4_SetConfig+0xa4>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d003      	beq.n	8002d30 <TIM_OC4_SetConfig+0x68>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4a11      	ldr	r2, [pc, #68]	@ (8002d70 <TIM_OC4_SetConfig+0xa8>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d109      	bne.n	8002d44 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	019b      	lsls	r3, r3, #6
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	697a      	ldr	r2, [r7, #20]
 8002d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68fa      	ldr	r2, [r7, #12]
 8002d4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	693a      	ldr	r2, [r7, #16]
 8002d5c:	621a      	str	r2, [r3, #32]
}
 8002d5e:	bf00      	nop
 8002d60:	371c      	adds	r7, #28
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	40010000 	.word	0x40010000
 8002d70:	40010400 	.word	0x40010400

08002d74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b087      	sub	sp, #28
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	60b9      	str	r1, [r7, #8]
 8002d7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	f003 031f 	and.w	r3, r3, #31
 8002d86:	2201      	movs	r2, #1
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6a1a      	ldr	r2, [r3, #32]
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	43db      	mvns	r3, r3
 8002d96:	401a      	ands	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6a1a      	ldr	r2, [r3, #32]
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	f003 031f 	and.w	r3, r3, #31
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dac:	431a      	orrs	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	621a      	str	r2, [r3, #32]
}
 8002db2:	bf00      	nop
 8002db4:	371c      	adds	r7, #28
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
	...

08002dc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d101      	bne.n	8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	e05a      	b.n	8002e8e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2202      	movs	r2, #2
 8002de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68fa      	ldr	r2, [r7, #12]
 8002e10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a21      	ldr	r2, [pc, #132]	@ (8002e9c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d022      	beq.n	8002e62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e24:	d01d      	beq.n	8002e62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d018      	beq.n	8002e62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a1b      	ldr	r2, [pc, #108]	@ (8002ea4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d013      	beq.n	8002e62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a1a      	ldr	r2, [pc, #104]	@ (8002ea8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d00e      	beq.n	8002e62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a18      	ldr	r2, [pc, #96]	@ (8002eac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d009      	beq.n	8002e62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a17      	ldr	r2, [pc, #92]	@ (8002eb0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d004      	beq.n	8002e62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a15      	ldr	r2, [pc, #84]	@ (8002eb4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d10c      	bne.n	8002e7c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	68ba      	ldr	r2, [r7, #8]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3714      	adds	r7, #20
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	40010000 	.word	0x40010000
 8002ea0:	40000400 	.word	0x40000400
 8002ea4:	40000800 	.word	0x40000800
 8002ea8:	40000c00 	.word	0x40000c00
 8002eac:	40010400 	.word	0x40010400
 8002eb0:	40014000 	.word	0x40014000
 8002eb4:	40001800 	.word	0x40001800

08002eb8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e042      	b.n	8002f50 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d106      	bne.n	8002ee4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7fe f86a 	bl	8000fb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2224      	movs	r2, #36	@ 0x24
 8002ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68da      	ldr	r2, [r3, #12]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002efa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f000 fdbd 	bl	8003a7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	691a      	ldr	r2, [r3, #16]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	695a      	ldr	r2, [r3, #20]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68da      	ldr	r2, [r3, #12]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2220      	movs	r2, #32
 8002f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3708      	adds	r7, #8
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}

08002f58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b08a      	sub	sp, #40	@ 0x28
 8002f5c:	af02      	add	r7, sp, #8
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	603b      	str	r3, [r7, #0]
 8002f64:	4613      	mov	r3, r2
 8002f66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	2b20      	cmp	r3, #32
 8002f76:	d175      	bne.n	8003064 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d002      	beq.n	8002f84 <HAL_UART_Transmit+0x2c>
 8002f7e:	88fb      	ldrh	r3, [r7, #6]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e06e      	b.n	8003066 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2221      	movs	r2, #33	@ 0x21
 8002f92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f96:	f7fe f9f7 	bl	8001388 <HAL_GetTick>
 8002f9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	88fa      	ldrh	r2, [r7, #6]
 8002fa0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	88fa      	ldrh	r2, [r7, #6]
 8002fa6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fb0:	d108      	bne.n	8002fc4 <HAL_UART_Transmit+0x6c>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d104      	bne.n	8002fc4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	61bb      	str	r3, [r7, #24]
 8002fc2:	e003      	b.n	8002fcc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002fcc:	e02e      	b.n	800302c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	2180      	movs	r1, #128	@ 0x80
 8002fd8:	68f8      	ldr	r0, [r7, #12]
 8002fda:	f000 fb1f 	bl	800361c <UART_WaitOnFlagUntilTimeout>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d005      	beq.n	8002ff0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2220      	movs	r2, #32
 8002fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e03a      	b.n	8003066 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d10b      	bne.n	800300e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	881b      	ldrh	r3, [r3, #0]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003004:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	3302      	adds	r3, #2
 800300a:	61bb      	str	r3, [r7, #24]
 800300c:	e007      	b.n	800301e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	781a      	ldrb	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	3301      	adds	r3, #1
 800301c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003022:	b29b      	uxth	r3, r3
 8003024:	3b01      	subs	r3, #1
 8003026:	b29a      	uxth	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003030:	b29b      	uxth	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1cb      	bne.n	8002fce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	2200      	movs	r2, #0
 800303e:	2140      	movs	r1, #64	@ 0x40
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f000 faeb 	bl	800361c <UART_WaitOnFlagUntilTimeout>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2220      	movs	r2, #32
 8003050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e006      	b.n	8003066 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2220      	movs	r2, #32
 800305c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003060:	2300      	movs	r3, #0
 8003062:	e000      	b.n	8003066 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003064:	2302      	movs	r3, #2
  }
}
 8003066:	4618      	mov	r0, r3
 8003068:	3720      	adds	r7, #32
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b084      	sub	sp, #16
 8003072:	af00      	add	r7, sp, #0
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	60b9      	str	r1, [r7, #8]
 8003078:	4613      	mov	r3, r2
 800307a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003082:	b2db      	uxtb	r3, r3
 8003084:	2b20      	cmp	r3, #32
 8003086:	d112      	bne.n	80030ae <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d002      	beq.n	8003094 <HAL_UART_Receive_IT+0x26>
 800308e:	88fb      	ldrh	r3, [r7, #6]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d101      	bne.n	8003098 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e00b      	b.n	80030b0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800309e:	88fb      	ldrh	r3, [r7, #6]
 80030a0:	461a      	mov	r2, r3
 80030a2:	68b9      	ldr	r1, [r7, #8]
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 fb12 	bl	80036ce <UART_Start_Receive_IT>
 80030aa:	4603      	mov	r3, r0
 80030ac:	e000      	b.n	80030b0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80030ae:	2302      	movs	r3, #2
  }
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3710      	adds	r7, #16
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b0ba      	sub	sp, #232	@ 0xe8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80030de:	2300      	movs	r3, #0
 80030e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80030ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030ee:	f003 030f 	and.w	r3, r3, #15
 80030f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80030f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10f      	bne.n	800311e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80030fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003102:	f003 0320 	and.w	r3, r3, #32
 8003106:	2b00      	cmp	r3, #0
 8003108:	d009      	beq.n	800311e <HAL_UART_IRQHandler+0x66>
 800310a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800310e:	f003 0320 	and.w	r3, r3, #32
 8003112:	2b00      	cmp	r3, #0
 8003114:	d003      	beq.n	800311e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 fbf2 	bl	8003900 <UART_Receive_IT>
      return;
 800311c:	e25b      	b.n	80035d6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800311e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003122:	2b00      	cmp	r3, #0
 8003124:	f000 80de 	beq.w	80032e4 <HAL_UART_IRQHandler+0x22c>
 8003128:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	2b00      	cmp	r3, #0
 8003132:	d106      	bne.n	8003142 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003134:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003138:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800313c:	2b00      	cmp	r3, #0
 800313e:	f000 80d1 	beq.w	80032e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00b      	beq.n	8003166 <HAL_UART_IRQHandler+0xae>
 800314e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003156:	2b00      	cmp	r3, #0
 8003158:	d005      	beq.n	8003166 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315e:	f043 0201 	orr.w	r2, r3, #1
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800316a:	f003 0304 	and.w	r3, r3, #4
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00b      	beq.n	800318a <HAL_UART_IRQHandler+0xd2>
 8003172:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	2b00      	cmp	r3, #0
 800317c:	d005      	beq.n	800318a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003182:	f043 0202 	orr.w	r2, r3, #2
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800318a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00b      	beq.n	80031ae <HAL_UART_IRQHandler+0xf6>
 8003196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800319a:	f003 0301 	and.w	r3, r3, #1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d005      	beq.n	80031ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a6:	f043 0204 	orr.w	r2, r3, #4
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80031ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031b2:	f003 0308 	and.w	r3, r3, #8
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d011      	beq.n	80031de <HAL_UART_IRQHandler+0x126>
 80031ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031be:	f003 0320 	and.w	r3, r3, #32
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d105      	bne.n	80031d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80031c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d005      	beq.n	80031de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d6:	f043 0208 	orr.w	r2, r3, #8
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	f000 81f2 	beq.w	80035cc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031ec:	f003 0320 	and.w	r3, r3, #32
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d008      	beq.n	8003206 <HAL_UART_IRQHandler+0x14e>
 80031f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031f8:	f003 0320 	and.w	r3, r3, #32
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d002      	beq.n	8003206 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 fb7d 	bl	8003900 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003210:	2b40      	cmp	r3, #64	@ 0x40
 8003212:	bf0c      	ite	eq
 8003214:	2301      	moveq	r3, #1
 8003216:	2300      	movne	r3, #0
 8003218:	b2db      	uxtb	r3, r3
 800321a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003222:	f003 0308 	and.w	r3, r3, #8
 8003226:	2b00      	cmp	r3, #0
 8003228:	d103      	bne.n	8003232 <HAL_UART_IRQHandler+0x17a>
 800322a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800322e:	2b00      	cmp	r3, #0
 8003230:	d04f      	beq.n	80032d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f000 fa85 	bl	8003742 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003242:	2b40      	cmp	r3, #64	@ 0x40
 8003244:	d141      	bne.n	80032ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	3314      	adds	r3, #20
 800324c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003250:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003254:	e853 3f00 	ldrex	r3, [r3]
 8003258:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800325c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003260:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003264:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	3314      	adds	r3, #20
 800326e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003272:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003276:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800327a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800327e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003282:	e841 2300 	strex	r3, r2, [r1]
 8003286:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800328a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1d9      	bne.n	8003246 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003296:	2b00      	cmp	r3, #0
 8003298:	d013      	beq.n	80032c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800329e:	4a7e      	ldr	r2, [pc, #504]	@ (8003498 <HAL_UART_IRQHandler+0x3e0>)
 80032a0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7fe f9fb 	bl	80016a2 <HAL_DMA_Abort_IT>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d016      	beq.n	80032e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80032bc:	4610      	mov	r0, r2
 80032be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032c0:	e00e      	b.n	80032e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f994 	bl	80035f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032c8:	e00a      	b.n	80032e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 f990 	bl	80035f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032d0:	e006      	b.n	80032e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f98c 	bl	80035f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80032de:	e175      	b.n	80035cc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e0:	bf00      	nop
    return;
 80032e2:	e173      	b.n	80035cc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	f040 814f 	bne.w	800358c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80032ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032f2:	f003 0310 	and.w	r3, r3, #16
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	f000 8148 	beq.w	800358c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80032fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003300:	f003 0310 	and.w	r3, r3, #16
 8003304:	2b00      	cmp	r3, #0
 8003306:	f000 8141 	beq.w	800358c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800330a:	2300      	movs	r3, #0
 800330c:	60bb      	str	r3, [r7, #8]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	60bb      	str	r3, [r7, #8]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	60bb      	str	r3, [r7, #8]
 800331e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800332a:	2b40      	cmp	r3, #64	@ 0x40
 800332c:	f040 80b6 	bne.w	800349c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800333c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 8145 	beq.w	80035d0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800334a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800334e:	429a      	cmp	r2, r3
 8003350:	f080 813e 	bcs.w	80035d0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800335a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003366:	f000 8088 	beq.w	800347a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	330c      	adds	r3, #12
 8003370:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003374:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003378:	e853 3f00 	ldrex	r3, [r3]
 800337c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003380:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003384:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003388:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	330c      	adds	r3, #12
 8003392:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003396:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800339a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800339e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80033a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80033a6:	e841 2300 	strex	r3, r2, [r1]
 80033aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80033ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1d9      	bne.n	800336a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	3314      	adds	r3, #20
 80033bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033c0:	e853 3f00 	ldrex	r3, [r3]
 80033c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80033c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033c8:	f023 0301 	bic.w	r3, r3, #1
 80033cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	3314      	adds	r3, #20
 80033d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80033da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80033de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80033e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80033e6:	e841 2300 	strex	r3, r2, [r1]
 80033ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80033ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1e1      	bne.n	80033b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	3314      	adds	r3, #20
 80033f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033fc:	e853 3f00 	ldrex	r3, [r3]
 8003400:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003402:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003404:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003408:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	3314      	adds	r3, #20
 8003412:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003416:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003418:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800341a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800341c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800341e:	e841 2300 	strex	r3, r2, [r1]
 8003422:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003424:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003426:	2b00      	cmp	r3, #0
 8003428:	d1e3      	bne.n	80033f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2220      	movs	r2, #32
 800342e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	330c      	adds	r3, #12
 800343e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003440:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003442:	e853 3f00 	ldrex	r3, [r3]
 8003446:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003448:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800344a:	f023 0310 	bic.w	r3, r3, #16
 800344e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	330c      	adds	r3, #12
 8003458:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800345c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800345e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003460:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003462:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003464:	e841 2300 	strex	r3, r2, [r1]
 8003468:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800346a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1e3      	bne.n	8003438 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003474:	4618      	mov	r0, r3
 8003476:	f7fe f8a4 	bl	80015c2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2202      	movs	r2, #2
 800347e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003488:	b29b      	uxth	r3, r3
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	b29b      	uxth	r3, r3
 800348e:	4619      	mov	r1, r3
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 f8b7 	bl	8003604 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003496:	e09b      	b.n	80035d0 <HAL_UART_IRQHandler+0x518>
 8003498:	08003809 	.word	0x08003809
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 808e 	beq.w	80035d4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80034b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 8089 	beq.w	80035d4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	330c      	adds	r3, #12
 80034c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034cc:	e853 3f00 	ldrex	r3, [r3]
 80034d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80034d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	330c      	adds	r3, #12
 80034e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80034e6:	647a      	str	r2, [r7, #68]	@ 0x44
 80034e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80034ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80034ee:	e841 2300 	strex	r3, r2, [r1]
 80034f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80034f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1e3      	bne.n	80034c2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	3314      	adds	r3, #20
 8003500:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003504:	e853 3f00 	ldrex	r3, [r3]
 8003508:	623b      	str	r3, [r7, #32]
   return(result);
 800350a:	6a3b      	ldr	r3, [r7, #32]
 800350c:	f023 0301 	bic.w	r3, r3, #1
 8003510:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	3314      	adds	r3, #20
 800351a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800351e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003520:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003522:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003524:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003526:	e841 2300 	strex	r3, r2, [r1]
 800352a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800352c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1e3      	bne.n	80034fa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2220      	movs	r2, #32
 8003536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	330c      	adds	r3, #12
 8003546:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	e853 3f00 	ldrex	r3, [r3]
 800354e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f023 0310 	bic.w	r3, r3, #16
 8003556:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	330c      	adds	r3, #12
 8003560:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003564:	61fa      	str	r2, [r7, #28]
 8003566:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003568:	69b9      	ldr	r1, [r7, #24]
 800356a:	69fa      	ldr	r2, [r7, #28]
 800356c:	e841 2300 	strex	r3, r2, [r1]
 8003570:	617b      	str	r3, [r7, #20]
   return(result);
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1e3      	bne.n	8003540 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2202      	movs	r2, #2
 800357c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800357e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003582:	4619      	mov	r1, r3
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 f83d 	bl	8003604 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800358a:	e023      	b.n	80035d4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800358c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003594:	2b00      	cmp	r3, #0
 8003596:	d009      	beq.n	80035ac <HAL_UART_IRQHandler+0x4f4>
 8003598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800359c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 f943 	bl	8003830 <UART_Transmit_IT>
    return;
 80035aa:	e014      	b.n	80035d6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80035ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00e      	beq.n	80035d6 <HAL_UART_IRQHandler+0x51e>
 80035b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d008      	beq.n	80035d6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 f983 	bl	80038d0 <UART_EndTransmit_IT>
    return;
 80035ca:	e004      	b.n	80035d6 <HAL_UART_IRQHandler+0x51e>
    return;
 80035cc:	bf00      	nop
 80035ce:	e002      	b.n	80035d6 <HAL_UART_IRQHandler+0x51e>
      return;
 80035d0:	bf00      	nop
 80035d2:	e000      	b.n	80035d6 <HAL_UART_IRQHandler+0x51e>
      return;
 80035d4:	bf00      	nop
  }
}
 80035d6:	37e8      	adds	r7, #232	@ 0xe8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	460b      	mov	r3, r1
 800360e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b086      	sub	sp, #24
 8003620:	af00      	add	r7, sp, #0
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	60b9      	str	r1, [r7, #8]
 8003626:	603b      	str	r3, [r7, #0]
 8003628:	4613      	mov	r3, r2
 800362a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800362c:	e03b      	b.n	80036a6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800362e:	6a3b      	ldr	r3, [r7, #32]
 8003630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003634:	d037      	beq.n	80036a6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003636:	f7fd fea7 	bl	8001388 <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	6a3a      	ldr	r2, [r7, #32]
 8003642:	429a      	cmp	r2, r3
 8003644:	d302      	bcc.n	800364c <UART_WaitOnFlagUntilTimeout+0x30>
 8003646:	6a3b      	ldr	r3, [r7, #32]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d101      	bne.n	8003650 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e03a      	b.n	80036c6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	f003 0304 	and.w	r3, r3, #4
 800365a:	2b00      	cmp	r3, #0
 800365c:	d023      	beq.n	80036a6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	2b80      	cmp	r3, #128	@ 0x80
 8003662:	d020      	beq.n	80036a6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	2b40      	cmp	r3, #64	@ 0x40
 8003668:	d01d      	beq.n	80036a6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0308 	and.w	r3, r3, #8
 8003674:	2b08      	cmp	r3, #8
 8003676:	d116      	bne.n	80036a6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003678:	2300      	movs	r3, #0
 800367a:	617b      	str	r3, [r7, #20]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	617b      	str	r3, [r7, #20]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	617b      	str	r3, [r7, #20]
 800368c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 f857 	bl	8003742 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2208      	movs	r2, #8
 8003698:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e00f      	b.n	80036c6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	4013      	ands	r3, r2
 80036b0:	68ba      	ldr	r2, [r7, #8]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	bf0c      	ite	eq
 80036b6:	2301      	moveq	r3, #1
 80036b8:	2300      	movne	r3, #0
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	461a      	mov	r2, r3
 80036be:	79fb      	ldrb	r3, [r7, #7]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d0b4      	beq.n	800362e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036ce:	b480      	push	{r7}
 80036d0:	b085      	sub	sp, #20
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	60f8      	str	r0, [r7, #12]
 80036d6:	60b9      	str	r1, [r7, #8]
 80036d8:	4613      	mov	r3, r2
 80036da:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	68ba      	ldr	r2, [r7, #8]
 80036e0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	88fa      	ldrh	r2, [r7, #6]
 80036e6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	88fa      	ldrh	r2, [r7, #6]
 80036ec:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2222      	movs	r2, #34	@ 0x22
 80036f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	691b      	ldr	r3, [r3, #16]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d007      	beq.n	8003714 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68da      	ldr	r2, [r3, #12]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003712:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	695a      	ldr	r2, [r3, #20]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f042 0201 	orr.w	r2, r2, #1
 8003722:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68da      	ldr	r2, [r3, #12]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 0220 	orr.w	r2, r2, #32
 8003732:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3714      	adds	r7, #20
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003742:	b480      	push	{r7}
 8003744:	b095      	sub	sp, #84	@ 0x54
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	330c      	adds	r3, #12
 8003750:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003754:	e853 3f00 	ldrex	r3, [r3]
 8003758:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800375a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800375c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003760:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	330c      	adds	r3, #12
 8003768:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800376a:	643a      	str	r2, [r7, #64]	@ 0x40
 800376c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800376e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003770:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003772:	e841 2300 	strex	r3, r2, [r1]
 8003776:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1e5      	bne.n	800374a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	3314      	adds	r3, #20
 8003784:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003786:	6a3b      	ldr	r3, [r7, #32]
 8003788:	e853 3f00 	ldrex	r3, [r3]
 800378c:	61fb      	str	r3, [r7, #28]
   return(result);
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	f023 0301 	bic.w	r3, r3, #1
 8003794:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	3314      	adds	r3, #20
 800379c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800379e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037a6:	e841 2300 	strex	r3, r2, [r1]
 80037aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1e5      	bne.n	800377e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d119      	bne.n	80037ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	330c      	adds	r3, #12
 80037c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	e853 3f00 	ldrex	r3, [r3]
 80037c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	f023 0310 	bic.w	r3, r3, #16
 80037d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	330c      	adds	r3, #12
 80037d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037da:	61ba      	str	r2, [r7, #24]
 80037dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037de:	6979      	ldr	r1, [r7, #20]
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	e841 2300 	strex	r3, r2, [r1]
 80037e6:	613b      	str	r3, [r7, #16]
   return(result);
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d1e5      	bne.n	80037ba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80037fc:	bf00      	nop
 80037fe:	3754      	adds	r7, #84	@ 0x54
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003814:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f7ff fee4 	bl	80035f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003828:	bf00      	nop
 800382a:	3710      	adds	r7, #16
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b21      	cmp	r3, #33	@ 0x21
 8003842:	d13e      	bne.n	80038c2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800384c:	d114      	bne.n	8003878 <UART_Transmit_IT+0x48>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d110      	bne.n	8003878 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a1b      	ldr	r3, [r3, #32]
 800385a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	881b      	ldrh	r3, [r3, #0]
 8003860:	461a      	mov	r2, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800386a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a1b      	ldr	r3, [r3, #32]
 8003870:	1c9a      	adds	r2, r3, #2
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	621a      	str	r2, [r3, #32]
 8003876:	e008      	b.n	800388a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	1c59      	adds	r1, r3, #1
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	6211      	str	r1, [r2, #32]
 8003882:	781a      	ldrb	r2, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800388e:	b29b      	uxth	r3, r3
 8003890:	3b01      	subs	r3, #1
 8003892:	b29b      	uxth	r3, r3
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	4619      	mov	r1, r3
 8003898:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10f      	bne.n	80038be <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68da      	ldr	r2, [r3, #12]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038ac:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68da      	ldr	r2, [r3, #12]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038bc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038be:	2300      	movs	r3, #0
 80038c0:	e000      	b.n	80038c4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80038c2:	2302      	movs	r3, #2
  }
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3714      	adds	r7, #20
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68da      	ldr	r2, [r3, #12]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038e6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f7ff fe73 	bl	80035dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b08c      	sub	sp, #48	@ 0x30
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b22      	cmp	r3, #34	@ 0x22
 8003912:	f040 80ae 	bne.w	8003a72 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800391e:	d117      	bne.n	8003950 <UART_Receive_IT+0x50>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d113      	bne.n	8003950 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003928:	2300      	movs	r3, #0
 800392a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003930:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	b29b      	uxth	r3, r3
 800393a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800393e:	b29a      	uxth	r2, r3
 8003940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003942:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003948:	1c9a      	adds	r2, r3, #2
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	629a      	str	r2, [r3, #40]	@ 0x28
 800394e:	e026      	b.n	800399e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003954:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003956:	2300      	movs	r3, #0
 8003958:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003962:	d007      	beq.n	8003974 <UART_Receive_IT+0x74>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d10a      	bne.n	8003982 <UART_Receive_IT+0x82>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	691b      	ldr	r3, [r3, #16]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d106      	bne.n	8003982 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	b2da      	uxtb	r2, r3
 800397c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800397e:	701a      	strb	r2, [r3, #0]
 8003980:	e008      	b.n	8003994 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	b2db      	uxtb	r3, r3
 800398a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800398e:	b2da      	uxtb	r2, r3
 8003990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003992:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003998:	1c5a      	adds	r2, r3, #1
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	3b01      	subs	r3, #1
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	4619      	mov	r1, r3
 80039ac:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d15d      	bne.n	8003a6e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68da      	ldr	r2, [r3, #12]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0220 	bic.w	r2, r2, #32
 80039c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	68da      	ldr	r2, [r3, #12]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	695a      	ldr	r2, [r3, #20]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 0201 	bic.w	r2, r2, #1
 80039e0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2220      	movs	r2, #32
 80039e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d135      	bne.n	8003a64 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	330c      	adds	r3, #12
 8003a04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	e853 3f00 	ldrex	r3, [r3]
 8003a0c:	613b      	str	r3, [r7, #16]
   return(result);
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	f023 0310 	bic.w	r3, r3, #16
 8003a14:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	330c      	adds	r3, #12
 8003a1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a1e:	623a      	str	r2, [r7, #32]
 8003a20:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a22:	69f9      	ldr	r1, [r7, #28]
 8003a24:	6a3a      	ldr	r2, [r7, #32]
 8003a26:	e841 2300 	strex	r3, r2, [r1]
 8003a2a:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1e5      	bne.n	80039fe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0310 	and.w	r3, r3, #16
 8003a3c:	2b10      	cmp	r3, #16
 8003a3e:	d10a      	bne.n	8003a56 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a40:	2300      	movs	r3, #0
 8003a42:	60fb      	str	r3, [r7, #12]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	60fb      	str	r3, [r7, #12]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	60fb      	str	r3, [r7, #12]
 8003a54:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f7ff fdd1 	bl	8003604 <HAL_UARTEx_RxEventCallback>
 8003a62:	e002      	b.n	8003a6a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f7fc fdfd 	bl	8000664 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	e002      	b.n	8003a74 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	e000      	b.n	8003a74 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003a72:	2302      	movs	r3, #2
  }
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3730      	adds	r7, #48	@ 0x30
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a80:	b0c0      	sub	sp, #256	@ 0x100
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a98:	68d9      	ldr	r1, [r3, #12]
 8003a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	ea40 0301 	orr.w	r3, r0, r1
 8003aa4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	431a      	orrs	r2, r3
 8003ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	431a      	orrs	r2, r3
 8003abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003ad4:	f021 010c 	bic.w	r1, r1, #12
 8003ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003ae2:	430b      	orrs	r3, r1
 8003ae4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af6:	6999      	ldr	r1, [r3, #24]
 8003af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	ea40 0301 	orr.w	r3, r0, r1
 8003b02:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	4b8f      	ldr	r3, [pc, #572]	@ (8003d48 <UART_SetConfig+0x2cc>)
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d005      	beq.n	8003b1c <UART_SetConfig+0xa0>
 8003b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	4b8d      	ldr	r3, [pc, #564]	@ (8003d4c <UART_SetConfig+0x2d0>)
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d104      	bne.n	8003b26 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b1c:	f7fe f898 	bl	8001c50 <HAL_RCC_GetPCLK2Freq>
 8003b20:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003b24:	e003      	b.n	8003b2e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003b26:	f7fe f87f 	bl	8001c28 <HAL_RCC_GetPCLK1Freq>
 8003b2a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b32:	69db      	ldr	r3, [r3, #28]
 8003b34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b38:	f040 810c 	bne.w	8003d54 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b40:	2200      	movs	r2, #0
 8003b42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b46:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003b4a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003b4e:	4622      	mov	r2, r4
 8003b50:	462b      	mov	r3, r5
 8003b52:	1891      	adds	r1, r2, r2
 8003b54:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b56:	415b      	adcs	r3, r3
 8003b58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b5a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b5e:	4621      	mov	r1, r4
 8003b60:	eb12 0801 	adds.w	r8, r2, r1
 8003b64:	4629      	mov	r1, r5
 8003b66:	eb43 0901 	adc.w	r9, r3, r1
 8003b6a:	f04f 0200 	mov.w	r2, #0
 8003b6e:	f04f 0300 	mov.w	r3, #0
 8003b72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b7e:	4690      	mov	r8, r2
 8003b80:	4699      	mov	r9, r3
 8003b82:	4623      	mov	r3, r4
 8003b84:	eb18 0303 	adds.w	r3, r8, r3
 8003b88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b8c:	462b      	mov	r3, r5
 8003b8e:	eb49 0303 	adc.w	r3, r9, r3
 8003b92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003ba2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003ba6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003baa:	460b      	mov	r3, r1
 8003bac:	18db      	adds	r3, r3, r3
 8003bae:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	eb42 0303 	adc.w	r3, r2, r3
 8003bb6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003bb8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003bbc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003bc0:	f7fc fb76 	bl	80002b0 <__aeabi_uldivmod>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	4b61      	ldr	r3, [pc, #388]	@ (8003d50 <UART_SetConfig+0x2d4>)
 8003bca:	fba3 2302 	umull	r2, r3, r3, r2
 8003bce:	095b      	lsrs	r3, r3, #5
 8003bd0:	011c      	lsls	r4, r3, #4
 8003bd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003bdc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003be0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003be4:	4642      	mov	r2, r8
 8003be6:	464b      	mov	r3, r9
 8003be8:	1891      	adds	r1, r2, r2
 8003bea:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003bec:	415b      	adcs	r3, r3
 8003bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bf0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003bf4:	4641      	mov	r1, r8
 8003bf6:	eb12 0a01 	adds.w	sl, r2, r1
 8003bfa:	4649      	mov	r1, r9
 8003bfc:	eb43 0b01 	adc.w	fp, r3, r1
 8003c00:	f04f 0200 	mov.w	r2, #0
 8003c04:	f04f 0300 	mov.w	r3, #0
 8003c08:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003c0c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003c10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c14:	4692      	mov	sl, r2
 8003c16:	469b      	mov	fp, r3
 8003c18:	4643      	mov	r3, r8
 8003c1a:	eb1a 0303 	adds.w	r3, sl, r3
 8003c1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c22:	464b      	mov	r3, r9
 8003c24:	eb4b 0303 	adc.w	r3, fp, r3
 8003c28:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c38:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003c3c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c40:	460b      	mov	r3, r1
 8003c42:	18db      	adds	r3, r3, r3
 8003c44:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c46:	4613      	mov	r3, r2
 8003c48:	eb42 0303 	adc.w	r3, r2, r3
 8003c4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c4e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003c52:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003c56:	f7fc fb2b 	bl	80002b0 <__aeabi_uldivmod>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	460b      	mov	r3, r1
 8003c5e:	4611      	mov	r1, r2
 8003c60:	4b3b      	ldr	r3, [pc, #236]	@ (8003d50 <UART_SetConfig+0x2d4>)
 8003c62:	fba3 2301 	umull	r2, r3, r3, r1
 8003c66:	095b      	lsrs	r3, r3, #5
 8003c68:	2264      	movs	r2, #100	@ 0x64
 8003c6a:	fb02 f303 	mul.w	r3, r2, r3
 8003c6e:	1acb      	subs	r3, r1, r3
 8003c70:	00db      	lsls	r3, r3, #3
 8003c72:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003c76:	4b36      	ldr	r3, [pc, #216]	@ (8003d50 <UART_SetConfig+0x2d4>)
 8003c78:	fba3 2302 	umull	r2, r3, r3, r2
 8003c7c:	095b      	lsrs	r3, r3, #5
 8003c7e:	005b      	lsls	r3, r3, #1
 8003c80:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003c84:	441c      	add	r4, r3
 8003c86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c90:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003c94:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003c98:	4642      	mov	r2, r8
 8003c9a:	464b      	mov	r3, r9
 8003c9c:	1891      	adds	r1, r2, r2
 8003c9e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003ca0:	415b      	adcs	r3, r3
 8003ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ca4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003ca8:	4641      	mov	r1, r8
 8003caa:	1851      	adds	r1, r2, r1
 8003cac:	6339      	str	r1, [r7, #48]	@ 0x30
 8003cae:	4649      	mov	r1, r9
 8003cb0:	414b      	adcs	r3, r1
 8003cb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cb4:	f04f 0200 	mov.w	r2, #0
 8003cb8:	f04f 0300 	mov.w	r3, #0
 8003cbc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003cc0:	4659      	mov	r1, fp
 8003cc2:	00cb      	lsls	r3, r1, #3
 8003cc4:	4651      	mov	r1, sl
 8003cc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cca:	4651      	mov	r1, sl
 8003ccc:	00ca      	lsls	r2, r1, #3
 8003cce:	4610      	mov	r0, r2
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	4642      	mov	r2, r8
 8003cd6:	189b      	adds	r3, r3, r2
 8003cd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003cdc:	464b      	mov	r3, r9
 8003cde:	460a      	mov	r2, r1
 8003ce0:	eb42 0303 	adc.w	r3, r2, r3
 8003ce4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003cf4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003cf8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	18db      	adds	r3, r3, r3
 8003d00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d02:	4613      	mov	r3, r2
 8003d04:	eb42 0303 	adc.w	r3, r2, r3
 8003d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003d0e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003d12:	f7fc facd 	bl	80002b0 <__aeabi_uldivmod>
 8003d16:	4602      	mov	r2, r0
 8003d18:	460b      	mov	r3, r1
 8003d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d50 <UART_SetConfig+0x2d4>)
 8003d1c:	fba3 1302 	umull	r1, r3, r3, r2
 8003d20:	095b      	lsrs	r3, r3, #5
 8003d22:	2164      	movs	r1, #100	@ 0x64
 8003d24:	fb01 f303 	mul.w	r3, r1, r3
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	00db      	lsls	r3, r3, #3
 8003d2c:	3332      	adds	r3, #50	@ 0x32
 8003d2e:	4a08      	ldr	r2, [pc, #32]	@ (8003d50 <UART_SetConfig+0x2d4>)
 8003d30:	fba2 2303 	umull	r2, r3, r2, r3
 8003d34:	095b      	lsrs	r3, r3, #5
 8003d36:	f003 0207 	and.w	r2, r3, #7
 8003d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4422      	add	r2, r4
 8003d42:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d44:	e106      	b.n	8003f54 <UART_SetConfig+0x4d8>
 8003d46:	bf00      	nop
 8003d48:	40011000 	.word	0x40011000
 8003d4c:	40011400 	.word	0x40011400
 8003d50:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d5e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003d62:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003d66:	4642      	mov	r2, r8
 8003d68:	464b      	mov	r3, r9
 8003d6a:	1891      	adds	r1, r2, r2
 8003d6c:	6239      	str	r1, [r7, #32]
 8003d6e:	415b      	adcs	r3, r3
 8003d70:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d76:	4641      	mov	r1, r8
 8003d78:	1854      	adds	r4, r2, r1
 8003d7a:	4649      	mov	r1, r9
 8003d7c:	eb43 0501 	adc.w	r5, r3, r1
 8003d80:	f04f 0200 	mov.w	r2, #0
 8003d84:	f04f 0300 	mov.w	r3, #0
 8003d88:	00eb      	lsls	r3, r5, #3
 8003d8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d8e:	00e2      	lsls	r2, r4, #3
 8003d90:	4614      	mov	r4, r2
 8003d92:	461d      	mov	r5, r3
 8003d94:	4643      	mov	r3, r8
 8003d96:	18e3      	adds	r3, r4, r3
 8003d98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d9c:	464b      	mov	r3, r9
 8003d9e:	eb45 0303 	adc.w	r3, r5, r3
 8003da2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003db2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003db6:	f04f 0200 	mov.w	r2, #0
 8003dba:	f04f 0300 	mov.w	r3, #0
 8003dbe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003dc2:	4629      	mov	r1, r5
 8003dc4:	008b      	lsls	r3, r1, #2
 8003dc6:	4621      	mov	r1, r4
 8003dc8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dcc:	4621      	mov	r1, r4
 8003dce:	008a      	lsls	r2, r1, #2
 8003dd0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003dd4:	f7fc fa6c 	bl	80002b0 <__aeabi_uldivmod>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	460b      	mov	r3, r1
 8003ddc:	4b60      	ldr	r3, [pc, #384]	@ (8003f60 <UART_SetConfig+0x4e4>)
 8003dde:	fba3 2302 	umull	r2, r3, r3, r2
 8003de2:	095b      	lsrs	r3, r3, #5
 8003de4:	011c      	lsls	r4, r3, #4
 8003de6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dea:	2200      	movs	r2, #0
 8003dec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003df0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003df4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003df8:	4642      	mov	r2, r8
 8003dfa:	464b      	mov	r3, r9
 8003dfc:	1891      	adds	r1, r2, r2
 8003dfe:	61b9      	str	r1, [r7, #24]
 8003e00:	415b      	adcs	r3, r3
 8003e02:	61fb      	str	r3, [r7, #28]
 8003e04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e08:	4641      	mov	r1, r8
 8003e0a:	1851      	adds	r1, r2, r1
 8003e0c:	6139      	str	r1, [r7, #16]
 8003e0e:	4649      	mov	r1, r9
 8003e10:	414b      	adcs	r3, r1
 8003e12:	617b      	str	r3, [r7, #20]
 8003e14:	f04f 0200 	mov.w	r2, #0
 8003e18:	f04f 0300 	mov.w	r3, #0
 8003e1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e20:	4659      	mov	r1, fp
 8003e22:	00cb      	lsls	r3, r1, #3
 8003e24:	4651      	mov	r1, sl
 8003e26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e2a:	4651      	mov	r1, sl
 8003e2c:	00ca      	lsls	r2, r1, #3
 8003e2e:	4610      	mov	r0, r2
 8003e30:	4619      	mov	r1, r3
 8003e32:	4603      	mov	r3, r0
 8003e34:	4642      	mov	r2, r8
 8003e36:	189b      	adds	r3, r3, r2
 8003e38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e3c:	464b      	mov	r3, r9
 8003e3e:	460a      	mov	r2, r1
 8003e40:	eb42 0303 	adc.w	r3, r2, r3
 8003e44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e52:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003e54:	f04f 0200 	mov.w	r2, #0
 8003e58:	f04f 0300 	mov.w	r3, #0
 8003e5c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003e60:	4649      	mov	r1, r9
 8003e62:	008b      	lsls	r3, r1, #2
 8003e64:	4641      	mov	r1, r8
 8003e66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e6a:	4641      	mov	r1, r8
 8003e6c:	008a      	lsls	r2, r1, #2
 8003e6e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003e72:	f7fc fa1d 	bl	80002b0 <__aeabi_uldivmod>
 8003e76:	4602      	mov	r2, r0
 8003e78:	460b      	mov	r3, r1
 8003e7a:	4611      	mov	r1, r2
 8003e7c:	4b38      	ldr	r3, [pc, #224]	@ (8003f60 <UART_SetConfig+0x4e4>)
 8003e7e:	fba3 2301 	umull	r2, r3, r3, r1
 8003e82:	095b      	lsrs	r3, r3, #5
 8003e84:	2264      	movs	r2, #100	@ 0x64
 8003e86:	fb02 f303 	mul.w	r3, r2, r3
 8003e8a:	1acb      	subs	r3, r1, r3
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	3332      	adds	r3, #50	@ 0x32
 8003e90:	4a33      	ldr	r2, [pc, #204]	@ (8003f60 <UART_SetConfig+0x4e4>)
 8003e92:	fba2 2303 	umull	r2, r3, r2, r3
 8003e96:	095b      	lsrs	r3, r3, #5
 8003e98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e9c:	441c      	add	r4, r3
 8003e9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ea6:	677a      	str	r2, [r7, #116]	@ 0x74
 8003ea8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003eac:	4642      	mov	r2, r8
 8003eae:	464b      	mov	r3, r9
 8003eb0:	1891      	adds	r1, r2, r2
 8003eb2:	60b9      	str	r1, [r7, #8]
 8003eb4:	415b      	adcs	r3, r3
 8003eb6:	60fb      	str	r3, [r7, #12]
 8003eb8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ebc:	4641      	mov	r1, r8
 8003ebe:	1851      	adds	r1, r2, r1
 8003ec0:	6039      	str	r1, [r7, #0]
 8003ec2:	4649      	mov	r1, r9
 8003ec4:	414b      	adcs	r3, r1
 8003ec6:	607b      	str	r3, [r7, #4]
 8003ec8:	f04f 0200 	mov.w	r2, #0
 8003ecc:	f04f 0300 	mov.w	r3, #0
 8003ed0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ed4:	4659      	mov	r1, fp
 8003ed6:	00cb      	lsls	r3, r1, #3
 8003ed8:	4651      	mov	r1, sl
 8003eda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ede:	4651      	mov	r1, sl
 8003ee0:	00ca      	lsls	r2, r1, #3
 8003ee2:	4610      	mov	r0, r2
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	4642      	mov	r2, r8
 8003eea:	189b      	adds	r3, r3, r2
 8003eec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003eee:	464b      	mov	r3, r9
 8003ef0:	460a      	mov	r2, r1
 8003ef2:	eb42 0303 	adc.w	r3, r2, r3
 8003ef6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f02:	667a      	str	r2, [r7, #100]	@ 0x64
 8003f04:	f04f 0200 	mov.w	r2, #0
 8003f08:	f04f 0300 	mov.w	r3, #0
 8003f0c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003f10:	4649      	mov	r1, r9
 8003f12:	008b      	lsls	r3, r1, #2
 8003f14:	4641      	mov	r1, r8
 8003f16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f1a:	4641      	mov	r1, r8
 8003f1c:	008a      	lsls	r2, r1, #2
 8003f1e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003f22:	f7fc f9c5 	bl	80002b0 <__aeabi_uldivmod>
 8003f26:	4602      	mov	r2, r0
 8003f28:	460b      	mov	r3, r1
 8003f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f60 <UART_SetConfig+0x4e4>)
 8003f2c:	fba3 1302 	umull	r1, r3, r3, r2
 8003f30:	095b      	lsrs	r3, r3, #5
 8003f32:	2164      	movs	r1, #100	@ 0x64
 8003f34:	fb01 f303 	mul.w	r3, r1, r3
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	011b      	lsls	r3, r3, #4
 8003f3c:	3332      	adds	r3, #50	@ 0x32
 8003f3e:	4a08      	ldr	r2, [pc, #32]	@ (8003f60 <UART_SetConfig+0x4e4>)
 8003f40:	fba2 2303 	umull	r2, r3, r2, r3
 8003f44:	095b      	lsrs	r3, r3, #5
 8003f46:	f003 020f 	and.w	r2, r3, #15
 8003f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4422      	add	r2, r4
 8003f52:	609a      	str	r2, [r3, #8]
}
 8003f54:	bf00      	nop
 8003f56:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f60:	51eb851f 	.word	0x51eb851f

08003f64 <std>:
 8003f64:	2300      	movs	r3, #0
 8003f66:	b510      	push	{r4, lr}
 8003f68:	4604      	mov	r4, r0
 8003f6a:	e9c0 3300 	strd	r3, r3, [r0]
 8003f6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003f72:	6083      	str	r3, [r0, #8]
 8003f74:	8181      	strh	r1, [r0, #12]
 8003f76:	6643      	str	r3, [r0, #100]	@ 0x64
 8003f78:	81c2      	strh	r2, [r0, #14]
 8003f7a:	6183      	str	r3, [r0, #24]
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	2208      	movs	r2, #8
 8003f80:	305c      	adds	r0, #92	@ 0x5c
 8003f82:	f000 fab5 	bl	80044f0 <memset>
 8003f86:	4b0d      	ldr	r3, [pc, #52]	@ (8003fbc <std+0x58>)
 8003f88:	6263      	str	r3, [r4, #36]	@ 0x24
 8003f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc0 <std+0x5c>)
 8003f8c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc4 <std+0x60>)
 8003f90:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003f92:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc8 <std+0x64>)
 8003f94:	6323      	str	r3, [r4, #48]	@ 0x30
 8003f96:	4b0d      	ldr	r3, [pc, #52]	@ (8003fcc <std+0x68>)
 8003f98:	6224      	str	r4, [r4, #32]
 8003f9a:	429c      	cmp	r4, r3
 8003f9c:	d006      	beq.n	8003fac <std+0x48>
 8003f9e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003fa2:	4294      	cmp	r4, r2
 8003fa4:	d002      	beq.n	8003fac <std+0x48>
 8003fa6:	33d0      	adds	r3, #208	@ 0xd0
 8003fa8:	429c      	cmp	r4, r3
 8003faa:	d105      	bne.n	8003fb8 <std+0x54>
 8003fac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fb4:	f000 bb14 	b.w	80045e0 <__retarget_lock_init_recursive>
 8003fb8:	bd10      	pop	{r4, pc}
 8003fba:	bf00      	nop
 8003fbc:	08004341 	.word	0x08004341
 8003fc0:	08004363 	.word	0x08004363
 8003fc4:	0800439b 	.word	0x0800439b
 8003fc8:	080043bf 	.word	0x080043bf
 8003fcc:	20000198 	.word	0x20000198

08003fd0 <stdio_exit_handler>:
 8003fd0:	4a02      	ldr	r2, [pc, #8]	@ (8003fdc <stdio_exit_handler+0xc>)
 8003fd2:	4903      	ldr	r1, [pc, #12]	@ (8003fe0 <stdio_exit_handler+0x10>)
 8003fd4:	4803      	ldr	r0, [pc, #12]	@ (8003fe4 <stdio_exit_handler+0x14>)
 8003fd6:	f000 b869 	b.w	80040ac <_fwalk_sglue>
 8003fda:	bf00      	nop
 8003fdc:	2000000c 	.word	0x2000000c
 8003fe0:	08004e8d 	.word	0x08004e8d
 8003fe4:	2000001c 	.word	0x2000001c

08003fe8 <cleanup_stdio>:
 8003fe8:	6841      	ldr	r1, [r0, #4]
 8003fea:	4b0c      	ldr	r3, [pc, #48]	@ (800401c <cleanup_stdio+0x34>)
 8003fec:	4299      	cmp	r1, r3
 8003fee:	b510      	push	{r4, lr}
 8003ff0:	4604      	mov	r4, r0
 8003ff2:	d001      	beq.n	8003ff8 <cleanup_stdio+0x10>
 8003ff4:	f000 ff4a 	bl	8004e8c <_fflush_r>
 8003ff8:	68a1      	ldr	r1, [r4, #8]
 8003ffa:	4b09      	ldr	r3, [pc, #36]	@ (8004020 <cleanup_stdio+0x38>)
 8003ffc:	4299      	cmp	r1, r3
 8003ffe:	d002      	beq.n	8004006 <cleanup_stdio+0x1e>
 8004000:	4620      	mov	r0, r4
 8004002:	f000 ff43 	bl	8004e8c <_fflush_r>
 8004006:	68e1      	ldr	r1, [r4, #12]
 8004008:	4b06      	ldr	r3, [pc, #24]	@ (8004024 <cleanup_stdio+0x3c>)
 800400a:	4299      	cmp	r1, r3
 800400c:	d004      	beq.n	8004018 <cleanup_stdio+0x30>
 800400e:	4620      	mov	r0, r4
 8004010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004014:	f000 bf3a 	b.w	8004e8c <_fflush_r>
 8004018:	bd10      	pop	{r4, pc}
 800401a:	bf00      	nop
 800401c:	20000198 	.word	0x20000198
 8004020:	20000200 	.word	0x20000200
 8004024:	20000268 	.word	0x20000268

08004028 <global_stdio_init.part.0>:
 8004028:	b510      	push	{r4, lr}
 800402a:	4b0b      	ldr	r3, [pc, #44]	@ (8004058 <global_stdio_init.part.0+0x30>)
 800402c:	4c0b      	ldr	r4, [pc, #44]	@ (800405c <global_stdio_init.part.0+0x34>)
 800402e:	4a0c      	ldr	r2, [pc, #48]	@ (8004060 <global_stdio_init.part.0+0x38>)
 8004030:	601a      	str	r2, [r3, #0]
 8004032:	4620      	mov	r0, r4
 8004034:	2200      	movs	r2, #0
 8004036:	2104      	movs	r1, #4
 8004038:	f7ff ff94 	bl	8003f64 <std>
 800403c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004040:	2201      	movs	r2, #1
 8004042:	2109      	movs	r1, #9
 8004044:	f7ff ff8e 	bl	8003f64 <std>
 8004048:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800404c:	2202      	movs	r2, #2
 800404e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004052:	2112      	movs	r1, #18
 8004054:	f7ff bf86 	b.w	8003f64 <std>
 8004058:	200002d0 	.word	0x200002d0
 800405c:	20000198 	.word	0x20000198
 8004060:	08003fd1 	.word	0x08003fd1

08004064 <__sfp_lock_acquire>:
 8004064:	4801      	ldr	r0, [pc, #4]	@ (800406c <__sfp_lock_acquire+0x8>)
 8004066:	f000 babc 	b.w	80045e2 <__retarget_lock_acquire_recursive>
 800406a:	bf00      	nop
 800406c:	200002d9 	.word	0x200002d9

08004070 <__sfp_lock_release>:
 8004070:	4801      	ldr	r0, [pc, #4]	@ (8004078 <__sfp_lock_release+0x8>)
 8004072:	f000 bab7 	b.w	80045e4 <__retarget_lock_release_recursive>
 8004076:	bf00      	nop
 8004078:	200002d9 	.word	0x200002d9

0800407c <__sinit>:
 800407c:	b510      	push	{r4, lr}
 800407e:	4604      	mov	r4, r0
 8004080:	f7ff fff0 	bl	8004064 <__sfp_lock_acquire>
 8004084:	6a23      	ldr	r3, [r4, #32]
 8004086:	b11b      	cbz	r3, 8004090 <__sinit+0x14>
 8004088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800408c:	f7ff bff0 	b.w	8004070 <__sfp_lock_release>
 8004090:	4b04      	ldr	r3, [pc, #16]	@ (80040a4 <__sinit+0x28>)
 8004092:	6223      	str	r3, [r4, #32]
 8004094:	4b04      	ldr	r3, [pc, #16]	@ (80040a8 <__sinit+0x2c>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1f5      	bne.n	8004088 <__sinit+0xc>
 800409c:	f7ff ffc4 	bl	8004028 <global_stdio_init.part.0>
 80040a0:	e7f2      	b.n	8004088 <__sinit+0xc>
 80040a2:	bf00      	nop
 80040a4:	08003fe9 	.word	0x08003fe9
 80040a8:	200002d0 	.word	0x200002d0

080040ac <_fwalk_sglue>:
 80040ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040b0:	4607      	mov	r7, r0
 80040b2:	4688      	mov	r8, r1
 80040b4:	4614      	mov	r4, r2
 80040b6:	2600      	movs	r6, #0
 80040b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80040bc:	f1b9 0901 	subs.w	r9, r9, #1
 80040c0:	d505      	bpl.n	80040ce <_fwalk_sglue+0x22>
 80040c2:	6824      	ldr	r4, [r4, #0]
 80040c4:	2c00      	cmp	r4, #0
 80040c6:	d1f7      	bne.n	80040b8 <_fwalk_sglue+0xc>
 80040c8:	4630      	mov	r0, r6
 80040ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040ce:	89ab      	ldrh	r3, [r5, #12]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d907      	bls.n	80040e4 <_fwalk_sglue+0x38>
 80040d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80040d8:	3301      	adds	r3, #1
 80040da:	d003      	beq.n	80040e4 <_fwalk_sglue+0x38>
 80040dc:	4629      	mov	r1, r5
 80040de:	4638      	mov	r0, r7
 80040e0:	47c0      	blx	r8
 80040e2:	4306      	orrs	r6, r0
 80040e4:	3568      	adds	r5, #104	@ 0x68
 80040e6:	e7e9      	b.n	80040bc <_fwalk_sglue+0x10>

080040e8 <iprintf>:
 80040e8:	b40f      	push	{r0, r1, r2, r3}
 80040ea:	b507      	push	{r0, r1, r2, lr}
 80040ec:	4906      	ldr	r1, [pc, #24]	@ (8004108 <iprintf+0x20>)
 80040ee:	ab04      	add	r3, sp, #16
 80040f0:	6808      	ldr	r0, [r1, #0]
 80040f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80040f6:	6881      	ldr	r1, [r0, #8]
 80040f8:	9301      	str	r3, [sp, #4]
 80040fa:	f000 fb9f 	bl	800483c <_vfiprintf_r>
 80040fe:	b003      	add	sp, #12
 8004100:	f85d eb04 	ldr.w	lr, [sp], #4
 8004104:	b004      	add	sp, #16
 8004106:	4770      	bx	lr
 8004108:	20000018 	.word	0x20000018

0800410c <_puts_r>:
 800410c:	6a03      	ldr	r3, [r0, #32]
 800410e:	b570      	push	{r4, r5, r6, lr}
 8004110:	6884      	ldr	r4, [r0, #8]
 8004112:	4605      	mov	r5, r0
 8004114:	460e      	mov	r6, r1
 8004116:	b90b      	cbnz	r3, 800411c <_puts_r+0x10>
 8004118:	f7ff ffb0 	bl	800407c <__sinit>
 800411c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800411e:	07db      	lsls	r3, r3, #31
 8004120:	d405      	bmi.n	800412e <_puts_r+0x22>
 8004122:	89a3      	ldrh	r3, [r4, #12]
 8004124:	0598      	lsls	r0, r3, #22
 8004126:	d402      	bmi.n	800412e <_puts_r+0x22>
 8004128:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800412a:	f000 fa5a 	bl	80045e2 <__retarget_lock_acquire_recursive>
 800412e:	89a3      	ldrh	r3, [r4, #12]
 8004130:	0719      	lsls	r1, r3, #28
 8004132:	d502      	bpl.n	800413a <_puts_r+0x2e>
 8004134:	6923      	ldr	r3, [r4, #16]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d135      	bne.n	80041a6 <_puts_r+0x9a>
 800413a:	4621      	mov	r1, r4
 800413c:	4628      	mov	r0, r5
 800413e:	f000 f981 	bl	8004444 <__swsetup_r>
 8004142:	b380      	cbz	r0, 80041a6 <_puts_r+0x9a>
 8004144:	f04f 35ff 	mov.w	r5, #4294967295
 8004148:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800414a:	07da      	lsls	r2, r3, #31
 800414c:	d405      	bmi.n	800415a <_puts_r+0x4e>
 800414e:	89a3      	ldrh	r3, [r4, #12]
 8004150:	059b      	lsls	r3, r3, #22
 8004152:	d402      	bmi.n	800415a <_puts_r+0x4e>
 8004154:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004156:	f000 fa45 	bl	80045e4 <__retarget_lock_release_recursive>
 800415a:	4628      	mov	r0, r5
 800415c:	bd70      	pop	{r4, r5, r6, pc}
 800415e:	2b00      	cmp	r3, #0
 8004160:	da04      	bge.n	800416c <_puts_r+0x60>
 8004162:	69a2      	ldr	r2, [r4, #24]
 8004164:	429a      	cmp	r2, r3
 8004166:	dc17      	bgt.n	8004198 <_puts_r+0x8c>
 8004168:	290a      	cmp	r1, #10
 800416a:	d015      	beq.n	8004198 <_puts_r+0x8c>
 800416c:	6823      	ldr	r3, [r4, #0]
 800416e:	1c5a      	adds	r2, r3, #1
 8004170:	6022      	str	r2, [r4, #0]
 8004172:	7019      	strb	r1, [r3, #0]
 8004174:	68a3      	ldr	r3, [r4, #8]
 8004176:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800417a:	3b01      	subs	r3, #1
 800417c:	60a3      	str	r3, [r4, #8]
 800417e:	2900      	cmp	r1, #0
 8004180:	d1ed      	bne.n	800415e <_puts_r+0x52>
 8004182:	2b00      	cmp	r3, #0
 8004184:	da11      	bge.n	80041aa <_puts_r+0x9e>
 8004186:	4622      	mov	r2, r4
 8004188:	210a      	movs	r1, #10
 800418a:	4628      	mov	r0, r5
 800418c:	f000 f91b 	bl	80043c6 <__swbuf_r>
 8004190:	3001      	adds	r0, #1
 8004192:	d0d7      	beq.n	8004144 <_puts_r+0x38>
 8004194:	250a      	movs	r5, #10
 8004196:	e7d7      	b.n	8004148 <_puts_r+0x3c>
 8004198:	4622      	mov	r2, r4
 800419a:	4628      	mov	r0, r5
 800419c:	f000 f913 	bl	80043c6 <__swbuf_r>
 80041a0:	3001      	adds	r0, #1
 80041a2:	d1e7      	bne.n	8004174 <_puts_r+0x68>
 80041a4:	e7ce      	b.n	8004144 <_puts_r+0x38>
 80041a6:	3e01      	subs	r6, #1
 80041a8:	e7e4      	b.n	8004174 <_puts_r+0x68>
 80041aa:	6823      	ldr	r3, [r4, #0]
 80041ac:	1c5a      	adds	r2, r3, #1
 80041ae:	6022      	str	r2, [r4, #0]
 80041b0:	220a      	movs	r2, #10
 80041b2:	701a      	strb	r2, [r3, #0]
 80041b4:	e7ee      	b.n	8004194 <_puts_r+0x88>
	...

080041b8 <puts>:
 80041b8:	4b02      	ldr	r3, [pc, #8]	@ (80041c4 <puts+0xc>)
 80041ba:	4601      	mov	r1, r0
 80041bc:	6818      	ldr	r0, [r3, #0]
 80041be:	f7ff bfa5 	b.w	800410c <_puts_r>
 80041c2:	bf00      	nop
 80041c4:	20000018 	.word	0x20000018

080041c8 <setbuf>:
 80041c8:	fab1 f281 	clz	r2, r1
 80041cc:	0952      	lsrs	r2, r2, #5
 80041ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041d2:	0052      	lsls	r2, r2, #1
 80041d4:	f000 b800 	b.w	80041d8 <setvbuf>

080041d8 <setvbuf>:
 80041d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80041dc:	461d      	mov	r5, r3
 80041de:	4b57      	ldr	r3, [pc, #348]	@ (800433c <setvbuf+0x164>)
 80041e0:	681f      	ldr	r7, [r3, #0]
 80041e2:	4604      	mov	r4, r0
 80041e4:	460e      	mov	r6, r1
 80041e6:	4690      	mov	r8, r2
 80041e8:	b127      	cbz	r7, 80041f4 <setvbuf+0x1c>
 80041ea:	6a3b      	ldr	r3, [r7, #32]
 80041ec:	b913      	cbnz	r3, 80041f4 <setvbuf+0x1c>
 80041ee:	4638      	mov	r0, r7
 80041f0:	f7ff ff44 	bl	800407c <__sinit>
 80041f4:	f1b8 0f02 	cmp.w	r8, #2
 80041f8:	d006      	beq.n	8004208 <setvbuf+0x30>
 80041fa:	f1b8 0f01 	cmp.w	r8, #1
 80041fe:	f200 809a 	bhi.w	8004336 <setvbuf+0x15e>
 8004202:	2d00      	cmp	r5, #0
 8004204:	f2c0 8097 	blt.w	8004336 <setvbuf+0x15e>
 8004208:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800420a:	07d9      	lsls	r1, r3, #31
 800420c:	d405      	bmi.n	800421a <setvbuf+0x42>
 800420e:	89a3      	ldrh	r3, [r4, #12]
 8004210:	059a      	lsls	r2, r3, #22
 8004212:	d402      	bmi.n	800421a <setvbuf+0x42>
 8004214:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004216:	f000 f9e4 	bl	80045e2 <__retarget_lock_acquire_recursive>
 800421a:	4621      	mov	r1, r4
 800421c:	4638      	mov	r0, r7
 800421e:	f000 fe35 	bl	8004e8c <_fflush_r>
 8004222:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004224:	b141      	cbz	r1, 8004238 <setvbuf+0x60>
 8004226:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800422a:	4299      	cmp	r1, r3
 800422c:	d002      	beq.n	8004234 <setvbuf+0x5c>
 800422e:	4638      	mov	r0, r7
 8004230:	f000 f9da 	bl	80045e8 <_free_r>
 8004234:	2300      	movs	r3, #0
 8004236:	6363      	str	r3, [r4, #52]	@ 0x34
 8004238:	2300      	movs	r3, #0
 800423a:	61a3      	str	r3, [r4, #24]
 800423c:	6063      	str	r3, [r4, #4]
 800423e:	89a3      	ldrh	r3, [r4, #12]
 8004240:	061b      	lsls	r3, r3, #24
 8004242:	d503      	bpl.n	800424c <setvbuf+0x74>
 8004244:	6921      	ldr	r1, [r4, #16]
 8004246:	4638      	mov	r0, r7
 8004248:	f000 f9ce 	bl	80045e8 <_free_r>
 800424c:	89a3      	ldrh	r3, [r4, #12]
 800424e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8004252:	f023 0303 	bic.w	r3, r3, #3
 8004256:	f1b8 0f02 	cmp.w	r8, #2
 800425a:	81a3      	strh	r3, [r4, #12]
 800425c:	d061      	beq.n	8004322 <setvbuf+0x14a>
 800425e:	ab01      	add	r3, sp, #4
 8004260:	466a      	mov	r2, sp
 8004262:	4621      	mov	r1, r4
 8004264:	4638      	mov	r0, r7
 8004266:	f000 fe39 	bl	8004edc <__swhatbuf_r>
 800426a:	89a3      	ldrh	r3, [r4, #12]
 800426c:	4318      	orrs	r0, r3
 800426e:	81a0      	strh	r0, [r4, #12]
 8004270:	bb2d      	cbnz	r5, 80042be <setvbuf+0xe6>
 8004272:	9d00      	ldr	r5, [sp, #0]
 8004274:	4628      	mov	r0, r5
 8004276:	f000 fa01 	bl	800467c <malloc>
 800427a:	4606      	mov	r6, r0
 800427c:	2800      	cmp	r0, #0
 800427e:	d152      	bne.n	8004326 <setvbuf+0x14e>
 8004280:	f8dd 9000 	ldr.w	r9, [sp]
 8004284:	45a9      	cmp	r9, r5
 8004286:	d140      	bne.n	800430a <setvbuf+0x132>
 8004288:	f04f 35ff 	mov.w	r5, #4294967295
 800428c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004290:	f043 0202 	orr.w	r2, r3, #2
 8004294:	81a2      	strh	r2, [r4, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	60a2      	str	r2, [r4, #8]
 800429a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800429e:	6022      	str	r2, [r4, #0]
 80042a0:	6122      	str	r2, [r4, #16]
 80042a2:	2201      	movs	r2, #1
 80042a4:	6162      	str	r2, [r4, #20]
 80042a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80042a8:	07d6      	lsls	r6, r2, #31
 80042aa:	d404      	bmi.n	80042b6 <setvbuf+0xde>
 80042ac:	0598      	lsls	r0, r3, #22
 80042ae:	d402      	bmi.n	80042b6 <setvbuf+0xde>
 80042b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042b2:	f000 f997 	bl	80045e4 <__retarget_lock_release_recursive>
 80042b6:	4628      	mov	r0, r5
 80042b8:	b003      	add	sp, #12
 80042ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80042be:	2e00      	cmp	r6, #0
 80042c0:	d0d8      	beq.n	8004274 <setvbuf+0x9c>
 80042c2:	6a3b      	ldr	r3, [r7, #32]
 80042c4:	b913      	cbnz	r3, 80042cc <setvbuf+0xf4>
 80042c6:	4638      	mov	r0, r7
 80042c8:	f7ff fed8 	bl	800407c <__sinit>
 80042cc:	f1b8 0f01 	cmp.w	r8, #1
 80042d0:	bf08      	it	eq
 80042d2:	89a3      	ldrheq	r3, [r4, #12]
 80042d4:	6026      	str	r6, [r4, #0]
 80042d6:	bf04      	itt	eq
 80042d8:	f043 0301 	orreq.w	r3, r3, #1
 80042dc:	81a3      	strheq	r3, [r4, #12]
 80042de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042e2:	f013 0208 	ands.w	r2, r3, #8
 80042e6:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80042ea:	d01e      	beq.n	800432a <setvbuf+0x152>
 80042ec:	07d9      	lsls	r1, r3, #31
 80042ee:	bf41      	itttt	mi
 80042f0:	2200      	movmi	r2, #0
 80042f2:	426d      	negmi	r5, r5
 80042f4:	60a2      	strmi	r2, [r4, #8]
 80042f6:	61a5      	strmi	r5, [r4, #24]
 80042f8:	bf58      	it	pl
 80042fa:	60a5      	strpl	r5, [r4, #8]
 80042fc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80042fe:	07d2      	lsls	r2, r2, #31
 8004300:	d401      	bmi.n	8004306 <setvbuf+0x12e>
 8004302:	059b      	lsls	r3, r3, #22
 8004304:	d513      	bpl.n	800432e <setvbuf+0x156>
 8004306:	2500      	movs	r5, #0
 8004308:	e7d5      	b.n	80042b6 <setvbuf+0xde>
 800430a:	4648      	mov	r0, r9
 800430c:	f000 f9b6 	bl	800467c <malloc>
 8004310:	4606      	mov	r6, r0
 8004312:	2800      	cmp	r0, #0
 8004314:	d0b8      	beq.n	8004288 <setvbuf+0xb0>
 8004316:	89a3      	ldrh	r3, [r4, #12]
 8004318:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800431c:	81a3      	strh	r3, [r4, #12]
 800431e:	464d      	mov	r5, r9
 8004320:	e7cf      	b.n	80042c2 <setvbuf+0xea>
 8004322:	2500      	movs	r5, #0
 8004324:	e7b2      	b.n	800428c <setvbuf+0xb4>
 8004326:	46a9      	mov	r9, r5
 8004328:	e7f5      	b.n	8004316 <setvbuf+0x13e>
 800432a:	60a2      	str	r2, [r4, #8]
 800432c:	e7e6      	b.n	80042fc <setvbuf+0x124>
 800432e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004330:	f000 f958 	bl	80045e4 <__retarget_lock_release_recursive>
 8004334:	e7e7      	b.n	8004306 <setvbuf+0x12e>
 8004336:	f04f 35ff 	mov.w	r5, #4294967295
 800433a:	e7bc      	b.n	80042b6 <setvbuf+0xde>
 800433c:	20000018 	.word	0x20000018

08004340 <__sread>:
 8004340:	b510      	push	{r4, lr}
 8004342:	460c      	mov	r4, r1
 8004344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004348:	f000 f8fc 	bl	8004544 <_read_r>
 800434c:	2800      	cmp	r0, #0
 800434e:	bfab      	itete	ge
 8004350:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004352:	89a3      	ldrhlt	r3, [r4, #12]
 8004354:	181b      	addge	r3, r3, r0
 8004356:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800435a:	bfac      	ite	ge
 800435c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800435e:	81a3      	strhlt	r3, [r4, #12]
 8004360:	bd10      	pop	{r4, pc}

08004362 <__swrite>:
 8004362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004366:	461f      	mov	r7, r3
 8004368:	898b      	ldrh	r3, [r1, #12]
 800436a:	05db      	lsls	r3, r3, #23
 800436c:	4605      	mov	r5, r0
 800436e:	460c      	mov	r4, r1
 8004370:	4616      	mov	r6, r2
 8004372:	d505      	bpl.n	8004380 <__swrite+0x1e>
 8004374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004378:	2302      	movs	r3, #2
 800437a:	2200      	movs	r2, #0
 800437c:	f000 f8d0 	bl	8004520 <_lseek_r>
 8004380:	89a3      	ldrh	r3, [r4, #12]
 8004382:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004386:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800438a:	81a3      	strh	r3, [r4, #12]
 800438c:	4632      	mov	r2, r6
 800438e:	463b      	mov	r3, r7
 8004390:	4628      	mov	r0, r5
 8004392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004396:	f000 b8e7 	b.w	8004568 <_write_r>

0800439a <__sseek>:
 800439a:	b510      	push	{r4, lr}
 800439c:	460c      	mov	r4, r1
 800439e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043a2:	f000 f8bd 	bl	8004520 <_lseek_r>
 80043a6:	1c43      	adds	r3, r0, #1
 80043a8:	89a3      	ldrh	r3, [r4, #12]
 80043aa:	bf15      	itete	ne
 80043ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80043ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80043b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80043b6:	81a3      	strheq	r3, [r4, #12]
 80043b8:	bf18      	it	ne
 80043ba:	81a3      	strhne	r3, [r4, #12]
 80043bc:	bd10      	pop	{r4, pc}

080043be <__sclose>:
 80043be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043c2:	f000 b89d 	b.w	8004500 <_close_r>

080043c6 <__swbuf_r>:
 80043c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043c8:	460e      	mov	r6, r1
 80043ca:	4614      	mov	r4, r2
 80043cc:	4605      	mov	r5, r0
 80043ce:	b118      	cbz	r0, 80043d8 <__swbuf_r+0x12>
 80043d0:	6a03      	ldr	r3, [r0, #32]
 80043d2:	b90b      	cbnz	r3, 80043d8 <__swbuf_r+0x12>
 80043d4:	f7ff fe52 	bl	800407c <__sinit>
 80043d8:	69a3      	ldr	r3, [r4, #24]
 80043da:	60a3      	str	r3, [r4, #8]
 80043dc:	89a3      	ldrh	r3, [r4, #12]
 80043de:	071a      	lsls	r2, r3, #28
 80043e0:	d501      	bpl.n	80043e6 <__swbuf_r+0x20>
 80043e2:	6923      	ldr	r3, [r4, #16]
 80043e4:	b943      	cbnz	r3, 80043f8 <__swbuf_r+0x32>
 80043e6:	4621      	mov	r1, r4
 80043e8:	4628      	mov	r0, r5
 80043ea:	f000 f82b 	bl	8004444 <__swsetup_r>
 80043ee:	b118      	cbz	r0, 80043f8 <__swbuf_r+0x32>
 80043f0:	f04f 37ff 	mov.w	r7, #4294967295
 80043f4:	4638      	mov	r0, r7
 80043f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043f8:	6823      	ldr	r3, [r4, #0]
 80043fa:	6922      	ldr	r2, [r4, #16]
 80043fc:	1a98      	subs	r0, r3, r2
 80043fe:	6963      	ldr	r3, [r4, #20]
 8004400:	b2f6      	uxtb	r6, r6
 8004402:	4283      	cmp	r3, r0
 8004404:	4637      	mov	r7, r6
 8004406:	dc05      	bgt.n	8004414 <__swbuf_r+0x4e>
 8004408:	4621      	mov	r1, r4
 800440a:	4628      	mov	r0, r5
 800440c:	f000 fd3e 	bl	8004e8c <_fflush_r>
 8004410:	2800      	cmp	r0, #0
 8004412:	d1ed      	bne.n	80043f0 <__swbuf_r+0x2a>
 8004414:	68a3      	ldr	r3, [r4, #8]
 8004416:	3b01      	subs	r3, #1
 8004418:	60a3      	str	r3, [r4, #8]
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	1c5a      	adds	r2, r3, #1
 800441e:	6022      	str	r2, [r4, #0]
 8004420:	701e      	strb	r6, [r3, #0]
 8004422:	6962      	ldr	r2, [r4, #20]
 8004424:	1c43      	adds	r3, r0, #1
 8004426:	429a      	cmp	r2, r3
 8004428:	d004      	beq.n	8004434 <__swbuf_r+0x6e>
 800442a:	89a3      	ldrh	r3, [r4, #12]
 800442c:	07db      	lsls	r3, r3, #31
 800442e:	d5e1      	bpl.n	80043f4 <__swbuf_r+0x2e>
 8004430:	2e0a      	cmp	r6, #10
 8004432:	d1df      	bne.n	80043f4 <__swbuf_r+0x2e>
 8004434:	4621      	mov	r1, r4
 8004436:	4628      	mov	r0, r5
 8004438:	f000 fd28 	bl	8004e8c <_fflush_r>
 800443c:	2800      	cmp	r0, #0
 800443e:	d0d9      	beq.n	80043f4 <__swbuf_r+0x2e>
 8004440:	e7d6      	b.n	80043f0 <__swbuf_r+0x2a>
	...

08004444 <__swsetup_r>:
 8004444:	b538      	push	{r3, r4, r5, lr}
 8004446:	4b29      	ldr	r3, [pc, #164]	@ (80044ec <__swsetup_r+0xa8>)
 8004448:	4605      	mov	r5, r0
 800444a:	6818      	ldr	r0, [r3, #0]
 800444c:	460c      	mov	r4, r1
 800444e:	b118      	cbz	r0, 8004458 <__swsetup_r+0x14>
 8004450:	6a03      	ldr	r3, [r0, #32]
 8004452:	b90b      	cbnz	r3, 8004458 <__swsetup_r+0x14>
 8004454:	f7ff fe12 	bl	800407c <__sinit>
 8004458:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800445c:	0719      	lsls	r1, r3, #28
 800445e:	d422      	bmi.n	80044a6 <__swsetup_r+0x62>
 8004460:	06da      	lsls	r2, r3, #27
 8004462:	d407      	bmi.n	8004474 <__swsetup_r+0x30>
 8004464:	2209      	movs	r2, #9
 8004466:	602a      	str	r2, [r5, #0]
 8004468:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800446c:	81a3      	strh	r3, [r4, #12]
 800446e:	f04f 30ff 	mov.w	r0, #4294967295
 8004472:	e033      	b.n	80044dc <__swsetup_r+0x98>
 8004474:	0758      	lsls	r0, r3, #29
 8004476:	d512      	bpl.n	800449e <__swsetup_r+0x5a>
 8004478:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800447a:	b141      	cbz	r1, 800448e <__swsetup_r+0x4a>
 800447c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004480:	4299      	cmp	r1, r3
 8004482:	d002      	beq.n	800448a <__swsetup_r+0x46>
 8004484:	4628      	mov	r0, r5
 8004486:	f000 f8af 	bl	80045e8 <_free_r>
 800448a:	2300      	movs	r3, #0
 800448c:	6363      	str	r3, [r4, #52]	@ 0x34
 800448e:	89a3      	ldrh	r3, [r4, #12]
 8004490:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004494:	81a3      	strh	r3, [r4, #12]
 8004496:	2300      	movs	r3, #0
 8004498:	6063      	str	r3, [r4, #4]
 800449a:	6923      	ldr	r3, [r4, #16]
 800449c:	6023      	str	r3, [r4, #0]
 800449e:	89a3      	ldrh	r3, [r4, #12]
 80044a0:	f043 0308 	orr.w	r3, r3, #8
 80044a4:	81a3      	strh	r3, [r4, #12]
 80044a6:	6923      	ldr	r3, [r4, #16]
 80044a8:	b94b      	cbnz	r3, 80044be <__swsetup_r+0x7a>
 80044aa:	89a3      	ldrh	r3, [r4, #12]
 80044ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80044b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044b4:	d003      	beq.n	80044be <__swsetup_r+0x7a>
 80044b6:	4621      	mov	r1, r4
 80044b8:	4628      	mov	r0, r5
 80044ba:	f000 fd35 	bl	8004f28 <__smakebuf_r>
 80044be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044c2:	f013 0201 	ands.w	r2, r3, #1
 80044c6:	d00a      	beq.n	80044de <__swsetup_r+0x9a>
 80044c8:	2200      	movs	r2, #0
 80044ca:	60a2      	str	r2, [r4, #8]
 80044cc:	6962      	ldr	r2, [r4, #20]
 80044ce:	4252      	negs	r2, r2
 80044d0:	61a2      	str	r2, [r4, #24]
 80044d2:	6922      	ldr	r2, [r4, #16]
 80044d4:	b942      	cbnz	r2, 80044e8 <__swsetup_r+0xa4>
 80044d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80044da:	d1c5      	bne.n	8004468 <__swsetup_r+0x24>
 80044dc:	bd38      	pop	{r3, r4, r5, pc}
 80044de:	0799      	lsls	r1, r3, #30
 80044e0:	bf58      	it	pl
 80044e2:	6962      	ldrpl	r2, [r4, #20]
 80044e4:	60a2      	str	r2, [r4, #8]
 80044e6:	e7f4      	b.n	80044d2 <__swsetup_r+0x8e>
 80044e8:	2000      	movs	r0, #0
 80044ea:	e7f7      	b.n	80044dc <__swsetup_r+0x98>
 80044ec:	20000018 	.word	0x20000018

080044f0 <memset>:
 80044f0:	4402      	add	r2, r0
 80044f2:	4603      	mov	r3, r0
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d100      	bne.n	80044fa <memset+0xa>
 80044f8:	4770      	bx	lr
 80044fa:	f803 1b01 	strb.w	r1, [r3], #1
 80044fe:	e7f9      	b.n	80044f4 <memset+0x4>

08004500 <_close_r>:
 8004500:	b538      	push	{r3, r4, r5, lr}
 8004502:	4d06      	ldr	r5, [pc, #24]	@ (800451c <_close_r+0x1c>)
 8004504:	2300      	movs	r3, #0
 8004506:	4604      	mov	r4, r0
 8004508:	4608      	mov	r0, r1
 800450a:	602b      	str	r3, [r5, #0]
 800450c:	f7fc fe2f 	bl	800116e <_close>
 8004510:	1c43      	adds	r3, r0, #1
 8004512:	d102      	bne.n	800451a <_close_r+0x1a>
 8004514:	682b      	ldr	r3, [r5, #0]
 8004516:	b103      	cbz	r3, 800451a <_close_r+0x1a>
 8004518:	6023      	str	r3, [r4, #0]
 800451a:	bd38      	pop	{r3, r4, r5, pc}
 800451c:	200002d4 	.word	0x200002d4

08004520 <_lseek_r>:
 8004520:	b538      	push	{r3, r4, r5, lr}
 8004522:	4d07      	ldr	r5, [pc, #28]	@ (8004540 <_lseek_r+0x20>)
 8004524:	4604      	mov	r4, r0
 8004526:	4608      	mov	r0, r1
 8004528:	4611      	mov	r1, r2
 800452a:	2200      	movs	r2, #0
 800452c:	602a      	str	r2, [r5, #0]
 800452e:	461a      	mov	r2, r3
 8004530:	f7fc fe44 	bl	80011bc <_lseek>
 8004534:	1c43      	adds	r3, r0, #1
 8004536:	d102      	bne.n	800453e <_lseek_r+0x1e>
 8004538:	682b      	ldr	r3, [r5, #0]
 800453a:	b103      	cbz	r3, 800453e <_lseek_r+0x1e>
 800453c:	6023      	str	r3, [r4, #0]
 800453e:	bd38      	pop	{r3, r4, r5, pc}
 8004540:	200002d4 	.word	0x200002d4

08004544 <_read_r>:
 8004544:	b538      	push	{r3, r4, r5, lr}
 8004546:	4d07      	ldr	r5, [pc, #28]	@ (8004564 <_read_r+0x20>)
 8004548:	4604      	mov	r4, r0
 800454a:	4608      	mov	r0, r1
 800454c:	4611      	mov	r1, r2
 800454e:	2200      	movs	r2, #0
 8004550:	602a      	str	r2, [r5, #0]
 8004552:	461a      	mov	r2, r3
 8004554:	f7fc fdee 	bl	8001134 <_read>
 8004558:	1c43      	adds	r3, r0, #1
 800455a:	d102      	bne.n	8004562 <_read_r+0x1e>
 800455c:	682b      	ldr	r3, [r5, #0]
 800455e:	b103      	cbz	r3, 8004562 <_read_r+0x1e>
 8004560:	6023      	str	r3, [r4, #0]
 8004562:	bd38      	pop	{r3, r4, r5, pc}
 8004564:	200002d4 	.word	0x200002d4

08004568 <_write_r>:
 8004568:	b538      	push	{r3, r4, r5, lr}
 800456a:	4d07      	ldr	r5, [pc, #28]	@ (8004588 <_write_r+0x20>)
 800456c:	4604      	mov	r4, r0
 800456e:	4608      	mov	r0, r1
 8004570:	4611      	mov	r1, r2
 8004572:	2200      	movs	r2, #0
 8004574:	602a      	str	r2, [r5, #0]
 8004576:	461a      	mov	r2, r3
 8004578:	f7fc f846 	bl	8000608 <_write>
 800457c:	1c43      	adds	r3, r0, #1
 800457e:	d102      	bne.n	8004586 <_write_r+0x1e>
 8004580:	682b      	ldr	r3, [r5, #0]
 8004582:	b103      	cbz	r3, 8004586 <_write_r+0x1e>
 8004584:	6023      	str	r3, [r4, #0]
 8004586:	bd38      	pop	{r3, r4, r5, pc}
 8004588:	200002d4 	.word	0x200002d4

0800458c <__errno>:
 800458c:	4b01      	ldr	r3, [pc, #4]	@ (8004594 <__errno+0x8>)
 800458e:	6818      	ldr	r0, [r3, #0]
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	20000018 	.word	0x20000018

08004598 <__libc_init_array>:
 8004598:	b570      	push	{r4, r5, r6, lr}
 800459a:	4d0d      	ldr	r5, [pc, #52]	@ (80045d0 <__libc_init_array+0x38>)
 800459c:	4c0d      	ldr	r4, [pc, #52]	@ (80045d4 <__libc_init_array+0x3c>)
 800459e:	1b64      	subs	r4, r4, r5
 80045a0:	10a4      	asrs	r4, r4, #2
 80045a2:	2600      	movs	r6, #0
 80045a4:	42a6      	cmp	r6, r4
 80045a6:	d109      	bne.n	80045bc <__libc_init_array+0x24>
 80045a8:	4d0b      	ldr	r5, [pc, #44]	@ (80045d8 <__libc_init_array+0x40>)
 80045aa:	4c0c      	ldr	r4, [pc, #48]	@ (80045dc <__libc_init_array+0x44>)
 80045ac:	f000 fd2a 	bl	8005004 <_init>
 80045b0:	1b64      	subs	r4, r4, r5
 80045b2:	10a4      	asrs	r4, r4, #2
 80045b4:	2600      	movs	r6, #0
 80045b6:	42a6      	cmp	r6, r4
 80045b8:	d105      	bne.n	80045c6 <__libc_init_array+0x2e>
 80045ba:	bd70      	pop	{r4, r5, r6, pc}
 80045bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80045c0:	4798      	blx	r3
 80045c2:	3601      	adds	r6, #1
 80045c4:	e7ee      	b.n	80045a4 <__libc_init_array+0xc>
 80045c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80045ca:	4798      	blx	r3
 80045cc:	3601      	adds	r6, #1
 80045ce:	e7f2      	b.n	80045b6 <__libc_init_array+0x1e>
 80045d0:	0800522c 	.word	0x0800522c
 80045d4:	0800522c 	.word	0x0800522c
 80045d8:	0800522c 	.word	0x0800522c
 80045dc:	08005230 	.word	0x08005230

080045e0 <__retarget_lock_init_recursive>:
 80045e0:	4770      	bx	lr

080045e2 <__retarget_lock_acquire_recursive>:
 80045e2:	4770      	bx	lr

080045e4 <__retarget_lock_release_recursive>:
 80045e4:	4770      	bx	lr
	...

080045e8 <_free_r>:
 80045e8:	b538      	push	{r3, r4, r5, lr}
 80045ea:	4605      	mov	r5, r0
 80045ec:	2900      	cmp	r1, #0
 80045ee:	d041      	beq.n	8004674 <_free_r+0x8c>
 80045f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045f4:	1f0c      	subs	r4, r1, #4
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	bfb8      	it	lt
 80045fa:	18e4      	addlt	r4, r4, r3
 80045fc:	f000 f8e8 	bl	80047d0 <__malloc_lock>
 8004600:	4a1d      	ldr	r2, [pc, #116]	@ (8004678 <_free_r+0x90>)
 8004602:	6813      	ldr	r3, [r2, #0]
 8004604:	b933      	cbnz	r3, 8004614 <_free_r+0x2c>
 8004606:	6063      	str	r3, [r4, #4]
 8004608:	6014      	str	r4, [r2, #0]
 800460a:	4628      	mov	r0, r5
 800460c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004610:	f000 b8e4 	b.w	80047dc <__malloc_unlock>
 8004614:	42a3      	cmp	r3, r4
 8004616:	d908      	bls.n	800462a <_free_r+0x42>
 8004618:	6820      	ldr	r0, [r4, #0]
 800461a:	1821      	adds	r1, r4, r0
 800461c:	428b      	cmp	r3, r1
 800461e:	bf01      	itttt	eq
 8004620:	6819      	ldreq	r1, [r3, #0]
 8004622:	685b      	ldreq	r3, [r3, #4]
 8004624:	1809      	addeq	r1, r1, r0
 8004626:	6021      	streq	r1, [r4, #0]
 8004628:	e7ed      	b.n	8004606 <_free_r+0x1e>
 800462a:	461a      	mov	r2, r3
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	b10b      	cbz	r3, 8004634 <_free_r+0x4c>
 8004630:	42a3      	cmp	r3, r4
 8004632:	d9fa      	bls.n	800462a <_free_r+0x42>
 8004634:	6811      	ldr	r1, [r2, #0]
 8004636:	1850      	adds	r0, r2, r1
 8004638:	42a0      	cmp	r0, r4
 800463a:	d10b      	bne.n	8004654 <_free_r+0x6c>
 800463c:	6820      	ldr	r0, [r4, #0]
 800463e:	4401      	add	r1, r0
 8004640:	1850      	adds	r0, r2, r1
 8004642:	4283      	cmp	r3, r0
 8004644:	6011      	str	r1, [r2, #0]
 8004646:	d1e0      	bne.n	800460a <_free_r+0x22>
 8004648:	6818      	ldr	r0, [r3, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	6053      	str	r3, [r2, #4]
 800464e:	4408      	add	r0, r1
 8004650:	6010      	str	r0, [r2, #0]
 8004652:	e7da      	b.n	800460a <_free_r+0x22>
 8004654:	d902      	bls.n	800465c <_free_r+0x74>
 8004656:	230c      	movs	r3, #12
 8004658:	602b      	str	r3, [r5, #0]
 800465a:	e7d6      	b.n	800460a <_free_r+0x22>
 800465c:	6820      	ldr	r0, [r4, #0]
 800465e:	1821      	adds	r1, r4, r0
 8004660:	428b      	cmp	r3, r1
 8004662:	bf04      	itt	eq
 8004664:	6819      	ldreq	r1, [r3, #0]
 8004666:	685b      	ldreq	r3, [r3, #4]
 8004668:	6063      	str	r3, [r4, #4]
 800466a:	bf04      	itt	eq
 800466c:	1809      	addeq	r1, r1, r0
 800466e:	6021      	streq	r1, [r4, #0]
 8004670:	6054      	str	r4, [r2, #4]
 8004672:	e7ca      	b.n	800460a <_free_r+0x22>
 8004674:	bd38      	pop	{r3, r4, r5, pc}
 8004676:	bf00      	nop
 8004678:	200002e0 	.word	0x200002e0

0800467c <malloc>:
 800467c:	4b02      	ldr	r3, [pc, #8]	@ (8004688 <malloc+0xc>)
 800467e:	4601      	mov	r1, r0
 8004680:	6818      	ldr	r0, [r3, #0]
 8004682:	f000 b825 	b.w	80046d0 <_malloc_r>
 8004686:	bf00      	nop
 8004688:	20000018 	.word	0x20000018

0800468c <sbrk_aligned>:
 800468c:	b570      	push	{r4, r5, r6, lr}
 800468e:	4e0f      	ldr	r6, [pc, #60]	@ (80046cc <sbrk_aligned+0x40>)
 8004690:	460c      	mov	r4, r1
 8004692:	6831      	ldr	r1, [r6, #0]
 8004694:	4605      	mov	r5, r0
 8004696:	b911      	cbnz	r1, 800469e <sbrk_aligned+0x12>
 8004698:	f000 fca4 	bl	8004fe4 <_sbrk_r>
 800469c:	6030      	str	r0, [r6, #0]
 800469e:	4621      	mov	r1, r4
 80046a0:	4628      	mov	r0, r5
 80046a2:	f000 fc9f 	bl	8004fe4 <_sbrk_r>
 80046a6:	1c43      	adds	r3, r0, #1
 80046a8:	d103      	bne.n	80046b2 <sbrk_aligned+0x26>
 80046aa:	f04f 34ff 	mov.w	r4, #4294967295
 80046ae:	4620      	mov	r0, r4
 80046b0:	bd70      	pop	{r4, r5, r6, pc}
 80046b2:	1cc4      	adds	r4, r0, #3
 80046b4:	f024 0403 	bic.w	r4, r4, #3
 80046b8:	42a0      	cmp	r0, r4
 80046ba:	d0f8      	beq.n	80046ae <sbrk_aligned+0x22>
 80046bc:	1a21      	subs	r1, r4, r0
 80046be:	4628      	mov	r0, r5
 80046c0:	f000 fc90 	bl	8004fe4 <_sbrk_r>
 80046c4:	3001      	adds	r0, #1
 80046c6:	d1f2      	bne.n	80046ae <sbrk_aligned+0x22>
 80046c8:	e7ef      	b.n	80046aa <sbrk_aligned+0x1e>
 80046ca:	bf00      	nop
 80046cc:	200002dc 	.word	0x200002dc

080046d0 <_malloc_r>:
 80046d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046d4:	1ccd      	adds	r5, r1, #3
 80046d6:	f025 0503 	bic.w	r5, r5, #3
 80046da:	3508      	adds	r5, #8
 80046dc:	2d0c      	cmp	r5, #12
 80046de:	bf38      	it	cc
 80046e0:	250c      	movcc	r5, #12
 80046e2:	2d00      	cmp	r5, #0
 80046e4:	4606      	mov	r6, r0
 80046e6:	db01      	blt.n	80046ec <_malloc_r+0x1c>
 80046e8:	42a9      	cmp	r1, r5
 80046ea:	d904      	bls.n	80046f6 <_malloc_r+0x26>
 80046ec:	230c      	movs	r3, #12
 80046ee:	6033      	str	r3, [r6, #0]
 80046f0:	2000      	movs	r0, #0
 80046f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80047cc <_malloc_r+0xfc>
 80046fa:	f000 f869 	bl	80047d0 <__malloc_lock>
 80046fe:	f8d8 3000 	ldr.w	r3, [r8]
 8004702:	461c      	mov	r4, r3
 8004704:	bb44      	cbnz	r4, 8004758 <_malloc_r+0x88>
 8004706:	4629      	mov	r1, r5
 8004708:	4630      	mov	r0, r6
 800470a:	f7ff ffbf 	bl	800468c <sbrk_aligned>
 800470e:	1c43      	adds	r3, r0, #1
 8004710:	4604      	mov	r4, r0
 8004712:	d158      	bne.n	80047c6 <_malloc_r+0xf6>
 8004714:	f8d8 4000 	ldr.w	r4, [r8]
 8004718:	4627      	mov	r7, r4
 800471a:	2f00      	cmp	r7, #0
 800471c:	d143      	bne.n	80047a6 <_malloc_r+0xd6>
 800471e:	2c00      	cmp	r4, #0
 8004720:	d04b      	beq.n	80047ba <_malloc_r+0xea>
 8004722:	6823      	ldr	r3, [r4, #0]
 8004724:	4639      	mov	r1, r7
 8004726:	4630      	mov	r0, r6
 8004728:	eb04 0903 	add.w	r9, r4, r3
 800472c:	f000 fc5a 	bl	8004fe4 <_sbrk_r>
 8004730:	4581      	cmp	r9, r0
 8004732:	d142      	bne.n	80047ba <_malloc_r+0xea>
 8004734:	6821      	ldr	r1, [r4, #0]
 8004736:	1a6d      	subs	r5, r5, r1
 8004738:	4629      	mov	r1, r5
 800473a:	4630      	mov	r0, r6
 800473c:	f7ff ffa6 	bl	800468c <sbrk_aligned>
 8004740:	3001      	adds	r0, #1
 8004742:	d03a      	beq.n	80047ba <_malloc_r+0xea>
 8004744:	6823      	ldr	r3, [r4, #0]
 8004746:	442b      	add	r3, r5
 8004748:	6023      	str	r3, [r4, #0]
 800474a:	f8d8 3000 	ldr.w	r3, [r8]
 800474e:	685a      	ldr	r2, [r3, #4]
 8004750:	bb62      	cbnz	r2, 80047ac <_malloc_r+0xdc>
 8004752:	f8c8 7000 	str.w	r7, [r8]
 8004756:	e00f      	b.n	8004778 <_malloc_r+0xa8>
 8004758:	6822      	ldr	r2, [r4, #0]
 800475a:	1b52      	subs	r2, r2, r5
 800475c:	d420      	bmi.n	80047a0 <_malloc_r+0xd0>
 800475e:	2a0b      	cmp	r2, #11
 8004760:	d917      	bls.n	8004792 <_malloc_r+0xc2>
 8004762:	1961      	adds	r1, r4, r5
 8004764:	42a3      	cmp	r3, r4
 8004766:	6025      	str	r5, [r4, #0]
 8004768:	bf18      	it	ne
 800476a:	6059      	strne	r1, [r3, #4]
 800476c:	6863      	ldr	r3, [r4, #4]
 800476e:	bf08      	it	eq
 8004770:	f8c8 1000 	streq.w	r1, [r8]
 8004774:	5162      	str	r2, [r4, r5]
 8004776:	604b      	str	r3, [r1, #4]
 8004778:	4630      	mov	r0, r6
 800477a:	f000 f82f 	bl	80047dc <__malloc_unlock>
 800477e:	f104 000b 	add.w	r0, r4, #11
 8004782:	1d23      	adds	r3, r4, #4
 8004784:	f020 0007 	bic.w	r0, r0, #7
 8004788:	1ac2      	subs	r2, r0, r3
 800478a:	bf1c      	itt	ne
 800478c:	1a1b      	subne	r3, r3, r0
 800478e:	50a3      	strne	r3, [r4, r2]
 8004790:	e7af      	b.n	80046f2 <_malloc_r+0x22>
 8004792:	6862      	ldr	r2, [r4, #4]
 8004794:	42a3      	cmp	r3, r4
 8004796:	bf0c      	ite	eq
 8004798:	f8c8 2000 	streq.w	r2, [r8]
 800479c:	605a      	strne	r2, [r3, #4]
 800479e:	e7eb      	b.n	8004778 <_malloc_r+0xa8>
 80047a0:	4623      	mov	r3, r4
 80047a2:	6864      	ldr	r4, [r4, #4]
 80047a4:	e7ae      	b.n	8004704 <_malloc_r+0x34>
 80047a6:	463c      	mov	r4, r7
 80047a8:	687f      	ldr	r7, [r7, #4]
 80047aa:	e7b6      	b.n	800471a <_malloc_r+0x4a>
 80047ac:	461a      	mov	r2, r3
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	42a3      	cmp	r3, r4
 80047b2:	d1fb      	bne.n	80047ac <_malloc_r+0xdc>
 80047b4:	2300      	movs	r3, #0
 80047b6:	6053      	str	r3, [r2, #4]
 80047b8:	e7de      	b.n	8004778 <_malloc_r+0xa8>
 80047ba:	230c      	movs	r3, #12
 80047bc:	6033      	str	r3, [r6, #0]
 80047be:	4630      	mov	r0, r6
 80047c0:	f000 f80c 	bl	80047dc <__malloc_unlock>
 80047c4:	e794      	b.n	80046f0 <_malloc_r+0x20>
 80047c6:	6005      	str	r5, [r0, #0]
 80047c8:	e7d6      	b.n	8004778 <_malloc_r+0xa8>
 80047ca:	bf00      	nop
 80047cc:	200002e0 	.word	0x200002e0

080047d0 <__malloc_lock>:
 80047d0:	4801      	ldr	r0, [pc, #4]	@ (80047d8 <__malloc_lock+0x8>)
 80047d2:	f7ff bf06 	b.w	80045e2 <__retarget_lock_acquire_recursive>
 80047d6:	bf00      	nop
 80047d8:	200002d8 	.word	0x200002d8

080047dc <__malloc_unlock>:
 80047dc:	4801      	ldr	r0, [pc, #4]	@ (80047e4 <__malloc_unlock+0x8>)
 80047de:	f7ff bf01 	b.w	80045e4 <__retarget_lock_release_recursive>
 80047e2:	bf00      	nop
 80047e4:	200002d8 	.word	0x200002d8

080047e8 <__sfputc_r>:
 80047e8:	6893      	ldr	r3, [r2, #8]
 80047ea:	3b01      	subs	r3, #1
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	b410      	push	{r4}
 80047f0:	6093      	str	r3, [r2, #8]
 80047f2:	da08      	bge.n	8004806 <__sfputc_r+0x1e>
 80047f4:	6994      	ldr	r4, [r2, #24]
 80047f6:	42a3      	cmp	r3, r4
 80047f8:	db01      	blt.n	80047fe <__sfputc_r+0x16>
 80047fa:	290a      	cmp	r1, #10
 80047fc:	d103      	bne.n	8004806 <__sfputc_r+0x1e>
 80047fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004802:	f7ff bde0 	b.w	80043c6 <__swbuf_r>
 8004806:	6813      	ldr	r3, [r2, #0]
 8004808:	1c58      	adds	r0, r3, #1
 800480a:	6010      	str	r0, [r2, #0]
 800480c:	7019      	strb	r1, [r3, #0]
 800480e:	4608      	mov	r0, r1
 8004810:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004814:	4770      	bx	lr

08004816 <__sfputs_r>:
 8004816:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004818:	4606      	mov	r6, r0
 800481a:	460f      	mov	r7, r1
 800481c:	4614      	mov	r4, r2
 800481e:	18d5      	adds	r5, r2, r3
 8004820:	42ac      	cmp	r4, r5
 8004822:	d101      	bne.n	8004828 <__sfputs_r+0x12>
 8004824:	2000      	movs	r0, #0
 8004826:	e007      	b.n	8004838 <__sfputs_r+0x22>
 8004828:	f814 1b01 	ldrb.w	r1, [r4], #1
 800482c:	463a      	mov	r2, r7
 800482e:	4630      	mov	r0, r6
 8004830:	f7ff ffda 	bl	80047e8 <__sfputc_r>
 8004834:	1c43      	adds	r3, r0, #1
 8004836:	d1f3      	bne.n	8004820 <__sfputs_r+0xa>
 8004838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800483c <_vfiprintf_r>:
 800483c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004840:	460d      	mov	r5, r1
 8004842:	b09d      	sub	sp, #116	@ 0x74
 8004844:	4614      	mov	r4, r2
 8004846:	4698      	mov	r8, r3
 8004848:	4606      	mov	r6, r0
 800484a:	b118      	cbz	r0, 8004854 <_vfiprintf_r+0x18>
 800484c:	6a03      	ldr	r3, [r0, #32]
 800484e:	b90b      	cbnz	r3, 8004854 <_vfiprintf_r+0x18>
 8004850:	f7ff fc14 	bl	800407c <__sinit>
 8004854:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004856:	07d9      	lsls	r1, r3, #31
 8004858:	d405      	bmi.n	8004866 <_vfiprintf_r+0x2a>
 800485a:	89ab      	ldrh	r3, [r5, #12]
 800485c:	059a      	lsls	r2, r3, #22
 800485e:	d402      	bmi.n	8004866 <_vfiprintf_r+0x2a>
 8004860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004862:	f7ff febe 	bl	80045e2 <__retarget_lock_acquire_recursive>
 8004866:	89ab      	ldrh	r3, [r5, #12]
 8004868:	071b      	lsls	r3, r3, #28
 800486a:	d501      	bpl.n	8004870 <_vfiprintf_r+0x34>
 800486c:	692b      	ldr	r3, [r5, #16]
 800486e:	b99b      	cbnz	r3, 8004898 <_vfiprintf_r+0x5c>
 8004870:	4629      	mov	r1, r5
 8004872:	4630      	mov	r0, r6
 8004874:	f7ff fde6 	bl	8004444 <__swsetup_r>
 8004878:	b170      	cbz	r0, 8004898 <_vfiprintf_r+0x5c>
 800487a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800487c:	07dc      	lsls	r4, r3, #31
 800487e:	d504      	bpl.n	800488a <_vfiprintf_r+0x4e>
 8004880:	f04f 30ff 	mov.w	r0, #4294967295
 8004884:	b01d      	add	sp, #116	@ 0x74
 8004886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800488a:	89ab      	ldrh	r3, [r5, #12]
 800488c:	0598      	lsls	r0, r3, #22
 800488e:	d4f7      	bmi.n	8004880 <_vfiprintf_r+0x44>
 8004890:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004892:	f7ff fea7 	bl	80045e4 <__retarget_lock_release_recursive>
 8004896:	e7f3      	b.n	8004880 <_vfiprintf_r+0x44>
 8004898:	2300      	movs	r3, #0
 800489a:	9309      	str	r3, [sp, #36]	@ 0x24
 800489c:	2320      	movs	r3, #32
 800489e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80048a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80048a6:	2330      	movs	r3, #48	@ 0x30
 80048a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004a58 <_vfiprintf_r+0x21c>
 80048ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80048b0:	f04f 0901 	mov.w	r9, #1
 80048b4:	4623      	mov	r3, r4
 80048b6:	469a      	mov	sl, r3
 80048b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048bc:	b10a      	cbz	r2, 80048c2 <_vfiprintf_r+0x86>
 80048be:	2a25      	cmp	r2, #37	@ 0x25
 80048c0:	d1f9      	bne.n	80048b6 <_vfiprintf_r+0x7a>
 80048c2:	ebba 0b04 	subs.w	fp, sl, r4
 80048c6:	d00b      	beq.n	80048e0 <_vfiprintf_r+0xa4>
 80048c8:	465b      	mov	r3, fp
 80048ca:	4622      	mov	r2, r4
 80048cc:	4629      	mov	r1, r5
 80048ce:	4630      	mov	r0, r6
 80048d0:	f7ff ffa1 	bl	8004816 <__sfputs_r>
 80048d4:	3001      	adds	r0, #1
 80048d6:	f000 80a7 	beq.w	8004a28 <_vfiprintf_r+0x1ec>
 80048da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80048dc:	445a      	add	r2, fp
 80048de:	9209      	str	r2, [sp, #36]	@ 0x24
 80048e0:	f89a 3000 	ldrb.w	r3, [sl]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 809f 	beq.w	8004a28 <_vfiprintf_r+0x1ec>
 80048ea:	2300      	movs	r3, #0
 80048ec:	f04f 32ff 	mov.w	r2, #4294967295
 80048f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048f4:	f10a 0a01 	add.w	sl, sl, #1
 80048f8:	9304      	str	r3, [sp, #16]
 80048fa:	9307      	str	r3, [sp, #28]
 80048fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004900:	931a      	str	r3, [sp, #104]	@ 0x68
 8004902:	4654      	mov	r4, sl
 8004904:	2205      	movs	r2, #5
 8004906:	f814 1b01 	ldrb.w	r1, [r4], #1
 800490a:	4853      	ldr	r0, [pc, #332]	@ (8004a58 <_vfiprintf_r+0x21c>)
 800490c:	f7fb fc80 	bl	8000210 <memchr>
 8004910:	9a04      	ldr	r2, [sp, #16]
 8004912:	b9d8      	cbnz	r0, 800494c <_vfiprintf_r+0x110>
 8004914:	06d1      	lsls	r1, r2, #27
 8004916:	bf44      	itt	mi
 8004918:	2320      	movmi	r3, #32
 800491a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800491e:	0713      	lsls	r3, r2, #28
 8004920:	bf44      	itt	mi
 8004922:	232b      	movmi	r3, #43	@ 0x2b
 8004924:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004928:	f89a 3000 	ldrb.w	r3, [sl]
 800492c:	2b2a      	cmp	r3, #42	@ 0x2a
 800492e:	d015      	beq.n	800495c <_vfiprintf_r+0x120>
 8004930:	9a07      	ldr	r2, [sp, #28]
 8004932:	4654      	mov	r4, sl
 8004934:	2000      	movs	r0, #0
 8004936:	f04f 0c0a 	mov.w	ip, #10
 800493a:	4621      	mov	r1, r4
 800493c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004940:	3b30      	subs	r3, #48	@ 0x30
 8004942:	2b09      	cmp	r3, #9
 8004944:	d94b      	bls.n	80049de <_vfiprintf_r+0x1a2>
 8004946:	b1b0      	cbz	r0, 8004976 <_vfiprintf_r+0x13a>
 8004948:	9207      	str	r2, [sp, #28]
 800494a:	e014      	b.n	8004976 <_vfiprintf_r+0x13a>
 800494c:	eba0 0308 	sub.w	r3, r0, r8
 8004950:	fa09 f303 	lsl.w	r3, r9, r3
 8004954:	4313      	orrs	r3, r2
 8004956:	9304      	str	r3, [sp, #16]
 8004958:	46a2      	mov	sl, r4
 800495a:	e7d2      	b.n	8004902 <_vfiprintf_r+0xc6>
 800495c:	9b03      	ldr	r3, [sp, #12]
 800495e:	1d19      	adds	r1, r3, #4
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	9103      	str	r1, [sp, #12]
 8004964:	2b00      	cmp	r3, #0
 8004966:	bfbb      	ittet	lt
 8004968:	425b      	neglt	r3, r3
 800496a:	f042 0202 	orrlt.w	r2, r2, #2
 800496e:	9307      	strge	r3, [sp, #28]
 8004970:	9307      	strlt	r3, [sp, #28]
 8004972:	bfb8      	it	lt
 8004974:	9204      	strlt	r2, [sp, #16]
 8004976:	7823      	ldrb	r3, [r4, #0]
 8004978:	2b2e      	cmp	r3, #46	@ 0x2e
 800497a:	d10a      	bne.n	8004992 <_vfiprintf_r+0x156>
 800497c:	7863      	ldrb	r3, [r4, #1]
 800497e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004980:	d132      	bne.n	80049e8 <_vfiprintf_r+0x1ac>
 8004982:	9b03      	ldr	r3, [sp, #12]
 8004984:	1d1a      	adds	r2, r3, #4
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	9203      	str	r2, [sp, #12]
 800498a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800498e:	3402      	adds	r4, #2
 8004990:	9305      	str	r3, [sp, #20]
 8004992:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004a68 <_vfiprintf_r+0x22c>
 8004996:	7821      	ldrb	r1, [r4, #0]
 8004998:	2203      	movs	r2, #3
 800499a:	4650      	mov	r0, sl
 800499c:	f7fb fc38 	bl	8000210 <memchr>
 80049a0:	b138      	cbz	r0, 80049b2 <_vfiprintf_r+0x176>
 80049a2:	9b04      	ldr	r3, [sp, #16]
 80049a4:	eba0 000a 	sub.w	r0, r0, sl
 80049a8:	2240      	movs	r2, #64	@ 0x40
 80049aa:	4082      	lsls	r2, r0
 80049ac:	4313      	orrs	r3, r2
 80049ae:	3401      	adds	r4, #1
 80049b0:	9304      	str	r3, [sp, #16]
 80049b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049b6:	4829      	ldr	r0, [pc, #164]	@ (8004a5c <_vfiprintf_r+0x220>)
 80049b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80049bc:	2206      	movs	r2, #6
 80049be:	f7fb fc27 	bl	8000210 <memchr>
 80049c2:	2800      	cmp	r0, #0
 80049c4:	d03f      	beq.n	8004a46 <_vfiprintf_r+0x20a>
 80049c6:	4b26      	ldr	r3, [pc, #152]	@ (8004a60 <_vfiprintf_r+0x224>)
 80049c8:	bb1b      	cbnz	r3, 8004a12 <_vfiprintf_r+0x1d6>
 80049ca:	9b03      	ldr	r3, [sp, #12]
 80049cc:	3307      	adds	r3, #7
 80049ce:	f023 0307 	bic.w	r3, r3, #7
 80049d2:	3308      	adds	r3, #8
 80049d4:	9303      	str	r3, [sp, #12]
 80049d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049d8:	443b      	add	r3, r7
 80049da:	9309      	str	r3, [sp, #36]	@ 0x24
 80049dc:	e76a      	b.n	80048b4 <_vfiprintf_r+0x78>
 80049de:	fb0c 3202 	mla	r2, ip, r2, r3
 80049e2:	460c      	mov	r4, r1
 80049e4:	2001      	movs	r0, #1
 80049e6:	e7a8      	b.n	800493a <_vfiprintf_r+0xfe>
 80049e8:	2300      	movs	r3, #0
 80049ea:	3401      	adds	r4, #1
 80049ec:	9305      	str	r3, [sp, #20]
 80049ee:	4619      	mov	r1, r3
 80049f0:	f04f 0c0a 	mov.w	ip, #10
 80049f4:	4620      	mov	r0, r4
 80049f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049fa:	3a30      	subs	r2, #48	@ 0x30
 80049fc:	2a09      	cmp	r2, #9
 80049fe:	d903      	bls.n	8004a08 <_vfiprintf_r+0x1cc>
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d0c6      	beq.n	8004992 <_vfiprintf_r+0x156>
 8004a04:	9105      	str	r1, [sp, #20]
 8004a06:	e7c4      	b.n	8004992 <_vfiprintf_r+0x156>
 8004a08:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a0c:	4604      	mov	r4, r0
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e7f0      	b.n	80049f4 <_vfiprintf_r+0x1b8>
 8004a12:	ab03      	add	r3, sp, #12
 8004a14:	9300      	str	r3, [sp, #0]
 8004a16:	462a      	mov	r2, r5
 8004a18:	4b12      	ldr	r3, [pc, #72]	@ (8004a64 <_vfiprintf_r+0x228>)
 8004a1a:	a904      	add	r1, sp, #16
 8004a1c:	4630      	mov	r0, r6
 8004a1e:	f3af 8000 	nop.w
 8004a22:	4607      	mov	r7, r0
 8004a24:	1c78      	adds	r0, r7, #1
 8004a26:	d1d6      	bne.n	80049d6 <_vfiprintf_r+0x19a>
 8004a28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a2a:	07d9      	lsls	r1, r3, #31
 8004a2c:	d405      	bmi.n	8004a3a <_vfiprintf_r+0x1fe>
 8004a2e:	89ab      	ldrh	r3, [r5, #12]
 8004a30:	059a      	lsls	r2, r3, #22
 8004a32:	d402      	bmi.n	8004a3a <_vfiprintf_r+0x1fe>
 8004a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a36:	f7ff fdd5 	bl	80045e4 <__retarget_lock_release_recursive>
 8004a3a:	89ab      	ldrh	r3, [r5, #12]
 8004a3c:	065b      	lsls	r3, r3, #25
 8004a3e:	f53f af1f 	bmi.w	8004880 <_vfiprintf_r+0x44>
 8004a42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a44:	e71e      	b.n	8004884 <_vfiprintf_r+0x48>
 8004a46:	ab03      	add	r3, sp, #12
 8004a48:	9300      	str	r3, [sp, #0]
 8004a4a:	462a      	mov	r2, r5
 8004a4c:	4b05      	ldr	r3, [pc, #20]	@ (8004a64 <_vfiprintf_r+0x228>)
 8004a4e:	a904      	add	r1, sp, #16
 8004a50:	4630      	mov	r0, r6
 8004a52:	f000 f879 	bl	8004b48 <_printf_i>
 8004a56:	e7e4      	b.n	8004a22 <_vfiprintf_r+0x1e6>
 8004a58:	080051f0 	.word	0x080051f0
 8004a5c:	080051fa 	.word	0x080051fa
 8004a60:	00000000 	.word	0x00000000
 8004a64:	08004817 	.word	0x08004817
 8004a68:	080051f6 	.word	0x080051f6

08004a6c <_printf_common>:
 8004a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a70:	4616      	mov	r6, r2
 8004a72:	4698      	mov	r8, r3
 8004a74:	688a      	ldr	r2, [r1, #8]
 8004a76:	690b      	ldr	r3, [r1, #16]
 8004a78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	bfb8      	it	lt
 8004a80:	4613      	movlt	r3, r2
 8004a82:	6033      	str	r3, [r6, #0]
 8004a84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a88:	4607      	mov	r7, r0
 8004a8a:	460c      	mov	r4, r1
 8004a8c:	b10a      	cbz	r2, 8004a92 <_printf_common+0x26>
 8004a8e:	3301      	adds	r3, #1
 8004a90:	6033      	str	r3, [r6, #0]
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	0699      	lsls	r1, r3, #26
 8004a96:	bf42      	ittt	mi
 8004a98:	6833      	ldrmi	r3, [r6, #0]
 8004a9a:	3302      	addmi	r3, #2
 8004a9c:	6033      	strmi	r3, [r6, #0]
 8004a9e:	6825      	ldr	r5, [r4, #0]
 8004aa0:	f015 0506 	ands.w	r5, r5, #6
 8004aa4:	d106      	bne.n	8004ab4 <_printf_common+0x48>
 8004aa6:	f104 0a19 	add.w	sl, r4, #25
 8004aaa:	68e3      	ldr	r3, [r4, #12]
 8004aac:	6832      	ldr	r2, [r6, #0]
 8004aae:	1a9b      	subs	r3, r3, r2
 8004ab0:	42ab      	cmp	r3, r5
 8004ab2:	dc26      	bgt.n	8004b02 <_printf_common+0x96>
 8004ab4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ab8:	6822      	ldr	r2, [r4, #0]
 8004aba:	3b00      	subs	r3, #0
 8004abc:	bf18      	it	ne
 8004abe:	2301      	movne	r3, #1
 8004ac0:	0692      	lsls	r2, r2, #26
 8004ac2:	d42b      	bmi.n	8004b1c <_printf_common+0xb0>
 8004ac4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ac8:	4641      	mov	r1, r8
 8004aca:	4638      	mov	r0, r7
 8004acc:	47c8      	blx	r9
 8004ace:	3001      	adds	r0, #1
 8004ad0:	d01e      	beq.n	8004b10 <_printf_common+0xa4>
 8004ad2:	6823      	ldr	r3, [r4, #0]
 8004ad4:	6922      	ldr	r2, [r4, #16]
 8004ad6:	f003 0306 	and.w	r3, r3, #6
 8004ada:	2b04      	cmp	r3, #4
 8004adc:	bf02      	ittt	eq
 8004ade:	68e5      	ldreq	r5, [r4, #12]
 8004ae0:	6833      	ldreq	r3, [r6, #0]
 8004ae2:	1aed      	subeq	r5, r5, r3
 8004ae4:	68a3      	ldr	r3, [r4, #8]
 8004ae6:	bf0c      	ite	eq
 8004ae8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004aec:	2500      	movne	r5, #0
 8004aee:	4293      	cmp	r3, r2
 8004af0:	bfc4      	itt	gt
 8004af2:	1a9b      	subgt	r3, r3, r2
 8004af4:	18ed      	addgt	r5, r5, r3
 8004af6:	2600      	movs	r6, #0
 8004af8:	341a      	adds	r4, #26
 8004afa:	42b5      	cmp	r5, r6
 8004afc:	d11a      	bne.n	8004b34 <_printf_common+0xc8>
 8004afe:	2000      	movs	r0, #0
 8004b00:	e008      	b.n	8004b14 <_printf_common+0xa8>
 8004b02:	2301      	movs	r3, #1
 8004b04:	4652      	mov	r2, sl
 8004b06:	4641      	mov	r1, r8
 8004b08:	4638      	mov	r0, r7
 8004b0a:	47c8      	blx	r9
 8004b0c:	3001      	adds	r0, #1
 8004b0e:	d103      	bne.n	8004b18 <_printf_common+0xac>
 8004b10:	f04f 30ff 	mov.w	r0, #4294967295
 8004b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b18:	3501      	adds	r5, #1
 8004b1a:	e7c6      	b.n	8004aaa <_printf_common+0x3e>
 8004b1c:	18e1      	adds	r1, r4, r3
 8004b1e:	1c5a      	adds	r2, r3, #1
 8004b20:	2030      	movs	r0, #48	@ 0x30
 8004b22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b26:	4422      	add	r2, r4
 8004b28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b30:	3302      	adds	r3, #2
 8004b32:	e7c7      	b.n	8004ac4 <_printf_common+0x58>
 8004b34:	2301      	movs	r3, #1
 8004b36:	4622      	mov	r2, r4
 8004b38:	4641      	mov	r1, r8
 8004b3a:	4638      	mov	r0, r7
 8004b3c:	47c8      	blx	r9
 8004b3e:	3001      	adds	r0, #1
 8004b40:	d0e6      	beq.n	8004b10 <_printf_common+0xa4>
 8004b42:	3601      	adds	r6, #1
 8004b44:	e7d9      	b.n	8004afa <_printf_common+0x8e>
	...

08004b48 <_printf_i>:
 8004b48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b4c:	7e0f      	ldrb	r7, [r1, #24]
 8004b4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004b50:	2f78      	cmp	r7, #120	@ 0x78
 8004b52:	4691      	mov	r9, r2
 8004b54:	4680      	mov	r8, r0
 8004b56:	460c      	mov	r4, r1
 8004b58:	469a      	mov	sl, r3
 8004b5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004b5e:	d807      	bhi.n	8004b70 <_printf_i+0x28>
 8004b60:	2f62      	cmp	r7, #98	@ 0x62
 8004b62:	d80a      	bhi.n	8004b7a <_printf_i+0x32>
 8004b64:	2f00      	cmp	r7, #0
 8004b66:	f000 80d1 	beq.w	8004d0c <_printf_i+0x1c4>
 8004b6a:	2f58      	cmp	r7, #88	@ 0x58
 8004b6c:	f000 80b8 	beq.w	8004ce0 <_printf_i+0x198>
 8004b70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004b78:	e03a      	b.n	8004bf0 <_printf_i+0xa8>
 8004b7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b7e:	2b15      	cmp	r3, #21
 8004b80:	d8f6      	bhi.n	8004b70 <_printf_i+0x28>
 8004b82:	a101      	add	r1, pc, #4	@ (adr r1, 8004b88 <_printf_i+0x40>)
 8004b84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b88:	08004be1 	.word	0x08004be1
 8004b8c:	08004bf5 	.word	0x08004bf5
 8004b90:	08004b71 	.word	0x08004b71
 8004b94:	08004b71 	.word	0x08004b71
 8004b98:	08004b71 	.word	0x08004b71
 8004b9c:	08004b71 	.word	0x08004b71
 8004ba0:	08004bf5 	.word	0x08004bf5
 8004ba4:	08004b71 	.word	0x08004b71
 8004ba8:	08004b71 	.word	0x08004b71
 8004bac:	08004b71 	.word	0x08004b71
 8004bb0:	08004b71 	.word	0x08004b71
 8004bb4:	08004cf3 	.word	0x08004cf3
 8004bb8:	08004c1f 	.word	0x08004c1f
 8004bbc:	08004cad 	.word	0x08004cad
 8004bc0:	08004b71 	.word	0x08004b71
 8004bc4:	08004b71 	.word	0x08004b71
 8004bc8:	08004d15 	.word	0x08004d15
 8004bcc:	08004b71 	.word	0x08004b71
 8004bd0:	08004c1f 	.word	0x08004c1f
 8004bd4:	08004b71 	.word	0x08004b71
 8004bd8:	08004b71 	.word	0x08004b71
 8004bdc:	08004cb5 	.word	0x08004cb5
 8004be0:	6833      	ldr	r3, [r6, #0]
 8004be2:	1d1a      	adds	r2, r3, #4
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6032      	str	r2, [r6, #0]
 8004be8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004bec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e09c      	b.n	8004d2e <_printf_i+0x1e6>
 8004bf4:	6833      	ldr	r3, [r6, #0]
 8004bf6:	6820      	ldr	r0, [r4, #0]
 8004bf8:	1d19      	adds	r1, r3, #4
 8004bfa:	6031      	str	r1, [r6, #0]
 8004bfc:	0606      	lsls	r6, r0, #24
 8004bfe:	d501      	bpl.n	8004c04 <_printf_i+0xbc>
 8004c00:	681d      	ldr	r5, [r3, #0]
 8004c02:	e003      	b.n	8004c0c <_printf_i+0xc4>
 8004c04:	0645      	lsls	r5, r0, #25
 8004c06:	d5fb      	bpl.n	8004c00 <_printf_i+0xb8>
 8004c08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c0c:	2d00      	cmp	r5, #0
 8004c0e:	da03      	bge.n	8004c18 <_printf_i+0xd0>
 8004c10:	232d      	movs	r3, #45	@ 0x2d
 8004c12:	426d      	negs	r5, r5
 8004c14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c18:	4858      	ldr	r0, [pc, #352]	@ (8004d7c <_printf_i+0x234>)
 8004c1a:	230a      	movs	r3, #10
 8004c1c:	e011      	b.n	8004c42 <_printf_i+0xfa>
 8004c1e:	6821      	ldr	r1, [r4, #0]
 8004c20:	6833      	ldr	r3, [r6, #0]
 8004c22:	0608      	lsls	r0, r1, #24
 8004c24:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c28:	d402      	bmi.n	8004c30 <_printf_i+0xe8>
 8004c2a:	0649      	lsls	r1, r1, #25
 8004c2c:	bf48      	it	mi
 8004c2e:	b2ad      	uxthmi	r5, r5
 8004c30:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c32:	4852      	ldr	r0, [pc, #328]	@ (8004d7c <_printf_i+0x234>)
 8004c34:	6033      	str	r3, [r6, #0]
 8004c36:	bf14      	ite	ne
 8004c38:	230a      	movne	r3, #10
 8004c3a:	2308      	moveq	r3, #8
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c42:	6866      	ldr	r6, [r4, #4]
 8004c44:	60a6      	str	r6, [r4, #8]
 8004c46:	2e00      	cmp	r6, #0
 8004c48:	db05      	blt.n	8004c56 <_printf_i+0x10e>
 8004c4a:	6821      	ldr	r1, [r4, #0]
 8004c4c:	432e      	orrs	r6, r5
 8004c4e:	f021 0104 	bic.w	r1, r1, #4
 8004c52:	6021      	str	r1, [r4, #0]
 8004c54:	d04b      	beq.n	8004cee <_printf_i+0x1a6>
 8004c56:	4616      	mov	r6, r2
 8004c58:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c5c:	fb03 5711 	mls	r7, r3, r1, r5
 8004c60:	5dc7      	ldrb	r7, [r0, r7]
 8004c62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c66:	462f      	mov	r7, r5
 8004c68:	42bb      	cmp	r3, r7
 8004c6a:	460d      	mov	r5, r1
 8004c6c:	d9f4      	bls.n	8004c58 <_printf_i+0x110>
 8004c6e:	2b08      	cmp	r3, #8
 8004c70:	d10b      	bne.n	8004c8a <_printf_i+0x142>
 8004c72:	6823      	ldr	r3, [r4, #0]
 8004c74:	07df      	lsls	r7, r3, #31
 8004c76:	d508      	bpl.n	8004c8a <_printf_i+0x142>
 8004c78:	6923      	ldr	r3, [r4, #16]
 8004c7a:	6861      	ldr	r1, [r4, #4]
 8004c7c:	4299      	cmp	r1, r3
 8004c7e:	bfde      	ittt	le
 8004c80:	2330      	movle	r3, #48	@ 0x30
 8004c82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004c8a:	1b92      	subs	r2, r2, r6
 8004c8c:	6122      	str	r2, [r4, #16]
 8004c8e:	f8cd a000 	str.w	sl, [sp]
 8004c92:	464b      	mov	r3, r9
 8004c94:	aa03      	add	r2, sp, #12
 8004c96:	4621      	mov	r1, r4
 8004c98:	4640      	mov	r0, r8
 8004c9a:	f7ff fee7 	bl	8004a6c <_printf_common>
 8004c9e:	3001      	adds	r0, #1
 8004ca0:	d14a      	bne.n	8004d38 <_printf_i+0x1f0>
 8004ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ca6:	b004      	add	sp, #16
 8004ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cac:	6823      	ldr	r3, [r4, #0]
 8004cae:	f043 0320 	orr.w	r3, r3, #32
 8004cb2:	6023      	str	r3, [r4, #0]
 8004cb4:	4832      	ldr	r0, [pc, #200]	@ (8004d80 <_printf_i+0x238>)
 8004cb6:	2778      	movs	r7, #120	@ 0x78
 8004cb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004cbc:	6823      	ldr	r3, [r4, #0]
 8004cbe:	6831      	ldr	r1, [r6, #0]
 8004cc0:	061f      	lsls	r7, r3, #24
 8004cc2:	f851 5b04 	ldr.w	r5, [r1], #4
 8004cc6:	d402      	bmi.n	8004cce <_printf_i+0x186>
 8004cc8:	065f      	lsls	r7, r3, #25
 8004cca:	bf48      	it	mi
 8004ccc:	b2ad      	uxthmi	r5, r5
 8004cce:	6031      	str	r1, [r6, #0]
 8004cd0:	07d9      	lsls	r1, r3, #31
 8004cd2:	bf44      	itt	mi
 8004cd4:	f043 0320 	orrmi.w	r3, r3, #32
 8004cd8:	6023      	strmi	r3, [r4, #0]
 8004cda:	b11d      	cbz	r5, 8004ce4 <_printf_i+0x19c>
 8004cdc:	2310      	movs	r3, #16
 8004cde:	e7ad      	b.n	8004c3c <_printf_i+0xf4>
 8004ce0:	4826      	ldr	r0, [pc, #152]	@ (8004d7c <_printf_i+0x234>)
 8004ce2:	e7e9      	b.n	8004cb8 <_printf_i+0x170>
 8004ce4:	6823      	ldr	r3, [r4, #0]
 8004ce6:	f023 0320 	bic.w	r3, r3, #32
 8004cea:	6023      	str	r3, [r4, #0]
 8004cec:	e7f6      	b.n	8004cdc <_printf_i+0x194>
 8004cee:	4616      	mov	r6, r2
 8004cf0:	e7bd      	b.n	8004c6e <_printf_i+0x126>
 8004cf2:	6833      	ldr	r3, [r6, #0]
 8004cf4:	6825      	ldr	r5, [r4, #0]
 8004cf6:	6961      	ldr	r1, [r4, #20]
 8004cf8:	1d18      	adds	r0, r3, #4
 8004cfa:	6030      	str	r0, [r6, #0]
 8004cfc:	062e      	lsls	r6, r5, #24
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	d501      	bpl.n	8004d06 <_printf_i+0x1be>
 8004d02:	6019      	str	r1, [r3, #0]
 8004d04:	e002      	b.n	8004d0c <_printf_i+0x1c4>
 8004d06:	0668      	lsls	r0, r5, #25
 8004d08:	d5fb      	bpl.n	8004d02 <_printf_i+0x1ba>
 8004d0a:	8019      	strh	r1, [r3, #0]
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	6123      	str	r3, [r4, #16]
 8004d10:	4616      	mov	r6, r2
 8004d12:	e7bc      	b.n	8004c8e <_printf_i+0x146>
 8004d14:	6833      	ldr	r3, [r6, #0]
 8004d16:	1d1a      	adds	r2, r3, #4
 8004d18:	6032      	str	r2, [r6, #0]
 8004d1a:	681e      	ldr	r6, [r3, #0]
 8004d1c:	6862      	ldr	r2, [r4, #4]
 8004d1e:	2100      	movs	r1, #0
 8004d20:	4630      	mov	r0, r6
 8004d22:	f7fb fa75 	bl	8000210 <memchr>
 8004d26:	b108      	cbz	r0, 8004d2c <_printf_i+0x1e4>
 8004d28:	1b80      	subs	r0, r0, r6
 8004d2a:	6060      	str	r0, [r4, #4]
 8004d2c:	6863      	ldr	r3, [r4, #4]
 8004d2e:	6123      	str	r3, [r4, #16]
 8004d30:	2300      	movs	r3, #0
 8004d32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d36:	e7aa      	b.n	8004c8e <_printf_i+0x146>
 8004d38:	6923      	ldr	r3, [r4, #16]
 8004d3a:	4632      	mov	r2, r6
 8004d3c:	4649      	mov	r1, r9
 8004d3e:	4640      	mov	r0, r8
 8004d40:	47d0      	blx	sl
 8004d42:	3001      	adds	r0, #1
 8004d44:	d0ad      	beq.n	8004ca2 <_printf_i+0x15a>
 8004d46:	6823      	ldr	r3, [r4, #0]
 8004d48:	079b      	lsls	r3, r3, #30
 8004d4a:	d413      	bmi.n	8004d74 <_printf_i+0x22c>
 8004d4c:	68e0      	ldr	r0, [r4, #12]
 8004d4e:	9b03      	ldr	r3, [sp, #12]
 8004d50:	4298      	cmp	r0, r3
 8004d52:	bfb8      	it	lt
 8004d54:	4618      	movlt	r0, r3
 8004d56:	e7a6      	b.n	8004ca6 <_printf_i+0x15e>
 8004d58:	2301      	movs	r3, #1
 8004d5a:	4632      	mov	r2, r6
 8004d5c:	4649      	mov	r1, r9
 8004d5e:	4640      	mov	r0, r8
 8004d60:	47d0      	blx	sl
 8004d62:	3001      	adds	r0, #1
 8004d64:	d09d      	beq.n	8004ca2 <_printf_i+0x15a>
 8004d66:	3501      	adds	r5, #1
 8004d68:	68e3      	ldr	r3, [r4, #12]
 8004d6a:	9903      	ldr	r1, [sp, #12]
 8004d6c:	1a5b      	subs	r3, r3, r1
 8004d6e:	42ab      	cmp	r3, r5
 8004d70:	dcf2      	bgt.n	8004d58 <_printf_i+0x210>
 8004d72:	e7eb      	b.n	8004d4c <_printf_i+0x204>
 8004d74:	2500      	movs	r5, #0
 8004d76:	f104 0619 	add.w	r6, r4, #25
 8004d7a:	e7f5      	b.n	8004d68 <_printf_i+0x220>
 8004d7c:	08005201 	.word	0x08005201
 8004d80:	08005212 	.word	0x08005212

08004d84 <__sflush_r>:
 8004d84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d8c:	0716      	lsls	r6, r2, #28
 8004d8e:	4605      	mov	r5, r0
 8004d90:	460c      	mov	r4, r1
 8004d92:	d454      	bmi.n	8004e3e <__sflush_r+0xba>
 8004d94:	684b      	ldr	r3, [r1, #4]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	dc02      	bgt.n	8004da0 <__sflush_r+0x1c>
 8004d9a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	dd48      	ble.n	8004e32 <__sflush_r+0xae>
 8004da0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004da2:	2e00      	cmp	r6, #0
 8004da4:	d045      	beq.n	8004e32 <__sflush_r+0xae>
 8004da6:	2300      	movs	r3, #0
 8004da8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004dac:	682f      	ldr	r7, [r5, #0]
 8004dae:	6a21      	ldr	r1, [r4, #32]
 8004db0:	602b      	str	r3, [r5, #0]
 8004db2:	d030      	beq.n	8004e16 <__sflush_r+0x92>
 8004db4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004db6:	89a3      	ldrh	r3, [r4, #12]
 8004db8:	0759      	lsls	r1, r3, #29
 8004dba:	d505      	bpl.n	8004dc8 <__sflush_r+0x44>
 8004dbc:	6863      	ldr	r3, [r4, #4]
 8004dbe:	1ad2      	subs	r2, r2, r3
 8004dc0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004dc2:	b10b      	cbz	r3, 8004dc8 <__sflush_r+0x44>
 8004dc4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004dc6:	1ad2      	subs	r2, r2, r3
 8004dc8:	2300      	movs	r3, #0
 8004dca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004dcc:	6a21      	ldr	r1, [r4, #32]
 8004dce:	4628      	mov	r0, r5
 8004dd0:	47b0      	blx	r6
 8004dd2:	1c43      	adds	r3, r0, #1
 8004dd4:	89a3      	ldrh	r3, [r4, #12]
 8004dd6:	d106      	bne.n	8004de6 <__sflush_r+0x62>
 8004dd8:	6829      	ldr	r1, [r5, #0]
 8004dda:	291d      	cmp	r1, #29
 8004ddc:	d82b      	bhi.n	8004e36 <__sflush_r+0xb2>
 8004dde:	4a2a      	ldr	r2, [pc, #168]	@ (8004e88 <__sflush_r+0x104>)
 8004de0:	40ca      	lsrs	r2, r1
 8004de2:	07d6      	lsls	r6, r2, #31
 8004de4:	d527      	bpl.n	8004e36 <__sflush_r+0xb2>
 8004de6:	2200      	movs	r2, #0
 8004de8:	6062      	str	r2, [r4, #4]
 8004dea:	04d9      	lsls	r1, r3, #19
 8004dec:	6922      	ldr	r2, [r4, #16]
 8004dee:	6022      	str	r2, [r4, #0]
 8004df0:	d504      	bpl.n	8004dfc <__sflush_r+0x78>
 8004df2:	1c42      	adds	r2, r0, #1
 8004df4:	d101      	bne.n	8004dfa <__sflush_r+0x76>
 8004df6:	682b      	ldr	r3, [r5, #0]
 8004df8:	b903      	cbnz	r3, 8004dfc <__sflush_r+0x78>
 8004dfa:	6560      	str	r0, [r4, #84]	@ 0x54
 8004dfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004dfe:	602f      	str	r7, [r5, #0]
 8004e00:	b1b9      	cbz	r1, 8004e32 <__sflush_r+0xae>
 8004e02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004e06:	4299      	cmp	r1, r3
 8004e08:	d002      	beq.n	8004e10 <__sflush_r+0x8c>
 8004e0a:	4628      	mov	r0, r5
 8004e0c:	f7ff fbec 	bl	80045e8 <_free_r>
 8004e10:	2300      	movs	r3, #0
 8004e12:	6363      	str	r3, [r4, #52]	@ 0x34
 8004e14:	e00d      	b.n	8004e32 <__sflush_r+0xae>
 8004e16:	2301      	movs	r3, #1
 8004e18:	4628      	mov	r0, r5
 8004e1a:	47b0      	blx	r6
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	1c50      	adds	r0, r2, #1
 8004e20:	d1c9      	bne.n	8004db6 <__sflush_r+0x32>
 8004e22:	682b      	ldr	r3, [r5, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d0c6      	beq.n	8004db6 <__sflush_r+0x32>
 8004e28:	2b1d      	cmp	r3, #29
 8004e2a:	d001      	beq.n	8004e30 <__sflush_r+0xac>
 8004e2c:	2b16      	cmp	r3, #22
 8004e2e:	d11e      	bne.n	8004e6e <__sflush_r+0xea>
 8004e30:	602f      	str	r7, [r5, #0]
 8004e32:	2000      	movs	r0, #0
 8004e34:	e022      	b.n	8004e7c <__sflush_r+0xf8>
 8004e36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e3a:	b21b      	sxth	r3, r3
 8004e3c:	e01b      	b.n	8004e76 <__sflush_r+0xf2>
 8004e3e:	690f      	ldr	r7, [r1, #16]
 8004e40:	2f00      	cmp	r7, #0
 8004e42:	d0f6      	beq.n	8004e32 <__sflush_r+0xae>
 8004e44:	0793      	lsls	r3, r2, #30
 8004e46:	680e      	ldr	r6, [r1, #0]
 8004e48:	bf08      	it	eq
 8004e4a:	694b      	ldreq	r3, [r1, #20]
 8004e4c:	600f      	str	r7, [r1, #0]
 8004e4e:	bf18      	it	ne
 8004e50:	2300      	movne	r3, #0
 8004e52:	eba6 0807 	sub.w	r8, r6, r7
 8004e56:	608b      	str	r3, [r1, #8]
 8004e58:	f1b8 0f00 	cmp.w	r8, #0
 8004e5c:	dde9      	ble.n	8004e32 <__sflush_r+0xae>
 8004e5e:	6a21      	ldr	r1, [r4, #32]
 8004e60:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004e62:	4643      	mov	r3, r8
 8004e64:	463a      	mov	r2, r7
 8004e66:	4628      	mov	r0, r5
 8004e68:	47b0      	blx	r6
 8004e6a:	2800      	cmp	r0, #0
 8004e6c:	dc08      	bgt.n	8004e80 <__sflush_r+0xfc>
 8004e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e76:	81a3      	strh	r3, [r4, #12]
 8004e78:	f04f 30ff 	mov.w	r0, #4294967295
 8004e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e80:	4407      	add	r7, r0
 8004e82:	eba8 0800 	sub.w	r8, r8, r0
 8004e86:	e7e7      	b.n	8004e58 <__sflush_r+0xd4>
 8004e88:	20400001 	.word	0x20400001

08004e8c <_fflush_r>:
 8004e8c:	b538      	push	{r3, r4, r5, lr}
 8004e8e:	690b      	ldr	r3, [r1, #16]
 8004e90:	4605      	mov	r5, r0
 8004e92:	460c      	mov	r4, r1
 8004e94:	b913      	cbnz	r3, 8004e9c <_fflush_r+0x10>
 8004e96:	2500      	movs	r5, #0
 8004e98:	4628      	mov	r0, r5
 8004e9a:	bd38      	pop	{r3, r4, r5, pc}
 8004e9c:	b118      	cbz	r0, 8004ea6 <_fflush_r+0x1a>
 8004e9e:	6a03      	ldr	r3, [r0, #32]
 8004ea0:	b90b      	cbnz	r3, 8004ea6 <_fflush_r+0x1a>
 8004ea2:	f7ff f8eb 	bl	800407c <__sinit>
 8004ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d0f3      	beq.n	8004e96 <_fflush_r+0xa>
 8004eae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004eb0:	07d0      	lsls	r0, r2, #31
 8004eb2:	d404      	bmi.n	8004ebe <_fflush_r+0x32>
 8004eb4:	0599      	lsls	r1, r3, #22
 8004eb6:	d402      	bmi.n	8004ebe <_fflush_r+0x32>
 8004eb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004eba:	f7ff fb92 	bl	80045e2 <__retarget_lock_acquire_recursive>
 8004ebe:	4628      	mov	r0, r5
 8004ec0:	4621      	mov	r1, r4
 8004ec2:	f7ff ff5f 	bl	8004d84 <__sflush_r>
 8004ec6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ec8:	07da      	lsls	r2, r3, #31
 8004eca:	4605      	mov	r5, r0
 8004ecc:	d4e4      	bmi.n	8004e98 <_fflush_r+0xc>
 8004ece:	89a3      	ldrh	r3, [r4, #12]
 8004ed0:	059b      	lsls	r3, r3, #22
 8004ed2:	d4e1      	bmi.n	8004e98 <_fflush_r+0xc>
 8004ed4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ed6:	f7ff fb85 	bl	80045e4 <__retarget_lock_release_recursive>
 8004eda:	e7dd      	b.n	8004e98 <_fflush_r+0xc>

08004edc <__swhatbuf_r>:
 8004edc:	b570      	push	{r4, r5, r6, lr}
 8004ede:	460c      	mov	r4, r1
 8004ee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ee4:	2900      	cmp	r1, #0
 8004ee6:	b096      	sub	sp, #88	@ 0x58
 8004ee8:	4615      	mov	r5, r2
 8004eea:	461e      	mov	r6, r3
 8004eec:	da0d      	bge.n	8004f0a <__swhatbuf_r+0x2e>
 8004eee:	89a3      	ldrh	r3, [r4, #12]
 8004ef0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004ef4:	f04f 0100 	mov.w	r1, #0
 8004ef8:	bf14      	ite	ne
 8004efa:	2340      	movne	r3, #64	@ 0x40
 8004efc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004f00:	2000      	movs	r0, #0
 8004f02:	6031      	str	r1, [r6, #0]
 8004f04:	602b      	str	r3, [r5, #0]
 8004f06:	b016      	add	sp, #88	@ 0x58
 8004f08:	bd70      	pop	{r4, r5, r6, pc}
 8004f0a:	466a      	mov	r2, sp
 8004f0c:	f000 f848 	bl	8004fa0 <_fstat_r>
 8004f10:	2800      	cmp	r0, #0
 8004f12:	dbec      	blt.n	8004eee <__swhatbuf_r+0x12>
 8004f14:	9901      	ldr	r1, [sp, #4]
 8004f16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004f1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004f1e:	4259      	negs	r1, r3
 8004f20:	4159      	adcs	r1, r3
 8004f22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f26:	e7eb      	b.n	8004f00 <__swhatbuf_r+0x24>

08004f28 <__smakebuf_r>:
 8004f28:	898b      	ldrh	r3, [r1, #12]
 8004f2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f2c:	079d      	lsls	r5, r3, #30
 8004f2e:	4606      	mov	r6, r0
 8004f30:	460c      	mov	r4, r1
 8004f32:	d507      	bpl.n	8004f44 <__smakebuf_r+0x1c>
 8004f34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004f38:	6023      	str	r3, [r4, #0]
 8004f3a:	6123      	str	r3, [r4, #16]
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	6163      	str	r3, [r4, #20]
 8004f40:	b003      	add	sp, #12
 8004f42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f44:	ab01      	add	r3, sp, #4
 8004f46:	466a      	mov	r2, sp
 8004f48:	f7ff ffc8 	bl	8004edc <__swhatbuf_r>
 8004f4c:	9f00      	ldr	r7, [sp, #0]
 8004f4e:	4605      	mov	r5, r0
 8004f50:	4639      	mov	r1, r7
 8004f52:	4630      	mov	r0, r6
 8004f54:	f7ff fbbc 	bl	80046d0 <_malloc_r>
 8004f58:	b948      	cbnz	r0, 8004f6e <__smakebuf_r+0x46>
 8004f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f5e:	059a      	lsls	r2, r3, #22
 8004f60:	d4ee      	bmi.n	8004f40 <__smakebuf_r+0x18>
 8004f62:	f023 0303 	bic.w	r3, r3, #3
 8004f66:	f043 0302 	orr.w	r3, r3, #2
 8004f6a:	81a3      	strh	r3, [r4, #12]
 8004f6c:	e7e2      	b.n	8004f34 <__smakebuf_r+0xc>
 8004f6e:	89a3      	ldrh	r3, [r4, #12]
 8004f70:	6020      	str	r0, [r4, #0]
 8004f72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f76:	81a3      	strh	r3, [r4, #12]
 8004f78:	9b01      	ldr	r3, [sp, #4]
 8004f7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004f7e:	b15b      	cbz	r3, 8004f98 <__smakebuf_r+0x70>
 8004f80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f84:	4630      	mov	r0, r6
 8004f86:	f000 f81d 	bl	8004fc4 <_isatty_r>
 8004f8a:	b128      	cbz	r0, 8004f98 <__smakebuf_r+0x70>
 8004f8c:	89a3      	ldrh	r3, [r4, #12]
 8004f8e:	f023 0303 	bic.w	r3, r3, #3
 8004f92:	f043 0301 	orr.w	r3, r3, #1
 8004f96:	81a3      	strh	r3, [r4, #12]
 8004f98:	89a3      	ldrh	r3, [r4, #12]
 8004f9a:	431d      	orrs	r5, r3
 8004f9c:	81a5      	strh	r5, [r4, #12]
 8004f9e:	e7cf      	b.n	8004f40 <__smakebuf_r+0x18>

08004fa0 <_fstat_r>:
 8004fa0:	b538      	push	{r3, r4, r5, lr}
 8004fa2:	4d07      	ldr	r5, [pc, #28]	@ (8004fc0 <_fstat_r+0x20>)
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	4604      	mov	r4, r0
 8004fa8:	4608      	mov	r0, r1
 8004faa:	4611      	mov	r1, r2
 8004fac:	602b      	str	r3, [r5, #0]
 8004fae:	f7fc f8ea 	bl	8001186 <_fstat>
 8004fb2:	1c43      	adds	r3, r0, #1
 8004fb4:	d102      	bne.n	8004fbc <_fstat_r+0x1c>
 8004fb6:	682b      	ldr	r3, [r5, #0]
 8004fb8:	b103      	cbz	r3, 8004fbc <_fstat_r+0x1c>
 8004fba:	6023      	str	r3, [r4, #0]
 8004fbc:	bd38      	pop	{r3, r4, r5, pc}
 8004fbe:	bf00      	nop
 8004fc0:	200002d4 	.word	0x200002d4

08004fc4 <_isatty_r>:
 8004fc4:	b538      	push	{r3, r4, r5, lr}
 8004fc6:	4d06      	ldr	r5, [pc, #24]	@ (8004fe0 <_isatty_r+0x1c>)
 8004fc8:	2300      	movs	r3, #0
 8004fca:	4604      	mov	r4, r0
 8004fcc:	4608      	mov	r0, r1
 8004fce:	602b      	str	r3, [r5, #0]
 8004fd0:	f7fc f8e9 	bl	80011a6 <_isatty>
 8004fd4:	1c43      	adds	r3, r0, #1
 8004fd6:	d102      	bne.n	8004fde <_isatty_r+0x1a>
 8004fd8:	682b      	ldr	r3, [r5, #0]
 8004fda:	b103      	cbz	r3, 8004fde <_isatty_r+0x1a>
 8004fdc:	6023      	str	r3, [r4, #0]
 8004fde:	bd38      	pop	{r3, r4, r5, pc}
 8004fe0:	200002d4 	.word	0x200002d4

08004fe4 <_sbrk_r>:
 8004fe4:	b538      	push	{r3, r4, r5, lr}
 8004fe6:	4d06      	ldr	r5, [pc, #24]	@ (8005000 <_sbrk_r+0x1c>)
 8004fe8:	2300      	movs	r3, #0
 8004fea:	4604      	mov	r4, r0
 8004fec:	4608      	mov	r0, r1
 8004fee:	602b      	str	r3, [r5, #0]
 8004ff0:	f7fc f8f2 	bl	80011d8 <_sbrk>
 8004ff4:	1c43      	adds	r3, r0, #1
 8004ff6:	d102      	bne.n	8004ffe <_sbrk_r+0x1a>
 8004ff8:	682b      	ldr	r3, [r5, #0]
 8004ffa:	b103      	cbz	r3, 8004ffe <_sbrk_r+0x1a>
 8004ffc:	6023      	str	r3, [r4, #0]
 8004ffe:	bd38      	pop	{r3, r4, r5, pc}
 8005000:	200002d4 	.word	0x200002d4

08005004 <_init>:
 8005004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005006:	bf00      	nop
 8005008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800500a:	bc08      	pop	{r3}
 800500c:	469e      	mov	lr, r3
 800500e:	4770      	bx	lr

08005010 <_fini>:
 8005010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005012:	bf00      	nop
 8005014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005016:	bc08      	pop	{r3}
 8005018:	469e      	mov	lr, r3
 800501a:	4770      	bx	lr
