{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363479836188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363479836191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 20:23:55 2013 " "Processing started: Sat Mar 16 20:23:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363479836191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363479836191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_controller -c vga_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_controller -c vga_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363479836192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1363479837343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_vga_raster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_vga_raster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_vga_raster-rtl " "Found design unit 1: de2_vga_raster-rtl" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/ms4543/E4840/e4840_lab3/de2_vga_raster.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363479838576 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_vga_raster " "Found entity 1: de2_vga_raster" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/ms4543/E4840/e4840_lab3/de2_vga_raster.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363479838576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363479838576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_vga-datapath " "Found design unit 1: lab3_vga-datapath" {  } { { "lab3_vga.vhd" "" { Text "/home/user4/spring13/ms4543/E4840/e4840_lab3/lab3_vga.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363479838586 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_vga " "Found entity 1: lab3_vga" {  } { { "lab3_vga.vhd" "" { Text "/home/user4/spring13/ms4543/E4840/e4840_lab3/lab3_vga.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363479838586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363479838586 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "MidpointX lab3_vga.vhd(199) " "VHDL Association List error at lab3_vga.vhd(199): formal \"MidpointX\" does not exist" {  } { { "lab3_vga.vhd" "" { Text "/home/user4/spring13/ms4543/E4840/e4840_lab3/lab3_vga.vhd" 199 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "" 0 -1 1363479838588 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "MidpointXpin lab3_vga.vhd(188) " "VHDL error at lab3_vga.vhd(188): formal port or parameter \"MidpointXpin\" must have actual or default value" {  } { { "lab3_vga.vhd" "" { Text "/home/user4/spring13/ms4543/E4840/e4840_lab3/lab3_vga.vhd" 188 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1 1363479838588 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "MidpointXpin de2_vga_raster.vhd(18) " "HDL error at de2_vga_raster.vhd(18): see declaration for object \"MidpointXpin\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/ms4543/E4840/e4840_lab3/de2_vga_raster.vhd" 18 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1363479838588 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "MidpointYpin lab3_vga.vhd(188) " "VHDL error at lab3_vga.vhd(188): formal port or parameter \"MidpointYpin\" must have actual or default value" {  } { { "lab3_vga.vhd" "" { Text "/home/user4/spring13/ms4543/E4840/e4840_lab3/lab3_vga.vhd" 188 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1 1363479838589 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "MidpointYpin de2_vga_raster.vhd(19) " "HDL error at de2_vga_raster.vhd(19): see declaration for object \"MidpointYpin\"" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/ms4543/E4840/e4840_lab3/de2_vga_raster.vhd" 19 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1363479838589 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363479839079 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 16 20:23:59 2013 " "Processing ended: Sat Mar 16 20:23:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363479839079 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363479839079 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363479839079 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363479839079 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363479839523 ""}
