<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showResetDomains="0" showClockDomains="1">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1850" height="1053" x="70" y="27" />
 <generation greybox="0" block_symbol_file="1" synthesis="VHDL" />
</preferences>
