// @rfc: docs/vexel-rfc.md#grammar
// @desc: Logical AND expressions consist of one or more bit_or terms separated by '"'"'&&'"'"' | Logical AND expression (&&)


&^main() -> #i32 {
  result:#b = 1 && 0
  result ? 1 : 0
}
