{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 19:03:07 2018 " "Info: Processing started: Sat Dec 15 19:03:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shiftLogic -c shiftLogic --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shiftLogic -c shiftLogic --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "FL SL_out\[6\] 11.000 ns Longest " "Info: Longest tpd from source pin \"FL\" to destination pin \"SL_out\[6\]\" is 11.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns FL 1 PIN PIN_B8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 6; PIN Node = 'FL'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL } "NODE_NAME" } } { "shiftLogic.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/shiftLogic/shiftLogic.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.808 ns) + CELL(0.346 ns) 6.011 ns process_0~1 2 COMB LCCOMB_X21_Y1_N2 4 " "Info: 2: + IC(4.808 ns) + CELL(0.346 ns) = 6.011 ns; Loc. = LCCOMB_X21_Y1_N2; Fanout = 4; COMB Node = 'process_0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.154 ns" { FL process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.366 ns) 6.665 ns SL_out~22 3 COMB LCCOMB_X21_Y1_N26 1 " "Info: 3: + IC(0.288 ns) + CELL(0.366 ns) = 6.665 ns; Loc. = LCCOMB_X21_Y1_N26; Fanout = 1; COMB Node = 'SL_out~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { process_0~1 SL_out~22 } "NODE_NAME" } } { "shiftLogic.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/shiftLogic/shiftLogic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.337 ns) + CELL(1.998 ns) 11.000 ns SL_out\[6\] 4 PIN PIN_B11 0 " "Info: 4: + IC(2.337 ns) + CELL(1.998 ns) = 11.000 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'SL_out\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.335 ns" { SL_out~22 SL_out[6] } "NODE_NAME" } } { "shiftLogic.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/CPU/shiftLogic/shiftLogic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.567 ns ( 32.43 % ) " "Info: Total cell delay = 3.567 ns ( 32.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.433 ns ( 67.57 % ) " "Info: Total interconnect delay = 7.433 ns ( 67.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { FL process_0~1 SL_out~22 SL_out[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.000 ns" { FL {} FL~combout {} process_0~1 {} SL_out~22 {} SL_out[6] {} } { 0.000ns 0.000ns 4.808ns 0.288ns 2.337ns } { 0.000ns 0.857ns 0.346ns 0.366ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 19:03:07 2018 " "Info: Processing ended: Sat Dec 15 19:03:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
