{
    "_id": "67346881f6c94c3b1c0cfa6a",
    "Course-ID": "noc24-ee102",
    "Discipline": "Electrical and Electronics Engineering",
    "Course-name": "VLSI Design Flow: RTL to GDS",
    "Course-instructor": "Prof. Sneh Saurabh",
    "Institute-name": "IIIT Delhi",
    "Duration": "12 Weeks",
    "Start-date": "July 22, 2024",
    "End-date": "October 11, 2024",
    "Course-link": "https://onlinecourses.nptel.ac.in/noc24_ee102/preview",
    "NPTEL-URL": "https://nptel.ac.in/courses/108106191",
    "content": "This course covers the entire RTL to GDS VLSI design flow, going through various stages of logic synthesis, verification, physical design, and testing. Besides covering the fundamentals of various design tasks, this course will develop skills in modern chip design with the help of activities and demonstrations on freely available CAD tools. This course will enhance the employability of the students and will make them ready to undertake careers in the semiconductor industry."
}