
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.4.0-150-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Wed Dec 25 00:38:56 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../../lib/SMIC180/MEM_IP_20MHz/RA1SHD8192X32/RA1SHD8192X32.v'
Parsing design file '../../../lib/SMIC180/MEM_IP_20MHz/RA1SHD8192X64/RA1SHD8192X64.v'
Parsing design file '../../../lib/SMIC180/SP018_V1.5b/SP018_V1p5b/SP018_V1p5b/verilog/SP018_V1p5a.v'
Parsing design file './rtl/e203/core/full_chip.v'
Parsing design file './rtl/e203/core/e203_biu.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_biu.v'.
Parsing design file './rtl/e203/core/e203_clk_ctrl.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_clk_ctrl.v'.
Parsing design file './rtl/e203/core/e203_clkgate.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_clkgate.v'.
Parsing design file './rtl/e203/core/e203_core.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_core.v'.
Parsing design file './rtl/e203/core/e203_cpu_top.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_cpu_top.v'.
Parsing design file './rtl/e203/core/e203_cpu.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_cpu.v'.
Parsing design file './rtl/e203/core/e203_defines.v'
Parsing included file 'rtl/e203/core/config.v'.
Back to file './rtl/e203/core/e203_defines.v'.
Parsing design file './rtl/e203/core/e203_dtcm_ctrl.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_dtcm_ctrl.v'.
Parsing design file './rtl/e203/core/e203_dtcm_ram.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_dtcm_ram.v'.
Parsing design file './rtl/e203/core/e203_extend_csr.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_extend_csr.v'.
Parsing design file './rtl/e203/core/e203_exu_alu_bjp.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_alu_bjp.v'.
Parsing design file './rtl/e203/core/e203_exu_alu_csrctrl.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_alu_csrctrl.v'.
Parsing design file './rtl/e203/core/e203_exu_alu_dpath.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_alu_dpath.v'.
Parsing design file './rtl/e203/core/e203_exu_alu_lsuagu.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_alu_lsuagu.v'.
Parsing design file './rtl/e203/core/e203_exu_alu_muldiv.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_alu_muldiv.v'.
Parsing design file './rtl/e203/core/e203_exu_alu_rglr.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_alu_rglr.v'.
Parsing design file './rtl/e203/core/e203_exu_alu.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_alu.v'.
Parsing design file './rtl/e203/core/e203_exu_branchslv.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_branchslv.v'.
Parsing design file './rtl/e203/core/e203_exu_commit.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_commit.v'.
Parsing design file './rtl/e203/core/e203_exu_csr.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_csr.v'.
Parsing design file './rtl/e203/core/e203_exu_decode.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_decode.v'.
Parsing design file './rtl/e203/core/e203_exu_disp.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_disp.v'.
Parsing design file './rtl/e203/core/e203_exu_excp.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_excp.v'.
Parsing design file './rtl/e203/core/e203_exu_longpwbck.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_longpwbck.v'.
Parsing design file './rtl/e203/core/e203_exu_nice.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_nice.v'.
Parsing design file './rtl/e203/core/e203_exu_oitf.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_oitf.v'.
Parsing design file './rtl/e203/core/e203_exu_regfile.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_regfile.v'.
Parsing design file './rtl/e203/core/e203_exu.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu.v'.
Parsing design file './rtl/e203/core/e203_exu_wbck.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_exu_wbck.v'.
Parsing design file './rtl/e203/core/e203_ifu_ifetch.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_ifu_ifetch.v'.
Parsing design file './rtl/e203/core/e203_ifu_ift2icb.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_ifu_ift2icb.v'.
Parsing design file './rtl/e203/core/e203_ifu_litebpu.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_ifu_litebpu.v'.
Parsing design file './rtl/e203/core/e203_ifu_minidec.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_ifu_minidec.v'.
Parsing design file './rtl/e203/core/e203_ifu.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_ifu.v'.
Parsing design file './rtl/e203/core/e203_irq_sync.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_irq_sync.v'.
Parsing design file './rtl/e203/core/e203_itcm_ctrl.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_itcm_ctrl.v'.
Parsing design file './rtl/e203/core/e203_itcm_ram.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_itcm_ram.v'.
Parsing design file './rtl/e203/core/e203_lsu_ctrl.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_lsu_ctrl.v'.
Parsing design file './rtl/e203/core/e203_lsu.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_lsu.v'.
Parsing design file './rtl/e203/core/e203_reset_ctrl.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_reset_ctrl.v'.
Parsing design file './rtl/e203/core/e203_srams.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/core/e203_srams.v'.
Parsing design file './rtl/e203/debug/sirv_debug_csr.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/debug/sirv_debug_csr.v'.
Parsing design file './rtl/e203/debug/sirv_debug_module.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/debug/sirv_debug_module.v'.
Parsing design file './rtl/e203/debug/sirv_debug_ram.v'
Parsing design file './rtl/e203/debug/sirv_debug_rom.v'
Parsing design file './rtl/e203/debug/sirv_jtag_dtm.v'
Parsing design file './rtl/e203/fab/sirv_icb1to16_bus.v'
Parsing design file './rtl/e203/fab/sirv_icb1to2_bus.v'
Parsing design file './rtl/e203/fab/sirv_icb1to8_bus.v'
Parsing design file './rtl/e203/general/sirv_1cyc_sram_ctrl.v'
Parsing design file './rtl/e203/general/sirv_gnrl_bufs.v'
Parsing design file './rtl/e203/general/sirv_gnrl_dffs.v'
Parsing design file './rtl/e203/general/sirv_gnrl_icbs.v'
Parsing design file './rtl/e203/general/sirv_gnrl_ram.v'
Parsing design file './rtl/e203/general/sirv_gnrl_xchecker.v'
Parsing design file './rtl/e203/general/sirv_sim_ram.v'
Parsing design file './rtl/e203/general/sirv_sram_icb_ctrl.v'
Parsing design file './rtl/e203/mems/sirv_mrom_top.v'
Parsing design file './rtl/e203/mems/sirv_mrom.v'
Parsing design file './rtl/e203/perips/sirv_aon_lclkgen_regs.v'
Parsing design file './rtl/e203/perips/sirv_aon_porrst.v'
Parsing design file './rtl/e203/perips/sirv_aon_top.v'
Parsing design file './rtl/e203/perips/sirv_aon.v'
Parsing design file './rtl/e203/perips/sirv_aon_wrapper.v'
Parsing design file './rtl/e203/perips/sirv_AsyncResetReg.v'
Parsing design file './rtl/e203/perips/sirv_AsyncResetRegVec_129.v'
Parsing design file './rtl/e203/perips/sirv_AsyncResetRegVec_1.v'
Parsing design file './rtl/e203/perips/sirv_AsyncResetRegVec_36.v'
Parsing design file './rtl/e203/perips/sirv_AsyncResetRegVec.v'
Parsing design file './rtl/e203/perips/sirv_clint_top.v'
Parsing design file './rtl/e203/perips/sirv_clint.v'
Parsing design file './rtl/e203/perips/sirv_DeglitchShiftRegister.v'
Parsing design file './rtl/e203/perips/sirv_expl_axi_slv.v'
Parsing design file './rtl/e203/perips/sirv_flash_qspi_top.v'
Parsing design file './rtl/e203/perips/sirv_flash_qspi.v'
Parsing design file './rtl/e203/perips/sirv_hclkgen_regs.v'
Parsing design file './rtl/e203/perips/sirv_jtaggpioport.v'
Parsing design file './rtl/e203/perips/sirv_LevelGateway.v'
Parsing design file './rtl/e203/perips/sirv_plic_man.v'
Parsing design file './rtl/e203/perips/sirv_plic_top.v'
Parsing design file './rtl/e203/perips/sirv_pmu_core.v'
Parsing design file './rtl/e203/perips/sirv_pmu.v'
Parsing design file './rtl/e203/perips/sirv_qspi_arbiter.v'
Parsing design file './rtl/e203/perips/sirv_qspi_fifo.v'
Parsing design file './rtl/e203/perips/sirv_qspi_media.v'
Parsing design file './rtl/e203/perips/sirv_qspi_physical.v'
Parsing design file './rtl/e203/perips/sirv_queue_1.v'
Parsing design file './rtl/e203/perips/sirv_queue.v'
Parsing design file './rtl/e203/perips/sirv_repeater_6.v'
Parsing design file './rtl/e203/perips/sirv_ResetCatchAndSync_2.v'
Parsing design file './rtl/e203/perips/sirv_ResetCatchAndSync.v'
Parsing design file './rtl/e203/perips/sirv_rtc.v'
Parsing design file './rtl/e203/perips/sirv_spi_flashmap.v'
Parsing design file './rtl/e203/perips/sirv_tlfragmenter_qspi_1.v'
Parsing design file './rtl/e203/perips/sirv_tl_repeater_5.v'
Parsing design file './rtl/e203/perips/sirv_tlwidthwidget_qspi.v'
Parsing design file './rtl/e203/perips/sirv_wdog.v'
Parsing design file './rtl/e203/perips/apb_adv_timer/adv_timer_apb_if.v'
Parsing design file './rtl/e203/perips/apb_adv_timer/apb_adv_timer.v'
Parsing design file './rtl/e203/perips/apb_adv_timer/comparator.v'
Parsing design file './rtl/e203/perips/apb_adv_timer/input_stage.v'
Parsing design file './rtl/e203/perips/apb_adv_timer/prescaler.v'
Parsing design file './rtl/e203/perips/apb_adv_timer/timer_cntrl.v'
Parsing design file './rtl/e203/perips/apb_adv_timer/timer_module.v'
Parsing design file './rtl/e203/perips/apb_adv_timer/up_down_counter.v'
Parsing design file './rtl/e203/perips/apb_gpio/apb_gpio.v'
Parsing design file './rtl/e203/perips/apb_i2c/apb_i2c.v'
Parsing included file 'rtl/e203/perips/apb_i2c/i2c_master_defines.v'.
Back to file './rtl/e203/perips/apb_i2c/apb_i2c.v'.
Parsing design file './rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v'
Parsing included file 'rtl/e203/perips/apb_i2c/i2c_master_defines.v'.
Back to file './rtl/e203/perips/apb_i2c/i2c_master_bit_ctrl.v'.
Parsing design file './rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v'
Parsing included file 'rtl/e203/perips/apb_i2c/i2c_master_defines.v'.
Back to file './rtl/e203/perips/apb_i2c/i2c_master_byte_ctrl.v'.
Parsing design file './rtl/e203/perips/apb_i2c/i2c_master_defines.v'
Parsing design file './rtl/e203/perips/apb_spi_master/apb_spi_master.v'
Parsing design file './rtl/e203/perips/apb_spi_master/spi_master_apb_if.v'
Parsing design file './rtl/e203/perips/apb_spi_master/spi_master_clkgen.v'
Parsing design file './rtl/e203/perips/apb_spi_master/spi_master_controller.v'
Parsing design file './rtl/e203/perips/apb_spi_master/spi_master_fifo.v'
Parsing design file './rtl/e203/perips/apb_spi_master/spi_master_rx.v'
Parsing design file './rtl/e203/perips/apb_spi_master/spi_master_tx.v'
Parsing design file './rtl/e203/perips/apb_uart/apb_uart.v'
Parsing design file './rtl/e203/perips/apb_uart/io_generic_fifo.v'
Parsing design file './rtl/e203/perips/apb_uart/uart_interrupt.v'
Parsing design file './rtl/e203/perips/apb_uart/uart_rx.v'
Parsing design file './rtl/e203/perips/apb_uart/uart_tx.v'
Parsing design file './rtl/e203/soc/e203_soc_top.v'
Parsing design file './rtl/e203/subsys/e203_subsys_clint.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_clint.v'.
Parsing design file './rtl/e203/subsys/e203_subsys_gfcm.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_gfcm.v'.
Parsing design file './rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v'.
Parsing design file './rtl/e203/subsys/e203_subsys_hclkgen.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_hclkgen.v'.
Parsing design file './rtl/e203/subsys/e203_subsys_main.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_main.v'.
Parsing design file './rtl/e203/subsys/e203_subsys_mems.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_mems.v'.
Parsing design file './rtl/e203/subsys/e203_subsys_nice_core.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_nice_core.v'.
Parsing design file './rtl/e203/subsys/e203_subsys_perips.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_perips.v'.
Parsing design file './rtl/e203/subsys/e203_subsys_plic.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_plic.v'.
Parsing design file './rtl/e203/subsys/e203_subsys_pllclkdiv.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_pllclkdiv.v'.
Parsing design file './rtl/e203/subsys/e203_subsys_pll.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_pll.v'.
Parsing design file './rtl/e203/subsys/e203_subsys_top.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './rtl/e203/subsys/e203_subsys_top.v'.
Parsing design file './tb/tb_top.v'
Parsing included file 'rtl/e203/core/e203_defines.v'.
Parsing included file 'rtl/e203/core/config.v'.
Back to file 'rtl/e203/core/e203_defines.v'.
Back to file './tb/tb_top.v'.
Top Level Modules:
       PANA1AP
       PANA1AP1
       PANA2AP
       PANA2AP1
       PANA3AP
       PANA4AP
       PB12
       PB16
       PB2
       PB24
       PB4
       PBCD12
       PBCD16
       PBCD2
       PBCD24
       PBCD4
       PBCD8
       PBCDL12
       PBCDL16
       PBCDL24
       PBCDL8
       PBCU12
       PBCU2
       PBCU24
       PBCU4
       PBCU8
       PBCUL12
       PBCUL16
       PBCUL24
       PBCUL8
       PBD12
       PBD16
       PBD2
       PBD24
       PBD4
       PBD8
       PBDL12
       PBDL16
       PBDL24
       PBDL8
       PBL12
       PBL16
       PBL24
       PBL8
       PBS12
       PBS16
       PBS2
       PBS24
       PBS4
       PBS8
       PBSD12
       PBSD16
       PBSD2
       PBSD24
       PBSD4
       PBSD8
       PBSDL12
       PBSDL16
       PBSDL24
       PBSDL8
       PBSL12
       PBSL16
       PBSL24
       PBSL8
       PBSU12
       PBSU16
       PBSU2
       PBSU24
       PBSU4
       PBSU8
       PBSUL12
       PBSUL16
       PBSUL24
       PBSUL8
       PBU12
       PBU16
       PBU2
       PBU24
       PBU4
       PBU8
       PBUL12
       PBUL16
       PBUL24
       PBUL8
       PCI3B
       PCI3BS
       PCI6B
       PCI6BS
       PDIODE
       PDIODE8
       PICD
       PICU
       PIS
       PISD
       PISU
       PO12
       PO2
       PO24
       PO8
       POL12
       POL16
       POL24
       POL8
       POT12
       POT2
       POT24
       POT4
       POT8
       POTL12
       POTL16
       POTL24
       POTL8
       PVDD1
       PVDD1ANP
       PVDD1AP
       PVDD1AP1
       PVDD1CAP
       PVDD1CAP1
       PVDD2
       PVDD2AP
       PVDD3AP
       PVDD3CAP
       PVDD4AP
       PVDD5AP
       PVSS1
       PVSS1ANP
       PVSS1AP
       PVSS1AP1
       PVSS1CAP
       PVSS1CAP1
       PVSS2
       PVSS2AP
       PVSS3
       PVSS3AP
       PVSS3CAP
       PVSS4AP
       PVSS5AP
       PX1
       PX2
       PX3
       PXWE1
       PXWE2
       PXWE3
       sirv_gnrl_ltch
       sirv_gnrl_icb32towishb8
       sirv_gnrl_icb2ahbl
       sirv_gnrl_ram
       tb_top
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
./rtl/e203/core/e203_itcm_ram.v, 50
"RA1SHD8192X64 u_e203_itcm_gnrl_ram( .Q (dout),  .CLK (clk),  .CEN ((~cs)),  .WEN ((~wen)),  .A (addr),  .D (din),  .OEN (1'b0));"
  The following 8192-bit expression is connected to 8-bit port "WEN" of module
  "RA1SHD8192X64", instance "u_e203_itcm_gnrl_ram".
  Expression: (~wen)
  	use +lint=PCWM for more details

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
222 modules and 0 UDP read.
recompiling module e203_srams
recompiling module tb_top
Both modules done.
	However, due to incremental compilation, only 2 modules need to be compiled. 
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -no-pie  -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/huzi/Env/vcs2018/vcs/O-2018.09-SP2/linux64/lib -L/home/huzi/Env/vcs2018/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o   _110014_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/huzi/Env/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/huzi/Env/vcs2018/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /home/huzi/Env/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
