

================================================================
== Vivado HLS Report for 'sin_lut_ap_fixed_8_6_5_3_0_s'
================================================================
* Date:           Sun Feb 26 10:50:47 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|       40|      811|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      0|      390|      252|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        9|    -|
|Register             |        -|      -|       64|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|      494|     1072|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+
    |myproject_dcmp_64ns_64ns_1_2_0_U1  |myproject_dcmp_64ns_64ns_1_2_0  |        0|      0|  130|  84|    0|
    |myproject_dcmp_64ns_64ns_1_2_0_U2  |myproject_dcmp_64ns_64ns_1_2_0  |        0|      0|  130|  84|    0|
    |myproject_dcmp_64ns_64ns_1_2_0_U3  |myproject_dcmp_64ns_64ns_1_2_0  |        0|      0|  130|  84|    0|
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+
    |Total                              |                                |        0|      0|  390| 252|    0|
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +-------------------------------------+----------------------------------+-----------+
    |               Instance              |              Module              | Expression|
    +-------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_15ns_8s_23_1_0_U4  |myproject_mul_mul_15ns_8s_23_1_0  |  i0 * i1  |
    +-------------------------------------+----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |add_ln899_fu_225_p2        |     +    |      0|   0|    9|           2|           2|
    |add_ln908_fu_275_p2        |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_348_p2        |     +    |      0|   0|   18|           1|          11|
    |lsb_index_fu_156_p2        |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_315_p2              |     +    |      0|   0|   71|          64|          64|
    |sub_ln894_fu_146_p2        |     -    |      0|   0|   39|           2|          32|
    |sub_ln897_fu_182_p2        |     -    |      0|   0|    9|           1|           2|
    |sub_ln908_fu_290_p2        |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_343_p2        |     -    |      0|   0|   18|          10|          11|
    |a_fu_205_p2                |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_238_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln924_1_fu_422_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln924_2_fu_427_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln924_3_fu_443_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln924_4_fu_461_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_417_p2        |    and   |      0|   0|    2|           1|           1|
    |p_Result_2_fu_194_p2       |    and   |      0|   0|    2|           2|           2|
    |l_fu_134_p3                |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln1498_fu_264_p2      |   icmp   |      0|   0|    8|           2|           1|
    |icmp_ln897_1_fu_199_p2     |   icmp   |      0|   0|    8|           2|           1|
    |icmp_ln897_fu_172_p2       |   icmp   |      0|   0|   20|          31|           1|
    |icmp_ln908_fu_258_p2       |   icmp   |      0|   0|   20|          32|           1|
    |icmp_ln924_1_fu_405_p2     |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_399_p2       |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_188_p2       |   lshr   |      0|   0|    5|           2|           2|
    |lshr_ln908_fu_280_p2       |   lshr   |      0|   0|   92|          32|          32|
    |or_ln1498_fu_474_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_244_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln924_1_fu_432_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln924_2_fu_449_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_411_p2         |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_305_p3              |  select  |      0|   0|   63|           1|          64|
    |select_ln1498_1_fu_479_p3  |  select  |      0|   0|    3|           1|           1|
    |select_ln1498_2_fu_487_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln1498_fu_467_p3    |  select  |      0|   0|    4|           1|           1|
    |select_ln915_fu_354_p3     |  select  |      0|   0|   11|           1|          11|
    |shl_ln908_fu_299_p2        |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_219_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln924_1_fu_455_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln924_fu_437_p2        |    xor   |      0|   0|    2|           1|           2|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |      0|  40|  811|         382|         424|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_ce_reg                       |   1|   0|    1|          0|
    |ap_return_int_reg               |   2|   0|    4|          2|
    |icmp_ln1498_reg_538             |   1|   0|    1|          0|
    |icmp_ln908_reg_533              |   1|   0|    1|          0|
    |input_V_int_reg                 |   8|   0|    8|          0|
    |or_ln924_reg_552                |   1|   0|    1|          0|
    |or_ln_reg_528                   |   1|   0|   32|         31|
    |p_Result_s_reg_512              |   2|   0|    2|          0|
    |p_Val2_9_reg_503                |   2|   0|    2|          0|
    |p_Val2_9_reg_503_pp0_iter1_reg  |   2|   0|    2|          0|
    |sub_ln894_reg_522               |  32|   0|   32|          0|
    |trunc_ln893_reg_517             |  11|   0|   11|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  64|   0|   97|         33|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sin_lut<ap_fixed<8, 6, 5, 3, 0> > | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_lut<ap_fixed<8, 6, 5, 3, 0> > | return value |
|ap_return  | out |    4| ap_ctrl_hs | sin_lut<ap_fixed<8, 6, 5, 3, 0> > | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | sin_lut<ap_fixed<8, 6, 5, 3, 0> > | return value |
|input_V    |  in |    8|   ap_none  |              input_V              |    scalar    |
+-----------+-----+-----+------------+-----------------------------------+--------------+

