---
title: EE 431 Lab 4
parent: EE 431 Labs
nav_order: 4
---

# EE 431 Lab 4

## Lab Guidelines

- [Lab 4](Lab4.pdf) 
- [Lab 4 Guidelines](EE_431_Lab_4_Report_Guidelines.pdf)

## Description
In Lab 4, we build an AND gate using our NAND and NOT gate. We use ngspice to simulate our Sky130 transistor library, and we do layout using Magic. In the end, we run LVS using netgen to ensure our schematic and layout are electrically and physically equivalent. In this lab, we are building a heirarchical design, reusing components. 


 
<object data="ee431-lab-4-report.pdf" type="application/pdf" width="100%" height="600px">
    <p>Your browser doesn't support PDFs. <a href="ee431-lab-4-report.pdf">Download PDF</a>.</p>
</object>

