//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z14kernel_MatInvNPfS_S_i

.visible .func _Z14kernel_MatInvNPfS_S_i(
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_0,
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_1,
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_2,
	.param .b32 _Z14kernel_MatInvNPfS_S_i_param_3
)
{
	.local .align 4 .b8 	__local_depot0[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<29>;
	.reg .f32 	%f<64>;
	.reg .b32 	%r<68>;
	.reg .b64 	%rd<47>;


	mov.u64 	%rd46, __local_depot0;
	cvta.local.u64 	%SP, %rd46;
	ld.param.u64 	%rd6, [_Z14kernel_MatInvNPfS_S_i_param_0];
	ld.param.u64 	%rd7, [_Z14kernel_MatInvNPfS_S_i_param_1];
	ld.param.u64 	%rd8, [_Z14kernel_MatInvNPfS_S_i_param_2];
	ld.param.u32 	%r32, [_Z14kernel_MatInvNPfS_S_i_param_3];
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd9;
	mov.u32 	%r60, 0;
	setp.lt.s32	%p1, %r32, 1;
	@%p1 bra 	BB0_17;

BB0_1:
	mov.u32 	%r1, %r60;
	setp.lt.s32	%p2, %r1, 0;
	@%p2 bra 	BB0_8;

	mul.lo.s32 	%r2, %r1, %r32;
	mov.u32 	%r56, 0;

BB0_3:
	mov.u32 	%r3, %r56;
	setp.lt.s32	%p3, %r3, 1;
	@%p3 bra 	BB0_7;

	add.s32 	%r4, %r3, -1;
	mov.u32 	%r57, 0;
	mov.f32 	%f54, 0f00000000;
	mov.f32 	%f53, %f54;
	@%p3 bra 	BB0_6;

BB0_5:
	mov.u32 	%r5, %r57;
	mad.lo.s32 	%r36, %r5, %r32, %r3;
	mul.wide.s32 	%rd10, %r36, 4;
	add.s64 	%rd11, %rd6, %rd10;
	add.s32 	%r37, %r5, %r2;
	mul.wide.s32 	%rd12, %r37, 4;
	add.s64 	%rd13, %rd6, %rd12;
	ld.f32 	%f15, [%rd13];
	ld.f32 	%f16, [%rd11];
	fma.rn.f32 	%f54, %f16, %f15, %f54;
	add.s32 	%r57, %r5, 1;
	setp.lt.s32	%p5, %r5, %r4;
	mov.f32 	%f53, %f54;
	@%p5 bra 	BB0_5;

BB0_6:
	add.s32 	%r38, %r3, %r2;
	mul.wide.s32 	%rd14, %r38, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.f32 	%f17, [%rd15];
	sub.f32 	%f18, %f17, %f53;
	st.f32 	[%rd15], %f18;

BB0_7:
	add.s32 	%r56, %r3, 1;
	setp.lt.s32	%p6, %r3, %r1;
	@%p6 bra 	BB0_3;

BB0_8:
	add.s32 	%r60, %r1, 1;
	setp.ge.s32	%p7, %r60, %r32;
	@%p7 bra 	BB0_16;

	add.s32 	%r9, %r1, -1;
	mul.lo.s32 	%r10, %r1, %r32;
	add.s32 	%r39, %r10, %r1;
	mul.wide.s32 	%rd16, %r39, 4;
	add.s64 	%rd2, %rd6, %rd16;
	mov.u32 	%r59, %r60;

BB0_10:
	add.s32 	%r40, %r59, %r10;
	mul.wide.s32 	%rd17, %r40, 4;
	add.s64 	%rd3, %rd6, %rd17;
	setp.gt.s32	%p8, %r1, 0;
	@%p8 bra 	BB0_12;
	bra.uni 	BB0_11;

BB0_12:
	setp.lt.s32	%p9, %r1, 1;
	mov.u32 	%r61, 0;
	mov.f32 	%f57, 0f00000000;
	mov.f32 	%f56, %f57;
	@%p9 bra 	BB0_14;

BB0_13:
	mov.u32 	%r12, %r61;
	mad.lo.s32 	%r42, %r12, %r32, %r59;
	mul.wide.s32 	%rd18, %r42, 4;
	add.s64 	%rd19, %rd6, %rd18;
	add.s32 	%r43, %r12, %r10;
	mul.wide.s32 	%rd20, %r43, 4;
	add.s64 	%rd21, %rd6, %rd20;
	ld.f32 	%f25, [%rd21];
	ld.f32 	%f26, [%rd19];
	fma.rn.f32 	%f57, %f26, %f25, %f57;
	add.s32 	%r61, %r12, 1;
	setp.lt.s32	%p10, %r12, %r9;
	mov.f32 	%f56, %f57;
	@%p10 bra 	BB0_13;

BB0_14:
	ld.f32 	%f27, [%rd2];
	rcp.rn.f32 	%f28, %f27;
	ld.f32 	%f29, [%rd3];
	sub.f32 	%f30, %f29, %f56;
	mul.f32 	%f31, %f28, %f30;
	st.f32 	[%rd3], %f31;
	bra.uni 	BB0_15;

BB0_11:
	ld.f32 	%f19, [%rd2];
	rcp.rn.f32 	%f20, %f19;
	ld.f32 	%f21, [%rd3];
	mul.f32 	%f22, %f20, %f21;
	st.f32 	[%rd3], %f22;

BB0_15:
	add.s32 	%r59, %r59, 1;
	setp.lt.s32	%p11, %r59, %r32;
	@%p11 bra 	BB0_10;

BB0_16:
	setp.lt.s32	%p12, %r60, %r32;
	@%p12 bra 	BB0_1;

BB0_17:
	@%p1 bra 	BB0_28;

	add.s32 	%r15, %r32, -1;
	mul.wide.s32 	%rd22, %r15, 4;
	add.s64 	%rd4, %rd1, %rd22;
	mad.lo.s32 	%r45, %r15, %r32, %r15;
	mul.wide.s32 	%rd23, %r45, 4;
	add.s64 	%rd5, %rd6, %rd23;
	add.s32 	%r16, %r32, -2;
	mov.u32 	%r62, 0;

BB0_19:
	setp.eq.s32	%p14, %r62, 0;
	selp.f32	%f32, 0f3F800000, 0f00000000, %p14;
	st.local.f32 	[%rd1], %f32;
	mov.u32 	%r63, 1;
	setp.lt.s32	%p15, %r32, 2;
	@%p15 bra 	BB0_23;

BB0_20:
	add.s32 	%r19, %r63, -1;
	setp.lt.s32	%p16, %r63, 1;
	mov.u32 	%r64, 0;
	mov.f32 	%f60, 0f00000000;
	mov.f32 	%f59, %f60;
	@%p16 bra 	BB0_22;

BB0_21:
	mov.u32 	%r20, %r64;
	mad.lo.s32 	%r48, %r20, %r32, %r63;
	mul.wide.s32 	%rd24, %r48, 4;
	add.s64 	%rd25, %rd6, %rd24;
	mul.wide.s32 	%rd26, %r20, 4;
	add.s64 	%rd27, %rd1, %rd26;
	ld.local.f32 	%f35, [%rd27];
	ld.f32 	%f36, [%rd25];
	fma.rn.f32 	%f60, %f36, %f35, %f60;
	add.s32 	%r64, %r20, 1;
	setp.lt.s32	%p17, %r20, %r19;
	mov.f32 	%f59, %f60;
	@%p17 bra 	BB0_21;

BB0_22:
	setp.eq.s32	%p18, %r63, %r62;
	selp.f32	%f37, 0f3F800000, 0f00000000, %p18;
	mul.wide.s32 	%rd28, %r63, 4;
	add.s64 	%rd29, %rd1, %rd28;
	sub.f32 	%f38, %f37, %f59;
	st.local.f32 	[%rd29], %f38;
	add.s32 	%r63, %r63, 1;
	setp.lt.s32	%p19, %r63, %r32;
	@%p19 bra 	BB0_20;

BB0_23:
	ld.f32 	%f39, [%rd5];
	ld.local.f32 	%f40, [%rd4];
	div.rn.f32 	%f41, %f40, %f39;
	mul.lo.s32 	%r23, %r62, %r32;
	add.s32 	%r49, %r23, %r15;
	mul.wide.s32 	%rd30, %r49, 4;
	add.s64 	%rd31, %rd7, %rd30;
	st.f32 	[%rd31], %f41;
	setp.lt.s32	%p20, %r16, 0;
	mov.u32 	%r65, %r16;
	@%p20 bra 	BB0_27;

BB0_24:
	mov.u32 	%r24, %r65;
	add.s32 	%r66, %r24, 1;
	mov.f32 	%f62, 0f00000000;
	mov.f32 	%f63, %f62;
	setp.ge.s32	%p21, %r66, %r32;
	@%p21 bra 	BB0_26;

BB0_25:
	mad.lo.s32 	%r50, %r66, %r32, %r24;
	mul.wide.s32 	%rd32, %r50, 4;
	add.s64 	%rd33, %rd6, %rd32;
	add.s32 	%r51, %r66, %r23;
	mul.wide.s32 	%rd34, %r51, 4;
	add.s64 	%rd35, %rd7, %rd34;
	ld.f32 	%f44, [%rd35];
	ld.f32 	%f45, [%rd33];
	fma.rn.f32 	%f63, %f45, %f44, %f63;
	add.s32 	%r66, %r66, 1;
	setp.lt.s32	%p22, %r66, %r32;
	mov.f32 	%f62, %f63;
	@%p22 bra 	BB0_25;

BB0_26:
	mad.lo.s32 	%r52, %r24, %r32, %r24;
	mul.wide.s32 	%rd36, %r52, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.f32 	%f46, [%rd37];
	rcp.rn.f32 	%f47, %f46;
	mul.wide.s32 	%rd38, %r24, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.f32 	%f48, [%rd39];
	sub.f32 	%f49, %f48, %f62;
	mul.f32 	%f50, %f47, %f49;
	add.s32 	%r53, %r24, %r23;
	mul.wide.s32 	%rd40, %r53, 4;
	add.s64 	%rd41, %rd7, %rd40;
	st.f32 	[%rd41], %f50;
	add.s32 	%r28, %r24, -1;
	setp.gt.s32	%p23, %r24, 0;
	mov.u32 	%r65, %r28;
	@%p23 bra 	BB0_24;

BB0_27:
	add.s32 	%r62, %r62, 1;
	setp.lt.s32	%p24, %r62, %r32;
	@%p24 bra 	BB0_19;

BB0_28:
	setp.gt.s32	%p25, %r32, 0;
	setp.ne.s64	%p26, %rd8, 0;
	and.pred  	%p27, %p26, %p25;
	mov.u32 	%r67, 0;
	@!%p27 bra 	BB0_30;
	bra.uni 	BB0_29;

BB0_29:
	mad.lo.s32 	%r55, %r67, %r32, %r67;
	mul.wide.s32 	%rd42, %r55, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.f32 	%f51, [%rd43];
	mul.wide.s32 	%rd44, %r67, 4;
	add.s64 	%rd45, %rd8, %rd44;
	st.f32 	[%rd45], %f51;
	add.s32 	%r67, %r67, 1;
	setp.lt.s32	%p28, %r67, %r32;
	@%p28 bra 	BB0_29;

BB0_30:
	ret;
}

	// .globl	_Z17kernel_IntGauss1Diff
.visible .func  (.param .b32 func_retval0) _Z17kernel_IntGauss1Diff(
	.param .b32 _Z17kernel_IntGauss1Diff_param_0,
	.param .b32 _Z17kernel_IntGauss1Diff_param_1,
	.param .b32 _Z17kernel_IntGauss1Diff_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<85>;
	.reg .b32 	%r<12>;


	ld.param.u32 	%r1, [_Z17kernel_IntGauss1Diff_param_0];
	ld.param.f32 	%f13, [_Z17kernel_IntGauss1Diff_param_1];
	ld.param.f32 	%f14, [_Z17kernel_IntGauss1Diff_param_2];
	mov.f32 	%f15, 0f3F000000;
	div.rn.f32 	%f16, %f15, %f14;
	div.rn.f32 	%f17, %f16, %f14;
	cvt.rn.f32.s32	%f18, %r1;
	sub.f32 	%f1, %f18, %f13;
	add.f32 	%f19, %f1, 0f3F000000;
	sqrt.rn.f32 	%f2, %f17;
	mul.f32 	%f3, %f19, %f2;
	abs.f32 	%f4, %f3;
	setp.ltu.f32	%p1, %f4, 0f3F800000;
	@%p1 bra 	BB1_2;
	bra.uni 	BB1_1;

BB1_2:
	mul.f32 	%f38, %f3, %f3;
	mov.f32 	%f39, 0f3BA0C9F8;
	mov.f32 	%f40, 0fBA1268FB;
	fma.rn.f32 	%f41, %f40, %f38, %f39;
	mov.f32 	%f42, 0fBCDABFD4;
	fma.rn.f32 	%f43, %f41, %f38, %f42;
	mov.f32 	%f44, 0f3DE70331;
	fma.rn.f32 	%f45, %f43, %f38, %f44;
	mov.f32 	%f46, 0fBEC09330;
	fma.rn.f32 	%f47, %f45, %f38, %f46;
	mov.f32 	%f48, 0f3F906EBA;
	fma.rn.f32 	%f49, %f47, %f38, %f48;
	mul.f32 	%f83, %f3, %f49;
	bra.uni 	BB1_3;

BB1_1:
	mov.f32 	%f22, 0f3A03BB71;
	mov.f32 	%f23, 0fB7B730FB;
	fma.rn.f32 	%f24, %f23, %f4, %f22;
	mov.f32 	%f25, 0fBBACA3B3;
	fma.rn.f32 	%f26, %f24, %f4, %f25;
	mov.f32 	%f27, 0f3D0A7445;
	fma.rn.f32 	%f28, %f26, %f4, %f27;
	mov.f32 	%f29, 0fBE1B3B75;
	fma.rn.f32 	%f30, %f28, %f4, %f29;
	mov.f32 	%f31, 0fBF6B385A;
	fma.rn.f32 	%f32, %f30, %f4, %f31;
	mov.f32 	%f33, 0fBFD0316E;
	fma.rn.f32 	%f34, %f32, %f4, %f33;
	mov.f32 	%f35, 0fBA031CCE;
	fma.rn.f32 	%f21, %f34, %f4, %f35;
	// inline asm
	ex2.approx.ftz.f32 %f20,%f21;
	// inline asm
	mov.f32 	%f36, 0f3F800000;
	sub.f32 	%f37, %f36, %f20;
	mov.b32 	 %r2, %f37;
	setp.ltu.f32	%p2, %f4, 0f407AD445;
	selp.b32	%r3, %r2, 1065353216, %p2;
	mov.b32 	 %r4, %f3;
	and.b32  	%r5, %r4, -2147483648;
	or.b32  	%r6, %r3, %r5;
	mov.b32 	 %f83, %r6;

BB1_3:
	add.f32 	%f50, %f1, 0fBF000000;
	mul.f32 	%f8, %f50, %f2;
	abs.f32 	%f9, %f8;
	setp.ltu.f32	%p3, %f9, 0f3F800000;
	@%p3 bra 	BB1_5;
	bra.uni 	BB1_4;

BB1_5:
	mul.f32 	%f69, %f8, %f8;
	mov.f32 	%f70, 0f3BA0C9F8;
	mov.f32 	%f71, 0fBA1268FB;
	fma.rn.f32 	%f72, %f71, %f69, %f70;
	mov.f32 	%f73, 0fBCDABFD4;
	fma.rn.f32 	%f74, %f72, %f69, %f73;
	mov.f32 	%f75, 0f3DE70331;
	fma.rn.f32 	%f76, %f74, %f69, %f75;
	mov.f32 	%f77, 0fBEC09330;
	fma.rn.f32 	%f78, %f76, %f69, %f77;
	mov.f32 	%f79, 0f3F906EBA;
	fma.rn.f32 	%f80, %f78, %f69, %f79;
	mul.f32 	%f84, %f8, %f80;
	bra.uni 	BB1_6;

BB1_4:
	mov.f32 	%f53, 0f3A03BB71;
	mov.f32 	%f54, 0fB7B730FB;
	fma.rn.f32 	%f55, %f54, %f9, %f53;
	mov.f32 	%f56, 0fBBACA3B3;
	fma.rn.f32 	%f57, %f55, %f9, %f56;
	mov.f32 	%f58, 0f3D0A7445;
	fma.rn.f32 	%f59, %f57, %f9, %f58;
	mov.f32 	%f60, 0fBE1B3B75;
	fma.rn.f32 	%f61, %f59, %f9, %f60;
	mov.f32 	%f62, 0fBF6B385A;
	fma.rn.f32 	%f63, %f61, %f9, %f62;
	mov.f32 	%f64, 0fBFD0316E;
	fma.rn.f32 	%f65, %f63, %f9, %f64;
	mov.f32 	%f66, 0fBA031CCE;
	fma.rn.f32 	%f52, %f65, %f9, %f66;
	// inline asm
	ex2.approx.ftz.f32 %f51,%f52;
	// inline asm
	mov.f32 	%f67, 0f3F800000;
	sub.f32 	%f68, %f67, %f51;
	mov.b32 	 %r7, %f68;
	setp.ltu.f32	%p4, %f9, 0f407AD445;
	selp.b32	%r8, %r7, 1065353216, %p4;
	mov.b32 	 %r9, %f8;
	and.b32  	%r10, %r9, -2147483648;
	or.b32  	%r11, %r8, %r10;
	mov.b32 	 %f84, %r11;

BB1_6:
	sub.f32 	%f81, %f83, %f84;
	mul.f32 	%f82, %f81, 0f3F000000;
	st.param.f32	[func_retval0+0], %f82;
	ret;
}

	// .globl	_Z12kernel_alphaffff
.visible .func  (.param .b32 func_retval0) _Z12kernel_alphaffff(
	.param .b32 _Z12kernel_alphaffff_param_0,
	.param .b32 _Z12kernel_alphaffff_param_1,
	.param .b32 _Z12kernel_alphaffff_param_2,
	.param .b32 _Z12kernel_alphaffff_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<35>;
	.reg .b32 	%r<16>;


	ld.param.f32 	%f22, [_Z12kernel_alphaffff_param_0];
	ld.param.f32 	%f19, [_Z12kernel_alphaffff_param_1];
	ld.param.f32 	%f20, [_Z12kernel_alphaffff_param_2];
	ld.param.f32 	%f23, [_Z12kernel_alphaffff_param_3];
	div.rn.f32 	%f1, %f22, %f23;
	mov.f32 	%f27, 0f3F800000;
	mov.u32 	%r13, 2;
	mov.f32 	%f34, %f1;
	bra.uni 	BB2_1;

BB2_4:
	mul.rn.f32 	%f6, %f3, %f3;
	mov.f32 	%f34, %f6;

BB2_1:
	mov.f32 	%f3, %f34;
	and.b32  	%r8, %r13, 1;
	setp.eq.b32	%p1, %r8, 1;
	@!%p1 bra 	BB2_3;
	bra.uni 	BB2_2;

BB2_2:
	mul.rn.f32 	%f27, %f27, %f3;

BB2_3:
	shr.u32 	%r13, %r13, 1;
	setp.eq.s32	%p2, %r13, 0;
	@%p2 bra 	BB2_5;
	bra.uni 	BB2_4;

BB2_5:
	add.f32 	%f7, %f27, 0f3F800000;
	mov.f32 	%f28, 0f3F800000;
	mov.u32 	%r14, 3;
	mov.f32 	%f33, %f1;
	bra.uni 	BB2_6;

BB2_9:
	mul.rn.f32 	%f33, %f33, %f33;

BB2_6:
	and.b32  	%r10, %r14, 1;
	setp.eq.b32	%p3, %r10, 1;
	@!%p3 bra 	BB2_8;
	bra.uni 	BB2_7;

BB2_7:
	mul.rn.f32 	%f28, %f28, %f33;

BB2_8:
	shr.u32 	%r14, %r14, 1;
	setp.eq.s32	%p4, %r14, 0;
	@%p4 bra 	BB2_10;
	bra.uni 	BB2_9;

BB2_10:
	fma.rn.f32 	%f13, %f28, %f19, %f7;
	mov.f32 	%f29, 0f3F800000;
	mov.u32 	%r15, 4;
	mov.f32 	%f32, %f1;
	bra.uni 	BB2_11;

BB2_14:
	mul.rn.f32 	%f32, %f32, %f32;

BB2_11:
	and.b32  	%r12, %r15, 1;
	setp.eq.b32	%p5, %r12, 1;
	@!%p5 bra 	BB2_13;
	bra.uni 	BB2_12;

BB2_12:
	mul.rn.f32 	%f29, %f29, %f32;

BB2_13:
	shr.u32 	%r15, %r15, 1;
	setp.eq.s32	%p6, %r15, 0;
	@%p6 bra 	BB2_15;
	bra.uni 	BB2_14;

BB2_15:
	fma.rn.f32 	%f26, %f29, %f20, %f13;
	st.param.f32	[func_retval0+0], %f26;
	ret;
}

	// .globl	_Z15kernel_dalphadzffff
.visible .func  (.param .b32 func_retval0) _Z15kernel_dalphadzffff(
	.param .b32 _Z15kernel_dalphadzffff_param_0,
	.param .b32 _Z15kernel_dalphadzffff_param_1,
	.param .b32 _Z15kernel_dalphadzffff_param_2,
	.param .b32 _Z15kernel_dalphadzffff_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<16>;


	ld.param.f32 	%f22, [_Z15kernel_dalphadzffff_param_0];
	ld.param.f32 	%f26, [_Z15kernel_dalphadzffff_param_1];
	ld.param.f32 	%f23, [_Z15kernel_dalphadzffff_param_2];
	ld.param.f32 	%f41, [_Z15kernel_dalphadzffff_param_3];
	add.f32 	%f27, %f22, %f22;
	mul.f32 	%f1, %f41, %f41;
	div.rn.f32 	%f2, %f27, %f1;
	mul.f32 	%f3, %f26, 0f40400000;
	mov.f32 	%f35, 0f3F800000;
	mov.u32 	%r13, 2;
	mov.f32 	%f39, %f22;
	bra.uni 	BB3_1;

BB3_4:
	mul.rn.f32 	%f8, %f5, %f5;
	mov.f32 	%f39, %f8;

BB3_1:
	mov.f32 	%f5, %f39;
	and.b32  	%r8, %r13, 1;
	setp.eq.b32	%p1, %r8, 1;
	@!%p1 bra 	BB3_3;
	bra.uni 	BB3_2;

BB3_2:
	mul.rn.f32 	%f35, %f35, %f5;

BB3_3:
	shr.u32 	%r13, %r13, 1;
	setp.eq.s32	%p2, %r13, 0;
	@%p2 bra 	BB3_5;
	bra.uni 	BB3_4;

BB3_5:
	mul.f32 	%f29, %f3, %f35;
	mul.f32 	%f30, %f1, %f41;
	div.rn.f32 	%f31, %f29, %f30;
	add.f32 	%f9, %f2, %f31;
	mul.f32 	%f10, %f23, 0f40800000;
	mov.f32 	%f36, 0f3F800000;
	mov.u32 	%r14, 3;
	mov.f32 	%f38, %f22;
	bra.uni 	BB3_6;

BB3_9:
	mul.rn.f32 	%f38, %f38, %f38;

BB3_6:
	and.b32  	%r10, %r14, 1;
	setp.eq.b32	%p3, %r10, 1;
	@!%p3 bra 	BB3_8;
	bra.uni 	BB3_7;

BB3_7:
	mul.rn.f32 	%f36, %f36, %f38;

BB3_8:
	shr.u32 	%r14, %r14, 1;
	setp.eq.s32	%p4, %r14, 0;
	@%p4 bra 	BB3_10;
	bra.uni 	BB3_9;

BB3_10:
	mul.f32 	%f16, %f10, %f36;
	mov.f32 	%f40, 0f3F800000;
	mov.u32 	%r15, 4;
	bra.uni 	BB3_11;

BB3_14:
	mul.rn.f32 	%f41, %f41, %f41;

BB3_11:
	and.b32  	%r12, %r15, 1;
	setp.eq.b32	%p5, %r12, 1;
	@!%p5 bra 	BB3_13;
	bra.uni 	BB3_12;

BB3_12:
	mul.rn.f32 	%f40, %f40, %f41;

BB3_13:
	shr.u32 	%r15, %r15, 1;
	setp.eq.s32	%p6, %r15, 0;
	@%p6 bra 	BB3_15;
	bra.uni 	BB3_14;

BB3_15:
	div.rn.f32 	%f33, %f16, %f40;
	add.f32 	%f34, %f9, %f33;
	st.param.f32	[func_retval0+0], %f34;
	ret;
}

	// .globl	_Z17kernel_d2alphadz2ffff
.visible .func  (.param .b32 func_retval0) _Z17kernel_d2alphadz2ffff(
	.param .b32 _Z17kernel_d2alphadz2ffff_param_0,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_1,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_2,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<33>;
	.reg .b32 	%r<11>;


	ld.param.f32 	%f30, [_Z17kernel_d2alphadz2ffff_param_0];
	ld.param.f32 	%f17, [_Z17kernel_d2alphadz2ffff_param_1];
	ld.param.f32 	%f18, [_Z17kernel_d2alphadz2ffff_param_2];
	ld.param.f32 	%f32, [_Z17kernel_d2alphadz2ffff_param_3];
	mul.f32 	%f19, %f32, %f32;
	mov.f32 	%f20, 0f40000000;
	div.rn.f32 	%f21, %f20, %f19;
	mul.f32 	%f22, %f17, 0f40C00000;
	mul.f32 	%f23, %f22, %f30;
	mul.f32 	%f24, %f19, %f32;
	div.rn.f32 	%f25, %f23, %f24;
	add.f32 	%f1, %f21, %f25;
	mul.f32 	%f2, %f18, 0f41400000;
	mov.f32 	%f29, 0f3F800000;
	mov.u32 	%r9, 2;
	bra.uni 	BB4_1;

BB4_4:
	mul.rn.f32 	%f30, %f30, %f30;

BB4_1:
	and.b32  	%r6, %r9, 1;
	setp.eq.b32	%p1, %r6, 1;
	@!%p1 bra 	BB4_3;
	bra.uni 	BB4_2;

BB4_2:
	mul.rn.f32 	%f29, %f29, %f30;

BB4_3:
	shr.u32 	%r9, %r9, 1;
	setp.eq.s32	%p2, %r9, 0;
	@%p2 bra 	BB4_5;
	bra.uni 	BB4_4;

BB4_5:
	mul.f32 	%f8, %f2, %f29;
	mov.f32 	%f31, 0f3F800000;
	mov.u32 	%r10, 4;
	bra.uni 	BB4_6;

BB4_9:
	mul.rn.f32 	%f32, %f32, %f32;

BB4_6:
	and.b32  	%r8, %r10, 1;
	setp.eq.b32	%p3, %r8, 1;
	@!%p3 bra 	BB4_8;
	bra.uni 	BB4_7;

BB4_7:
	mul.rn.f32 	%f31, %f31, %f32;

BB4_8:
	shr.u32 	%r10, %r10, 1;
	setp.eq.s32	%p4, %r10, 0;
	@%p4 bra 	BB4_10;
	bra.uni 	BB4_9;

BB4_10:
	div.rn.f32 	%f27, %f8, %f31;
	add.f32 	%f28, %f1, %f27;
	st.param.f32	[func_retval0+0], %f28;
	ret;
}

	// .globl	_Z27kernel_DerivativeIntGauss1DiffffPfS_
.visible .func _Z27kernel_DerivativeIntGauss1DiffffPfS_(
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_0,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_1,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_2,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_3,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_4,
	.param .b64 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_5,
	.param .b64 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_6
)
{
	.reg .pred 	%p<54>;
	.reg .f32 	%f<279>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<4>;


	ld.param.u32 	%r3, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_0];
	ld.param.f32 	%f42, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_1];
	ld.param.f32 	%f43, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_2];
	ld.param.u64 	%rd2, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_6];
	cvt.rn.f32.s32	%f1, %r3;
	add.f32 	%f50, %f1, 0f3F000000;
	sub.f32 	%f2, %f50, %f42;
	div.rn.f32 	%f3, %f2, %f43;
	mov.f32 	%f51, 0f3F800000;
	cvt.rzi.f32.f32	%f52, %f51;
	add.f32 	%f53, %f52, %f52;
	mov.f32 	%f54, 0f40000000;
	sub.f32 	%f55, %f54, %f53;
	abs.f32 	%f4, %f55;
	abs.f32 	%f5, %f3;
	setp.lt.f32	%p3, %f5, 0f00800000;
	mul.f32 	%f56, %f5, 0f4B800000;
	selp.f32	%f57, 0fC3170000, 0fC2FE0000, %p3;
	selp.f32	%f58, %f56, %f5, %p3;
	mov.b32 	 %r4, %f58;
	and.b32  	%r5, %r4, 8388607;
	or.b32  	%r6, %r5, 1065353216;
	mov.b32 	 %f59, %r6;
	shr.u32 	%r7, %r4, 23;
	cvt.rn.f32.u32	%f60, %r7;
	add.f32 	%f61, %f57, %f60;
	setp.gt.f32	%p4, %f59, 0f3FB504F3;
	mul.f32 	%f62, %f59, 0f3F000000;
	add.f32 	%f63, %f61, 0f3F800000;
	selp.f32	%f64, %f62, %f59, %p4;
	selp.f32	%f65, %f63, %f61, %p4;
	add.f32 	%f66, %f64, 0fBF800000;
	add.f32 	%f47, %f64, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f46,%f47;
	// inline asm
	add.f32 	%f67, %f66, %f66;
	mul.f32 	%f68, %f46, %f67;
	mul.f32 	%f69, %f68, %f68;
	mov.f32 	%f70, 0f3C4CAF63;
	mov.f32 	%f71, 0f3B18F0FE;
	fma.rn.f32 	%f72, %f71, %f69, %f70;
	mov.f32 	%f73, 0f3DAAAABD;
	fma.rn.f32 	%f74, %f72, %f69, %f73;
	mul.rn.f32 	%f75, %f74, %f69;
	mul.rn.f32 	%f76, %f75, %f68;
	sub.f32 	%f77, %f66, %f68;
	neg.f32 	%f78, %f68;
	add.f32 	%f79, %f77, %f77;
	fma.rn.f32 	%f80, %f78, %f66, %f79;
	mul.rn.f32 	%f81, %f46, %f80;
	add.f32 	%f82, %f76, %f68;
	sub.f32 	%f83, %f68, %f82;
	add.f32 	%f84, %f76, %f83;
	add.f32 	%f85, %f81, %f84;
	add.f32 	%f86, %f82, %f85;
	sub.f32 	%f87, %f82, %f86;
	add.f32 	%f88, %f85, %f87;
	mov.f32 	%f89, 0f3F317200;
	mul.rn.f32 	%f90, %f65, %f89;
	mov.f32 	%f91, 0f35BFBE8E;
	mul.rn.f32 	%f92, %f65, %f91;
	add.f32 	%f93, %f90, %f86;
	sub.f32 	%f94, %f90, %f93;
	add.f32 	%f95, %f86, %f94;
	add.f32 	%f96, %f88, %f95;
	add.f32 	%f97, %f92, %f96;
	add.f32 	%f98, %f93, %f97;
	sub.f32 	%f99, %f93, %f98;
	add.f32 	%f100, %f97, %f99;
	abs.f32 	%f6, %f54;
	setp.gt.f32	%p5, %f6, 0f77F684DF;
	selp.f32	%f101, 0f39800000, 0f40000000, %p5;
	mul.rn.f32 	%f102, %f101, %f98;
	neg.f32 	%f103, %f102;
	fma.rn.f32 	%f104, %f101, %f98, %f103;
	fma.rn.f32 	%f105, %f101, %f100, %f104;
	mov.f32 	%f106, 0f00000000;
	fma.rn.f32 	%f107, %f106, %f98, %f105;
	add.rn.f32 	%f108, %f102, %f107;
	neg.f32 	%f109, %f108;
	add.rn.f32 	%f110, %f102, %f109;
	add.rn.f32 	%f111, %f110, %f107;
	mov.b32 	 %r8, %f108;
	setp.eq.s32	%p6, %r8, 1118925336;
	add.s32 	%r9, %r8, -1;
	mov.b32 	 %f112, %r9;
	add.f32 	%f113, %f111, 0f37000000;
	selp.f32	%f114, %f112, %f108, %p6;
	selp.f32	%f7, %f113, %f111, %p6;
	mul.f32 	%f115, %f114, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f116, %f115;
	mov.f32 	%f117, 0fBF317200;
	fma.rn.f32 	%f118, %f116, %f117, %f114;
	mov.f32 	%f119, 0fB5BFBE8E;
	fma.rn.f32 	%f120, %f116, %f119, %f118;
	mul.f32 	%f49, %f120, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f48,%f49;
	// inline asm
	add.f32 	%f121, %f116, 0f00000000;
	ex2.approx.f32 	%f122, %f121;
	mul.f32 	%f123, %f48, %f122;
	setp.lt.f32	%p7, %f114, 0fC2D20000;
	selp.f32	%f124, 0f00000000, %f123, %p7;
	setp.gt.f32	%p8, %f114, 0f42D20000;
	selp.f32	%f273, 0f7F800000, %f124, %p8;
	setp.eq.f32	%p9, %f273, 0f7F800000;
	@%p9 bra 	BB5_2;

	fma.rn.f32 	%f273, %f273, %f7, %f273;

BB5_2:
	setp.lt.f32	%p10, %f3, 0f00000000;
	setp.eq.f32	%p11, %f4, 0f3F800000;
	and.pred  	%p1, %p10, %p11;
	mov.b32 	 %r10, %f273;
	xor.b32  	%r11, %r10, -2147483648;
	mov.b32 	 %f125, %r11;
	selp.f32	%f274, %f125, %f273, %p1;
	setp.eq.f32	%p12, %f3, 0f00000000;
	@%p12 bra 	BB5_5;
	bra.uni 	BB5_3;

BB5_5:
	add.f32 	%f128, %f3, %f3;
	selp.f32	%f274, %f128, 0f00000000, %p11;
	bra.uni 	BB5_6;

BB5_3:
	setp.geu.f32	%p13, %f3, 0f00000000;
	@%p13 bra 	BB5_6;

	mov.f32 	%f272, 0f40000000;
	cvt.rzi.f32.f32	%f127, %f272;
	setp.neu.f32	%p14, %f127, 0f40000000;
	selp.f32	%f274, 0f7FFFFFFF, %f274, %p14;

BB5_6:
	add.f32 	%f129, %f5, %f6;
	mov.b32 	 %r12, %f129;
	setp.lt.s32	%p16, %r12, 2139095040;
	@%p16 bra 	BB5_13;

	setp.gtu.f32	%p17, %f5, 0f7F800000;
	setp.gtu.f32	%p18, %f6, 0f7F800000;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	BB5_12;
	bra.uni 	BB5_8;

BB5_12:
	add.f32 	%f274, %f3, 0f40000000;
	bra.uni 	BB5_13;

BB5_8:
	setp.eq.f32	%p20, %f6, 0f7F800000;
	@%p20 bra 	BB5_11;
	bra.uni 	BB5_9;

BB5_11:
	setp.gt.f32	%p22, %f5, 0f3F800000;
	selp.f32	%f130, 0f7F800000, 0f00000000, %p22;
	setp.eq.f32	%p23, %f3, 0fBF800000;
	selp.f32	%f274, 0f3F800000, %f130, %p23;
	bra.uni 	BB5_13;

BB5_9:
	setp.neu.f32	%p21, %f5, 0f7F800000;
	@%p21 bra 	BB5_13;

	selp.f32	%f274, 0fFF800000, 0f7F800000, %p1;

BB5_13:
	mov.f32 	%f258, 0f00000000;
	mov.f32 	%f257, 0f35BFBE8E;
	mov.f32 	%f256, 0f3F317200;
	mov.f32 	%f255, 0f3DAAAABD;
	mov.f32 	%f254, 0f3C4CAF63;
	mov.f32 	%f253, 0f3B18F0FE;
	ld.param.f32 	%f252, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_2];
	ld.param.f32 	%f251, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_1];
	ld.param.u32 	%r24, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_0];
	cvt.rn.f32.s32	%f250, %r24;
	mov.f32 	%f249, 0fB5BFBE8E;
	mov.f32 	%f248, 0fBF317200;
	mul.f32 	%f137, %f274, 0fBF000000;
	setp.eq.f32	%p24, %f3, 0f3F800000;
	selp.f32	%f138, 0fBF000000, %f137, %p24;
	mul.f32 	%f139, %f138, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f140, %f139;
	fma.rn.f32 	%f142, %f140, %f248, %f138;
	fma.rn.f32 	%f144, %f140, %f249, %f142;
	mul.f32 	%f132, %f144, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f131,%f132;
	// inline asm
	add.f32 	%f145, %f140, 0f00000000;
	ex2.approx.f32 	%f146, %f145;
	mul.f32 	%f147, %f131, %f146;
	setp.lt.f32	%p25, %f138, 0fC2D20000;
	selp.f32	%f148, 0f00000000, %f147, %p25;
	setp.gt.f32	%p26, %f138, 0f42D20000;
	selp.f32	%f19, 0f7F800000, %f148, %p26;
	add.f32 	%f149, %f250, 0fBF000000;
	sub.f32 	%f20, %f149, %f251;
	div.rn.f32 	%f21, %f20, %f252;
	abs.f32 	%f22, %f21;
	setp.lt.f32	%p27, %f22, 0f00800000;
	mul.f32 	%f150, %f22, 0f4B800000;
	selp.f32	%f151, 0fC3170000, 0fC2FE0000, %p27;
	selp.f32	%f152, %f150, %f22, %p27;
	mov.b32 	 %r13, %f152;
	and.b32  	%r14, %r13, 8388607;
	or.b32  	%r15, %r14, 1065353216;
	mov.b32 	 %f153, %r15;
	shr.u32 	%r16, %r13, 23;
	cvt.rn.f32.u32	%f154, %r16;
	add.f32 	%f155, %f151, %f154;
	setp.gt.f32	%p28, %f153, 0f3FB504F3;
	mul.f32 	%f156, %f153, 0f3F000000;
	add.f32 	%f157, %f155, 0f3F800000;
	selp.f32	%f158, %f156, %f153, %p28;
	selp.f32	%f159, %f157, %f155, %p28;
	add.f32 	%f160, %f158, 0fBF800000;
	add.f32 	%f134, %f158, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f133,%f134;
	// inline asm
	add.f32 	%f161, %f160, %f160;
	mul.f32 	%f162, %f133, %f161;
	mul.f32 	%f163, %f162, %f162;
	fma.rn.f32 	%f166, %f253, %f163, %f254;
	fma.rn.f32 	%f168, %f166, %f163, %f255;
	mul.rn.f32 	%f169, %f168, %f163;
	mul.rn.f32 	%f170, %f169, %f162;
	sub.f32 	%f171, %f160, %f162;
	neg.f32 	%f172, %f162;
	add.f32 	%f173, %f171, %f171;
	fma.rn.f32 	%f174, %f172, %f160, %f173;
	mul.rn.f32 	%f175, %f133, %f174;
	add.f32 	%f176, %f170, %f162;
	sub.f32 	%f177, %f162, %f176;
	add.f32 	%f178, %f170, %f177;
	add.f32 	%f179, %f175, %f178;
	add.f32 	%f180, %f176, %f179;
	sub.f32 	%f181, %f176, %f180;
	add.f32 	%f182, %f179, %f181;
	mul.rn.f32 	%f184, %f159, %f256;
	mul.rn.f32 	%f186, %f159, %f257;
	add.f32 	%f187, %f184, %f180;
	sub.f32 	%f188, %f184, %f187;
	add.f32 	%f189, %f180, %f188;
	add.f32 	%f190, %f182, %f189;
	add.f32 	%f191, %f186, %f190;
	add.f32 	%f192, %f187, %f191;
	sub.f32 	%f193, %f187, %f192;
	add.f32 	%f194, %f191, %f193;
	mul.rn.f32 	%f196, %f101, %f192;
	neg.f32 	%f197, %f196;
	fma.rn.f32 	%f198, %f101, %f192, %f197;
	fma.rn.f32 	%f199, %f101, %f194, %f198;
	fma.rn.f32 	%f201, %f258, %f192, %f199;
	add.rn.f32 	%f202, %f196, %f201;
	neg.f32 	%f203, %f202;
	add.rn.f32 	%f204, %f196, %f203;
	add.rn.f32 	%f205, %f204, %f201;
	mov.b32 	 %r17, %f202;
	setp.eq.s32	%p30, %r17, 1118925336;
	add.s32 	%r18, %r17, -1;
	mov.b32 	 %f206, %r18;
	add.f32 	%f207, %f205, 0f37000000;
	selp.f32	%f208, %f206, %f202, %p30;
	selp.f32	%f23, %f207, %f205, %p30;
	mul.f32 	%f209, %f208, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f210, %f209;
	fma.rn.f32 	%f211, %f210, %f248, %f208;
	fma.rn.f32 	%f212, %f210, %f249, %f211;
	mul.f32 	%f136, %f212, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f135,%f136;
	// inline asm
	add.f32 	%f213, %f210, 0f00000000;
	ex2.approx.f32 	%f214, %f213;
	mul.f32 	%f215, %f135, %f214;
	setp.lt.f32	%p31, %f208, 0fC2D20000;
	selp.f32	%f216, 0f00000000, %f215, %p31;
	setp.gt.f32	%p32, %f208, 0f42D20000;
	selp.f32	%f275, 0f7F800000, %f216, %p32;
	setp.eq.f32	%p33, %f275, 0f7F800000;
	@%p33 bra 	BB5_15;

	fma.rn.f32 	%f275, %f275, %f23, %f275;

BB5_15:
	setp.lt.f32	%p34, %f21, 0f00000000;
	and.pred  	%p2, %p34, %p11;
	mov.b32 	 %r19, %f275;
	xor.b32  	%r20, %r19, -2147483648;
	mov.b32 	 %f217, %r20;
	selp.f32	%f276, %f217, %f275, %p2;
	setp.eq.f32	%p36, %f21, 0f00000000;
	@%p36 bra 	BB5_18;
	bra.uni 	BB5_16;

BB5_18:
	add.f32 	%f220, %f21, %f21;
	selp.f32	%f276, %f220, 0f00000000, %p11;
	bra.uni 	BB5_19;

BB5_16:
	setp.geu.f32	%p37, %f21, 0f00000000;
	@%p37 bra 	BB5_19;

	mov.f32 	%f271, 0f40000000;
	cvt.rzi.f32.f32	%f219, %f271;
	setp.neu.f32	%p38, %f219, 0f40000000;
	selp.f32	%f276, 0f7FFFFFFF, %f276, %p38;

BB5_19:
	add.f32 	%f221, %f22, %f6;
	mov.b32 	 %r21, %f221;
	setp.lt.s32	%p40, %r21, 2139095040;
	@%p40 bra 	BB5_26;

	setp.gtu.f32	%p41, %f22, 0f7F800000;
	setp.gtu.f32	%p42, %f6, 0f7F800000;
	or.pred  	%p43, %p41, %p42;
	@%p43 bra 	BB5_25;
	bra.uni 	BB5_21;

BB5_25:
	add.f32 	%f276, %f21, 0f40000000;
	bra.uni 	BB5_26;

BB5_21:
	setp.eq.f32	%p44, %f6, 0f7F800000;
	@%p44 bra 	BB5_24;
	bra.uni 	BB5_22;

BB5_24:
	setp.gt.f32	%p46, %f22, 0f3F800000;
	selp.f32	%f222, 0f7F800000, 0f00000000, %p46;
	setp.eq.f32	%p47, %f21, 0fBF800000;
	selp.f32	%f276, 0f3F800000, %f222, %p47;
	bra.uni 	BB5_26;

BB5_22:
	setp.neu.f32	%p45, %f22, 0f7F800000;
	@%p45 bra 	BB5_26;

	selp.f32	%f276, 0fFF800000, 0f7F800000, %p2;

BB5_26:
	ld.param.u64 	%rd3, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_5];
	ld.param.f32 	%f263, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_4];
	ld.param.f32 	%f262, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_3];
	ld.param.f32 	%f261, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_2];
	mov.f32 	%f260, 0fB5BFBE8E;
	mov.f32 	%f259, 0fBF317200;
	mul.f32 	%f226, %f276, 0fBF000000;
	setp.eq.f32	%p48, %f21, 0f3F800000;
	selp.f32	%f227, 0fBF000000, %f226, %p48;
	mul.f32 	%f228, %f227, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f229, %f228;
	fma.rn.f32 	%f231, %f229, %f259, %f227;
	fma.rn.f32 	%f233, %f229, %f260, %f231;
	mul.f32 	%f224, %f233, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f223,%f224;
	// inline asm
	add.f32 	%f234, %f229, 0f00000000;
	ex2.approx.f32 	%f235, %f234;
	mul.f32 	%f236, %f223, %f235;
	setp.lt.f32	%p49, %f227, 0fC2D20000;
	selp.f32	%f237, 0f00000000, %f236, %p49;
	setp.gt.f32	%p50, %f227, 0f42D20000;
	selp.f32	%f35, 0f7F800000, %f237, %p50;
	div.rn.f32 	%f36, %f262, 0fC0206C99;
	div.rn.f32 	%f238, %f36, %f261;
	sub.f32 	%f239, %f19, %f35;
	mul.f32 	%f240, %f238, %f239;
	mul.f32 	%f241, %f240, %f263;
	st.f32 	[%rd3], %f241;
	setp.eq.s64	%p51, %rd2, 0;
	mov.u32 	%r26, 3;
	@%p51 bra 	BB5_33;

	mov.f32 	%f277, 0f3F800000;
	ld.param.f32 	%f278, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_2];
	bra.uni 	BB5_28;

BB5_31:
	mul.rn.f32 	%f278, %f278, %f278;

BB5_28:
	and.b32  	%r23, %r26, 1;
	setp.eq.b32	%p52, %r23, 1;
	@!%p52 bra 	BB5_30;
	bra.uni 	BB5_29;

BB5_29:
	mul.rn.f32 	%f277, %f277, %f278;

BB5_30:
	shr.u32 	%r26, %r26, 1;
	setp.eq.s32	%p53, %r26, 0;
	@%p53 bra 	BB5_32;
	bra.uni 	BB5_31;

BB5_32:
	ld.param.u32 	%r25, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_0];
	cvt.rn.f32.s32	%f270, %r25;
	ld.param.f32 	%f269, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_1];
	add.f32 	%f268, %f270, 0f3F000000;
	sub.f32 	%f267, %f268, %f269;
	ld.param.f32 	%f266, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_4];
	div.rn.f32 	%f242, %f36, %f277;
	mul.f32 	%f243, %f20, %f35;
	mul.f32 	%f244, %f267, %f19;
	sub.f32 	%f245, %f244, %f243;
	mul.f32 	%f246, %f245, %f242;
	mul.f32 	%f247, %f246, %f266;
	st.f32 	[%rd2], %f247;

BB5_33:
	ret;
}

	// .globl	_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS_
.visible .func _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS_(
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_0,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_3,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_4,
	.param .b64 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_5,
	.param .b64 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_6
)
{
	.reg .pred 	%p<58>;
	.reg .f32 	%f<303>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<4>;


	ld.param.u32 	%r7, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_0];
	ld.param.f32 	%f56, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1];
	ld.param.f32 	%f57, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	ld.param.u64 	%rd2, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_6];
	cvt.rn.f32.s32	%f1, %r7;
	add.f32 	%f64, %f1, 0f3F000000;
	sub.f32 	%f65, %f64, %f56;
	div.rn.f32 	%f2, %f65, %f57;
	mov.f32 	%f66, 0f3F800000;
	cvt.rzi.f32.f32	%f67, %f66;
	add.f32 	%f68, %f67, %f67;
	mov.f32 	%f69, 0f40000000;
	sub.f32 	%f70, %f69, %f68;
	abs.f32 	%f3, %f70;
	abs.f32 	%f4, %f2;
	setp.lt.f32	%p3, %f4, 0f00800000;
	mul.f32 	%f71, %f4, 0f4B800000;
	selp.f32	%f72, 0fC3170000, 0fC2FE0000, %p3;
	selp.f32	%f73, %f71, %f4, %p3;
	mov.b32 	 %r8, %f73;
	and.b32  	%r9, %r8, 8388607;
	or.b32  	%r10, %r9, 1065353216;
	mov.b32 	 %f74, %r10;
	shr.u32 	%r11, %r8, 23;
	cvt.rn.f32.u32	%f75, %r11;
	add.f32 	%f76, %f72, %f75;
	setp.gt.f32	%p4, %f74, 0f3FB504F3;
	mul.f32 	%f77, %f74, 0f3F000000;
	add.f32 	%f78, %f76, 0f3F800000;
	selp.f32	%f79, %f77, %f74, %p4;
	selp.f32	%f80, %f78, %f76, %p4;
	add.f32 	%f81, %f79, 0fBF800000;
	add.f32 	%f61, %f79, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f60,%f61;
	// inline asm
	add.f32 	%f82, %f81, %f81;
	mul.f32 	%f83, %f60, %f82;
	mul.f32 	%f84, %f83, %f83;
	mov.f32 	%f85, 0f3C4CAF63;
	mov.f32 	%f86, 0f3B18F0FE;
	fma.rn.f32 	%f87, %f86, %f84, %f85;
	mov.f32 	%f88, 0f3DAAAABD;
	fma.rn.f32 	%f89, %f87, %f84, %f88;
	mul.rn.f32 	%f90, %f89, %f84;
	mul.rn.f32 	%f91, %f90, %f83;
	sub.f32 	%f92, %f81, %f83;
	neg.f32 	%f93, %f83;
	add.f32 	%f94, %f92, %f92;
	fma.rn.f32 	%f95, %f93, %f81, %f94;
	mul.rn.f32 	%f96, %f60, %f95;
	add.f32 	%f97, %f91, %f83;
	sub.f32 	%f98, %f83, %f97;
	add.f32 	%f99, %f91, %f98;
	add.f32 	%f100, %f96, %f99;
	add.f32 	%f101, %f97, %f100;
	sub.f32 	%f102, %f97, %f101;
	add.f32 	%f103, %f100, %f102;
	mov.f32 	%f104, 0f3F317200;
	mul.rn.f32 	%f105, %f80, %f104;
	mov.f32 	%f106, 0f35BFBE8E;
	mul.rn.f32 	%f107, %f80, %f106;
	add.f32 	%f108, %f105, %f101;
	sub.f32 	%f109, %f105, %f108;
	add.f32 	%f110, %f101, %f109;
	add.f32 	%f111, %f103, %f110;
	add.f32 	%f112, %f107, %f111;
	add.f32 	%f113, %f108, %f112;
	sub.f32 	%f114, %f108, %f113;
	add.f32 	%f115, %f112, %f114;
	abs.f32 	%f5, %f69;
	setp.gt.f32	%p5, %f5, 0f77F684DF;
	selp.f32	%f116, 0f39800000, 0f40000000, %p5;
	mul.rn.f32 	%f117, %f116, %f113;
	neg.f32 	%f118, %f117;
	fma.rn.f32 	%f119, %f116, %f113, %f118;
	fma.rn.f32 	%f120, %f116, %f115, %f119;
	mov.f32 	%f121, 0f00000000;
	fma.rn.f32 	%f122, %f121, %f113, %f120;
	add.rn.f32 	%f123, %f117, %f122;
	neg.f32 	%f124, %f123;
	add.rn.f32 	%f125, %f117, %f124;
	add.rn.f32 	%f126, %f125, %f122;
	mov.b32 	 %r12, %f123;
	setp.eq.s32	%p6, %r12, 1118925336;
	add.s32 	%r13, %r12, -1;
	mov.b32 	 %f127, %r13;
	add.f32 	%f128, %f126, 0f37000000;
	selp.f32	%f129, %f127, %f123, %p6;
	selp.f32	%f6, %f128, %f126, %p6;
	mul.f32 	%f130, %f129, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f131, %f130;
	mov.f32 	%f132, 0fBF317200;
	fma.rn.f32 	%f133, %f131, %f132, %f129;
	mov.f32 	%f134, 0fB5BFBE8E;
	fma.rn.f32 	%f135, %f131, %f134, %f133;
	mul.f32 	%f63, %f135, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f62,%f63;
	// inline asm
	add.f32 	%f136, %f131, 0f00000000;
	ex2.approx.f32 	%f137, %f136;
	mul.f32 	%f138, %f62, %f137;
	setp.lt.f32	%p7, %f129, 0fC2D20000;
	selp.f32	%f139, 0f00000000, %f138, %p7;
	setp.gt.f32	%p8, %f129, 0f42D20000;
	selp.f32	%f293, 0f7F800000, %f139, %p8;
	setp.eq.f32	%p9, %f293, 0f7F800000;
	@%p9 bra 	BB6_2;

	fma.rn.f32 	%f293, %f293, %f6, %f293;

BB6_2:
	setp.lt.f32	%p10, %f2, 0f00000000;
	setp.eq.f32	%p11, %f3, 0f3F800000;
	and.pred  	%p1, %p10, %p11;
	mov.b32 	 %r14, %f293;
	xor.b32  	%r15, %r14, -2147483648;
	mov.b32 	 %f140, %r15;
	selp.f32	%f294, %f140, %f293, %p1;
	setp.eq.f32	%p12, %f2, 0f00000000;
	@%p12 bra 	BB6_5;
	bra.uni 	BB6_3;

BB6_5:
	add.f32 	%f143, %f2, %f2;
	selp.f32	%f294, %f143, 0f00000000, %p11;
	bra.uni 	BB6_6;

BB6_3:
	setp.geu.f32	%p13, %f2, 0f00000000;
	@%p13 bra 	BB6_6;

	mov.f32 	%f292, 0f40000000;
	cvt.rzi.f32.f32	%f142, %f292;
	setp.neu.f32	%p14, %f142, 0f40000000;
	selp.f32	%f294, 0f7FFFFFFF, %f294, %p14;

BB6_6:
	add.f32 	%f144, %f4, %f5;
	mov.b32 	 %r16, %f144;
	setp.lt.s32	%p16, %r16, 2139095040;
	@%p16 bra 	BB6_13;

	setp.gtu.f32	%p17, %f4, 0f7F800000;
	setp.gtu.f32	%p18, %f5, 0f7F800000;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	BB6_12;
	bra.uni 	BB6_8;

BB6_12:
	add.f32 	%f294, %f2, 0f40000000;
	bra.uni 	BB6_13;

BB6_8:
	setp.eq.f32	%p20, %f5, 0f7F800000;
	@%p20 bra 	BB6_11;
	bra.uni 	BB6_9;

BB6_11:
	setp.gt.f32	%p22, %f4, 0f3F800000;
	selp.f32	%f145, 0f7F800000, 0f00000000, %p22;
	setp.eq.f32	%p23, %f2, 0fBF800000;
	selp.f32	%f294, 0f3F800000, %f145, %p23;
	bra.uni 	BB6_13;

BB6_9:
	setp.neu.f32	%p21, %f4, 0f7F800000;
	@%p21 bra 	BB6_13;

	selp.f32	%f294, 0fFF800000, 0f7F800000, %p1;

BB6_13:
	mov.f32 	%f280, 0f00000000;
	mov.f32 	%f279, 0f35BFBE8E;
	mov.f32 	%f278, 0f3F317200;
	mov.f32 	%f277, 0f3DAAAABD;
	mov.f32 	%f276, 0f3C4CAF63;
	mov.f32 	%f275, 0f3B18F0FE;
	ld.param.f32 	%f274, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	ld.param.f32 	%f273, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1];
	mov.f32 	%f272, 0fB5BFBE8E;
	mov.f32 	%f271, 0fBF317200;
	mul.f32 	%f152, %f294, 0fBF000000;
	setp.eq.f32	%p24, %f2, 0f3F800000;
	selp.f32	%f153, 0fBF000000, %f152, %p24;
	mul.f32 	%f154, %f153, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f155, %f154;
	fma.rn.f32 	%f157, %f155, %f271, %f153;
	fma.rn.f32 	%f159, %f155, %f272, %f157;
	mul.f32 	%f147, %f159, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f146,%f147;
	// inline asm
	add.f32 	%f160, %f155, 0f00000000;
	ex2.approx.f32 	%f161, %f160;
	mul.f32 	%f162, %f146, %f161;
	setp.lt.f32	%p25, %f153, 0fC2D20000;
	selp.f32	%f163, 0f00000000, %f162, %p25;
	setp.gt.f32	%p26, %f153, 0f42D20000;
	selp.f32	%f18, 0f7F800000, %f163, %p26;
	add.f32 	%f164, %f1, 0fBF000000;
	sub.f32 	%f165, %f164, %f273;
	div.rn.f32 	%f19, %f165, %f274;
	abs.f32 	%f20, %f19;
	setp.lt.f32	%p27, %f20, 0f00800000;
	mul.f32 	%f166, %f20, 0f4B800000;
	selp.f32	%f167, 0fC3170000, 0fC2FE0000, %p27;
	selp.f32	%f168, %f166, %f20, %p27;
	mov.b32 	 %r17, %f168;
	and.b32  	%r18, %r17, 8388607;
	or.b32  	%r19, %r18, 1065353216;
	mov.b32 	 %f169, %r19;
	shr.u32 	%r20, %r17, 23;
	cvt.rn.f32.u32	%f170, %r20;
	add.f32 	%f171, %f167, %f170;
	setp.gt.f32	%p28, %f169, 0f3FB504F3;
	mul.f32 	%f172, %f169, 0f3F000000;
	add.f32 	%f173, %f171, 0f3F800000;
	selp.f32	%f174, %f172, %f169, %p28;
	selp.f32	%f175, %f173, %f171, %p28;
	add.f32 	%f176, %f174, 0fBF800000;
	add.f32 	%f149, %f174, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f148,%f149;
	// inline asm
	add.f32 	%f177, %f176, %f176;
	mul.f32 	%f178, %f148, %f177;
	mul.f32 	%f179, %f178, %f178;
	fma.rn.f32 	%f182, %f275, %f179, %f276;
	fma.rn.f32 	%f184, %f182, %f179, %f277;
	mul.rn.f32 	%f185, %f184, %f179;
	mul.rn.f32 	%f186, %f185, %f178;
	sub.f32 	%f187, %f176, %f178;
	neg.f32 	%f188, %f178;
	add.f32 	%f189, %f187, %f187;
	fma.rn.f32 	%f190, %f188, %f176, %f189;
	mul.rn.f32 	%f191, %f148, %f190;
	add.f32 	%f192, %f186, %f178;
	sub.f32 	%f193, %f178, %f192;
	add.f32 	%f194, %f186, %f193;
	add.f32 	%f195, %f191, %f194;
	add.f32 	%f196, %f192, %f195;
	sub.f32 	%f197, %f192, %f196;
	add.f32 	%f198, %f195, %f197;
	mul.rn.f32 	%f200, %f175, %f278;
	mul.rn.f32 	%f202, %f175, %f279;
	add.f32 	%f203, %f200, %f196;
	sub.f32 	%f204, %f200, %f203;
	add.f32 	%f205, %f196, %f204;
	add.f32 	%f206, %f198, %f205;
	add.f32 	%f207, %f202, %f206;
	add.f32 	%f208, %f203, %f207;
	sub.f32 	%f209, %f203, %f208;
	add.f32 	%f210, %f207, %f209;
	mul.rn.f32 	%f212, %f116, %f208;
	neg.f32 	%f213, %f212;
	fma.rn.f32 	%f214, %f116, %f208, %f213;
	fma.rn.f32 	%f215, %f116, %f210, %f214;
	fma.rn.f32 	%f217, %f280, %f208, %f215;
	add.rn.f32 	%f218, %f212, %f217;
	neg.f32 	%f219, %f218;
	add.rn.f32 	%f220, %f212, %f219;
	add.rn.f32 	%f221, %f220, %f217;
	mov.b32 	 %r21, %f218;
	setp.eq.s32	%p30, %r21, 1118925336;
	add.s32 	%r22, %r21, -1;
	mov.b32 	 %f222, %r22;
	add.f32 	%f223, %f221, 0f37000000;
	selp.f32	%f224, %f222, %f218, %p30;
	selp.f32	%f21, %f223, %f221, %p30;
	mul.f32 	%f225, %f224, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f226, %f225;
	fma.rn.f32 	%f227, %f226, %f271, %f224;
	fma.rn.f32 	%f228, %f226, %f272, %f227;
	mul.f32 	%f151, %f228, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f150,%f151;
	// inline asm
	add.f32 	%f229, %f226, 0f00000000;
	ex2.approx.f32 	%f230, %f229;
	mul.f32 	%f231, %f150, %f230;
	setp.lt.f32	%p31, %f224, 0fC2D20000;
	selp.f32	%f232, 0f00000000, %f231, %p31;
	setp.gt.f32	%p32, %f224, 0f42D20000;
	selp.f32	%f295, 0f7F800000, %f232, %p32;
	setp.eq.f32	%p33, %f295, 0f7F800000;
	@%p33 bra 	BB6_15;

	fma.rn.f32 	%f295, %f295, %f21, %f295;

BB6_15:
	setp.lt.f32	%p34, %f19, 0f00000000;
	and.pred  	%p2, %p34, %p11;
	mov.b32 	 %r23, %f295;
	xor.b32  	%r24, %r23, -2147483648;
	mov.b32 	 %f233, %r24;
	selp.f32	%f296, %f233, %f295, %p2;
	setp.eq.f32	%p36, %f19, 0f00000000;
	@%p36 bra 	BB6_18;
	bra.uni 	BB6_16;

BB6_18:
	add.f32 	%f236, %f19, %f19;
	selp.f32	%f296, %f236, 0f00000000, %p11;
	bra.uni 	BB6_19;

BB6_16:
	setp.geu.f32	%p37, %f19, 0f00000000;
	@%p37 bra 	BB6_19;

	mov.f32 	%f291, 0f40000000;
	cvt.rzi.f32.f32	%f235, %f291;
	setp.neu.f32	%p38, %f235, 0f40000000;
	selp.f32	%f296, 0f7FFFFFFF, %f296, %p38;

BB6_19:
	add.f32 	%f237, %f20, %f5;
	mov.b32 	 %r25, %f237;
	setp.lt.s32	%p40, %r25, 2139095040;
	@%p40 bra 	BB6_26;

	setp.gtu.f32	%p41, %f20, 0f7F800000;
	setp.gtu.f32	%p42, %f5, 0f7F800000;
	or.pred  	%p43, %p41, %p42;
	@%p43 bra 	BB6_25;
	bra.uni 	BB6_21;

BB6_25:
	add.f32 	%f296, %f19, 0f40000000;
	bra.uni 	BB6_26;

BB6_21:
	setp.eq.f32	%p44, %f5, 0f7F800000;
	@%p44 bra 	BB6_24;
	bra.uni 	BB6_22;

BB6_24:
	setp.gt.f32	%p46, %f20, 0f3F800000;
	selp.f32	%f238, 0f7F800000, 0f00000000, %p46;
	setp.eq.f32	%p47, %f19, 0fBF800000;
	selp.f32	%f296, 0f3F800000, %f238, %p47;
	bra.uni 	BB6_26;

BB6_22:
	setp.neu.f32	%p45, %f20, 0f7F800000;
	@%p45 bra 	BB6_26;

	selp.f32	%f296, 0fFF800000, 0f7F800000, %p2;

BB6_26:
	ld.param.u64 	%rd3, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_5];
	ld.param.f32 	%f286, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_4];
	ld.param.f32 	%f285, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_3];
	ld.param.f32 	%f284, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	ld.param.f32 	%f283, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1];
	mov.f32 	%f282, 0fB5BFBE8E;
	mov.f32 	%f281, 0fBF317200;
	mul.f32 	%f241, %f296, 0fBF000000;
	setp.eq.f32	%p48, %f19, 0f3F800000;
	selp.f32	%f242, 0fBF000000, %f241, %p48;
	mul.f32 	%f243, %f242, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f244, %f243;
	fma.rn.f32 	%f246, %f244, %f281, %f242;
	fma.rn.f32 	%f248, %f244, %f282, %f246;
	mul.f32 	%f240, %f248, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f239,%f240;
	// inline asm
	add.f32 	%f249, %f244, 0f00000000;
	ex2.approx.f32 	%f250, %f249;
	mul.f32 	%f251, %f239, %f250;
	setp.lt.f32	%p49, %f242, 0fC2D20000;
	selp.f32	%f252, 0f00000000, %f251, %p49;
	setp.gt.f32	%p50, %f242, 0f42D20000;
	selp.f32	%f33, 0f7F800000, %f252, %p50;
	div.rn.f32 	%f253, %f285, 0fC0206C99;
	div.rn.f32 	%f254, %f253, %f284;
	div.rn.f32 	%f255, %f254, %f284;
	sub.f32 	%f256, %f1, %f283;
	add.f32 	%f300, %f256, 0f3F000000;
	mul.f32 	%f257, %f300, %f18;
	add.f32 	%f302, %f256, 0fBF000000;
	mul.f32 	%f258, %f302, %f33;
	sub.f32 	%f259, %f257, %f258;
	mul.f32 	%f260, %f255, %f259;
	mul.f32 	%f36, %f260, %f286;
	st.f32 	[%rd3], %f36;
	setp.eq.s64	%p51, %rd2, 0;
	@%p51 bra 	BB6_43;

	mov.f32 	%f297, 0f3F800000;
	ld.param.f32 	%f288, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_3];
	ld.param.f32 	%f298, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	mov.f32 	%f262, 0fC0000000;
	div.rn.f32 	%f263, %f262, %f298;
	mul.f32 	%f37, %f263, %f36;
	div.rn.f32 	%f38, %f288, 0f40206C99;
	mov.u32 	%r32, 5;
	bra.uni 	BB6_28;

BB6_31:
	mul.rn.f32 	%f298, %f298, %f298;

BB6_28:
	and.b32  	%r27, %r32, 1;
	setp.eq.b32	%p52, %r27, 1;
	@!%p52 bra 	BB6_30;
	bra.uni 	BB6_29;

BB6_29:
	mul.rn.f32 	%f297, %f297, %f298;

BB6_30:
	shr.u32 	%r32, %r32, 1;
	setp.eq.s32	%p53, %r32, 0;
	@%p53 bra 	BB6_32;
	bra.uni 	BB6_31;

BB6_32:
	div.rn.f32 	%f44, %f38, %f297;
	mov.f32 	%f299, 0f3F800000;
	mov.u32 	%r33, 3;
	bra.uni 	BB6_33;

BB6_36:
	mul.rn.f32 	%f300, %f300, %f300;

BB6_33:
	and.b32  	%r29, %r33, 1;
	setp.eq.b32	%p54, %r29, 1;
	@!%p54 bra 	BB6_35;
	bra.uni 	BB6_34;

BB6_34:
	mul.rn.f32 	%f299, %f299, %f300;

BB6_35:
	shr.u32 	%r33, %r33, 1;
	setp.eq.s32	%p55, %r33, 0;
	@%p55 bra 	BB6_37;
	bra.uni 	BB6_36;

BB6_37:
	mul.f32 	%f50, %f18, %f299;
	mov.f32 	%f301, 0f3F800000;
	mov.u32 	%r34, 3;
	bra.uni 	BB6_38;

BB6_41:
	mul.rn.f32 	%f302, %f302, %f302;

BB6_38:
	and.b32  	%r31, %r34, 1;
	setp.eq.b32	%p56, %r31, 1;
	@!%p56 bra 	BB6_40;
	bra.uni 	BB6_39;

BB6_39:
	mul.rn.f32 	%f301, %f301, %f302;

BB6_40:
	shr.u32 	%r34, %r34, 1;
	setp.eq.s32	%p57, %r34, 0;
	@%p57 bra 	BB6_42;
	bra.uni 	BB6_41;

BB6_42:
	ld.param.f32 	%f290, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_4];
	mul.f32 	%f266, %f33, %f301;
	sub.f32 	%f267, %f50, %f266;
	mul.f32 	%f268, %f44, %f267;
	mul.f32 	%f269, %f268, %f290;
	sub.f32 	%f270, %f37, %f269;
	st.f32 	[%rd2], %f270;

BB6_43:
	ret;
}

	// .globl	_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS_
.visible .func _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS_(
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_0,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_1,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_5,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_6,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_7,
	.param .b64 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_8,
	.param .b64 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_9
)
{
	.reg .pred 	%p<111>;
	.reg .f32 	%f<588>;
	.reg .b32 	%r<65>;
	.reg .b64 	%rd<4>;


	ld.param.u32 	%r12, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_0];
	ld.param.f32 	%f108, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2];
	ld.param.f32 	%f110, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	ld.param.u64 	%rd2, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_9];
	cvt.rn.f32.s32	%f1, %r12;
	add.f32 	%f118, %f1, 0f3F000000;
	sub.f32 	%f119, %f118, %f108;
	div.rn.f32 	%f2, %f119, %f110;
	mov.f32 	%f120, 0f3F800000;
	cvt.rzi.f32.f32	%f121, %f120;
	add.f32 	%f122, %f121, %f121;
	mov.f32 	%f123, 0f40000000;
	sub.f32 	%f124, %f123, %f122;
	abs.f32 	%f3, %f124;
	abs.f32 	%f4, %f2;
	setp.lt.f32	%p5, %f4, 0f00800000;
	mul.f32 	%f125, %f4, 0f4B800000;
	selp.f32	%f126, 0fC3170000, 0fC2FE0000, %p5;
	selp.f32	%f127, %f125, %f4, %p5;
	mov.b32 	 %r13, %f127;
	and.b32  	%r14, %r13, 8388607;
	or.b32  	%r15, %r14, 1065353216;
	mov.b32 	 %f128, %r15;
	shr.u32 	%r16, %r13, 23;
	cvt.rn.f32.u32	%f129, %r16;
	add.f32 	%f130, %f126, %f129;
	setp.gt.f32	%p6, %f128, 0f3FB504F3;
	mul.f32 	%f131, %f128, 0f3F000000;
	add.f32 	%f132, %f130, 0f3F800000;
	selp.f32	%f133, %f131, %f128, %p6;
	selp.f32	%f134, %f132, %f130, %p6;
	add.f32 	%f135, %f133, 0fBF800000;
	add.f32 	%f115, %f133, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f114,%f115;
	// inline asm
	add.f32 	%f136, %f135, %f135;
	mul.f32 	%f137, %f114, %f136;
	mul.f32 	%f138, %f137, %f137;
	mov.f32 	%f139, 0f3C4CAF63;
	mov.f32 	%f140, 0f3B18F0FE;
	fma.rn.f32 	%f141, %f140, %f138, %f139;
	mov.f32 	%f142, 0f3DAAAABD;
	fma.rn.f32 	%f143, %f141, %f138, %f142;
	mul.rn.f32 	%f144, %f143, %f138;
	mul.rn.f32 	%f145, %f144, %f137;
	sub.f32 	%f146, %f135, %f137;
	neg.f32 	%f147, %f137;
	add.f32 	%f148, %f146, %f146;
	fma.rn.f32 	%f149, %f147, %f135, %f148;
	mul.rn.f32 	%f150, %f114, %f149;
	add.f32 	%f151, %f145, %f137;
	sub.f32 	%f152, %f137, %f151;
	add.f32 	%f153, %f145, %f152;
	add.f32 	%f154, %f150, %f153;
	add.f32 	%f155, %f151, %f154;
	sub.f32 	%f156, %f151, %f155;
	add.f32 	%f157, %f154, %f156;
	mov.f32 	%f158, 0f3F317200;
	mul.rn.f32 	%f159, %f134, %f158;
	mov.f32 	%f160, 0f35BFBE8E;
	mul.rn.f32 	%f161, %f134, %f160;
	add.f32 	%f162, %f159, %f155;
	sub.f32 	%f163, %f159, %f162;
	add.f32 	%f164, %f155, %f163;
	add.f32 	%f165, %f157, %f164;
	add.f32 	%f166, %f161, %f165;
	add.f32 	%f167, %f162, %f166;
	sub.f32 	%f168, %f162, %f167;
	add.f32 	%f169, %f166, %f168;
	abs.f32 	%f5, %f123;
	setp.gt.f32	%p7, %f5, 0f77F684DF;
	selp.f32	%f6, 0f39800000, 0f40000000, %p7;
	mul.rn.f32 	%f170, %f6, %f167;
	neg.f32 	%f171, %f170;
	fma.rn.f32 	%f172, %f6, %f167, %f171;
	fma.rn.f32 	%f173, %f6, %f169, %f172;
	mov.f32 	%f174, 0f00000000;
	fma.rn.f32 	%f175, %f174, %f167, %f173;
	add.rn.f32 	%f176, %f170, %f175;
	neg.f32 	%f177, %f176;
	add.rn.f32 	%f178, %f170, %f177;
	add.rn.f32 	%f179, %f178, %f175;
	mov.b32 	 %r17, %f176;
	setp.eq.s32	%p8, %r17, 1118925336;
	add.s32 	%r18, %r17, -1;
	mov.b32 	 %f180, %r18;
	add.f32 	%f181, %f179, 0f37000000;
	selp.f32	%f182, %f180, %f176, %p8;
	selp.f32	%f7, %f181, %f179, %p8;
	mul.f32 	%f183, %f182, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f184, %f183;
	mov.f32 	%f185, 0fBF317200;
	fma.rn.f32 	%f186, %f184, %f185, %f182;
	mov.f32 	%f187, 0fB5BFBE8E;
	fma.rn.f32 	%f188, %f184, %f187, %f186;
	mul.f32 	%f117, %f188, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f116,%f117;
	// inline asm
	add.f32 	%f189, %f184, 0f00000000;
	ex2.approx.f32 	%f190, %f189;
	mul.f32 	%f191, %f116, %f190;
	setp.lt.f32	%p9, %f182, 0fC2D20000;
	selp.f32	%f192, 0f00000000, %f191, %p9;
	setp.gt.f32	%p10, %f182, 0f42D20000;
	selp.f32	%f570, 0f7F800000, %f192, %p10;
	setp.eq.f32	%p11, %f570, 0f7F800000;
	@%p11 bra 	BB7_2;

	fma.rn.f32 	%f570, %f570, %f7, %f570;

BB7_2:
	setp.lt.f32	%p12, %f2, 0f00000000;
	setp.eq.f32	%p13, %f3, 0f3F800000;
	and.pred  	%p1, %p12, %p13;
	mov.b32 	 %r19, %f570;
	xor.b32  	%r20, %r19, -2147483648;
	mov.b32 	 %f193, %r20;
	selp.f32	%f571, %f193, %f570, %p1;
	setp.eq.f32	%p14, %f2, 0f00000000;
	@%p14 bra 	BB7_5;
	bra.uni 	BB7_3;

BB7_5:
	add.f32 	%f196, %f2, %f2;
	selp.f32	%f571, %f196, 0f00000000, %p13;
	bra.uni 	BB7_6;

BB7_3:
	setp.geu.f32	%p15, %f2, 0f00000000;
	@%p15 bra 	BB7_6;

	mov.f32 	%f555, 0f40000000;
	cvt.rzi.f32.f32	%f195, %f555;
	setp.neu.f32	%p16, %f195, 0f40000000;
	selp.f32	%f571, 0f7FFFFFFF, %f571, %p16;

BB7_6:
	add.f32 	%f197, %f4, %f5;
	mov.b32 	 %r21, %f197;
	setp.lt.s32	%p18, %r21, 2139095040;
	@%p18 bra 	BB7_13;

	setp.gtu.f32	%p19, %f4, 0f7F800000;
	setp.gtu.f32	%p20, %f5, 0f7F800000;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	BB7_12;
	bra.uni 	BB7_8;

BB7_12:
	add.f32 	%f571, %f2, 0f40000000;
	bra.uni 	BB7_13;

BB7_8:
	setp.eq.f32	%p22, %f5, 0f7F800000;
	@%p22 bra 	BB7_11;
	bra.uni 	BB7_9;

BB7_11:
	setp.gt.f32	%p24, %f4, 0f3F800000;
	selp.f32	%f198, 0f7F800000, 0f00000000, %p24;
	setp.eq.f32	%p25, %f2, 0fBF800000;
	selp.f32	%f571, 0f3F800000, %f198, %p25;
	bra.uni 	BB7_13;

BB7_9:
	setp.neu.f32	%p23, %f4, 0f7F800000;
	@%p23 bra 	BB7_13;

	selp.f32	%f571, 0fFF800000, 0f7F800000, %p1;

BB7_13:
	ld.param.f32 	%f569, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	mov.f32 	%f568, 0fB5BFBE8E;
	mov.f32 	%f567, 0fBF317200;
	mov.f32 	%f554, 0f00000000;
	mov.f32 	%f553, 0f35BFBE8E;
	mov.f32 	%f552, 0f3F317200;
	mov.f32 	%f551, 0f3DAAAABD;
	mov.f32 	%f550, 0f3C4CAF63;
	mov.f32 	%f549, 0f3B18F0FE;
	ld.param.f32 	%f548, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2];
	mul.f32 	%f205, %f571, 0fBF000000;
	setp.eq.f32	%p26, %f2, 0f3F800000;
	selp.f32	%f206, 0fBF000000, %f205, %p26;
	mul.f32 	%f207, %f206, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f208, %f207;
	fma.rn.f32 	%f210, %f208, %f567, %f206;
	fma.rn.f32 	%f212, %f208, %f568, %f210;
	mul.f32 	%f200, %f212, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f199,%f200;
	// inline asm
	add.f32 	%f213, %f208, 0f00000000;
	ex2.approx.f32 	%f214, %f213;
	mul.f32 	%f215, %f199, %f214;
	setp.lt.f32	%p27, %f206, 0fC2D20000;
	selp.f32	%f216, 0f00000000, %f215, %p27;
	setp.gt.f32	%p28, %f206, 0f42D20000;
	selp.f32	%f19, 0f7F800000, %f216, %p28;
	add.f32 	%f217, %f1, 0fBF000000;
	sub.f32 	%f218, %f217, %f548;
	div.rn.f32 	%f20, %f218, %f569;
	abs.f32 	%f21, %f20;
	setp.lt.f32	%p29, %f21, 0f00800000;
	mul.f32 	%f219, %f21, 0f4B800000;
	selp.f32	%f220, 0fC3170000, 0fC2FE0000, %p29;
	selp.f32	%f221, %f219, %f21, %p29;
	mov.b32 	 %r22, %f221;
	and.b32  	%r23, %r22, 8388607;
	or.b32  	%r24, %r23, 1065353216;
	mov.b32 	 %f222, %r24;
	shr.u32 	%r25, %r22, 23;
	cvt.rn.f32.u32	%f223, %r25;
	add.f32 	%f224, %f220, %f223;
	setp.gt.f32	%p30, %f222, 0f3FB504F3;
	mul.f32 	%f225, %f222, 0f3F000000;
	add.f32 	%f226, %f224, 0f3F800000;
	selp.f32	%f227, %f225, %f222, %p30;
	selp.f32	%f228, %f226, %f224, %p30;
	add.f32 	%f229, %f227, 0fBF800000;
	add.f32 	%f202, %f227, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f201,%f202;
	// inline asm
	add.f32 	%f230, %f229, %f229;
	mul.f32 	%f231, %f201, %f230;
	mul.f32 	%f232, %f231, %f231;
	fma.rn.f32 	%f235, %f549, %f232, %f550;
	fma.rn.f32 	%f237, %f235, %f232, %f551;
	mul.rn.f32 	%f238, %f237, %f232;
	mul.rn.f32 	%f239, %f238, %f231;
	sub.f32 	%f240, %f229, %f231;
	neg.f32 	%f241, %f231;
	add.f32 	%f242, %f240, %f240;
	fma.rn.f32 	%f243, %f241, %f229, %f242;
	mul.rn.f32 	%f244, %f201, %f243;
	add.f32 	%f245, %f239, %f231;
	sub.f32 	%f246, %f231, %f245;
	add.f32 	%f247, %f239, %f246;
	add.f32 	%f248, %f244, %f247;
	add.f32 	%f249, %f245, %f248;
	sub.f32 	%f250, %f245, %f249;
	add.f32 	%f251, %f248, %f250;
	mul.rn.f32 	%f253, %f228, %f552;
	mul.rn.f32 	%f255, %f228, %f553;
	add.f32 	%f256, %f253, %f249;
	sub.f32 	%f257, %f253, %f256;
	add.f32 	%f258, %f249, %f257;
	add.f32 	%f259, %f251, %f258;
	add.f32 	%f260, %f255, %f259;
	add.f32 	%f261, %f256, %f260;
	sub.f32 	%f262, %f256, %f261;
	add.f32 	%f263, %f260, %f262;
	mul.rn.f32 	%f264, %f6, %f261;
	neg.f32 	%f265, %f264;
	fma.rn.f32 	%f266, %f6, %f261, %f265;
	fma.rn.f32 	%f267, %f6, %f263, %f266;
	fma.rn.f32 	%f269, %f554, %f261, %f267;
	add.rn.f32 	%f270, %f264, %f269;
	neg.f32 	%f271, %f270;
	add.rn.f32 	%f272, %f264, %f271;
	add.rn.f32 	%f273, %f272, %f269;
	mov.b32 	 %r26, %f270;
	setp.eq.s32	%p31, %r26, 1118925336;
	add.s32 	%r27, %r26, -1;
	mov.b32 	 %f274, %r27;
	add.f32 	%f275, %f273, 0f37000000;
	selp.f32	%f276, %f274, %f270, %p31;
	selp.f32	%f22, %f275, %f273, %p31;
	mul.f32 	%f277, %f276, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f278, %f277;
	fma.rn.f32 	%f279, %f278, %f567, %f276;
	fma.rn.f32 	%f280, %f278, %f568, %f279;
	mul.f32 	%f204, %f280, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f203,%f204;
	// inline asm
	add.f32 	%f281, %f278, 0f00000000;
	ex2.approx.f32 	%f282, %f281;
	mul.f32 	%f283, %f203, %f282;
	setp.lt.f32	%p32, %f276, 0fC2D20000;
	selp.f32	%f284, 0f00000000, %f283, %p32;
	setp.gt.f32	%p33, %f276, 0f42D20000;
	selp.f32	%f572, 0f7F800000, %f284, %p33;
	setp.eq.f32	%p34, %f572, 0f7F800000;
	@%p34 bra 	BB7_15;

	fma.rn.f32 	%f572, %f572, %f22, %f572;

BB7_15:
	setp.lt.f32	%p35, %f20, 0f00000000;
	and.pred  	%p2, %p35, %p13;
	mov.b32 	 %r28, %f572;
	xor.b32  	%r29, %r28, -2147483648;
	mov.b32 	 %f285, %r29;
	selp.f32	%f573, %f285, %f572, %p2;
	setp.eq.f32	%p37, %f20, 0f00000000;
	@%p37 bra 	BB7_18;
	bra.uni 	BB7_16;

BB7_18:
	add.f32 	%f288, %f20, %f20;
	selp.f32	%f573, %f288, 0f00000000, %p13;
	bra.uni 	BB7_19;

BB7_16:
	setp.geu.f32	%p38, %f20, 0f00000000;
	@%p38 bra 	BB7_19;

	mov.f32 	%f547, 0f40000000;
	cvt.rzi.f32.f32	%f287, %f547;
	setp.neu.f32	%p39, %f287, 0f40000000;
	selp.f32	%f573, 0f7FFFFFFF, %f573, %p39;

BB7_19:
	add.f32 	%f289, %f21, %f5;
	mov.b32 	 %r30, %f289;
	setp.lt.s32	%p41, %r30, 2139095040;
	@%p41 bra 	BB7_26;

	setp.gtu.f32	%p42, %f21, 0f7F800000;
	setp.gtu.f32	%p43, %f5, 0f7F800000;
	or.pred  	%p44, %p42, %p43;
	@%p44 bra 	BB7_25;
	bra.uni 	BB7_21;

BB7_25:
	add.f32 	%f573, %f20, 0f40000000;
	bra.uni 	BB7_26;

BB7_21:
	setp.eq.f32	%p45, %f5, 0f7F800000;
	@%p45 bra 	BB7_24;
	bra.uni 	BB7_22;

BB7_24:
	setp.gt.f32	%p47, %f21, 0f3F800000;
	selp.f32	%f290, 0f7F800000, 0f00000000, %p47;
	setp.eq.f32	%p48, %f20, 0fBF800000;
	selp.f32	%f573, 0f3F800000, %f290, %p48;
	bra.uni 	BB7_26;

BB7_22:
	setp.neu.f32	%p46, %f21, 0f7F800000;
	@%p46 bra 	BB7_26;

	selp.f32	%f573, 0fFF800000, 0f7F800000, %p2;

BB7_26:
	ld.param.f32 	%f575, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	mov.f32 	%f562, 0fB5BFBE8E;
	mov.f32 	%f561, 0fBF317200;
	mov.f32 	%f574, 0f3F800000;
	ld.param.f32 	%f525, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_7];
	ld.param.f32 	%f524, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_5];
	ld.param.f32 	%f523, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2];
	mul.f32 	%f294, %f573, 0fBF000000;
	setp.eq.f32	%p49, %f20, 0f3F800000;
	selp.f32	%f295, 0fBF000000, %f294, %p49;
	mul.f32 	%f296, %f295, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f297, %f296;
	fma.rn.f32 	%f299, %f297, %f561, %f295;
	fma.rn.f32 	%f301, %f297, %f562, %f299;
	mul.f32 	%f292, %f301, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f291,%f292;
	// inline asm
	add.f32 	%f302, %f297, 0f00000000;
	ex2.approx.f32 	%f303, %f302;
	mul.f32 	%f304, %f291, %f303;
	setp.lt.f32	%p50, %f295, 0fC2D20000;
	selp.f32	%f305, 0f00000000, %f304, %p50;
	setp.gt.f32	%p51, %f295, 0f42D20000;
	selp.f32	%f34, 0f7F800000, %f305, %p51;
	neg.f32 	%f306, %f524;
	div.rn.f32 	%f307, %f306, 0f40206C99;
	div.rn.f32 	%f308, %f307, %f575;
	div.rn.f32 	%f35, %f308, %f575;
	sub.f32 	%f36, %f1, %f523;
	add.f32 	%f577, %f36, 0f3F000000;
	mul.f32 	%f310, %f577, %f19;
	add.f32 	%f579, %f36, 0fBF000000;
	mul.f32 	%f312, %f579, %f34;
	sub.f32 	%f313, %f310, %f312;
	mul.f32 	%f314, %f35, %f313;
	mul.f32 	%f37, %f314, %f525;
	mov.f32 	%f315, 0fC0000000;
	div.rn.f32 	%f38, %f315, %f575;
	mul.f32 	%f39, %f38, %f37;
	div.rn.f32 	%f40, %f524, 0f40206C99;
	mov.u32 	%r60, 5;
	bra.uni 	BB7_27;

BB7_30:
	mul.rn.f32 	%f575, %f575, %f575;

BB7_27:
	and.b32  	%r32, %r60, 1;
	setp.eq.b32	%p52, %r32, 1;
	@!%p52 bra 	BB7_29;
	bra.uni 	BB7_28;

BB7_28:
	mul.rn.f32 	%f574, %f574, %f575;

BB7_29:
	shr.u32 	%r60, %r60, 1;
	setp.eq.s32	%p53, %r60, 0;
	@%p53 bra 	BB7_31;
	bra.uni 	BB7_30;

BB7_31:
	div.rn.f32 	%f46, %f40, %f574;
	mov.f32 	%f576, 0f3F800000;
	mov.u32 	%r61, 3;
	bra.uni 	BB7_32;

BB7_35:
	mul.rn.f32 	%f577, %f577, %f577;

BB7_32:
	and.b32  	%r34, %r61, 1;
	setp.eq.b32	%p54, %r34, 1;
	@!%p54 bra 	BB7_34;
	bra.uni 	BB7_33;

BB7_33:
	mul.rn.f32 	%f576, %f576, %f577;

BB7_34:
	shr.u32 	%r61, %r61, 1;
	setp.eq.s32	%p55, %r61, 0;
	@%p55 bra 	BB7_36;
	bra.uni 	BB7_35;

BB7_36:
	mul.f32 	%f53, %f19, %f576;
	mov.f32 	%f578, 0f3F800000;
	mov.u32 	%r62, 3;
	bra.uni 	BB7_37;

BB7_40:
	mul.rn.f32 	%f579, %f579, %f579;

BB7_37:
	and.b32  	%r36, %r62, 1;
	setp.eq.b32	%p56, %r36, 1;
	@!%p56 bra 	BB7_39;
	bra.uni 	BB7_38;

BB7_38:
	mul.rn.f32 	%f578, %f578, %f579;

BB7_39:
	shr.u32 	%r62, %r62, 1;
	setp.eq.s32	%p57, %r62, 0;
	@%p57 bra 	BB7_41;
	bra.uni 	BB7_40;

BB7_41:
	ld.param.f32 	%f566, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	mov.f32 	%f565, 0fB5BFBE8E;
	mov.f32 	%f564, 0fBF317200;
	ld.param.f32 	%f534, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3];
	ld.param.u32 	%r59, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_1];
	ld.param.f32 	%f533, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_7];
	mov.f32 	%f532, 0f00000000;
	mov.f32 	%f531, 0f35BFBE8E;
	mov.f32 	%f530, 0f3F317200;
	mov.f32 	%f529, 0f3DAAAABD;
	mov.f32 	%f528, 0f3C4CAF63;
	mov.f32 	%f527, 0f3B18F0FE;
	mul.f32 	%f322, %f34, %f578;
	sub.f32 	%f323, %f53, %f322;
	mul.f32 	%f324, %f46, %f323;
	mul.f32 	%f325, %f324, %f533;
	sub.f32 	%f60, %f39, %f325;
	cvt.rn.f32.s32	%f61, %r59;
	add.f32 	%f326, %f61, 0f3F000000;
	sub.f32 	%f327, %f326, %f534;
	div.rn.f32 	%f62, %f327, %f566;
	abs.f32 	%f63, %f62;
	setp.lt.f32	%p58, %f63, 0f00800000;
	mul.f32 	%f328, %f63, 0f4B800000;
	selp.f32	%f329, 0fC3170000, 0fC2FE0000, %p58;
	selp.f32	%f330, %f328, %f63, %p58;
	mov.b32 	 %r37, %f330;
	and.b32  	%r38, %r37, 8388607;
	or.b32  	%r39, %r38, 1065353216;
	mov.b32 	 %f331, %r39;
	shr.u32 	%r40, %r37, 23;
	cvt.rn.f32.u32	%f332, %r40;
	add.f32 	%f333, %f329, %f332;
	setp.gt.f32	%p59, %f331, 0f3FB504F3;
	mul.f32 	%f334, %f331, 0f3F000000;
	add.f32 	%f335, %f333, 0f3F800000;
	selp.f32	%f336, %f334, %f331, %p59;
	selp.f32	%f337, %f335, %f333, %p59;
	add.f32 	%f338, %f336, 0fBF800000;
	add.f32 	%f319, %f336, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f318,%f319;
	// inline asm
	add.f32 	%f339, %f338, %f338;
	mul.f32 	%f340, %f318, %f339;
	mul.f32 	%f341, %f340, %f340;
	fma.rn.f32 	%f344, %f527, %f341, %f528;
	fma.rn.f32 	%f346, %f344, %f341, %f529;
	mul.rn.f32 	%f347, %f346, %f341;
	mul.rn.f32 	%f348, %f347, %f340;
	sub.f32 	%f349, %f338, %f340;
	neg.f32 	%f350, %f340;
	add.f32 	%f351, %f349, %f349;
	fma.rn.f32 	%f352, %f350, %f338, %f351;
	mul.rn.f32 	%f353, %f318, %f352;
	add.f32 	%f354, %f348, %f340;
	sub.f32 	%f355, %f340, %f354;
	add.f32 	%f356, %f348, %f355;
	add.f32 	%f357, %f353, %f356;
	add.f32 	%f358, %f354, %f357;
	sub.f32 	%f359, %f354, %f358;
	add.f32 	%f360, %f357, %f359;
	mul.rn.f32 	%f362, %f337, %f530;
	mul.rn.f32 	%f364, %f337, %f531;
	add.f32 	%f365, %f362, %f358;
	sub.f32 	%f366, %f362, %f365;
	add.f32 	%f367, %f358, %f366;
	add.f32 	%f368, %f360, %f367;
	add.f32 	%f369, %f364, %f368;
	add.f32 	%f370, %f365, %f369;
	sub.f32 	%f371, %f365, %f370;
	add.f32 	%f372, %f369, %f371;
	mul.rn.f32 	%f374, %f6, %f370;
	neg.f32 	%f375, %f374;
	fma.rn.f32 	%f376, %f6, %f370, %f375;
	fma.rn.f32 	%f377, %f6, %f372, %f376;
	fma.rn.f32 	%f379, %f532, %f370, %f377;
	add.rn.f32 	%f380, %f374, %f379;
	neg.f32 	%f381, %f380;
	add.rn.f32 	%f382, %f374, %f381;
	add.rn.f32 	%f383, %f382, %f379;
	mov.b32 	 %r41, %f380;
	setp.eq.s32	%p61, %r41, 1118925336;
	add.s32 	%r42, %r41, -1;
	mov.b32 	 %f384, %r42;
	add.f32 	%f385, %f383, 0f37000000;
	selp.f32	%f386, %f384, %f380, %p61;
	selp.f32	%f64, %f385, %f383, %p61;
	mul.f32 	%f387, %f386, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f388, %f387;
	fma.rn.f32 	%f390, %f388, %f564, %f386;
	fma.rn.f32 	%f392, %f388, %f565, %f390;
	mul.f32 	%f321, %f392, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f320,%f321;
	// inline asm
	add.f32 	%f393, %f388, 0f00000000;
	ex2.approx.f32 	%f394, %f393;
	mul.f32 	%f395, %f320, %f394;
	setp.lt.f32	%p62, %f386, 0fC2D20000;
	selp.f32	%f396, 0f00000000, %f395, %p62;
	setp.gt.f32	%p63, %f386, 0f42D20000;
	selp.f32	%f580, 0f7F800000, %f396, %p63;
	setp.eq.f32	%p64, %f580, 0f7F800000;
	@%p64 bra 	BB7_43;

	fma.rn.f32 	%f580, %f580, %f64, %f580;

BB7_43:
	setp.lt.f32	%p65, %f62, 0f00000000;
	and.pred  	%p3, %p65, %p13;
	mov.b32 	 %r43, %f580;
	xor.b32  	%r44, %r43, -2147483648;
	mov.b32 	 %f397, %r44;
	selp.f32	%f581, %f397, %f580, %p3;
	setp.eq.f32	%p67, %f62, 0f00000000;
	@%p67 bra 	BB7_46;
	bra.uni 	BB7_44;

BB7_46:
	add.f32 	%f400, %f62, %f62;
	selp.f32	%f581, %f400, 0f00000000, %p13;
	bra.uni 	BB7_47;

BB7_44:
	setp.geu.f32	%p68, %f62, 0f00000000;
	@%p68 bra 	BB7_47;

	mov.f32 	%f546, 0f40000000;
	cvt.rzi.f32.f32	%f399, %f546;
	setp.neu.f32	%p69, %f399, 0f40000000;
	selp.f32	%f581, 0f7FFFFFFF, %f581, %p69;

BB7_47:
	add.f32 	%f401, %f63, %f5;
	mov.b32 	 %r45, %f401;
	setp.lt.s32	%p71, %r45, 2139095040;
	@%p71 bra 	BB7_54;

	setp.gtu.f32	%p72, %f63, 0f7F800000;
	setp.gtu.f32	%p73, %f5, 0f7F800000;
	or.pred  	%p74, %p72, %p73;
	@%p74 bra 	BB7_53;
	bra.uni 	BB7_49;

BB7_53:
	add.f32 	%f581, %f62, 0f40000000;
	bra.uni 	BB7_54;

BB7_49:
	setp.eq.f32	%p75, %f5, 0f7F800000;
	@%p75 bra 	BB7_52;
	bra.uni 	BB7_50;

BB7_52:
	setp.gt.f32	%p77, %f63, 0f3F800000;
	selp.f32	%f402, 0f7F800000, 0f00000000, %p77;
	setp.eq.f32	%p78, %f62, 0fBF800000;
	selp.f32	%f581, 0f3F800000, %f402, %p78;
	bra.uni 	BB7_54;

BB7_50:
	setp.neu.f32	%p76, %f63, 0f7F800000;
	@%p76 bra 	BB7_54;

	selp.f32	%f581, 0fFF800000, 0f7F800000, %p3;

BB7_54:
	ld.param.f32 	%f558, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	mov.f32 	%f557, 0fB5BFBE8E;
	mov.f32 	%f556, 0fBF317200;
	ld.param.f32 	%f541, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3];
	mov.f32 	%f540, 0f00000000;
	mov.f32 	%f539, 0f35BFBE8E;
	mov.f32 	%f538, 0f3F317200;
	mov.f32 	%f537, 0f3DAAAABD;
	mov.f32 	%f536, 0f3C4CAF63;
	mov.f32 	%f535, 0f3B18F0FE;
	mul.f32 	%f409, %f581, 0fBF000000;
	setp.eq.f32	%p79, %f62, 0f3F800000;
	selp.f32	%f410, 0fBF000000, %f409, %p79;
	mul.f32 	%f411, %f410, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f412, %f411;
	fma.rn.f32 	%f414, %f412, %f556, %f410;
	fma.rn.f32 	%f416, %f412, %f557, %f414;
	mul.f32 	%f404, %f416, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f403,%f404;
	// inline asm
	add.f32 	%f417, %f412, 0f00000000;
	ex2.approx.f32 	%f418, %f417;
	mul.f32 	%f419, %f403, %f418;
	setp.lt.f32	%p80, %f410, 0fC2D20000;
	selp.f32	%f420, 0f00000000, %f419, %p80;
	setp.gt.f32	%p81, %f410, 0f42D20000;
	selp.f32	%f76, 0f7F800000, %f420, %p81;
	add.f32 	%f421, %f61, 0fBF000000;
	sub.f32 	%f422, %f421, %f541;
	div.rn.f32 	%f77, %f422, %f558;
	abs.f32 	%f78, %f77;
	setp.lt.f32	%p82, %f78, 0f00800000;
	mul.f32 	%f423, %f78, 0f4B800000;
	selp.f32	%f424, 0fC3170000, 0fC2FE0000, %p82;
	selp.f32	%f425, %f423, %f78, %p82;
	mov.b32 	 %r46, %f425;
	and.b32  	%r47, %r46, 8388607;
	or.b32  	%r48, %r47, 1065353216;
	mov.b32 	 %f426, %r48;
	shr.u32 	%r49, %r46, 23;
	cvt.rn.f32.u32	%f427, %r49;
	add.f32 	%f428, %f424, %f427;
	setp.gt.f32	%p83, %f426, 0f3FB504F3;
	mul.f32 	%f429, %f426, 0f3F000000;
	add.f32 	%f430, %f428, 0f3F800000;
	selp.f32	%f431, %f429, %f426, %p83;
	selp.f32	%f432, %f430, %f428, %p83;
	add.f32 	%f433, %f431, 0fBF800000;
	add.f32 	%f406, %f431, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f405,%f406;
	// inline asm
	add.f32 	%f434, %f433, %f433;
	mul.f32 	%f435, %f405, %f434;
	mul.f32 	%f436, %f435, %f435;
	fma.rn.f32 	%f439, %f535, %f436, %f536;
	fma.rn.f32 	%f441, %f439, %f436, %f537;
	mul.rn.f32 	%f442, %f441, %f436;
	mul.rn.f32 	%f443, %f442, %f435;
	sub.f32 	%f444, %f433, %f435;
	neg.f32 	%f445, %f435;
	add.f32 	%f446, %f444, %f444;
	fma.rn.f32 	%f447, %f445, %f433, %f446;
	mul.rn.f32 	%f448, %f405, %f447;
	add.f32 	%f449, %f443, %f435;
	sub.f32 	%f450, %f435, %f449;
	add.f32 	%f451, %f443, %f450;
	add.f32 	%f452, %f448, %f451;
	add.f32 	%f453, %f449, %f452;
	sub.f32 	%f454, %f449, %f453;
	add.f32 	%f455, %f452, %f454;
	mul.rn.f32 	%f457, %f432, %f538;
	mul.rn.f32 	%f459, %f432, %f539;
	add.f32 	%f460, %f457, %f453;
	sub.f32 	%f461, %f457, %f460;
	add.f32 	%f462, %f453, %f461;
	add.f32 	%f463, %f455, %f462;
	add.f32 	%f464, %f459, %f463;
	add.f32 	%f465, %f460, %f464;
	sub.f32 	%f466, %f460, %f465;
	add.f32 	%f467, %f464, %f466;
	mul.rn.f32 	%f469, %f6, %f465;
	neg.f32 	%f470, %f469;
	fma.rn.f32 	%f471, %f6, %f465, %f470;
	fma.rn.f32 	%f472, %f6, %f467, %f471;
	fma.rn.f32 	%f474, %f540, %f465, %f472;
	add.rn.f32 	%f475, %f469, %f474;
	neg.f32 	%f476, %f475;
	add.rn.f32 	%f477, %f469, %f476;
	add.rn.f32 	%f478, %f477, %f474;
	mov.b32 	 %r50, %f475;
	setp.eq.s32	%p85, %r50, 1118925336;
	add.s32 	%r51, %r50, -1;
	mov.b32 	 %f479, %r51;
	add.f32 	%f480, %f478, 0f37000000;
	selp.f32	%f481, %f479, %f475, %p85;
	selp.f32	%f79, %f480, %f478, %p85;
	mul.f32 	%f482, %f481, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f483, %f482;
	fma.rn.f32 	%f484, %f483, %f556, %f481;
	fma.rn.f32 	%f485, %f483, %f557, %f484;
	mul.f32 	%f408, %f485, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f407,%f408;
	// inline asm
	add.f32 	%f486, %f483, 0f00000000;
	ex2.approx.f32 	%f487, %f486;
	mul.f32 	%f488, %f407, %f487;
	setp.lt.f32	%p86, %f481, 0fC2D20000;
	selp.f32	%f489, 0f00000000, %f488, %p86;
	setp.gt.f32	%p87, %f481, 0f42D20000;
	selp.f32	%f582, 0f7F800000, %f489, %p87;
	setp.eq.f32	%p88, %f582, 0f7F800000;
	@%p88 bra 	BB7_56;

	fma.rn.f32 	%f582, %f582, %f79, %f582;

BB7_56:
	setp.lt.f32	%p89, %f77, 0f00000000;
	and.pred  	%p4, %p89, %p13;
	mov.b32 	 %r52, %f582;
	xor.b32  	%r53, %r52, -2147483648;
	mov.b32 	 %f490, %r53;
	selp.f32	%f583, %f490, %f582, %p4;
	setp.eq.f32	%p91, %f77, 0f00000000;
	@%p91 bra 	BB7_59;
	bra.uni 	BB7_57;

BB7_59:
	add.f32 	%f493, %f77, %f77;
	selp.f32	%f583, %f493, 0f00000000, %p13;
	bra.uni 	BB7_60;

BB7_57:
	setp.geu.f32	%p92, %f77, 0f00000000;
	@%p92 bra 	BB7_60;

	mov.f32 	%f545, 0f40000000;
	cvt.rzi.f32.f32	%f492, %f545;
	setp.neu.f32	%p93, %f492, 0f40000000;
	selp.f32	%f583, 0f7FFFFFFF, %f583, %p93;

BB7_60:
	add.f32 	%f494, %f78, %f5;
	mov.b32 	 %r54, %f494;
	setp.lt.s32	%p95, %r54, 2139095040;
	@%p95 bra 	BB7_67;

	setp.gtu.f32	%p96, %f78, 0f7F800000;
	setp.gtu.f32	%p97, %f5, 0f7F800000;
	or.pred  	%p98, %p96, %p97;
	@%p98 bra 	BB7_66;
	bra.uni 	BB7_62;

BB7_66:
	add.f32 	%f583, %f77, 0f40000000;
	bra.uni 	BB7_67;

BB7_62:
	setp.eq.f32	%p99, %f5, 0f7F800000;
	@%p99 bra 	BB7_65;
	bra.uni 	BB7_63;

BB7_65:
	setp.gt.f32	%p101, %f78, 0f3F800000;
	selp.f32	%f495, 0f7F800000, 0f00000000, %p101;
	setp.eq.f32	%p102, %f77, 0fBF800000;
	selp.f32	%f583, 0f3F800000, %f495, %p102;
	bra.uni 	BB7_67;

BB7_63:
	setp.neu.f32	%p100, %f78, 0f7F800000;
	@%p100 bra 	BB7_67;

	selp.f32	%f583, 0fFF800000, 0f7F800000, %p4;

BB7_67:
	mov.f32 	%f560, 0fB5BFBE8E;
	mov.f32 	%f559, 0fBF317200;
	ld.param.f32 	%f543, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_6];
	ld.param.f32 	%f542, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3];
	mul.f32 	%f499, %f583, 0fBF000000;
	setp.eq.f32	%p103, %f77, 0f3F800000;
	selp.f32	%f500, 0fBF000000, %f499, %p103;
	mul.f32 	%f501, %f500, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f502, %f501;
	fma.rn.f32 	%f504, %f502, %f559, %f500;
	fma.rn.f32 	%f506, %f502, %f560, %f504;
	mul.f32 	%f497, %f506, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f496,%f497;
	// inline asm
	add.f32 	%f507, %f502, 0f00000000;
	ex2.approx.f32 	%f508, %f507;
	mul.f32 	%f509, %f496, %f508;
	setp.lt.f32	%p104, %f500, 0fC2D20000;
	selp.f32	%f510, 0f00000000, %f509, %p104;
	setp.gt.f32	%p105, %f500, 0f42D20000;
	selp.f32	%f91, 0f7F800000, %f510, %p105;
	sub.f32 	%f511, %f61, %f542;
	add.f32 	%f585, %f511, 0f3F000000;
	mul.f32 	%f512, %f585, %f76;
	add.f32 	%f587, %f511, 0fBF000000;
	mul.f32 	%f513, %f587, %f91;
	sub.f32 	%f514, %f512, %f513;
	mul.f32 	%f515, %f35, %f514;
	mul.f32 	%f94, %f515, %f543;
	mul.f32 	%f95, %f38, %f94;
	mov.f32 	%f584, 0f3F800000;
	mov.u32 	%r63, 3;
	bra.uni 	BB7_68;

BB7_71:
	mul.rn.f32 	%f585, %f585, %f585;

BB7_68:
	and.b32  	%r56, %r63, 1;
	setp.eq.b32	%p106, %r56, 1;
	@!%p106 bra 	BB7_70;
	bra.uni 	BB7_69;

BB7_69:
	mul.rn.f32 	%f584, %f584, %f585;

BB7_70:
	shr.u32 	%r63, %r63, 1;
	setp.eq.s32	%p107, %r63, 0;
	@%p107 bra 	BB7_72;
	bra.uni 	BB7_71;

BB7_72:
	mul.f32 	%f101, %f76, %f584;
	mov.f32 	%f586, 0f3F800000;
	mov.u32 	%r64, 3;
	bra.uni 	BB7_73;

BB7_76:
	mul.rn.f32 	%f587, %f587, %f587;

BB7_73:
	and.b32  	%r58, %r64, 1;
	setp.eq.b32	%p108, %r58, 1;
	@!%p108 bra 	BB7_75;
	bra.uni 	BB7_74;

BB7_74:
	mul.rn.f32 	%f586, %f586, %f587;

BB7_75:
	shr.u32 	%r64, %r64, 1;
	setp.eq.s32	%p109, %r64, 0;
	@%p109 bra 	BB7_77;
	bra.uni 	BB7_76;

BB7_77:
	ld.param.u64 	%rd3, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_8];
	ld.param.f32 	%f544, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_6];
	mul.f32 	%f517, %f91, %f586;
	sub.f32 	%f518, %f101, %f517;
	mul.f32 	%f519, %f46, %f518;
	mul.f32 	%f520, %f519, %f544;
	sub.f32 	%f107, %f95, %f520;
	add.f32 	%f521, %f37, %f94;
	st.f32 	[%rd3], %f521;
	setp.eq.s64	%p110, %rd2, 0;
	@%p110 bra 	BB7_79;

	add.f32 	%f522, %f60, %f107;
	st.f32 	[%rd2], %f522;

BB7_79:
	ret;
}

	// .globl	_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1_
.visible .func _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1_(
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_10,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_11,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_12,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_14
)
{
	.reg .pred 	%p<307>;
	.reg .f32 	%f<1660>;
	.reg .b32 	%r<245>;
	.reg .b64 	%rd<13>;


	ld.param.u32 	%r53, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0];
	ld.param.u32 	%r54, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1];
	ld.param.u64 	%rd2, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2];
	ld.param.f32 	%f390, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3];
	ld.param.f32 	%f391, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4];
	ld.param.f32 	%f392, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5];
	ld.param.f32 	%f393, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6];
	ld.param.f32 	%f394, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7];
	ld.param.f32 	%f395, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8];
	ld.param.f32 	%f396, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9];
	ld.param.f32 	%f397, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_10];
	ld.param.u64 	%rd3, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_11];
	ld.param.u64 	%rd4, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_12];
	ld.param.u64 	%rd6, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_14];
	ld.f32 	%f1, [%rd2+16];
	sub.f32 	%f2, %f1, %f396;
	div.rn.f32 	%f3, %f2, %f397;
	mov.f32 	%f1571, 0f3F800000;
	mov.u32 	%r219, 2;
	mov.f32 	%f1578, %f3;
	bra.uni 	BB8_1;

BB8_4:
	mul.rn.f32 	%f8, %f5, %f5;
	mov.f32 	%f1578, %f8;

BB8_1:
	mov.f32 	%f5, %f1578;
	and.b32  	%r56, %r219, 1;
	setp.eq.b32	%p11, %r56, 1;
	@!%p11 bra 	BB8_3;
	bra.uni 	BB8_2;

BB8_2:
	mul.rn.f32 	%f1571, %f1571, %f5;

BB8_3:
	shr.u32 	%r219, %r219, 1;
	setp.eq.s32	%p12, %r219, 0;
	@%p12 bra 	BB8_5;
	bra.uni 	BB8_4;

BB8_5:
	add.f32 	%f9, %f1571, 0f3F800000;
	mov.f32 	%f1572, 0f3F800000;
	mov.u32 	%r220, 3;
	mov.f32 	%f1577, %f3;
	bra.uni 	BB8_6;

BB8_9:
	mul.rn.f32 	%f1577, %f1577, %f1577;

BB8_6:
	and.b32  	%r58, %r220, 1;
	setp.eq.b32	%p13, %r58, 1;
	@!%p13 bra 	BB8_8;
	bra.uni 	BB8_7;

BB8_7:
	mul.rn.f32 	%f1572, %f1572, %f1577;

BB8_8:
	shr.u32 	%r220, %r220, 1;
	setp.eq.s32	%p14, %r220, 0;
	@%p14 bra 	BB8_10;
	bra.uni 	BB8_9;

BB8_10:
	fma.rn.f32 	%f15, %f1572, %f392, %f9;
	mov.f32 	%f1573, 0f3F800000;
	mov.u32 	%r221, 4;
	mov.f32 	%f1576, %f3;
	bra.uni 	BB8_11;

BB8_14:
	mul.rn.f32 	%f1576, %f1576, %f1576;

BB8_11:
	and.b32  	%r60, %r221, 1;
	setp.eq.b32	%p15, %r60, 1;
	@!%p15 bra 	BB8_13;
	bra.uni 	BB8_12;

BB8_12:
	mul.rn.f32 	%f1573, %f1573, %f1576;

BB8_13:
	shr.u32 	%r221, %r221, 1;
	setp.eq.s32	%p16, %r221, 0;
	@%p16 bra 	BB8_15;
	bra.uni 	BB8_14;

BB8_15:
	fma.rn.f32 	%f21, %f1573, %f394, %f15;
	add.f32 	%f22, %f1, %f396;
	div.rn.f32 	%f23, %f22, %f397;
	mov.f32 	%f1579, 0f3F800000;
	mov.u32 	%r222, 2;
	mov.f32 	%f1586, %f23;
	bra.uni 	BB8_16;

BB8_19:
	mul.rn.f32 	%f28, %f25, %f25;
	mov.f32 	%f1586, %f28;

BB8_16:
	mov.f32 	%f25, %f1586;
	and.b32  	%r62, %r222, 1;
	setp.eq.b32	%p17, %r62, 1;
	@!%p17 bra 	BB8_18;
	bra.uni 	BB8_17;

BB8_17:
	mul.rn.f32 	%f1579, %f1579, %f25;

BB8_18:
	shr.u32 	%r222, %r222, 1;
	setp.eq.s32	%p18, %r222, 0;
	@%p18 bra 	BB8_20;
	bra.uni 	BB8_19;

BB8_20:
	add.f32 	%f29, %f1579, 0f3F800000;
	mov.f32 	%f1580, 0f3F800000;
	mov.u32 	%r223, 3;
	mov.f32 	%f1585, %f23;
	bra.uni 	BB8_21;

BB8_24:
	mul.rn.f32 	%f1585, %f1585, %f1585;

BB8_21:
	and.b32  	%r64, %r223, 1;
	setp.eq.b32	%p19, %r64, 1;
	@!%p19 bra 	BB8_23;
	bra.uni 	BB8_22;

BB8_22:
	mul.rn.f32 	%f1580, %f1580, %f1585;

BB8_23:
	shr.u32 	%r223, %r223, 1;
	setp.eq.s32	%p20, %r223, 0;
	@%p20 bra 	BB8_25;
	bra.uni 	BB8_24;

BB8_25:
	fma.rn.f32 	%f35, %f1580, %f393, %f29;
	mov.f32 	%f1581, 0f3F800000;
	mov.u32 	%r224, 4;
	mov.f32 	%f1584, %f23;
	bra.uni 	BB8_26;

BB8_29:
	mul.rn.f32 	%f1584, %f1584, %f1584;

BB8_26:
	and.b32  	%r66, %r224, 1;
	setp.eq.b32	%p21, %r66, 1;
	@!%p21 bra 	BB8_28;
	bra.uni 	BB8_27;

BB8_27:
	mul.rn.f32 	%f1581, %f1581, %f1584;

BB8_28:
	shr.u32 	%r224, %r224, 1;
	setp.eq.s32	%p22, %r224, 0;
	@%p22 bra 	BB8_30;
	bra.uni 	BB8_29;

BB8_30:
	fma.rn.f32 	%f41, %f1581, %f395, %f35;
	sqrt.rn.f32 	%f42, %f21;
	mul.f32 	%f43, %f42, %f390;
	sqrt.rn.f32 	%f44, %f41;
	mul.f32 	%f45, %f44, %f391;
	mov.f32 	%f404, 0f3F000000;
	div.rn.f32 	%f405, %f404, %f43;
	div.rn.f32 	%f406, %f405, %f43;
	cvt.rn.f32.s32	%f46, %r53;
	ld.f32 	%f407, [%rd2];
	sub.f32 	%f47, %f46, %f407;
	add.f32 	%f408, %f47, 0f3F000000;
	sqrt.rn.f32 	%f48, %f406;
	mul.f32 	%f49, %f408, %f48;
	abs.f32 	%f50, %f49;
	setp.ltu.f32	%p23, %f50, 0f3F800000;
	@%p23 bra 	BB8_32;
	bra.uni 	BB8_31;

BB8_32:
	mul.f32 	%f427, %f49, %f49;
	mov.f32 	%f428, 0f3BA0C9F8;
	mov.f32 	%f429, 0fBA1268FB;
	fma.rn.f32 	%f430, %f429, %f427, %f428;
	mov.f32 	%f431, 0fBCDABFD4;
	fma.rn.f32 	%f432, %f430, %f427, %f431;
	mov.f32 	%f433, 0f3DE70331;
	fma.rn.f32 	%f434, %f432, %f427, %f433;
	mov.f32 	%f435, 0fBEC09330;
	fma.rn.f32 	%f436, %f434, %f427, %f435;
	mov.f32 	%f437, 0f3F906EBA;
	fma.rn.f32 	%f438, %f436, %f427, %f437;
	mul.f32 	%f1587, %f49, %f438;
	bra.uni 	BB8_33;

BB8_31:
	mov.f32 	%f411, 0f3A03BB71;
	mov.f32 	%f412, 0fB7B730FB;
	fma.rn.f32 	%f413, %f412, %f50, %f411;
	mov.f32 	%f414, 0fBBACA3B3;
	fma.rn.f32 	%f415, %f413, %f50, %f414;
	mov.f32 	%f416, 0f3D0A7445;
	fma.rn.f32 	%f417, %f415, %f50, %f416;
	mov.f32 	%f418, 0fBE1B3B75;
	fma.rn.f32 	%f419, %f417, %f50, %f418;
	mov.f32 	%f420, 0fBF6B385A;
	fma.rn.f32 	%f421, %f419, %f50, %f420;
	mov.f32 	%f422, 0fBFD0316E;
	fma.rn.f32 	%f423, %f421, %f50, %f422;
	mov.f32 	%f424, 0fBA031CCE;
	fma.rn.f32 	%f410, %f423, %f50, %f424;
	// inline asm
	ex2.approx.ftz.f32 %f409,%f410;
	// inline asm
	mov.f32 	%f425, 0f3F800000;
	sub.f32 	%f426, %f425, %f409;
	mov.b32 	 %r67, %f426;
	setp.ltu.f32	%p24, %f50, 0f407AD445;
	selp.b32	%r68, %r67, 1065353216, %p24;
	mov.b32 	 %r69, %f49;
	and.b32  	%r70, %r69, -2147483648;
	or.b32  	%r71, %r68, %r70;
	mov.b32 	 %f1587, %r71;

BB8_33:
	add.f32 	%f439, %f47, 0fBF000000;
	mul.f32 	%f54, %f439, %f48;
	abs.f32 	%f55, %f54;
	setp.ltu.f32	%p25, %f55, 0f3F800000;
	@%p25 bra 	BB8_35;
	bra.uni 	BB8_34;

BB8_35:
	mul.f32 	%f458, %f54, %f54;
	mov.f32 	%f459, 0f3BA0C9F8;
	mov.f32 	%f460, 0fBA1268FB;
	fma.rn.f32 	%f461, %f460, %f458, %f459;
	mov.f32 	%f462, 0fBCDABFD4;
	fma.rn.f32 	%f463, %f461, %f458, %f462;
	mov.f32 	%f464, 0f3DE70331;
	fma.rn.f32 	%f465, %f463, %f458, %f464;
	mov.f32 	%f466, 0fBEC09330;
	fma.rn.f32 	%f467, %f465, %f458, %f466;
	mov.f32 	%f468, 0f3F906EBA;
	fma.rn.f32 	%f469, %f467, %f458, %f468;
	mul.f32 	%f1588, %f54, %f469;
	bra.uni 	BB8_36;

BB8_34:
	mov.f32 	%f442, 0f3A03BB71;
	mov.f32 	%f443, 0fB7B730FB;
	fma.rn.f32 	%f444, %f443, %f55, %f442;
	mov.f32 	%f445, 0fBBACA3B3;
	fma.rn.f32 	%f446, %f444, %f55, %f445;
	mov.f32 	%f447, 0f3D0A7445;
	fma.rn.f32 	%f448, %f446, %f55, %f447;
	mov.f32 	%f449, 0fBE1B3B75;
	fma.rn.f32 	%f450, %f448, %f55, %f449;
	mov.f32 	%f451, 0fBF6B385A;
	fma.rn.f32 	%f452, %f450, %f55, %f451;
	mov.f32 	%f453, 0fBFD0316E;
	fma.rn.f32 	%f454, %f452, %f55, %f453;
	mov.f32 	%f455, 0fBA031CCE;
	fma.rn.f32 	%f441, %f454, %f55, %f455;
	// inline asm
	ex2.approx.ftz.f32 %f440,%f441;
	// inline asm
	mov.f32 	%f456, 0f3F800000;
	sub.f32 	%f457, %f456, %f440;
	mov.b32 	 %r72, %f457;
	setp.ltu.f32	%p26, %f55, 0f407AD445;
	selp.b32	%r73, %r72, 1065353216, %p26;
	mov.b32 	 %r74, %f54;
	and.b32  	%r75, %r74, -2147483648;
	or.b32  	%r76, %r73, %r75;
	mov.b32 	 %f1588, %r76;

BB8_36:
	sub.f32 	%f470, %f1587, %f1588;
	mul.f32 	%f59, %f470, 0f3F000000;
	div.rn.f32 	%f472, %f404, %f45;
	div.rn.f32 	%f473, %f472, %f45;
	cvt.rn.f32.s32	%f60, %r54;
	ld.f32 	%f474, [%rd2+4];
	sub.f32 	%f61, %f60, %f474;
	add.f32 	%f475, %f61, 0f3F000000;
	sqrt.rn.f32 	%f62, %f473;
	mul.f32 	%f63, %f475, %f62;
	abs.f32 	%f64, %f63;
	setp.ltu.f32	%p27, %f64, 0f3F800000;
	@%p27 bra 	BB8_38;
	bra.uni 	BB8_37;

BB8_38:
	mul.f32 	%f494, %f63, %f63;
	mov.f32 	%f495, 0f3BA0C9F8;
	mov.f32 	%f496, 0fBA1268FB;
	fma.rn.f32 	%f497, %f496, %f494, %f495;
	mov.f32 	%f498, 0fBCDABFD4;
	fma.rn.f32 	%f499, %f497, %f494, %f498;
	mov.f32 	%f500, 0f3DE70331;
	fma.rn.f32 	%f501, %f499, %f494, %f500;
	mov.f32 	%f502, 0fBEC09330;
	fma.rn.f32 	%f503, %f501, %f494, %f502;
	mov.f32 	%f504, 0f3F906EBA;
	fma.rn.f32 	%f505, %f503, %f494, %f504;
	mul.f32 	%f1589, %f63, %f505;
	bra.uni 	BB8_39;

BB8_37:
	mov.f32 	%f478, 0f3A03BB71;
	mov.f32 	%f479, 0fB7B730FB;
	fma.rn.f32 	%f480, %f479, %f64, %f478;
	mov.f32 	%f481, 0fBBACA3B3;
	fma.rn.f32 	%f482, %f480, %f64, %f481;
	mov.f32 	%f483, 0f3D0A7445;
	fma.rn.f32 	%f484, %f482, %f64, %f483;
	mov.f32 	%f485, 0fBE1B3B75;
	fma.rn.f32 	%f486, %f484, %f64, %f485;
	mov.f32 	%f487, 0fBF6B385A;
	fma.rn.f32 	%f488, %f486, %f64, %f487;
	mov.f32 	%f489, 0fBFD0316E;
	fma.rn.f32 	%f490, %f488, %f64, %f489;
	mov.f32 	%f491, 0fBA031CCE;
	fma.rn.f32 	%f477, %f490, %f64, %f491;
	// inline asm
	ex2.approx.ftz.f32 %f476,%f477;
	// inline asm
	mov.f32 	%f492, 0f3F800000;
	sub.f32 	%f493, %f492, %f476;
	mov.b32 	 %r77, %f493;
	setp.ltu.f32	%p28, %f64, 0f407AD445;
	selp.b32	%r78, %r77, 1065353216, %p28;
	mov.b32 	 %r79, %f63;
	and.b32  	%r80, %r79, -2147483648;
	or.b32  	%r81, %r78, %r80;
	mov.b32 	 %f1589, %r81;

BB8_39:
	add.f32 	%f506, %f61, 0fBF000000;
	mul.f32 	%f68, %f506, %f62;
	abs.f32 	%f69, %f68;
	setp.ltu.f32	%p29, %f69, 0f3F800000;
	@%p29 bra 	BB8_41;
	bra.uni 	BB8_40;

BB8_41:
	mul.f32 	%f525, %f68, %f68;
	mov.f32 	%f526, 0f3BA0C9F8;
	mov.f32 	%f527, 0fBA1268FB;
	fma.rn.f32 	%f528, %f527, %f525, %f526;
	mov.f32 	%f529, 0fBCDABFD4;
	fma.rn.f32 	%f530, %f528, %f525, %f529;
	mov.f32 	%f531, 0f3DE70331;
	fma.rn.f32 	%f532, %f530, %f525, %f531;
	mov.f32 	%f533, 0fBEC09330;
	fma.rn.f32 	%f534, %f532, %f525, %f533;
	mov.f32 	%f535, 0f3F906EBA;
	fma.rn.f32 	%f536, %f534, %f525, %f535;
	mul.f32 	%f1590, %f68, %f536;
	bra.uni 	BB8_42;

BB8_40:
	mov.f32 	%f509, 0f3A03BB71;
	mov.f32 	%f510, 0fB7B730FB;
	fma.rn.f32 	%f511, %f510, %f69, %f509;
	mov.f32 	%f512, 0fBBACA3B3;
	fma.rn.f32 	%f513, %f511, %f69, %f512;
	mov.f32 	%f514, 0f3D0A7445;
	fma.rn.f32 	%f515, %f513, %f69, %f514;
	mov.f32 	%f516, 0fBE1B3B75;
	fma.rn.f32 	%f517, %f515, %f69, %f516;
	mov.f32 	%f518, 0fBF6B385A;
	fma.rn.f32 	%f519, %f517, %f69, %f518;
	mov.f32 	%f520, 0fBFD0316E;
	fma.rn.f32 	%f521, %f519, %f69, %f520;
	mov.f32 	%f522, 0fBA031CCE;
	fma.rn.f32 	%f508, %f521, %f69, %f522;
	// inline asm
	ex2.approx.ftz.f32 %f507,%f508;
	// inline asm
	mov.f32 	%f523, 0f3F800000;
	sub.f32 	%f524, %f523, %f507;
	mov.b32 	 %r82, %f524;
	setp.ltu.f32	%p30, %f69, 0f407AD445;
	selp.b32	%r83, %r82, 1065353216, %p30;
	mov.b32 	 %r84, %f68;
	and.b32  	%r85, %r84, -2147483648;
	or.b32  	%r86, %r83, %r85;
	mov.b32 	 %f1590, %r86;

BB8_42:
	sub.f32 	%f541, %f1589, %f1590;
	mul.f32 	%f73, %f541, 0f3F000000;
	st.f32 	[%rd3], %f59;
	st.f32 	[%rd4], %f73;
	ld.f32 	%f74, [%rd2+8];
	add.f32 	%f542, %f46, 0f3F000000;
	ld.f32 	%f75, [%rd2];
	sub.f32 	%f76, %f542, %f75;
	div.rn.f32 	%f77, %f76, %f43;
	mov.f32 	%f543, 0f3F800000;
	cvt.rzi.f32.f32	%f544, %f543;
	add.f32 	%f545, %f544, %f544;
	mov.f32 	%f546, 0f40000000;
	sub.f32 	%f547, %f546, %f545;
	abs.f32 	%f78, %f547;
	abs.f32 	%f79, %f77;
	setp.lt.f32	%p31, %f79, 0f00800000;
	mul.f32 	%f548, %f79, 0f4B800000;
	selp.f32	%f549, 0fC3170000, 0fC2FE0000, %p31;
	selp.f32	%f550, %f548, %f79, %p31;
	mov.b32 	 %r87, %f550;
	and.b32  	%r88, %r87, 8388607;
	or.b32  	%r89, %r88, 1065353216;
	mov.b32 	 %f551, %r89;
	shr.u32 	%r90, %r87, 23;
	cvt.rn.f32.u32	%f552, %r90;
	add.f32 	%f553, %f549, %f552;
	setp.gt.f32	%p32, %f551, 0f3FB504F3;
	mul.f32 	%f554, %f551, 0f3F000000;
	add.f32 	%f555, %f553, 0f3F800000;
	selp.f32	%f556, %f554, %f551, %p32;
	selp.f32	%f557, %f555, %f553, %p32;
	add.f32 	%f558, %f556, 0fBF800000;
	add.f32 	%f538, %f556, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f537,%f538;
	// inline asm
	add.f32 	%f559, %f558, %f558;
	mul.f32 	%f560, %f537, %f559;
	mul.f32 	%f561, %f560, %f560;
	mov.f32 	%f562, 0f3C4CAF63;
	mov.f32 	%f563, 0f3B18F0FE;
	fma.rn.f32 	%f564, %f563, %f561, %f562;
	mov.f32 	%f565, 0f3DAAAABD;
	fma.rn.f32 	%f566, %f564, %f561, %f565;
	mul.rn.f32 	%f567, %f566, %f561;
	mul.rn.f32 	%f568, %f567, %f560;
	sub.f32 	%f569, %f558, %f560;
	neg.f32 	%f570, %f560;
	add.f32 	%f571, %f569, %f569;
	fma.rn.f32 	%f572, %f570, %f558, %f571;
	mul.rn.f32 	%f573, %f537, %f572;
	add.f32 	%f574, %f568, %f560;
	sub.f32 	%f575, %f560, %f574;
	add.f32 	%f576, %f568, %f575;
	add.f32 	%f577, %f573, %f576;
	add.f32 	%f578, %f574, %f577;
	sub.f32 	%f579, %f574, %f578;
	add.f32 	%f580, %f577, %f579;
	mov.f32 	%f581, 0f3F317200;
	mul.rn.f32 	%f582, %f557, %f581;
	mov.f32 	%f583, 0f35BFBE8E;
	mul.rn.f32 	%f584, %f557, %f583;
	add.f32 	%f585, %f582, %f578;
	sub.f32 	%f586, %f582, %f585;
	add.f32 	%f587, %f578, %f586;
	add.f32 	%f588, %f580, %f587;
	add.f32 	%f589, %f584, %f588;
	add.f32 	%f590, %f585, %f589;
	sub.f32 	%f591, %f585, %f590;
	add.f32 	%f592, %f589, %f591;
	abs.f32 	%f80, %f546;
	setp.gt.f32	%p33, %f80, 0f77F684DF;
	selp.f32	%f593, 0f39800000, 0f40000000, %p33;
	mul.rn.f32 	%f594, %f593, %f590;
	neg.f32 	%f595, %f594;
	fma.rn.f32 	%f596, %f593, %f590, %f595;
	fma.rn.f32 	%f597, %f593, %f592, %f596;
	mov.f32 	%f598, 0f00000000;
	fma.rn.f32 	%f599, %f598, %f590, %f597;
	add.rn.f32 	%f600, %f594, %f599;
	neg.f32 	%f601, %f600;
	add.rn.f32 	%f602, %f594, %f601;
	add.rn.f32 	%f603, %f602, %f599;
	mov.b32 	 %r91, %f600;
	setp.eq.s32	%p34, %r91, 1118925336;
	add.s32 	%r92, %r91, -1;
	mov.b32 	 %f604, %r92;
	add.f32 	%f605, %f603, 0f37000000;
	selp.f32	%f606, %f604, %f600, %p34;
	selp.f32	%f81, %f605, %f603, %p34;
	mul.f32 	%f607, %f606, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f608, %f607;
	mov.f32 	%f609, 0fBF317200;
	fma.rn.f32 	%f610, %f608, %f609, %f606;
	mov.f32 	%f611, 0fB5BFBE8E;
	fma.rn.f32 	%f612, %f608, %f611, %f610;
	mul.f32 	%f540, %f612, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f539,%f540;
	// inline asm
	add.f32 	%f613, %f608, 0f00000000;
	ex2.approx.f32 	%f614, %f613;
	mul.f32 	%f615, %f539, %f614;
	setp.lt.f32	%p35, %f606, 0fC2D20000;
	selp.f32	%f616, 0f00000000, %f615, %p35;
	setp.gt.f32	%p36, %f606, 0f42D20000;
	selp.f32	%f1591, 0f7F800000, %f616, %p36;
	setp.eq.f32	%p37, %f1591, 0f7F800000;
	@%p37 bra 	BB8_44;

	fma.rn.f32 	%f1591, %f1591, %f81, %f1591;

BB8_44:
	setp.lt.f32	%p38, %f77, 0f00000000;
	setp.eq.f32	%p39, %f78, 0f3F800000;
	and.pred  	%p1, %p38, %p39;
	mov.b32 	 %r93, %f1591;
	xor.b32  	%r94, %r93, -2147483648;
	mov.b32 	 %f617, %r94;
	selp.f32	%f1592, %f617, %f1591, %p1;
	setp.eq.f32	%p40, %f77, 0f00000000;
	@%p40 bra 	BB8_47;
	bra.uni 	BB8_45;

BB8_47:
	add.f32 	%f620, %f77, %f77;
	selp.f32	%f1592, %f620, 0f00000000, %p39;
	bra.uni 	BB8_48;

BB8_45:
	setp.geu.f32	%p41, %f77, 0f00000000;
	@%p41 bra 	BB8_48;

	mov.f32 	%f1570, 0f40000000;
	cvt.rzi.f32.f32	%f619, %f1570;
	setp.neu.f32	%p42, %f619, 0f40000000;
	selp.f32	%f1592, 0f7FFFFFFF, %f1592, %p42;

BB8_48:
	add.f32 	%f621, %f79, %f80;
	mov.b32 	 %r95, %f621;
	setp.lt.s32	%p44, %r95, 2139095040;
	@%p44 bra 	BB8_55;

	setp.gtu.f32	%p45, %f79, 0f7F800000;
	setp.gtu.f32	%p46, %f80, 0f7F800000;
	or.pred  	%p47, %p45, %p46;
	@%p47 bra 	BB8_54;
	bra.uni 	BB8_50;

BB8_54:
	add.f32 	%f1592, %f77, 0f40000000;
	bra.uni 	BB8_55;

BB8_50:
	setp.eq.f32	%p48, %f80, 0f7F800000;
	@%p48 bra 	BB8_53;
	bra.uni 	BB8_51;

BB8_53:
	setp.gt.f32	%p50, %f79, 0f3F800000;
	selp.f32	%f622, 0f7F800000, 0f00000000, %p50;
	setp.eq.f32	%p51, %f77, 0fBF800000;
	selp.f32	%f1592, 0f3F800000, %f622, %p51;
	bra.uni 	BB8_55;

BB8_51:
	setp.neu.f32	%p49, %f79, 0f7F800000;
	@%p49 bra 	BB8_55;

	selp.f32	%f1592, 0fFF800000, 0f7F800000, %p1;

BB8_55:
	mul.f32 	%f629, %f1592, 0fBF000000;
	setp.eq.f32	%p52, %f77, 0f3F800000;
	selp.f32	%f630, 0fBF000000, %f629, %p52;
	mul.f32 	%f631, %f630, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f632, %f631;
	fma.rn.f32 	%f634, %f632, %f609, %f630;
	fma.rn.f32 	%f636, %f632, %f611, %f634;
	mul.f32 	%f624, %f636, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f623,%f624;
	// inline asm
	add.f32 	%f637, %f632, 0f00000000;
	ex2.approx.f32 	%f638, %f637;
	mul.f32 	%f639, %f623, %f638;
	setp.lt.f32	%p53, %f630, 0fC2D20000;
	selp.f32	%f640, 0f00000000, %f639, %p53;
	setp.gt.f32	%p54, %f630, 0f42D20000;
	selp.f32	%f93, 0f7F800000, %f640, %p54;
	add.f32 	%f641, %f46, 0fBF000000;
	sub.f32 	%f94, %f641, %f75;
	div.rn.f32 	%f95, %f94, %f43;
	abs.f32 	%f96, %f95;
	setp.lt.f32	%p55, %f96, 0f00800000;
	mul.f32 	%f642, %f96, 0f4B800000;
	selp.f32	%f643, 0fC3170000, 0fC2FE0000, %p55;
	selp.f32	%f644, %f642, %f96, %p55;
	mov.b32 	 %r96, %f644;
	and.b32  	%r97, %r96, 8388607;
	or.b32  	%r98, %r97, 1065353216;
	mov.b32 	 %f645, %r98;
	shr.u32 	%r99, %r96, 23;
	cvt.rn.f32.u32	%f646, %r99;
	add.f32 	%f647, %f643, %f646;
	setp.gt.f32	%p56, %f645, 0f3FB504F3;
	mul.f32 	%f648, %f645, 0f3F000000;
	add.f32 	%f649, %f647, 0f3F800000;
	selp.f32	%f650, %f648, %f645, %p56;
	selp.f32	%f651, %f649, %f647, %p56;
	add.f32 	%f652, %f650, 0fBF800000;
	add.f32 	%f626, %f650, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f625,%f626;
	// inline asm
	add.f32 	%f653, %f652, %f652;
	mul.f32 	%f654, %f625, %f653;
	mul.f32 	%f655, %f654, %f654;
	fma.rn.f32 	%f658, %f563, %f655, %f562;
	fma.rn.f32 	%f660, %f658, %f655, %f565;
	mul.rn.f32 	%f661, %f660, %f655;
	mul.rn.f32 	%f662, %f661, %f654;
	sub.f32 	%f663, %f652, %f654;
	neg.f32 	%f664, %f654;
	add.f32 	%f665, %f663, %f663;
	fma.rn.f32 	%f666, %f664, %f652, %f665;
	mul.rn.f32 	%f667, %f625, %f666;
	add.f32 	%f668, %f662, %f654;
	sub.f32 	%f669, %f654, %f668;
	add.f32 	%f670, %f662, %f669;
	add.f32 	%f671, %f667, %f670;
	add.f32 	%f672, %f668, %f671;
	sub.f32 	%f673, %f668, %f672;
	add.f32 	%f674, %f671, %f673;
	mul.rn.f32 	%f676, %f651, %f581;
	mul.rn.f32 	%f678, %f651, %f583;
	add.f32 	%f679, %f676, %f672;
	sub.f32 	%f680, %f676, %f679;
	add.f32 	%f681, %f672, %f680;
	add.f32 	%f682, %f674, %f681;
	add.f32 	%f683, %f678, %f682;
	add.f32 	%f684, %f679, %f683;
	sub.f32 	%f685, %f679, %f684;
	add.f32 	%f686, %f683, %f685;
	mul.rn.f32 	%f688, %f593, %f684;
	neg.f32 	%f689, %f688;
	fma.rn.f32 	%f690, %f593, %f684, %f689;
	fma.rn.f32 	%f691, %f593, %f686, %f690;
	fma.rn.f32 	%f693, %f598, %f684, %f691;
	add.rn.f32 	%f694, %f688, %f693;
	neg.f32 	%f695, %f694;
	add.rn.f32 	%f696, %f688, %f695;
	add.rn.f32 	%f697, %f696, %f693;
	mov.b32 	 %r100, %f694;
	setp.eq.s32	%p58, %r100, 1118925336;
	add.s32 	%r101, %r100, -1;
	mov.b32 	 %f698, %r101;
	add.f32 	%f699, %f697, 0f37000000;
	selp.f32	%f700, %f698, %f694, %p58;
	selp.f32	%f97, %f699, %f697, %p58;
	mul.f32 	%f701, %f700, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f702, %f701;
	fma.rn.f32 	%f703, %f702, %f609, %f700;
	fma.rn.f32 	%f704, %f702, %f611, %f703;
	mul.f32 	%f628, %f704, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f627,%f628;
	// inline asm
	add.f32 	%f705, %f702, 0f00000000;
	ex2.approx.f32 	%f706, %f705;
	mul.f32 	%f707, %f627, %f706;
	setp.lt.f32	%p59, %f700, 0fC2D20000;
	selp.f32	%f708, 0f00000000, %f707, %p59;
	setp.gt.f32	%p60, %f700, 0f42D20000;
	selp.f32	%f1593, 0f7F800000, %f708, %p60;
	setp.eq.f32	%p61, %f1593, 0f7F800000;
	@%p61 bra 	BB8_57;

	fma.rn.f32 	%f1593, %f1593, %f97, %f1593;

BB8_57:
	setp.lt.f32	%p62, %f95, 0f00000000;
	and.pred  	%p2, %p62, %p39;
	mov.b32 	 %r102, %f1593;
	xor.b32  	%r103, %r102, -2147483648;
	mov.b32 	 %f709, %r103;
	selp.f32	%f1594, %f709, %f1593, %p2;
	setp.eq.f32	%p64, %f95, 0f00000000;
	@%p64 bra 	BB8_60;
	bra.uni 	BB8_58;

BB8_60:
	add.f32 	%f712, %f95, %f95;
	selp.f32	%f1594, %f712, 0f00000000, %p39;
	bra.uni 	BB8_61;

BB8_58:
	setp.geu.f32	%p65, %f95, 0f00000000;
	@%p65 bra 	BB8_61;

	mov.f32 	%f1569, 0f40000000;
	cvt.rzi.f32.f32	%f711, %f1569;
	setp.neu.f32	%p66, %f711, 0f40000000;
	selp.f32	%f1594, 0f7FFFFFFF, %f1594, %p66;

BB8_61:
	add.f32 	%f713, %f96, %f80;
	mov.b32 	 %r104, %f713;
	setp.lt.s32	%p68, %r104, 2139095040;
	@%p68 bra 	BB8_68;

	setp.gtu.f32	%p69, %f96, 0f7F800000;
	setp.gtu.f32	%p70, %f80, 0f7F800000;
	or.pred  	%p71, %p69, %p70;
	@%p71 bra 	BB8_67;
	bra.uni 	BB8_63;

BB8_67:
	add.f32 	%f1594, %f95, 0f40000000;
	bra.uni 	BB8_68;

BB8_63:
	setp.eq.f32	%p72, %f80, 0f7F800000;
	@%p72 bra 	BB8_66;
	bra.uni 	BB8_64;

BB8_66:
	setp.gt.f32	%p74, %f96, 0f3F800000;
	selp.f32	%f714, 0f7F800000, 0f00000000, %p74;
	setp.eq.f32	%p75, %f95, 0fBF800000;
	selp.f32	%f1594, 0f3F800000, %f714, %p75;
	bra.uni 	BB8_68;

BB8_64:
	setp.neu.f32	%p73, %f96, 0f7F800000;
	@%p73 bra 	BB8_68;

	selp.f32	%f1594, 0fFF800000, 0f7F800000, %p2;

BB8_68:
	ld.param.u64 	%rd11, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13];
	mov.f32 	%f1595, 0f3F800000;
	mul.f32 	%f718, %f1594, 0fBF000000;
	setp.eq.f32	%p76, %f95, 0f3F800000;
	selp.f32	%f719, 0fBF000000, %f718, %p76;
	mul.f32 	%f720, %f719, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f721, %f720;
	fma.rn.f32 	%f723, %f721, %f609, %f719;
	fma.rn.f32 	%f725, %f721, %f611, %f723;
	mul.f32 	%f716, %f725, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f715,%f716;
	// inline asm
	add.f32 	%f726, %f721, 0f00000000;
	ex2.approx.f32 	%f727, %f726;
	mul.f32 	%f728, %f715, %f727;
	setp.lt.f32	%p77, %f719, 0fC2D20000;
	selp.f32	%f729, 0f00000000, %f728, %p77;
	setp.gt.f32	%p78, %f719, 0f42D20000;
	selp.f32	%f109, 0f7F800000, %f729, %p78;
	div.rn.f32 	%f110, %f74, 0fC0206C99;
	div.rn.f32 	%f730, %f110, %f43;
	sub.f32 	%f731, %f93, %f109;
	mul.f32 	%f732, %f730, %f731;
	mul.f32 	%f733, %f73, %f732;
	st.f32 	[%rd11], %f733;
	mov.u32 	%r225, 3;
	mov.f32 	%f1608, %f43;
	bra.uni 	BB8_69;

BB8_72:
	mul.rn.f32 	%f115, %f112, %f112;
	mov.f32 	%f1608, %f115;

BB8_69:
	mov.f32 	%f112, %f1608;
	and.b32  	%r106, %r225, 1;
	setp.eq.b32	%p79, %r106, 1;
	@!%p79 bra 	BB8_71;
	bra.uni 	BB8_70;

BB8_70:
	mul.rn.f32 	%f1595, %f1595, %f112;

BB8_71:
	shr.u32 	%r225, %r225, 1;
	setp.eq.s32	%p80, %r225, 0;
	@%p80 bra 	BB8_73;
	bra.uni 	BB8_72;

BB8_73:
	ld.param.u64 	%rd12, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2];
	div.rn.f32 	%f738, %f110, %f1595;
	mul.f32 	%f739, %f94, %f109;
	mul.f32 	%f740, %f76, %f93;
	sub.f32 	%f741, %f740, %f739;
	mul.f32 	%f742, %f741, %f738;
	mul.f32 	%f116, %f73, %f742;
	ld.f32 	%f117, [%rd12+8];
	add.f32 	%f118, %f60, 0f3F000000;
	ld.f32 	%f119, [%rd12+4];
	sub.f32 	%f120, %f118, %f119;
	div.rn.f32 	%f121, %f120, %f45;
	abs.f32 	%f122, %f121;
	setp.lt.f32	%p81, %f122, 0f00800000;
	mul.f32 	%f743, %f122, 0f4B800000;
	selp.f32	%f744, 0fC3170000, 0fC2FE0000, %p81;
	selp.f32	%f745, %f743, %f122, %p81;
	mov.b32 	 %r107, %f745;
	and.b32  	%r108, %r107, 8388607;
	or.b32  	%r109, %r108, 1065353216;
	mov.b32 	 %f746, %r109;
	shr.u32 	%r110, %r107, 23;
	cvt.rn.f32.u32	%f747, %r110;
	add.f32 	%f748, %f744, %f747;
	setp.gt.f32	%p82, %f746, 0f3FB504F3;
	mul.f32 	%f749, %f746, 0f3F000000;
	add.f32 	%f750, %f748, 0f3F800000;
	selp.f32	%f751, %f749, %f746, %p82;
	selp.f32	%f752, %f750, %f748, %p82;
	add.f32 	%f753, %f751, 0fBF800000;
	add.f32 	%f735, %f751, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f734,%f735;
	// inline asm
	add.f32 	%f754, %f753, %f753;
	mul.f32 	%f755, %f734, %f754;
	mul.f32 	%f756, %f755, %f755;
	fma.rn.f32 	%f759, %f563, %f756, %f562;
	fma.rn.f32 	%f761, %f759, %f756, %f565;
	mul.rn.f32 	%f762, %f761, %f756;
	mul.rn.f32 	%f763, %f762, %f755;
	sub.f32 	%f764, %f753, %f755;
	neg.f32 	%f765, %f755;
	add.f32 	%f766, %f764, %f764;
	fma.rn.f32 	%f767, %f765, %f753, %f766;
	mul.rn.f32 	%f768, %f734, %f767;
	add.f32 	%f769, %f763, %f755;
	sub.f32 	%f770, %f755, %f769;
	add.f32 	%f771, %f763, %f770;
	add.f32 	%f772, %f768, %f771;
	add.f32 	%f773, %f769, %f772;
	sub.f32 	%f774, %f769, %f773;
	add.f32 	%f775, %f772, %f774;
	mul.rn.f32 	%f777, %f752, %f581;
	mul.rn.f32 	%f779, %f752, %f583;
	add.f32 	%f780, %f777, %f773;
	sub.f32 	%f781, %f777, %f780;
	add.f32 	%f782, %f773, %f781;
	add.f32 	%f783, %f775, %f782;
	add.f32 	%f784, %f779, %f783;
	add.f32 	%f785, %f780, %f784;
	sub.f32 	%f786, %f780, %f785;
	add.f32 	%f787, %f784, %f786;
	mul.rn.f32 	%f789, %f593, %f785;
	neg.f32 	%f790, %f789;
	fma.rn.f32 	%f791, %f593, %f785, %f790;
	fma.rn.f32 	%f792, %f593, %f787, %f791;
	fma.rn.f32 	%f794, %f598, %f785, %f792;
	add.rn.f32 	%f795, %f789, %f794;
	neg.f32 	%f796, %f795;
	add.rn.f32 	%f797, %f789, %f796;
	add.rn.f32 	%f798, %f797, %f794;
	mov.b32 	 %r111, %f795;
	setp.eq.s32	%p84, %r111, 1118925336;
	add.s32 	%r112, %r111, -1;
	mov.b32 	 %f799, %r112;
	add.f32 	%f800, %f798, 0f37000000;
	selp.f32	%f801, %f799, %f795, %p84;
	selp.f32	%f123, %f800, %f798, %p84;
	mul.f32 	%f802, %f801, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f803, %f802;
	fma.rn.f32 	%f805, %f803, %f609, %f801;
	fma.rn.f32 	%f807, %f803, %f611, %f805;
	mul.f32 	%f737, %f807, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f736,%f737;
	// inline asm
	add.f32 	%f808, %f803, 0f00000000;
	ex2.approx.f32 	%f809, %f808;
	mul.f32 	%f810, %f736, %f809;
	setp.lt.f32	%p85, %f801, 0fC2D20000;
	selp.f32	%f811, 0f00000000, %f810, %p85;
	setp.gt.f32	%p86, %f801, 0f42D20000;
	selp.f32	%f1596, 0f7F800000, %f811, %p86;
	setp.eq.f32	%p87, %f1596, 0f7F800000;
	@%p87 bra 	BB8_75;

	fma.rn.f32 	%f1596, %f1596, %f123, %f1596;

BB8_75:
	setp.lt.f32	%p88, %f121, 0f00000000;
	and.pred  	%p3, %p88, %p39;
	mov.b32 	 %r113, %f1596;
	xor.b32  	%r114, %r113, -2147483648;
	mov.b32 	 %f812, %r114;
	selp.f32	%f1597, %f812, %f1596, %p3;
	setp.eq.f32	%p90, %f121, 0f00000000;
	@%p90 bra 	BB8_78;
	bra.uni 	BB8_76;

BB8_78:
	add.f32 	%f815, %f121, %f121;
	selp.f32	%f1597, %f815, 0f00000000, %p39;
	bra.uni 	BB8_79;

BB8_76:
	setp.geu.f32	%p91, %f121, 0f00000000;
	@%p91 bra 	BB8_79;

	mov.f32 	%f1568, 0f40000000;
	cvt.rzi.f32.f32	%f814, %f1568;
	setp.neu.f32	%p92, %f814, 0f40000000;
	selp.f32	%f1597, 0f7FFFFFFF, %f1597, %p92;

BB8_79:
	add.f32 	%f816, %f122, %f80;
	mov.b32 	 %r115, %f816;
	setp.lt.s32	%p94, %r115, 2139095040;
	@%p94 bra 	BB8_86;

	setp.gtu.f32	%p95, %f122, 0f7F800000;
	setp.gtu.f32	%p96, %f80, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	@%p97 bra 	BB8_85;
	bra.uni 	BB8_81;

BB8_85:
	add.f32 	%f1597, %f121, 0f40000000;
	bra.uni 	BB8_86;

BB8_81:
	setp.eq.f32	%p98, %f80, 0f7F800000;
	@%p98 bra 	BB8_84;
	bra.uni 	BB8_82;

BB8_84:
	setp.gt.f32	%p100, %f122, 0f3F800000;
	selp.f32	%f817, 0f7F800000, 0f00000000, %p100;
	setp.eq.f32	%p101, %f121, 0fBF800000;
	selp.f32	%f1597, 0f3F800000, %f817, %p101;
	bra.uni 	BB8_86;

BB8_82:
	setp.neu.f32	%p99, %f122, 0f7F800000;
	@%p99 bra 	BB8_86;

	selp.f32	%f1597, 0fFF800000, 0f7F800000, %p3;

BB8_86:
	mul.f32 	%f824, %f1597, 0fBF000000;
	setp.eq.f32	%p102, %f121, 0f3F800000;
	selp.f32	%f825, 0fBF000000, %f824, %p102;
	mul.f32 	%f826, %f825, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f827, %f826;
	fma.rn.f32 	%f829, %f827, %f609, %f825;
	fma.rn.f32 	%f831, %f827, %f611, %f829;
	mul.f32 	%f819, %f831, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f818,%f819;
	// inline asm
	add.f32 	%f832, %f827, 0f00000000;
	ex2.approx.f32 	%f833, %f832;
	mul.f32 	%f834, %f818, %f833;
	setp.lt.f32	%p103, %f825, 0fC2D20000;
	selp.f32	%f835, 0f00000000, %f834, %p103;
	setp.gt.f32	%p104, %f825, 0f42D20000;
	selp.f32	%f135, 0f7F800000, %f835, %p104;
	add.f32 	%f136, %f60, 0fBF000000;
	sub.f32 	%f137, %f136, %f119;
	div.rn.f32 	%f138, %f137, %f45;
	abs.f32 	%f139, %f138;
	setp.lt.f32	%p105, %f139, 0f00800000;
	mul.f32 	%f836, %f139, 0f4B800000;
	selp.f32	%f837, 0fC3170000, 0fC2FE0000, %p105;
	selp.f32	%f838, %f836, %f139, %p105;
	mov.b32 	 %r116, %f838;
	and.b32  	%r117, %r116, 8388607;
	or.b32  	%r118, %r117, 1065353216;
	mov.b32 	 %f839, %r118;
	shr.u32 	%r119, %r116, 23;
	cvt.rn.f32.u32	%f840, %r119;
	add.f32 	%f841, %f837, %f840;
	setp.gt.f32	%p106, %f839, 0f3FB504F3;
	mul.f32 	%f842, %f839, 0f3F000000;
	add.f32 	%f843, %f841, 0f3F800000;
	selp.f32	%f844, %f842, %f839, %p106;
	selp.f32	%f845, %f843, %f841, %p106;
	add.f32 	%f846, %f844, 0fBF800000;
	add.f32 	%f821, %f844, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f820,%f821;
	// inline asm
	add.f32 	%f847, %f846, %f846;
	mul.f32 	%f848, %f820, %f847;
	mul.f32 	%f849, %f848, %f848;
	fma.rn.f32 	%f852, %f563, %f849, %f562;
	fma.rn.f32 	%f854, %f852, %f849, %f565;
	mul.rn.f32 	%f855, %f854, %f849;
	mul.rn.f32 	%f856, %f855, %f848;
	sub.f32 	%f857, %f846, %f848;
	neg.f32 	%f858, %f848;
	add.f32 	%f859, %f857, %f857;
	fma.rn.f32 	%f860, %f858, %f846, %f859;
	mul.rn.f32 	%f861, %f820, %f860;
	add.f32 	%f862, %f856, %f848;
	sub.f32 	%f863, %f848, %f862;
	add.f32 	%f864, %f856, %f863;
	add.f32 	%f865, %f861, %f864;
	add.f32 	%f866, %f862, %f865;
	sub.f32 	%f867, %f862, %f866;
	add.f32 	%f868, %f865, %f867;
	mul.rn.f32 	%f870, %f845, %f581;
	mul.rn.f32 	%f872, %f845, %f583;
	add.f32 	%f873, %f870, %f866;
	sub.f32 	%f874, %f870, %f873;
	add.f32 	%f875, %f866, %f874;
	add.f32 	%f876, %f868, %f875;
	add.f32 	%f877, %f872, %f876;
	add.f32 	%f878, %f873, %f877;
	sub.f32 	%f879, %f873, %f878;
	add.f32 	%f880, %f877, %f879;
	mul.rn.f32 	%f882, %f593, %f878;
	neg.f32 	%f883, %f882;
	fma.rn.f32 	%f884, %f593, %f878, %f883;
	fma.rn.f32 	%f885, %f593, %f880, %f884;
	fma.rn.f32 	%f887, %f598, %f878, %f885;
	add.rn.f32 	%f888, %f882, %f887;
	neg.f32 	%f889, %f888;
	add.rn.f32 	%f890, %f882, %f889;
	add.rn.f32 	%f891, %f890, %f887;
	mov.b32 	 %r120, %f888;
	setp.eq.s32	%p108, %r120, 1118925336;
	add.s32 	%r121, %r120, -1;
	mov.b32 	 %f892, %r121;
	add.f32 	%f893, %f891, 0f37000000;
	selp.f32	%f894, %f892, %f888, %p108;
	selp.f32	%f140, %f893, %f891, %p108;
	mul.f32 	%f895, %f894, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f896, %f895;
	fma.rn.f32 	%f897, %f896, %f609, %f894;
	fma.rn.f32 	%f898, %f896, %f611, %f897;
	mul.f32 	%f823, %f898, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f822,%f823;
	// inline asm
	add.f32 	%f899, %f896, 0f00000000;
	ex2.approx.f32 	%f900, %f899;
	mul.f32 	%f901, %f822, %f900;
	setp.lt.f32	%p109, %f894, 0fC2D20000;
	selp.f32	%f902, 0f00000000, %f901, %p109;
	setp.gt.f32	%p110, %f894, 0f42D20000;
	selp.f32	%f1598, 0f7F800000, %f902, %p110;
	setp.eq.f32	%p111, %f1598, 0f7F800000;
	@%p111 bra 	BB8_88;

	fma.rn.f32 	%f1598, %f1598, %f140, %f1598;

BB8_88:
	setp.lt.f32	%p112, %f138, 0f00000000;
	and.pred  	%p4, %p112, %p39;
	mov.b32 	 %r122, %f1598;
	xor.b32  	%r123, %r122, -2147483648;
	mov.b32 	 %f903, %r123;
	selp.f32	%f1599, %f903, %f1598, %p4;
	setp.eq.f32	%p114, %f138, 0f00000000;
	@%p114 bra 	BB8_91;
	bra.uni 	BB8_89;

BB8_91:
	add.f32 	%f906, %f138, %f138;
	selp.f32	%f1599, %f906, 0f00000000, %p39;
	bra.uni 	BB8_92;

BB8_89:
	setp.geu.f32	%p115, %f138, 0f00000000;
	@%p115 bra 	BB8_92;

	mov.f32 	%f1567, 0f40000000;
	cvt.rzi.f32.f32	%f905, %f1567;
	setp.neu.f32	%p116, %f905, 0f40000000;
	selp.f32	%f1599, 0f7FFFFFFF, %f1599, %p116;

BB8_92:
	add.f32 	%f907, %f139, %f80;
	mov.b32 	 %r124, %f907;
	setp.lt.s32	%p118, %r124, 2139095040;
	@%p118 bra 	BB8_99;

	setp.gtu.f32	%p119, %f139, 0f7F800000;
	setp.gtu.f32	%p120, %f80, 0f7F800000;
	or.pred  	%p121, %p119, %p120;
	@%p121 bra 	BB8_98;
	bra.uni 	BB8_94;

BB8_98:
	add.f32 	%f1599, %f138, 0f40000000;
	bra.uni 	BB8_99;

BB8_94:
	setp.eq.f32	%p122, %f80, 0f7F800000;
	@%p122 bra 	BB8_97;
	bra.uni 	BB8_95;

BB8_97:
	setp.gt.f32	%p124, %f139, 0f3F800000;
	selp.f32	%f908, 0f7F800000, 0f00000000, %p124;
	setp.eq.f32	%p125, %f138, 0fBF800000;
	selp.f32	%f1599, 0f3F800000, %f908, %p125;
	bra.uni 	BB8_99;

BB8_95:
	setp.neu.f32	%p123, %f139, 0f7F800000;
	@%p123 bra 	BB8_99;

	selp.f32	%f1599, 0fFF800000, 0f7F800000, %p4;

BB8_99:
	ld.param.u64 	%rd9, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13];
	mul.f32 	%f912, %f1599, 0fBF000000;
	setp.eq.f32	%p126, %f138, 0f3F800000;
	selp.f32	%f913, 0fBF000000, %f912, %p126;
	mul.f32 	%f914, %f913, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f915, %f914;
	fma.rn.f32 	%f917, %f915, %f609, %f913;
	fma.rn.f32 	%f919, %f915, %f611, %f917;
	mul.f32 	%f910, %f919, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f909,%f910;
	// inline asm
	add.f32 	%f920, %f915, 0f00000000;
	ex2.approx.f32 	%f921, %f920;
	mul.f32 	%f922, %f909, %f921;
	setp.lt.f32	%p127, %f913, 0fC2D20000;
	selp.f32	%f923, 0f00000000, %f922, %p127;
	setp.gt.f32	%p128, %f913, 0f42D20000;
	selp.f32	%f152, 0f7F800000, %f923, %p128;
	div.rn.f32 	%f153, %f117, 0fC0206C99;
	div.rn.f32 	%f924, %f153, %f45;
	sub.f32 	%f925, %f135, %f152;
	mul.f32 	%f926, %f924, %f925;
	mul.f32 	%f927, %f59, %f926;
	st.f32 	[%rd9+4], %f927;
	mov.f32 	%f1600, 0f3F800000;
	mov.u32 	%r226, 3;
	mov.f32 	%f1620, %f45;
	bra.uni 	BB8_100;

BB8_103:
	mul.rn.f32 	%f158, %f155, %f155;
	mov.f32 	%f1620, %f158;

BB8_100:
	mov.f32 	%f155, %f1620;
	and.b32  	%r126, %r226, 1;
	setp.eq.b32	%p129, %r126, 1;
	@!%p129 bra 	BB8_102;
	bra.uni 	BB8_101;

BB8_101:
	mul.rn.f32 	%f1600, %f1600, %f155;

BB8_102:
	shr.u32 	%r226, %r226, 1;
	setp.eq.s32	%p130, %r226, 0;
	@%p130 bra 	BB8_104;
	bra.uni 	BB8_103;

BB8_104:
	ld.param.u64 	%rd10, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2];
	div.rn.f32 	%f932, %f153, %f1600;
	mul.f32 	%f933, %f137, %f152;
	mul.f32 	%f934, %f120, %f135;
	sub.f32 	%f935, %f934, %f933;
	mul.f32 	%f936, %f935, %f932;
	mul.f32 	%f159, %f59, %f936;
	ld.f32 	%f160, [%rd10+8];
	ld.f32 	%f161, [%rd10];
	sub.f32 	%f938, %f542, %f161;
	div.rn.f32 	%f162, %f938, %f43;
	abs.f32 	%f163, %f162;
	setp.lt.f32	%p131, %f163, 0f00800000;
	mul.f32 	%f939, %f163, 0f4B800000;
	selp.f32	%f940, 0fC3170000, 0fC2FE0000, %p131;
	selp.f32	%f941, %f939, %f163, %p131;
	mov.b32 	 %r127, %f941;
	and.b32  	%r128, %r127, 8388607;
	or.b32  	%r129, %r128, 1065353216;
	mov.b32 	 %f942, %r129;
	shr.u32 	%r130, %r127, 23;
	cvt.rn.f32.u32	%f943, %r130;
	add.f32 	%f944, %f940, %f943;
	setp.gt.f32	%p132, %f942, 0f3FB504F3;
	mul.f32 	%f945, %f942, 0f3F000000;
	add.f32 	%f946, %f944, 0f3F800000;
	selp.f32	%f947, %f945, %f942, %p132;
	selp.f32	%f948, %f946, %f944, %p132;
	add.f32 	%f949, %f947, 0fBF800000;
	add.f32 	%f929, %f947, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f928,%f929;
	// inline asm
	add.f32 	%f950, %f949, %f949;
	mul.f32 	%f951, %f928, %f950;
	mul.f32 	%f952, %f951, %f951;
	fma.rn.f32 	%f955, %f563, %f952, %f562;
	fma.rn.f32 	%f957, %f955, %f952, %f565;
	mul.rn.f32 	%f958, %f957, %f952;
	mul.rn.f32 	%f959, %f958, %f951;
	sub.f32 	%f960, %f949, %f951;
	neg.f32 	%f961, %f951;
	add.f32 	%f962, %f960, %f960;
	fma.rn.f32 	%f963, %f961, %f949, %f962;
	mul.rn.f32 	%f964, %f928, %f963;
	add.f32 	%f965, %f959, %f951;
	sub.f32 	%f966, %f951, %f965;
	add.f32 	%f967, %f959, %f966;
	add.f32 	%f968, %f964, %f967;
	add.f32 	%f969, %f965, %f968;
	sub.f32 	%f970, %f965, %f969;
	add.f32 	%f971, %f968, %f970;
	mul.rn.f32 	%f973, %f948, %f581;
	mul.rn.f32 	%f975, %f948, %f583;
	add.f32 	%f976, %f973, %f969;
	sub.f32 	%f977, %f973, %f976;
	add.f32 	%f978, %f969, %f977;
	add.f32 	%f979, %f971, %f978;
	add.f32 	%f980, %f975, %f979;
	add.f32 	%f981, %f976, %f980;
	sub.f32 	%f982, %f976, %f981;
	add.f32 	%f983, %f980, %f982;
	mul.rn.f32 	%f985, %f593, %f981;
	neg.f32 	%f986, %f985;
	fma.rn.f32 	%f987, %f593, %f981, %f986;
	fma.rn.f32 	%f988, %f593, %f983, %f987;
	fma.rn.f32 	%f990, %f598, %f981, %f988;
	add.rn.f32 	%f991, %f985, %f990;
	neg.f32 	%f992, %f991;
	add.rn.f32 	%f993, %f985, %f992;
	add.rn.f32 	%f994, %f993, %f990;
	mov.b32 	 %r131, %f991;
	setp.eq.s32	%p134, %r131, 1118925336;
	add.s32 	%r132, %r131, -1;
	mov.b32 	 %f995, %r132;
	add.f32 	%f996, %f994, 0f37000000;
	selp.f32	%f997, %f995, %f991, %p134;
	selp.f32	%f164, %f996, %f994, %p134;
	mul.f32 	%f998, %f997, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f999, %f998;
	fma.rn.f32 	%f1001, %f999, %f609, %f997;
	fma.rn.f32 	%f1003, %f999, %f611, %f1001;
	mul.f32 	%f931, %f1003, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f930,%f931;
	// inline asm
	add.f32 	%f1004, %f999, 0f00000000;
	ex2.approx.f32 	%f1005, %f1004;
	mul.f32 	%f1006, %f930, %f1005;
	setp.lt.f32	%p135, %f997, 0fC2D20000;
	selp.f32	%f1007, 0f00000000, %f1006, %p135;
	setp.gt.f32	%p136, %f997, 0f42D20000;
	selp.f32	%f1601, 0f7F800000, %f1007, %p136;
	setp.eq.f32	%p137, %f1601, 0f7F800000;
	@%p137 bra 	BB8_106;

	fma.rn.f32 	%f1601, %f1601, %f164, %f1601;

BB8_106:
	setp.lt.f32	%p138, %f162, 0f00000000;
	and.pred  	%p5, %p138, %p39;
	mov.b32 	 %r133, %f1601;
	xor.b32  	%r134, %r133, -2147483648;
	mov.b32 	 %f1008, %r134;
	selp.f32	%f1602, %f1008, %f1601, %p5;
	setp.eq.f32	%p140, %f162, 0f00000000;
	@%p140 bra 	BB8_109;
	bra.uni 	BB8_107;

BB8_109:
	add.f32 	%f1011, %f162, %f162;
	selp.f32	%f1602, %f1011, 0f00000000, %p39;
	bra.uni 	BB8_110;

BB8_107:
	setp.geu.f32	%p141, %f162, 0f00000000;
	@%p141 bra 	BB8_110;

	mov.f32 	%f1566, 0f40000000;
	cvt.rzi.f32.f32	%f1010, %f1566;
	setp.neu.f32	%p142, %f1010, 0f40000000;
	selp.f32	%f1602, 0f7FFFFFFF, %f1602, %p142;

BB8_110:
	add.f32 	%f1012, %f163, %f80;
	mov.b32 	 %r135, %f1012;
	setp.lt.s32	%p144, %r135, 2139095040;
	@%p144 bra 	BB8_117;

	setp.gtu.f32	%p145, %f163, 0f7F800000;
	setp.gtu.f32	%p146, %f80, 0f7F800000;
	or.pred  	%p147, %p145, %p146;
	@%p147 bra 	BB8_116;
	bra.uni 	BB8_112;

BB8_116:
	add.f32 	%f1602, %f162, 0f40000000;
	bra.uni 	BB8_117;

BB8_112:
	setp.eq.f32	%p148, %f80, 0f7F800000;
	@%p148 bra 	BB8_115;
	bra.uni 	BB8_113;

BB8_115:
	setp.gt.f32	%p150, %f163, 0f3F800000;
	selp.f32	%f1013, 0f7F800000, 0f00000000, %p150;
	setp.eq.f32	%p151, %f162, 0fBF800000;
	selp.f32	%f1602, 0f3F800000, %f1013, %p151;
	bra.uni 	BB8_117;

BB8_113:
	setp.neu.f32	%p149, %f163, 0f7F800000;
	@%p149 bra 	BB8_117;

	selp.f32	%f1602, 0fFF800000, 0f7F800000, %p5;

BB8_117:
	mul.f32 	%f1020, %f1602, 0fBF000000;
	setp.eq.f32	%p152, %f162, 0f3F800000;
	selp.f32	%f1021, 0fBF000000, %f1020, %p152;
	mul.f32 	%f1022, %f1021, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1023, %f1022;
	fma.rn.f32 	%f1025, %f1023, %f609, %f1021;
	fma.rn.f32 	%f1027, %f1023, %f611, %f1025;
	mul.f32 	%f1015, %f1027, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1014,%f1015;
	// inline asm
	add.f32 	%f1028, %f1023, 0f00000000;
	ex2.approx.f32 	%f1029, %f1028;
	mul.f32 	%f1030, %f1014, %f1029;
	setp.lt.f32	%p153, %f1021, 0fC2D20000;
	selp.f32	%f1031, 0f00000000, %f1030, %p153;
	setp.gt.f32	%p154, %f1021, 0f42D20000;
	selp.f32	%f176, 0f7F800000, %f1031, %p154;
	sub.f32 	%f1033, %f641, %f161;
	div.rn.f32 	%f177, %f1033, %f43;
	abs.f32 	%f178, %f177;
	setp.lt.f32	%p155, %f178, 0f00800000;
	mul.f32 	%f1034, %f178, 0f4B800000;
	selp.f32	%f1035, 0fC3170000, 0fC2FE0000, %p155;
	selp.f32	%f1036, %f1034, %f178, %p155;
	mov.b32 	 %r136, %f1036;
	and.b32  	%r137, %r136, 8388607;
	or.b32  	%r138, %r137, 1065353216;
	mov.b32 	 %f1037, %r138;
	shr.u32 	%r139, %r136, 23;
	cvt.rn.f32.u32	%f1038, %r139;
	add.f32 	%f1039, %f1035, %f1038;
	setp.gt.f32	%p156, %f1037, 0f3FB504F3;
	mul.f32 	%f1040, %f1037, 0f3F000000;
	add.f32 	%f1041, %f1039, 0f3F800000;
	selp.f32	%f1042, %f1040, %f1037, %p156;
	selp.f32	%f1043, %f1041, %f1039, %p156;
	add.f32 	%f1044, %f1042, 0fBF800000;
	add.f32 	%f1017, %f1042, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1016,%f1017;
	// inline asm
	add.f32 	%f1045, %f1044, %f1044;
	mul.f32 	%f1046, %f1016, %f1045;
	mul.f32 	%f1047, %f1046, %f1046;
	fma.rn.f32 	%f1050, %f563, %f1047, %f562;
	fma.rn.f32 	%f1052, %f1050, %f1047, %f565;
	mul.rn.f32 	%f1053, %f1052, %f1047;
	mul.rn.f32 	%f1054, %f1053, %f1046;
	sub.f32 	%f1055, %f1044, %f1046;
	neg.f32 	%f1056, %f1046;
	add.f32 	%f1057, %f1055, %f1055;
	fma.rn.f32 	%f1058, %f1056, %f1044, %f1057;
	mul.rn.f32 	%f1059, %f1016, %f1058;
	add.f32 	%f1060, %f1054, %f1046;
	sub.f32 	%f1061, %f1046, %f1060;
	add.f32 	%f1062, %f1054, %f1061;
	add.f32 	%f1063, %f1059, %f1062;
	add.f32 	%f1064, %f1060, %f1063;
	sub.f32 	%f1065, %f1060, %f1064;
	add.f32 	%f1066, %f1063, %f1065;
	mul.rn.f32 	%f1068, %f1043, %f581;
	mul.rn.f32 	%f1070, %f1043, %f583;
	add.f32 	%f1071, %f1068, %f1064;
	sub.f32 	%f1072, %f1068, %f1071;
	add.f32 	%f1073, %f1064, %f1072;
	add.f32 	%f1074, %f1066, %f1073;
	add.f32 	%f1075, %f1070, %f1074;
	add.f32 	%f1076, %f1071, %f1075;
	sub.f32 	%f1077, %f1071, %f1076;
	add.f32 	%f1078, %f1075, %f1077;
	mul.rn.f32 	%f1080, %f593, %f1076;
	neg.f32 	%f1081, %f1080;
	fma.rn.f32 	%f1082, %f593, %f1076, %f1081;
	fma.rn.f32 	%f1083, %f593, %f1078, %f1082;
	fma.rn.f32 	%f1085, %f598, %f1076, %f1083;
	add.rn.f32 	%f1086, %f1080, %f1085;
	neg.f32 	%f1087, %f1086;
	add.rn.f32 	%f1088, %f1080, %f1087;
	add.rn.f32 	%f1089, %f1088, %f1085;
	mov.b32 	 %r140, %f1086;
	setp.eq.s32	%p158, %r140, 1118925336;
	add.s32 	%r141, %r140, -1;
	mov.b32 	 %f1090, %r141;
	add.f32 	%f1091, %f1089, 0f37000000;
	selp.f32	%f1092, %f1090, %f1086, %p158;
	selp.f32	%f179, %f1091, %f1089, %p158;
	mul.f32 	%f1093, %f1092, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1094, %f1093;
	fma.rn.f32 	%f1095, %f1094, %f609, %f1092;
	fma.rn.f32 	%f1096, %f1094, %f611, %f1095;
	mul.f32 	%f1019, %f1096, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1018,%f1019;
	// inline asm
	add.f32 	%f1097, %f1094, 0f00000000;
	ex2.approx.f32 	%f1098, %f1097;
	mul.f32 	%f1099, %f1018, %f1098;
	setp.lt.f32	%p159, %f1092, 0fC2D20000;
	selp.f32	%f1100, 0f00000000, %f1099, %p159;
	setp.gt.f32	%p160, %f1092, 0f42D20000;
	selp.f32	%f1603, 0f7F800000, %f1100, %p160;
	setp.eq.f32	%p161, %f1603, 0f7F800000;
	@%p161 bra 	BB8_119;

	fma.rn.f32 	%f1603, %f1603, %f179, %f1603;

BB8_119:
	setp.lt.f32	%p162, %f177, 0f00000000;
	and.pred  	%p6, %p162, %p39;
	mov.b32 	 %r142, %f1603;
	xor.b32  	%r143, %r142, -2147483648;
	mov.b32 	 %f1101, %r143;
	selp.f32	%f1604, %f1101, %f1603, %p6;
	setp.eq.f32	%p164, %f177, 0f00000000;
	@%p164 bra 	BB8_122;
	bra.uni 	BB8_120;

BB8_122:
	add.f32 	%f1104, %f177, %f177;
	selp.f32	%f1604, %f1104, 0f00000000, %p39;
	bra.uni 	BB8_123;

BB8_120:
	setp.geu.f32	%p165, %f177, 0f00000000;
	@%p165 bra 	BB8_123;

	mov.f32 	%f1565, 0f40000000;
	cvt.rzi.f32.f32	%f1103, %f1565;
	setp.neu.f32	%p166, %f1103, 0f40000000;
	selp.f32	%f1604, 0f7FFFFFFF, %f1604, %p166;

BB8_123:
	add.f32 	%f1105, %f178, %f80;
	mov.b32 	 %r144, %f1105;
	setp.lt.s32	%p168, %r144, 2139095040;
	@%p168 bra 	BB8_130;

	setp.gtu.f32	%p169, %f178, 0f7F800000;
	setp.gtu.f32	%p170, %f80, 0f7F800000;
	or.pred  	%p171, %p169, %p170;
	@%p171 bra 	BB8_129;
	bra.uni 	BB8_125;

BB8_129:
	add.f32 	%f1604, %f177, 0f40000000;
	bra.uni 	BB8_130;

BB8_125:
	setp.eq.f32	%p172, %f80, 0f7F800000;
	@%p172 bra 	BB8_128;
	bra.uni 	BB8_126;

BB8_128:
	setp.gt.f32	%p174, %f178, 0f3F800000;
	selp.f32	%f1106, 0f7F800000, 0f00000000, %p174;
	setp.eq.f32	%p175, %f177, 0fBF800000;
	selp.f32	%f1604, 0f3F800000, %f1106, %p175;
	bra.uni 	BB8_130;

BB8_126:
	setp.neu.f32	%p173, %f178, 0f7F800000;
	@%p173 bra 	BB8_130;

	selp.f32	%f1604, 0fFF800000, 0f7F800000, %p6;

BB8_130:
	ld.param.u32 	%r217, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0];
	cvt.rn.f32.s32	%f1559, %r217;
	mul.f32 	%f1110, %f1604, 0fBF000000;
	setp.eq.f32	%p176, %f177, 0f3F800000;
	selp.f32	%f1111, 0fBF000000, %f1110, %p176;
	mul.f32 	%f1112, %f1111, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1113, %f1112;
	fma.rn.f32 	%f1115, %f1113, %f609, %f1111;
	fma.rn.f32 	%f1117, %f1113, %f611, %f1115;
	mul.f32 	%f1108, %f1117, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1107,%f1108;
	// inline asm
	add.f32 	%f1118, %f1113, 0f00000000;
	ex2.approx.f32 	%f1119, %f1118;
	mul.f32 	%f1120, %f1107, %f1119;
	setp.lt.f32	%p177, %f1111, 0fC2D20000;
	selp.f32	%f1121, 0f00000000, %f1120, %p177;
	setp.gt.f32	%p178, %f1111, 0f42D20000;
	selp.f32	%f191, 0f7F800000, %f1121, %p178;
	neg.f32 	%f1122, %f160;
	div.rn.f32 	%f192, %f1122, 0f40206C99;
	div.rn.f32 	%f1123, %f192, %f43;
	div.rn.f32 	%f1124, %f1123, %f43;
	sub.f32 	%f1125, %f1559, %f161;
	add.f32 	%f1610, %f1125, 0f3F000000;
	mul.f32 	%f1126, %f1610, %f176;
	add.f32 	%f1612, %f1125, 0fBF000000;
	mul.f32 	%f1127, %f1612, %f191;
	sub.f32 	%f1128, %f1126, %f1127;
	mul.f32 	%f1129, %f1124, %f1128;
	mul.f32 	%f195, %f73, %f1129;
	mov.f32 	%f1130, 0fC0000000;
	div.rn.f32 	%f1131, %f1130, %f43;
	mul.f32 	%f196, %f1131, %f195;
	div.rn.f32 	%f197, %f160, 0f40206C99;
	mov.f32 	%f1605, 0f3F800000;
	mov.u32 	%r227, 5;
	mov.f32 	%f1607, %f43;
	bra.uni 	BB8_131;

BB8_134:
	mul.rn.f32 	%f1607, %f1607, %f1607;

BB8_131:
	and.b32  	%r146, %r227, 1;
	setp.eq.b32	%p179, %r146, 1;
	@!%p179 bra 	BB8_133;
	bra.uni 	BB8_132;

BB8_132:
	mul.rn.f32 	%f1605, %f1605, %f1607;

BB8_133:
	shr.u32 	%r227, %r227, 1;
	setp.eq.s32	%p180, %r227, 0;
	@%p180 bra 	BB8_135;
	bra.uni 	BB8_134;

BB8_135:
	div.rn.f32 	%f203, %f197, %f1605;
	mov.f32 	%f1609, 0f3F800000;
	mov.u32 	%r228, 3;
	bra.uni 	BB8_136;

BB8_139:
	mul.rn.f32 	%f1610, %f1610, %f1610;

BB8_136:
	and.b32  	%r148, %r228, 1;
	setp.eq.b32	%p181, %r148, 1;
	@!%p181 bra 	BB8_138;
	bra.uni 	BB8_137;

BB8_137:
	mul.rn.f32 	%f1609, %f1609, %f1610;

BB8_138:
	shr.u32 	%r228, %r228, 1;
	setp.eq.s32	%p182, %r228, 0;
	@%p182 bra 	BB8_140;
	bra.uni 	BB8_139;

BB8_140:
	mul.f32 	%f209, %f176, %f1609;
	mov.f32 	%f1611, 0f3F800000;
	mov.u32 	%r229, 3;
	bra.uni 	BB8_141;

BB8_144:
	mul.rn.f32 	%f1612, %f1612, %f1612;

BB8_141:
	and.b32  	%r150, %r229, 1;
	setp.eq.b32	%p183, %r150, 1;
	@!%p183 bra 	BB8_143;
	bra.uni 	BB8_142;

BB8_142:
	mul.rn.f32 	%f1611, %f1611, %f1612;

BB8_143:
	shr.u32 	%r229, %r229, 1;
	setp.eq.s32	%p184, %r229, 0;
	@%p184 bra 	BB8_145;
	bra.uni 	BB8_144;

BB8_145:
	ld.param.u64 	%rd8, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2];
	mul.f32 	%f1138, %f191, %f1611;
	sub.f32 	%f1139, %f209, %f1138;
	mul.f32 	%f1140, %f203, %f1139;
	mul.f32 	%f1141, %f73, %f1140;
	sub.f32 	%f215, %f196, %f1141;
	ld.f32 	%f216, [%rd8+4];
	sub.f32 	%f1142, %f118, %f216;
	div.rn.f32 	%f217, %f1142, %f45;
	abs.f32 	%f218, %f217;
	setp.lt.f32	%p185, %f218, 0f00800000;
	mul.f32 	%f1143, %f218, 0f4B800000;
	selp.f32	%f1144, 0fC3170000, 0fC2FE0000, %p185;
	selp.f32	%f1145, %f1143, %f218, %p185;
	mov.b32 	 %r151, %f1145;
	and.b32  	%r152, %r151, 8388607;
	or.b32  	%r153, %r152, 1065353216;
	mov.b32 	 %f1146, %r153;
	shr.u32 	%r154, %r151, 23;
	cvt.rn.f32.u32	%f1147, %r154;
	add.f32 	%f1148, %f1144, %f1147;
	setp.gt.f32	%p186, %f1146, 0f3FB504F3;
	mul.f32 	%f1149, %f1146, 0f3F000000;
	add.f32 	%f1150, %f1148, 0f3F800000;
	selp.f32	%f1151, %f1149, %f1146, %p186;
	selp.f32	%f1152, %f1150, %f1148, %p186;
	add.f32 	%f1153, %f1151, 0fBF800000;
	add.f32 	%f1135, %f1151, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1134,%f1135;
	// inline asm
	add.f32 	%f1154, %f1153, %f1153;
	mul.f32 	%f1155, %f1134, %f1154;
	mul.f32 	%f1156, %f1155, %f1155;
	fma.rn.f32 	%f1159, %f563, %f1156, %f562;
	fma.rn.f32 	%f1161, %f1159, %f1156, %f565;
	mul.rn.f32 	%f1162, %f1161, %f1156;
	mul.rn.f32 	%f1163, %f1162, %f1155;
	sub.f32 	%f1164, %f1153, %f1155;
	neg.f32 	%f1165, %f1155;
	add.f32 	%f1166, %f1164, %f1164;
	fma.rn.f32 	%f1167, %f1165, %f1153, %f1166;
	mul.rn.f32 	%f1168, %f1134, %f1167;
	add.f32 	%f1169, %f1163, %f1155;
	sub.f32 	%f1170, %f1155, %f1169;
	add.f32 	%f1171, %f1163, %f1170;
	add.f32 	%f1172, %f1168, %f1171;
	add.f32 	%f1173, %f1169, %f1172;
	sub.f32 	%f1174, %f1169, %f1173;
	add.f32 	%f1175, %f1172, %f1174;
	mul.rn.f32 	%f1177, %f1152, %f581;
	mul.rn.f32 	%f1179, %f1152, %f583;
	add.f32 	%f1180, %f1177, %f1173;
	sub.f32 	%f1181, %f1177, %f1180;
	add.f32 	%f1182, %f1173, %f1181;
	add.f32 	%f1183, %f1175, %f1182;
	add.f32 	%f1184, %f1179, %f1183;
	add.f32 	%f1185, %f1180, %f1184;
	sub.f32 	%f1186, %f1180, %f1185;
	add.f32 	%f1187, %f1184, %f1186;
	mul.rn.f32 	%f1189, %f593, %f1185;
	neg.f32 	%f1190, %f1189;
	fma.rn.f32 	%f1191, %f593, %f1185, %f1190;
	fma.rn.f32 	%f1192, %f593, %f1187, %f1191;
	fma.rn.f32 	%f1194, %f598, %f1185, %f1192;
	add.rn.f32 	%f1195, %f1189, %f1194;
	neg.f32 	%f1196, %f1195;
	add.rn.f32 	%f1197, %f1189, %f1196;
	add.rn.f32 	%f1198, %f1197, %f1194;
	mov.b32 	 %r155, %f1195;
	setp.eq.s32	%p188, %r155, 1118925336;
	add.s32 	%r156, %r155, -1;
	mov.b32 	 %f1199, %r156;
	add.f32 	%f1200, %f1198, 0f37000000;
	selp.f32	%f1201, %f1199, %f1195, %p188;
	selp.f32	%f219, %f1200, %f1198, %p188;
	mul.f32 	%f1202, %f1201, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1203, %f1202;
	fma.rn.f32 	%f1205, %f1203, %f609, %f1201;
	fma.rn.f32 	%f1207, %f1203, %f611, %f1205;
	mul.f32 	%f1137, %f1207, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1136,%f1137;
	// inline asm
	add.f32 	%f1208, %f1203, 0f00000000;
	ex2.approx.f32 	%f1209, %f1208;
	mul.f32 	%f1210, %f1136, %f1209;
	setp.lt.f32	%p189, %f1201, 0fC2D20000;
	selp.f32	%f1211, 0f00000000, %f1210, %p189;
	setp.gt.f32	%p190, %f1201, 0f42D20000;
	selp.f32	%f1613, 0f7F800000, %f1211, %p190;
	setp.eq.f32	%p191, %f1613, 0f7F800000;
	@%p191 bra 	BB8_147;

	fma.rn.f32 	%f1613, %f1613, %f219, %f1613;

BB8_147:
	setp.lt.f32	%p192, %f217, 0f00000000;
	and.pred  	%p7, %p192, %p39;
	mov.b32 	 %r157, %f1613;
	xor.b32  	%r158, %r157, -2147483648;
	mov.b32 	 %f1212, %r158;
	selp.f32	%f1614, %f1212, %f1613, %p7;
	setp.eq.f32	%p194, %f217, 0f00000000;
	@%p194 bra 	BB8_150;
	bra.uni 	BB8_148;

BB8_150:
	add.f32 	%f1215, %f217, %f217;
	selp.f32	%f1614, %f1215, 0f00000000, %p39;
	bra.uni 	BB8_151;

BB8_148:
	setp.geu.f32	%p195, %f217, 0f00000000;
	@%p195 bra 	BB8_151;

	mov.f32 	%f1564, 0f40000000;
	cvt.rzi.f32.f32	%f1214, %f1564;
	setp.neu.f32	%p196, %f1214, 0f40000000;
	selp.f32	%f1614, 0f7FFFFFFF, %f1614, %p196;

BB8_151:
	add.f32 	%f1216, %f218, %f80;
	mov.b32 	 %r159, %f1216;
	setp.lt.s32	%p198, %r159, 2139095040;
	@%p198 bra 	BB8_158;

	setp.gtu.f32	%p199, %f218, 0f7F800000;
	setp.gtu.f32	%p200, %f80, 0f7F800000;
	or.pred  	%p201, %p199, %p200;
	@%p201 bra 	BB8_157;
	bra.uni 	BB8_153;

BB8_157:
	add.f32 	%f1614, %f217, 0f40000000;
	bra.uni 	BB8_158;

BB8_153:
	setp.eq.f32	%p202, %f80, 0f7F800000;
	@%p202 bra 	BB8_156;
	bra.uni 	BB8_154;

BB8_156:
	setp.gt.f32	%p204, %f218, 0f3F800000;
	selp.f32	%f1217, 0f7F800000, 0f00000000, %p204;
	setp.eq.f32	%p205, %f217, 0fBF800000;
	selp.f32	%f1614, 0f3F800000, %f1217, %p205;
	bra.uni 	BB8_158;

BB8_154:
	setp.neu.f32	%p203, %f218, 0f7F800000;
	@%p203 bra 	BB8_158;

	selp.f32	%f1614, 0fFF800000, 0f7F800000, %p7;

BB8_158:
	mul.f32 	%f1224, %f1614, 0fBF000000;
	setp.eq.f32	%p206, %f217, 0f3F800000;
	selp.f32	%f1225, 0fBF000000, %f1224, %p206;
	mul.f32 	%f1226, %f1225, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1227, %f1226;
	fma.rn.f32 	%f1229, %f1227, %f609, %f1225;
	fma.rn.f32 	%f1231, %f1227, %f611, %f1229;
	mul.f32 	%f1219, %f1231, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1218,%f1219;
	// inline asm
	add.f32 	%f1232, %f1227, 0f00000000;
	ex2.approx.f32 	%f1233, %f1232;
	mul.f32 	%f1234, %f1218, %f1233;
	setp.lt.f32	%p207, %f1225, 0fC2D20000;
	selp.f32	%f1235, 0f00000000, %f1234, %p207;
	setp.gt.f32	%p208, %f1225, 0f42D20000;
	selp.f32	%f231, 0f7F800000, %f1235, %p208;
	sub.f32 	%f1236, %f136, %f216;
	div.rn.f32 	%f232, %f1236, %f45;
	abs.f32 	%f233, %f232;
	setp.lt.f32	%p209, %f233, 0f00800000;
	mul.f32 	%f1237, %f233, 0f4B800000;
	selp.f32	%f1238, 0fC3170000, 0fC2FE0000, %p209;
	selp.f32	%f1239, %f1237, %f233, %p209;
	mov.b32 	 %r160, %f1239;
	and.b32  	%r161, %r160, 8388607;
	or.b32  	%r162, %r161, 1065353216;
	mov.b32 	 %f1240, %r162;
	shr.u32 	%r163, %r160, 23;
	cvt.rn.f32.u32	%f1241, %r163;
	add.f32 	%f1242, %f1238, %f1241;
	setp.gt.f32	%p210, %f1240, 0f3FB504F3;
	mul.f32 	%f1243, %f1240, 0f3F000000;
	add.f32 	%f1244, %f1242, 0f3F800000;
	selp.f32	%f1245, %f1243, %f1240, %p210;
	selp.f32	%f1246, %f1244, %f1242, %p210;
	add.f32 	%f1247, %f1245, 0fBF800000;
	add.f32 	%f1221, %f1245, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1220,%f1221;
	// inline asm
	add.f32 	%f1248, %f1247, %f1247;
	mul.f32 	%f1249, %f1220, %f1248;
	mul.f32 	%f1250, %f1249, %f1249;
	fma.rn.f32 	%f1253, %f563, %f1250, %f562;
	fma.rn.f32 	%f1255, %f1253, %f1250, %f565;
	mul.rn.f32 	%f1256, %f1255, %f1250;
	mul.rn.f32 	%f1257, %f1256, %f1249;
	sub.f32 	%f1258, %f1247, %f1249;
	neg.f32 	%f1259, %f1249;
	add.f32 	%f1260, %f1258, %f1258;
	fma.rn.f32 	%f1261, %f1259, %f1247, %f1260;
	mul.rn.f32 	%f1262, %f1220, %f1261;
	add.f32 	%f1263, %f1257, %f1249;
	sub.f32 	%f1264, %f1249, %f1263;
	add.f32 	%f1265, %f1257, %f1264;
	add.f32 	%f1266, %f1262, %f1265;
	add.f32 	%f1267, %f1263, %f1266;
	sub.f32 	%f1268, %f1263, %f1267;
	add.f32 	%f1269, %f1266, %f1268;
	mul.rn.f32 	%f1271, %f1246, %f581;
	mul.rn.f32 	%f1273, %f1246, %f583;
	add.f32 	%f1274, %f1271, %f1267;
	sub.f32 	%f1275, %f1271, %f1274;
	add.f32 	%f1276, %f1267, %f1275;
	add.f32 	%f1277, %f1269, %f1276;
	add.f32 	%f1278, %f1273, %f1277;
	add.f32 	%f1279, %f1274, %f1278;
	sub.f32 	%f1280, %f1274, %f1279;
	add.f32 	%f1281, %f1278, %f1280;
	mul.rn.f32 	%f1283, %f593, %f1279;
	neg.f32 	%f1284, %f1283;
	fma.rn.f32 	%f1285, %f593, %f1279, %f1284;
	fma.rn.f32 	%f1286, %f593, %f1281, %f1285;
	fma.rn.f32 	%f1288, %f598, %f1279, %f1286;
	add.rn.f32 	%f1289, %f1283, %f1288;
	neg.f32 	%f1290, %f1289;
	add.rn.f32 	%f1291, %f1283, %f1290;
	add.rn.f32 	%f1292, %f1291, %f1288;
	mov.b32 	 %r164, %f1289;
	setp.eq.s32	%p212, %r164, 1118925336;
	add.s32 	%r165, %r164, -1;
	mov.b32 	 %f1293, %r165;
	add.f32 	%f1294, %f1292, 0f37000000;
	selp.f32	%f1295, %f1293, %f1289, %p212;
	selp.f32	%f234, %f1294, %f1292, %p212;
	mul.f32 	%f1296, %f1295, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1297, %f1296;
	fma.rn.f32 	%f1298, %f1297, %f609, %f1295;
	fma.rn.f32 	%f1299, %f1297, %f611, %f1298;
	mul.f32 	%f1223, %f1299, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1222,%f1223;
	// inline asm
	add.f32 	%f1300, %f1297, 0f00000000;
	ex2.approx.f32 	%f1301, %f1300;
	mul.f32 	%f1302, %f1222, %f1301;
	setp.lt.f32	%p213, %f1295, 0fC2D20000;
	selp.f32	%f1303, 0f00000000, %f1302, %p213;
	setp.gt.f32	%p214, %f1295, 0f42D20000;
	selp.f32	%f1615, 0f7F800000, %f1303, %p214;
	setp.eq.f32	%p215, %f1615, 0f7F800000;
	@%p215 bra 	BB8_160;

	fma.rn.f32 	%f1615, %f1615, %f234, %f1615;

BB8_160:
	setp.lt.f32	%p216, %f232, 0f00000000;
	and.pred  	%p8, %p216, %p39;
	mov.b32 	 %r166, %f1615;
	xor.b32  	%r167, %r166, -2147483648;
	mov.b32 	 %f1304, %r167;
	selp.f32	%f1616, %f1304, %f1615, %p8;
	setp.eq.f32	%p218, %f232, 0f00000000;
	@%p218 bra 	BB8_163;
	bra.uni 	BB8_161;

BB8_163:
	add.f32 	%f1307, %f232, %f232;
	selp.f32	%f1616, %f1307, 0f00000000, %p39;
	bra.uni 	BB8_164;

BB8_161:
	setp.geu.f32	%p219, %f232, 0f00000000;
	@%p219 bra 	BB8_164;

	mov.f32 	%f1563, 0f40000000;
	cvt.rzi.f32.f32	%f1306, %f1563;
	setp.neu.f32	%p220, %f1306, 0f40000000;
	selp.f32	%f1616, 0f7FFFFFFF, %f1616, %p220;

BB8_164:
	add.f32 	%f1308, %f233, %f80;
	mov.b32 	 %r168, %f1308;
	setp.lt.s32	%p222, %r168, 2139095040;
	@%p222 bra 	BB8_171;

	setp.gtu.f32	%p223, %f233, 0f7F800000;
	setp.gtu.f32	%p224, %f80, 0f7F800000;
	or.pred  	%p225, %p223, %p224;
	@%p225 bra 	BB8_170;
	bra.uni 	BB8_166;

BB8_170:
	add.f32 	%f1616, %f232, 0f40000000;
	bra.uni 	BB8_171;

BB8_166:
	setp.eq.f32	%p226, %f80, 0f7F800000;
	@%p226 bra 	BB8_169;
	bra.uni 	BB8_167;

BB8_169:
	setp.gt.f32	%p228, %f233, 0f3F800000;
	selp.f32	%f1309, 0f7F800000, 0f00000000, %p228;
	setp.eq.f32	%p229, %f232, 0fBF800000;
	selp.f32	%f1616, 0f3F800000, %f1309, %p229;
	bra.uni 	BB8_171;

BB8_167:
	setp.neu.f32	%p227, %f233, 0f7F800000;
	@%p227 bra 	BB8_171;

	selp.f32	%f1616, 0fFF800000, 0f7F800000, %p8;

BB8_171:
	mov.f32 	%f1561, 0fC0000000;
	ld.param.u32 	%r218, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1];
	cvt.rn.f32.s32	%f1560, %r218;
	mul.f32 	%f1313, %f1616, 0fBF000000;
	setp.eq.f32	%p230, %f232, 0f3F800000;
	selp.f32	%f1314, 0fBF000000, %f1313, %p230;
	mul.f32 	%f1315, %f1314, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1316, %f1315;
	fma.rn.f32 	%f1318, %f1316, %f609, %f1314;
	fma.rn.f32 	%f1320, %f1316, %f611, %f1318;
	mul.f32 	%f1311, %f1320, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1310,%f1311;
	// inline asm
	add.f32 	%f1321, %f1316, 0f00000000;
	ex2.approx.f32 	%f1322, %f1321;
	mul.f32 	%f1323, %f1310, %f1322;
	setp.lt.f32	%p231, %f1314, 0fC2D20000;
	selp.f32	%f1324, 0f00000000, %f1323, %p231;
	setp.gt.f32	%p232, %f1314, 0f42D20000;
	selp.f32	%f246, 0f7F800000, %f1324, %p232;
	div.rn.f32 	%f1325, %f192, %f45;
	div.rn.f32 	%f1326, %f1325, %f45;
	sub.f32 	%f1327, %f1560, %f216;
	add.f32 	%f1622, %f1327, 0f3F000000;
	mul.f32 	%f1328, %f1622, %f231;
	add.f32 	%f1624, %f1327, 0fBF000000;
	mul.f32 	%f1329, %f1624, %f246;
	sub.f32 	%f1330, %f1328, %f1329;
	mul.f32 	%f1331, %f1326, %f1330;
	mul.f32 	%f249, %f59, %f1331;
	div.rn.f32 	%f1333, %f1561, %f45;
	mul.f32 	%f250, %f1333, %f249;
	mov.f32 	%f1617, 0f3F800000;
	mov.u32 	%r230, 5;
	mov.f32 	%f1619, %f45;
	bra.uni 	BB8_172;

BB8_175:
	mul.rn.f32 	%f1619, %f1619, %f1619;

BB8_172:
	and.b32  	%r170, %r230, 1;
	setp.eq.b32	%p233, %r170, 1;
	@!%p233 bra 	BB8_174;
	bra.uni 	BB8_173;

BB8_173:
	mul.rn.f32 	%f1617, %f1617, %f1619;

BB8_174:
	shr.u32 	%r230, %r230, 1;
	setp.eq.s32	%p234, %r230, 0;
	@%p234 bra 	BB8_176;
	bra.uni 	BB8_175;

BB8_176:
	div.rn.f32 	%f256, %f197, %f1617;
	mov.f32 	%f1621, 0f3F800000;
	mov.u32 	%r231, 3;
	bra.uni 	BB8_177;

BB8_180:
	mul.rn.f32 	%f1622, %f1622, %f1622;

BB8_177:
	and.b32  	%r172, %r231, 1;
	setp.eq.b32	%p235, %r172, 1;
	@!%p235 bra 	BB8_179;
	bra.uni 	BB8_178;

BB8_178:
	mul.rn.f32 	%f1621, %f1621, %f1622;

BB8_179:
	shr.u32 	%r231, %r231, 1;
	setp.eq.s32	%p236, %r231, 0;
	@%p236 bra 	BB8_181;
	bra.uni 	BB8_180;

BB8_181:
	mul.f32 	%f262, %f231, %f1621;
	mov.f32 	%f1623, 0f3F800000;
	mov.u32 	%r232, 3;
	bra.uni 	BB8_182;

BB8_185:
	mul.rn.f32 	%f1624, %f1624, %f1624;

BB8_182:
	and.b32  	%r174, %r232, 1;
	setp.eq.b32	%p237, %r174, 1;
	@!%p237 bra 	BB8_184;
	bra.uni 	BB8_183;

BB8_183:
	mul.rn.f32 	%f1623, %f1623, %f1624;

BB8_184:
	shr.u32 	%r232, %r232, 1;
	setp.eq.s32	%p238, %r232, 0;
	@%p238 bra 	BB8_186;
	bra.uni 	BB8_185;

BB8_186:
	sqrt.rn.f32 	%f1549, %f41;
	sqrt.rn.f32 	%f1548, %f21;
	ld.param.f32 	%f1547, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4];
	ld.param.f32 	%f1546, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3];
	ld.param.f32 	%f1545, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5];
	mul.f32 	%f1337, %f246, %f1623;
	sub.f32 	%f1338, %f262, %f1337;
	mul.f32 	%f1339, %f256, %f1338;
	mul.f32 	%f1340, %f59, %f1339;
	sub.f32 	%f268, %f250, %f1340;
	mul.f32 	%f1341, %f1546, 0f3F000000;
	div.rn.f32 	%f269, %f1341, %f1548;
	mul.f32 	%f1342, %f1547, 0f3F000000;
	div.rn.f32 	%f270, %f1342, %f1549;
	mul.f32 	%f271, %f397, %f397;
	add.f32 	%f1343, %f2, %f2;
	div.rn.f32 	%f272, %f1343, %f271;
	mul.f32 	%f273, %f1545, 0f40400000;
	mov.f32 	%f1625, 0f3F800000;
	mov.u32 	%r233, 2;
	mov.f32 	%f1642, %f2;
	bra.uni 	BB8_187;

BB8_190:
	mul.rn.f32 	%f278, %f275, %f275;
	mov.f32 	%f1642, %f278;

BB8_187:
	mov.f32 	%f275, %f1642;
	and.b32  	%r176, %r233, 1;
	setp.eq.b32	%p239, %r176, 1;
	@!%p239 bra 	BB8_189;
	bra.uni 	BB8_188;

BB8_188:
	mul.rn.f32 	%f1625, %f1625, %f275;

BB8_189:
	shr.u32 	%r233, %r233, 1;
	setp.eq.s32	%p240, %r233, 0;
	@%p240 bra 	BB8_191;
	bra.uni 	BB8_190;

BB8_191:
	ld.param.f32 	%f1550, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7];
	mul.f32 	%f1345, %f273, %f1625;
	mul.f32 	%f279, %f271, %f397;
	div.rn.f32 	%f1346, %f1345, %f279;
	add.f32 	%f280, %f272, %f1346;
	mul.f32 	%f281, %f1550, 0f40800000;
	mov.f32 	%f1626, 0f3F800000;
	mov.u32 	%r234, 3;
	mov.f32 	%f1641, %f2;
	bra.uni 	BB8_192;

BB8_195:
	mul.rn.f32 	%f1641, %f1641, %f1641;

BB8_192:
	and.b32  	%r178, %r234, 1;
	setp.eq.b32	%p241, %r178, 1;
	@!%p241 bra 	BB8_194;
	bra.uni 	BB8_193;

BB8_193:
	mul.rn.f32 	%f1626, %f1626, %f1641;

BB8_194:
	shr.u32 	%r234, %r234, 1;
	setp.eq.s32	%p242, %r234, 0;
	@%p242 bra 	BB8_196;
	bra.uni 	BB8_195;

BB8_196:
	mul.f32 	%f287, %f281, %f1626;
	mov.f32 	%f1627, 0f3F800000;
	mov.u32 	%r235, 4;
	mov.f32 	%f1659, %f397;
	bra.uni 	BB8_197;

BB8_200:
	mul.rn.f32 	%f292, %f289, %f289;
	mov.f32 	%f1659, %f292;

BB8_197:
	mov.f32 	%f289, %f1659;
	and.b32  	%r180, %r235, 1;
	setp.eq.b32	%p243, %r180, 1;
	@!%p243 bra 	BB8_199;
	bra.uni 	BB8_198;

BB8_198:
	mul.rn.f32 	%f1627, %f1627, %f289;

BB8_199:
	shr.u32 	%r235, %r235, 1;
	setp.eq.s32	%p244, %r235, 0;
	@%p244 bra 	BB8_201;
	bra.uni 	BB8_200;

BB8_201:
	ld.param.f32 	%f1551, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6];
	div.rn.f32 	%f1349, %f287, %f1627;
	add.f32 	%f1636, %f280, %f1349;
	mul.f32 	%f294, %f269, %f1636;
	add.f32 	%f1350, %f22, %f22;
	div.rn.f32 	%f295, %f1350, %f271;
	mul.f32 	%f296, %f1551, 0f40400000;
	mov.f32 	%f1628, 0f3F800000;
	mov.u32 	%r236, 2;
	mov.f32 	%f1651, %f22;
	bra.uni 	BB8_202;

BB8_205:
	mul.rn.f32 	%f301, %f298, %f298;
	mov.f32 	%f1651, %f301;

BB8_202:
	mov.f32 	%f298, %f1651;
	and.b32  	%r182, %r236, 1;
	setp.eq.b32	%p245, %r182, 1;
	@!%p245 bra 	BB8_204;
	bra.uni 	BB8_203;

BB8_203:
	mul.rn.f32 	%f1628, %f1628, %f298;

BB8_204:
	shr.u32 	%r236, %r236, 1;
	setp.eq.s32	%p246, %r236, 0;
	@%p246 bra 	BB8_206;
	bra.uni 	BB8_205;

BB8_206:
	ld.param.f32 	%f1552, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8];
	mul.f32 	%f1352, %f296, %f1628;
	div.rn.f32 	%f1353, %f1352, %f279;
	add.f32 	%f302, %f295, %f1353;
	mul.f32 	%f303, %f1552, 0f40800000;
	mov.f32 	%f1629, 0f3F800000;
	mov.u32 	%r237, 3;
	mov.f32 	%f1650, %f22;
	bra.uni 	BB8_207;

BB8_210:
	mul.rn.f32 	%f1650, %f1650, %f1650;

BB8_207:
	and.b32  	%r184, %r237, 1;
	setp.eq.b32	%p247, %r184, 1;
	@!%p247 bra 	BB8_209;
	bra.uni 	BB8_208;

BB8_208:
	mul.rn.f32 	%f1629, %f1629, %f1650;

BB8_209:
	shr.u32 	%r237, %r237, 1;
	setp.eq.s32	%p248, %r237, 0;
	@%p248 bra 	BB8_211;
	bra.uni 	BB8_210;

BB8_211:
	mul.f32 	%f309, %f303, %f1629;
	mov.f32 	%f1630, 0f3F800000;
	mov.u32 	%r238, 4;
	mov.f32 	%f1658, %f397;
	bra.uni 	BB8_212;

BB8_215:
	mul.rn.f32 	%f1658, %f1658, %f1658;

BB8_212:
	and.b32  	%r186, %r238, 1;
	setp.eq.b32	%p249, %r186, 1;
	@!%p249 bra 	BB8_214;
	bra.uni 	BB8_213;

BB8_213:
	mul.rn.f32 	%f1630, %f1630, %f1658;

BB8_214:
	shr.u32 	%r238, %r238, 1;
	setp.eq.s32	%p250, %r238, 0;
	@%p250 bra 	BB8_216;
	bra.uni 	BB8_215;

BB8_216:
	ld.param.u64 	%rd7, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13];
	div.rn.f32 	%f1355, %f309, %f1630;
	add.f32 	%f1645, %f302, %f1355;
	mul.f32 	%f316, %f270, %f1645;
	mul.f32 	%f1356, %f249, %f316;
	fma.rn.f32 	%f1357, %f195, %f294, %f1356;
	st.f32 	[%rd7+16], %f1357;
	setp.eq.s64	%p251, %rd6, 0;
	@%p251 bra 	BB8_274;

	ld.param.f32 	%f1553, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3];
	st.f32 	[%rd6], %f116;
	st.f32 	[%rd6+4], %f159;
	mul.f32 	%f317, %f1553, 0fBE800000;
	mov.f32 	%f1362, 0f3F400000;
	cvt.rzi.f32.f32	%f1363, %f1362;
	fma.rn.f32 	%f1364, %f1363, 0fC0000000, 0f3FC00000;
	abs.f32 	%f318, %f1364;
	abs.f32 	%f319, %f21;
	setp.lt.f32	%p252, %f319, 0f00800000;
	mul.f32 	%f1365, %f319, 0f4B800000;
	selp.f32	%f1366, 0fC3170000, 0fC2FE0000, %p252;
	selp.f32	%f1367, %f1365, %f319, %p252;
	mov.b32 	 %r187, %f1367;
	and.b32  	%r188, %r187, 8388607;
	or.b32  	%r189, %r188, 1065353216;
	mov.b32 	 %f1368, %r189;
	shr.u32 	%r190, %r187, 23;
	cvt.rn.f32.u32	%f1369, %r190;
	add.f32 	%f1370, %f1366, %f1369;
	setp.gt.f32	%p253, %f1368, 0f3FB504F3;
	mul.f32 	%f1371, %f1368, 0f3F000000;
	add.f32 	%f1372, %f1370, 0f3F800000;
	selp.f32	%f1373, %f1371, %f1368, %p253;
	selp.f32	%f1374, %f1372, %f1370, %p253;
	add.f32 	%f1375, %f1373, 0fBF800000;
	add.f32 	%f1359, %f1373, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1358,%f1359;
	// inline asm
	add.f32 	%f1376, %f1375, %f1375;
	mul.f32 	%f1377, %f1358, %f1376;
	mul.f32 	%f1378, %f1377, %f1377;
	fma.rn.f32 	%f1381, %f563, %f1378, %f562;
	fma.rn.f32 	%f1383, %f1381, %f1378, %f565;
	mul.rn.f32 	%f1384, %f1383, %f1378;
	mul.rn.f32 	%f1385, %f1384, %f1377;
	sub.f32 	%f1386, %f1375, %f1377;
	neg.f32 	%f1387, %f1377;
	add.f32 	%f1388, %f1386, %f1386;
	fma.rn.f32 	%f1389, %f1387, %f1375, %f1388;
	mul.rn.f32 	%f1390, %f1358, %f1389;
	add.f32 	%f1391, %f1385, %f1377;
	sub.f32 	%f1392, %f1377, %f1391;
	add.f32 	%f1393, %f1385, %f1392;
	add.f32 	%f1394, %f1390, %f1393;
	add.f32 	%f1395, %f1391, %f1394;
	sub.f32 	%f1396, %f1391, %f1395;
	add.f32 	%f1397, %f1394, %f1396;
	mul.rn.f32 	%f1399, %f1374, %f581;
	mul.rn.f32 	%f1401, %f1374, %f583;
	add.f32 	%f1402, %f1399, %f1395;
	sub.f32 	%f1403, %f1399, %f1402;
	add.f32 	%f1404, %f1395, %f1403;
	add.f32 	%f1405, %f1397, %f1404;
	add.f32 	%f1406, %f1401, %f1405;
	add.f32 	%f1407, %f1402, %f1406;
	sub.f32 	%f1408, %f1402, %f1407;
	add.f32 	%f1409, %f1406, %f1408;
	mov.f32 	%f1410, 0f3FC00000;
	abs.f32 	%f320, %f1410;
	setp.gt.f32	%p254, %f320, 0f77F684DF;
	selp.f32	%f321, 0f39400000, 0f3FC00000, %p254;
	mul.rn.f32 	%f1411, %f321, %f1407;
	neg.f32 	%f1412, %f1411;
	fma.rn.f32 	%f1413, %f321, %f1407, %f1412;
	fma.rn.f32 	%f1414, %f321, %f1409, %f1413;
	fma.rn.f32 	%f1416, %f598, %f1407, %f1414;
	add.rn.f32 	%f1417, %f1411, %f1416;
	neg.f32 	%f1418, %f1417;
	add.rn.f32 	%f1419, %f1411, %f1418;
	add.rn.f32 	%f1420, %f1419, %f1416;
	mov.b32 	 %r191, %f1417;
	setp.eq.s32	%p255, %r191, 1118925336;
	add.s32 	%r192, %r191, -1;
	mov.b32 	 %f1421, %r192;
	add.f32 	%f1422, %f1420, 0f37000000;
	selp.f32	%f1423, %f1421, %f1417, %p255;
	selp.f32	%f322, %f1422, %f1420, %p255;
	mul.f32 	%f1424, %f1423, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1425, %f1424;
	fma.rn.f32 	%f1427, %f1425, %f609, %f1423;
	fma.rn.f32 	%f1429, %f1425, %f611, %f1427;
	mul.f32 	%f1361, %f1429, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1360,%f1361;
	// inline asm
	add.f32 	%f1430, %f1425, 0f00000000;
	ex2.approx.f32 	%f1431, %f1430;
	mul.f32 	%f1432, %f1360, %f1431;
	setp.lt.f32	%p256, %f1423, 0fC2D20000;
	selp.f32	%f1433, 0f00000000, %f1432, %p256;
	setp.gt.f32	%p257, %f1423, 0f42D20000;
	selp.f32	%f1631, 0f7F800000, %f1433, %p257;
	setp.eq.f32	%p258, %f1631, 0f7F800000;
	@%p258 bra 	BB8_219;

	fma.rn.f32 	%f1631, %f1631, %f322, %f1631;

BB8_219:
	setp.lt.f32	%p259, %f21, 0f00000000;
	setp.eq.f32	%p260, %f318, 0f3F800000;
	and.pred  	%p9, %p259, %p260;
	mov.b32 	 %r193, %f1631;
	xor.b32  	%r194, %r193, -2147483648;
	mov.b32 	 %f1434, %r194;
	selp.f32	%f1632, %f1434, %f1631, %p9;
	setp.eq.f32	%p261, %f21, 0f00000000;
	@%p261 bra 	BB8_222;
	bra.uni 	BB8_220;

BB8_222:
	add.f32 	%f1437, %f21, %f21;
	selp.f32	%f1632, %f1437, 0f00000000, %p260;
	bra.uni 	BB8_223;

BB8_220:
	setp.geu.f32	%p262, %f21, 0f00000000;
	@%p262 bra 	BB8_223;

	cvt.rzi.f32.f32	%f1436, %f1410;
	setp.neu.f32	%p263, %f1436, 0f3FC00000;
	selp.f32	%f1632, 0f7FFFFFFF, %f1632, %p263;

BB8_223:
	add.f32 	%f1438, %f319, %f320;
	mov.b32 	 %r195, %f1438;
	setp.lt.s32	%p265, %r195, 2139095040;
	@%p265 bra 	BB8_230;

	setp.gtu.f32	%p266, %f319, 0f7F800000;
	setp.gtu.f32	%p267, %f320, 0f7F800000;
	or.pred  	%p268, %p266, %p267;
	@%p268 bra 	BB8_229;
	bra.uni 	BB8_225;

BB8_229:
	add.f32 	%f1632, %f21, 0f3FC00000;
	bra.uni 	BB8_230;

BB8_225:
	setp.eq.f32	%p269, %f320, 0f7F800000;
	@%p269 bra 	BB8_228;
	bra.uni 	BB8_226;

BB8_228:
	setp.gt.f32	%p271, %f319, 0f3F800000;
	selp.f32	%f1439, 0f7F800000, 0f00000000, %p271;
	setp.eq.f32	%p272, %f21, 0fBF800000;
	selp.f32	%f1632, 0f3F800000, %f1439, %p272;
	bra.uni 	BB8_230;

BB8_226:
	setp.neu.f32	%p270, %f319, 0f7F800000;
	@%p270 bra 	BB8_230;

	selp.f32	%f1632, 0fFF800000, 0f7F800000, %p9;

BB8_230:
	ld.param.f32 	%f1554, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4];
	setp.eq.f32	%p273, %f21, 0f3F800000;
	selp.f32	%f1444, 0f3F800000, %f1632, %p273;
	div.rn.f32 	%f334, %f317, %f1444;
	mul.f32 	%f335, %f1554, 0fBE800000;
	abs.f32 	%f336, %f41;
	setp.lt.f32	%p274, %f336, 0f00800000;
	mul.f32 	%f1445, %f336, 0f4B800000;
	selp.f32	%f1446, 0fC3170000, 0fC2FE0000, %p274;
	selp.f32	%f1447, %f1445, %f336, %p274;
	mov.b32 	 %r196, %f1447;
	and.b32  	%r197, %r196, 8388607;
	or.b32  	%r198, %r197, 1065353216;
	mov.b32 	 %f1448, %r198;
	shr.u32 	%r199, %r196, 23;
	cvt.rn.f32.u32	%f1449, %r199;
	add.f32 	%f1450, %f1446, %f1449;
	setp.gt.f32	%p275, %f1448, 0f3FB504F3;
	mul.f32 	%f1451, %f1448, 0f3F000000;
	add.f32 	%f1452, %f1450, 0f3F800000;
	selp.f32	%f1453, %f1451, %f1448, %p275;
	selp.f32	%f1454, %f1452, %f1450, %p275;
	add.f32 	%f1455, %f1453, 0fBF800000;
	add.f32 	%f1441, %f1453, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1440,%f1441;
	// inline asm
	add.f32 	%f1456, %f1455, %f1455;
	mul.f32 	%f1457, %f1440, %f1456;
	mul.f32 	%f1458, %f1457, %f1457;
	fma.rn.f32 	%f1461, %f563, %f1458, %f562;
	fma.rn.f32 	%f1463, %f1461, %f1458, %f565;
	mul.rn.f32 	%f1464, %f1463, %f1458;
	mul.rn.f32 	%f1465, %f1464, %f1457;
	sub.f32 	%f1466, %f1455, %f1457;
	neg.f32 	%f1467, %f1457;
	add.f32 	%f1468, %f1466, %f1466;
	fma.rn.f32 	%f1469, %f1467, %f1455, %f1468;
	mul.rn.f32 	%f1470, %f1440, %f1469;
	add.f32 	%f1471, %f1465, %f1457;
	sub.f32 	%f1472, %f1457, %f1471;
	add.f32 	%f1473, %f1465, %f1472;
	add.f32 	%f1474, %f1470, %f1473;
	add.f32 	%f1475, %f1471, %f1474;
	sub.f32 	%f1476, %f1471, %f1475;
	add.f32 	%f1477, %f1474, %f1476;
	mul.rn.f32 	%f1479, %f1454, %f581;
	mul.rn.f32 	%f1481, %f1454, %f583;
	add.f32 	%f1482, %f1479, %f1475;
	sub.f32 	%f1483, %f1479, %f1482;
	add.f32 	%f1484, %f1475, %f1483;
	add.f32 	%f1485, %f1477, %f1484;
	add.f32 	%f1486, %f1481, %f1485;
	add.f32 	%f1487, %f1482, %f1486;
	sub.f32 	%f1488, %f1482, %f1487;
	add.f32 	%f1489, %f1486, %f1488;
	mul.rn.f32 	%f1490, %f321, %f1487;
	neg.f32 	%f1491, %f1490;
	fma.rn.f32 	%f1492, %f321, %f1487, %f1491;
	fma.rn.f32 	%f1493, %f321, %f1489, %f1492;
	fma.rn.f32 	%f1495, %f598, %f1487, %f1493;
	add.rn.f32 	%f1496, %f1490, %f1495;
	neg.f32 	%f1497, %f1496;
	add.rn.f32 	%f1498, %f1490, %f1497;
	add.rn.f32 	%f1499, %f1498, %f1495;
	mov.b32 	 %r200, %f1496;
	setp.eq.s32	%p276, %r200, 1118925336;
	add.s32 	%r201, %r200, -1;
	mov.b32 	 %f1500, %r201;
	add.f32 	%f1501, %f1499, 0f37000000;
	selp.f32	%f1502, %f1500, %f1496, %p276;
	selp.f32	%f337, %f1501, %f1499, %p276;
	mul.f32 	%f1503, %f1502, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1504, %f1503;
	fma.rn.f32 	%f1506, %f1504, %f609, %f1502;
	fma.rn.f32 	%f1508, %f1504, %f611, %f1506;
	mul.f32 	%f1443, %f1508, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1442,%f1443;
	// inline asm
	add.f32 	%f1509, %f1504, 0f00000000;
	ex2.approx.f32 	%f1510, %f1509;
	mul.f32 	%f1511, %f1442, %f1510;
	setp.lt.f32	%p277, %f1502, 0fC2D20000;
	selp.f32	%f1512, 0f00000000, %f1511, %p277;
	setp.gt.f32	%p278, %f1502, 0f42D20000;
	selp.f32	%f1633, 0f7F800000, %f1512, %p278;
	setp.eq.f32	%p279, %f1633, 0f7F800000;
	@%p279 bra 	BB8_232;

	fma.rn.f32 	%f1633, %f1633, %f337, %f1633;

BB8_232:
	setp.lt.f32	%p280, %f41, 0f00000000;
	and.pred  	%p10, %p280, %p260;
	mov.b32 	 %r202, %f1633;
	xor.b32  	%r203, %r202, -2147483648;
	mov.b32 	 %f1513, %r203;
	selp.f32	%f1634, %f1513, %f1633, %p10;
	setp.eq.f32	%p282, %f41, 0f00000000;
	@%p282 bra 	BB8_235;
	bra.uni 	BB8_233;

BB8_235:
	add.f32 	%f1516, %f41, %f41;
	selp.f32	%f1634, %f1516, 0f00000000, %p260;
	bra.uni 	BB8_236;

BB8_233:
	setp.geu.f32	%p283, %f41, 0f00000000;
	@%p283 bra 	BB8_236;

	cvt.rzi.f32.f32	%f1515, %f1410;
	setp.neu.f32	%p284, %f1515, 0f3FC00000;
	selp.f32	%f1634, 0f7FFFFFFF, %f1634, %p284;

BB8_236:
	add.f32 	%f1517, %f336, %f320;
	mov.b32 	 %r204, %f1517;
	setp.lt.s32	%p286, %r204, 2139095040;
	@%p286 bra 	BB8_243;

	setp.gtu.f32	%p287, %f336, 0f7F800000;
	setp.gtu.f32	%p288, %f320, 0f7F800000;
	or.pred  	%p289, %p287, %p288;
	@%p289 bra 	BB8_242;
	bra.uni 	BB8_238;

BB8_242:
	add.f32 	%f1634, %f41, 0f3FC00000;
	bra.uni 	BB8_243;

BB8_238:
	setp.eq.f32	%p290, %f320, 0f7F800000;
	@%p290 bra 	BB8_241;
	bra.uni 	BB8_239;

BB8_241:
	setp.gt.f32	%p292, %f336, 0f3F800000;
	selp.f32	%f1518, 0f7F800000, 0f00000000, %p292;
	setp.eq.f32	%p293, %f41, 0fBF800000;
	selp.f32	%f1634, 0f3F800000, %f1518, %p293;
	bra.uni 	BB8_243;

BB8_239:
	setp.neu.f32	%p291, %f336, 0f7F800000;
	@%p291 bra 	BB8_243;

	selp.f32	%f1634, 0fFF800000, 0f7F800000, %p10;

BB8_243:
	setp.eq.f32	%p294, %f41, 0f3F800000;
	selp.f32	%f1520, 0f3F800000, %f1634, %p294;
	div.rn.f32 	%f349, %f335, %f1520;
	mov.f32 	%f1635, 0f3F800000;
	mov.u32 	%r239, 2;
	bra.uni 	BB8_244;

BB8_247:
	mul.rn.f32 	%f1636, %f1636, %f1636;

BB8_244:
	and.b32  	%r206, %r239, 1;
	setp.eq.b32	%p295, %r206, 1;
	@!%p295 bra 	BB8_246;
	bra.uni 	BB8_245;

BB8_245:
	mul.rn.f32 	%f1635, %f1635, %f1636;

BB8_246:
	shr.u32 	%r239, %r239, 1;
	setp.eq.s32	%p296, %r239, 0;
	@%p296 bra 	BB8_248;
	bra.uni 	BB8_247;

BB8_248:
	mov.f32 	%f1562, 0f40000000;
	ld.param.f32 	%f1556, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7];
	ld.param.f32 	%f1555, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5];
	mul.f32 	%f355, %f334, %f1635;
	mul.f32 	%f1522, %f1555, 0f40C00000;
	mul.f32 	%f1523, %f1522, %f2;
	div.rn.f32 	%f1524, %f1523, %f279;
	div.rn.f32 	%f356, %f1562, %f271;
	add.f32 	%f357, %f356, %f1524;
	mul.f32 	%f358, %f1556, 0f41400000;
	mov.f32 	%f1637, 0f3F800000;
	mov.u32 	%r240, 2;
	mov.f32 	%f1640, %f2;
	bra.uni 	BB8_249;

BB8_252:
	mul.rn.f32 	%f1640, %f1640, %f1640;

BB8_249:
	and.b32  	%r208, %r240, 1;
	setp.eq.b32	%p297, %r208, 1;
	@!%p297 bra 	BB8_251;
	bra.uni 	BB8_250;

BB8_250:
	mul.rn.f32 	%f1637, %f1637, %f1640;

BB8_251:
	shr.u32 	%r240, %r240, 1;
	setp.eq.s32	%p298, %r240, 0;
	@%p298 bra 	BB8_253;
	bra.uni 	BB8_252;

BB8_253:
	mul.f32 	%f364, %f358, %f1637;
	mov.f32 	%f1643, 0f3F800000;
	mov.u32 	%r241, 4;
	mov.f32 	%f1657, %f397;
	bra.uni 	BB8_254;

BB8_257:
	mul.rn.f32 	%f1657, %f1657, %f1657;

BB8_254:
	and.b32  	%r210, %r241, 1;
	setp.eq.b32	%p299, %r210, 1;
	@!%p299 bra 	BB8_256;
	bra.uni 	BB8_255;

BB8_255:
	mul.rn.f32 	%f1643, %f1643, %f1657;

BB8_256:
	shr.u32 	%r241, %r241, 1;
	setp.eq.s32	%p300, %r241, 0;
	@%p300 bra 	BB8_258;
	bra.uni 	BB8_257;

BB8_258:
	div.rn.f32 	%f1528, %f364, %f1643;
	add.f32 	%f1529, %f357, %f1528;
	fma.rn.f32 	%f370, %f269, %f1529, %f355;
	mov.f32 	%f1644, 0f3F800000;
	mov.u32 	%r242, 2;
	bra.uni 	BB8_259;

BB8_262:
	mul.rn.f32 	%f1645, %f1645, %f1645;

BB8_259:
	and.b32  	%r212, %r242, 1;
	setp.eq.b32	%p301, %r212, 1;
	@!%p301 bra 	BB8_261;
	bra.uni 	BB8_260;

BB8_260:
	mul.rn.f32 	%f1644, %f1644, %f1645;

BB8_261:
	shr.u32 	%r242, %r242, 1;
	setp.eq.s32	%p302, %r242, 0;
	@%p302 bra 	BB8_263;
	bra.uni 	BB8_262;

BB8_263:
	ld.param.f32 	%f1558, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8];
	ld.param.f32 	%f1557, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6];
	mul.f32 	%f376, %f349, %f1644;
	mul.f32 	%f1531, %f1557, 0f40C00000;
	mul.f32 	%f1532, %f1531, %f22;
	div.rn.f32 	%f1533, %f1532, %f279;
	add.f32 	%f377, %f356, %f1533;
	mul.f32 	%f378, %f1558, 0f41400000;
	mov.f32 	%f1646, 0f3F800000;
	mov.u32 	%r243, 2;
	mov.f32 	%f1649, %f22;
	bra.uni 	BB8_264;

BB8_267:
	mul.rn.f32 	%f1649, %f1649, %f1649;

BB8_264:
	and.b32  	%r214, %r243, 1;
	setp.eq.b32	%p303, %r214, 1;
	@!%p303 bra 	BB8_266;
	bra.uni 	BB8_265;

BB8_265:
	mul.rn.f32 	%f1646, %f1646, %f1649;

BB8_266:
	shr.u32 	%r243, %r243, 1;
	setp.eq.s32	%p304, %r243, 0;
	@%p304 bra 	BB8_268;
	bra.uni 	BB8_267;

BB8_268:
	mul.f32 	%f384, %f378, %f1646;
	mov.f32 	%f1652, 0f3F800000;
	mov.u32 	%r244, 4;
	mov.f32 	%f1656, %f397;
	bra.uni 	BB8_269;

BB8_272:
	mul.rn.f32 	%f1656, %f1656, %f1656;

BB8_269:
	and.b32  	%r216, %r244, 1;
	setp.eq.b32	%p305, %r216, 1;
	@!%p305 bra 	BB8_271;
	bra.uni 	BB8_270;

BB8_270:
	mul.rn.f32 	%f1652, %f1652, %f1656;

BB8_271:
	shr.u32 	%r244, %r244, 1;
	setp.eq.s32	%p306, %r244, 0;
	@%p306 bra 	BB8_273;
	bra.uni 	BB8_272;

BB8_273:
	div.rn.f32 	%f1535, %f384, %f1652;
	add.f32 	%f1536, %f377, %f1535;
	fma.rn.f32 	%f1537, %f270, %f1536, %f376;
	mul.f32 	%f1538, %f294, %f294;
	mul.f32 	%f1539, %f195, %f370;
	fma.rn.f32 	%f1540, %f215, %f1538, %f1539;
	mul.f32 	%f1541, %f316, %f316;
	fma.rn.f32 	%f1542, %f268, %f1541, %f1540;
	fma.rn.f32 	%f1543, %f249, %f1537, %f1542;
	st.f32 	[%rd6+16], %f1543;

BB8_274:
	ret;
}

	// .globl	_Z21kernel_CenterofMass2DiPKfPfS1_
.visible .func _Z21kernel_CenterofMass2DiPKfPfS1_(
	.param .b32 _Z21kernel_CenterofMass2DiPKfPfS1__param_0,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_1,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_2,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<6>;


	ld.param.u32 	%r5, [_Z21kernel_CenterofMass2DiPKfPfS1__param_0];
	ld.param.u64 	%rd1, [_Z21kernel_CenterofMass2DiPKfPfS1__param_1];
	ld.param.u64 	%rd2, [_Z21kernel_CenterofMass2DiPKfPfS1__param_2];
	ld.param.u64 	%rd3, [_Z21kernel_CenterofMass2DiPKfPfS1__param_3];
	mov.f32 	%f39, 0f00000000;
	mov.f32 	%f33, %f39;
	mov.f32 	%f27, %f39;
	mov.f32 	%f41, %f39;
	mov.f32 	%f35, %f39;
	mov.f32 	%f29, %f39;
	mov.u32 	%r6, 0;
	setp.lt.s32	%p1, %r5, 1;
	@%p1 bra 	BB9_5;

	mov.u32 	%r11, %r6;

BB9_2:
	mov.f32 	%f38, %f41;
	mov.f32 	%f40, %f38;
	mov.f32 	%f32, %f35;
	mov.f32 	%f34, %f32;
	mov.f32 	%f26, %f29;
	mov.f32 	%f28, %f26;
	cvt.rn.f32.s32	%f4, %r11;
	mov.u32 	%r10, %r6;

BB9_3:
	mov.u32 	%r2, %r10;
	mad.lo.s32 	%r8, %r2, %r5, %r11;
	mul.wide.s32 	%rd4, %r8, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.f32 	%f20, [%rd5];
	fma.rn.f32 	%f40, %f4, %f20, %f40;
	cvt.rn.f32.s32	%f21, %r2;
	fma.rn.f32 	%f34, %f21, %f20, %f34;
	add.f32 	%f28, %f28, %f20;
	add.s32 	%r3, %r2, 1;
	setp.lt.s32	%p2, %r3, %r5;
	mov.u32 	%r10, %r3;
	@%p2 bra 	BB9_3;

	add.s32 	%r11, %r11, 1;
	setp.lt.s32	%p3, %r11, %r5;
	mov.f32 	%f29, %f28;
	mov.f32 	%f27, %f28;
	mov.f32 	%f35, %f34;
	mov.f32 	%f33, %f34;
	mov.f32 	%f41, %f40;
	mov.f32 	%f39, %f40;
	@%p3 bra 	BB9_2;

BB9_5:
	div.rn.f32 	%f22, %f39, %f27;
	st.f32 	[%rd2], %f22;
	div.rn.f32 	%f23, %f33, %f27;
	st.f32 	[%rd3], %f23;
	ret;
}

	// .globl	_Z21kernel_GaussFMaxMin2DifPfS_S_
.visible .func _Z21kernel_GaussFMaxMin2DifPfS_S_(
	.param .b32 _Z21kernel_GaussFMaxMin2DifPfS_S__param_0,
	.param .b32 _Z21kernel_GaussFMaxMin2DifPfS_S__param_1,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPfS_S__param_2,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPfS_S__param_3,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPfS_S__param_4
)
{
	.reg .pred 	%p<14>;
	.reg .f32 	%f<70>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<6>;


	ld.param.u32 	%r14, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_0];
	ld.param.f32 	%f21, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_1];
	ld.param.u64 	%rd1, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_2];
	ld.param.u64 	%rd2, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_3];
	ld.param.u64 	%rd3, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_4];
	mov.u32 	%r15, 0;
	st.u32 	[%rd2], %r15;
	mov.u32 	%r16, 1371161527;
	st.u32 	[%rd3], %r16;
	mov.f32 	%f22, 0f3F000000;
	div.rn.f32 	%f23, %f22, %f21;
	div.rn.f32 	%f1, %f23, %f21;
	setp.lt.s32	%p1, %r14, 1;
	@%p1 bra 	BB10_19;

	mov.u32 	%r33, %r15;

BB10_2:
	mov.u32 	%r32, %r15;

BB10_3:
	mov.f32 	%f65, 0f00000000;
	mov.f32 	%f64, %f65;
	mov.u32 	%r31, %r15;

BB10_4:
	sub.s32 	%r20, %r31, %r33;
	cvt.rn.f32.s32	%f4, %r20;
	mul.lo.s32 	%r4, %r31, %r14;
	mov.u32 	%r30, %r15;

BB10_5:
	mov.u32 	%r5, %r30;
	mov.f32 	%f66, 0f3F800000;
	mov.u32 	%r34, 2;
	mov.f32 	%f67, %f4;
	bra.uni 	BB10_6;

BB10_9:
	mul.rn.f32 	%f11, %f8, %f8;
	mov.f32 	%f67, %f11;

BB10_6:
	mov.f32 	%f8, %f67;
	and.b32  	%r22, %r34, 1;
	setp.eq.b32	%p2, %r22, 1;
	@!%p2 bra 	BB10_8;
	bra.uni 	BB10_7;

BB10_7:
	mul.rn.f32 	%f66, %f66, %f8;

BB10_8:
	shr.u32 	%r34, %r34, 1;
	setp.eq.s32	%p3, %r34, 0;
	@%p3 bra 	BB10_10;
	bra.uni 	BB10_9;

BB10_10:
	mul.f32 	%f30, %f1, %f66;
	neg.f32 	%f31, %f30;
	mul.f32 	%f32, %f30, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f33, %f32;
	mov.f32 	%f34, 0fBF317200;
	fma.rn.f32 	%f35, %f33, %f34, %f31;
	mov.f32 	%f36, 0fB5BFBE8E;
	fma.rn.f32 	%f37, %f33, %f36, %f35;
	mul.f32 	%f28, %f37, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f27,%f28;
	// inline asm
	add.f32 	%f38, %f33, 0f00000000;
	ex2.approx.f32 	%f39, %f38;
	mul.f32 	%f40, %f27, %f39;
	setp.gt.f32	%p4, %f30, 0f42D20000;
	selp.f32	%f41, 0f00000000, %f40, %p4;
	setp.lt.f32	%p5, %f30, 0fC2D20000;
	selp.f32	%f12, 0f7F800000, %f41, %p5;
	sub.s32 	%r24, %r32, %r5;
	cvt.rn.f32.s32	%f69, %r24;
	mov.f32 	%f68, 0f3F800000;
	mov.u32 	%r35, 2;
	bra.uni 	BB10_11;

BB10_14:
	mul.rn.f32 	%f69, %f69, %f69;

BB10_11:
	and.b32  	%r25, %r35, 1;
	setp.eq.b32	%p6, %r25, 1;
	@!%p6 bra 	BB10_13;
	bra.uni 	BB10_12;

BB10_12:
	mul.rn.f32 	%f68, %f68, %f69;

BB10_13:
	shr.u32 	%r35, %r35, 1;
	setp.eq.s32	%p7, %r35, 0;
	@%p7 bra 	BB10_15;
	bra.uni 	BB10_14;

BB10_15:
	mul.f32 	%f44, %f1, %f68;
	neg.f32 	%f45, %f44;
	mul.f32 	%f46, %f44, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f47, %f46;
	fma.rn.f32 	%f49, %f47, %f34, %f45;
	fma.rn.f32 	%f51, %f47, %f36, %f49;
	mul.f32 	%f43, %f51, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f42,%f43;
	// inline asm
	add.f32 	%f52, %f47, 0f00000000;
	ex2.approx.f32 	%f53, %f52;
	mul.f32 	%f54, %f42, %f53;
	setp.gt.f32	%p8, %f44, 0f42D20000;
	selp.f32	%f55, 0f00000000, %f54, %p8;
	setp.lt.f32	%p9, %f44, 0fC2D20000;
	selp.f32	%f56, 0f7F800000, %f55, %p9;
	mul.f32 	%f57, %f12, %f56;
	add.s32 	%r26, %r5, %r4;
	mul.wide.s32 	%rd4, %r26, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.f32 	%f58, [%rd5];
	fma.rn.f32 	%f65, %f58, %f57, %f65;
	add.f32 	%f64, %f64, %f57;
	add.s32 	%r10, %r5, 1;
	setp.lt.s32	%p10, %r10, %r14;
	mov.u32 	%r30, %r10;
	@%p10 bra 	BB10_5;

	add.s32 	%r31, %r31, 1;
	setp.lt.s32	%p11, %r31, %r14;
	@%p11 bra 	BB10_4;

	div.rn.f32 	%f59, %f65, %f64;
	ld.f32 	%f60, [%rd2];
	max.f32 	%f61, %f60, %f59;
	st.f32 	[%rd2], %f61;
	ld.f32 	%f62, [%rd3];
	min.f32 	%f63, %f62, %f59;
	st.f32 	[%rd3], %f63;
	add.s32 	%r32, %r32, 1;
	setp.lt.s32	%p12, %r32, %r14;
	@%p12 bra 	BB10_3;

	add.s32 	%r33, %r33, 1;
	setp.lt.s32	%p13, %r33, %r14;
	@%p13 bra 	BB10_2;

BB10_19:
	ret;
}

	// .globl	_Z21kernel_CentroidFitteriPKfPfS1_S1_S1_
.visible .func _Z21kernel_CentroidFitteriPKfPfS1_S1_S1_(
	.param .b32 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_0,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_1,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_2,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_3,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_4,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_5
)
{
	.reg .pred 	%p<20>;
	.reg .f32 	%f<149>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<14>;


	ld.param.u32 	%r18, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_0];
	ld.param.u64 	%rd1, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_1];
	ld.param.u64 	%rd2, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_2];
	ld.param.u64 	%rd3, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_3];
	ld.param.u64 	%rd4, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_4];
	ld.param.u64 	%rd5, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_5];
	add.s32 	%r20, %r18, -1;
	shr.u32 	%r21, %r20, 31;
	add.s32 	%r22, %r20, %r21;
	shr.s32 	%r1, %r22, 1;
	mov.f32 	%f51, 0f00000000;
	mov.u32 	%r19, 0;
	mov.f32 	%f114, %f51;
	setp.lt.s32	%p1, %r18, 1;
	mov.f32 	%f112, %f51;
	@%p1 bra 	BB11_5;

	mov.u32 	%r40, %r19;

BB11_2:
	mov.f32 	%f101, %f114;
	mov.f32 	%f113, %f101;
	mov.u32 	%r39, %r19;

BB11_3:
	mov.u32 	%r3, %r39;
	mad.lo.s32 	%r24, %r3, %r18, %r40;
	mul.wide.s32 	%rd6, %r24, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.f32 	%f52, [%rd7];
	add.f32 	%f113, %f113, %f52;
	add.s32 	%r4, %r3, 1;
	setp.lt.s32	%p2, %r4, %r18;
	mov.u32 	%r39, %r4;
	@%p2 bra 	BB11_3;

	add.s32 	%r40, %r40, 1;
	setp.lt.s32	%p3, %r40, %r18;
	mov.f32 	%f114, %f113;
	mov.f32 	%f100, %f113;
	mov.f32 	%f112, %f100;
	@%p3 bra 	BB11_2;

BB11_5:
	mov.f32 	%f4, %f112;
	mul.lo.s32 	%r26, %r18, %r18;
	cvt.rn.f32.s32	%f59, %r26;
	div.rn.f32 	%f5, %f4, %f59;
	mov.f32 	%f95, %f51;
	mov.f32 	%f86, %f51;
	mov.f32 	%f111, %f51;
	mov.f32 	%f98, %f51;
	mov.f32 	%f89, %f51;
	mov.u32 	%r25, 0;
	mov.f32 	%f108, %f51;
	@%p1 bra 	BB11_12;

	mov.u32 	%r43, %r25;

BB11_7:
	mov.f32 	%f104, %f111;
	mov.f32 	%f109, %f104;
	mov.f32 	%f91, %f98;
	mov.f32 	%f96, %f91;
	mov.f32 	%f82, %f89;
	mov.f32 	%f87, %f82;
	cvt.rn.f32.s32	%f9, %r43;
	mov.u32 	%r42, %r25;

BB11_8:
	mov.f32 	%f103, %f109;
	mov.f32 	%f110, %f103;
	mov.f32 	%f90, %f96;
	mov.f32 	%f97, %f90;
	mov.f32 	%f81, %f87;
	mov.f32 	%f88, %f81;
	mov.u32 	%r7, %r42;
	mad.lo.s32 	%r28, %r7, %r18, %r43;
	mul.wide.s32 	%rd8, %r28, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.f32 	%f13, [%rd9];
	setp.leu.f32	%p5, %f13, %f5;
	@%p5 bra 	BB11_10;

	fma.rn.f32 	%f97, %f9, %f13, %f97;
	cvt.rn.f32.s32	%f60, %r7;
	fma.rn.f32 	%f110, %f60, %f13, %f110;
	add.f32 	%f88, %f88, %f13;

BB11_10:
	mov.f32 	%f109, %f110;
	mov.f32 	%f96, %f97;
	mov.f32 	%f87, %f88;
	add.s32 	%r8, %r7, 1;
	setp.lt.s32	%p6, %r8, %r18;
	mov.u32 	%r42, %r8;
	@%p6 bra 	BB11_8;

	add.s32 	%r43, %r43, 1;
	setp.lt.s32	%p7, %r43, %r18;
	mov.f32 	%f89, %f87;
	mov.f32 	%f86, %f87;
	mov.f32 	%f98, %f96;
	mov.f32 	%f95, %f96;
	mov.f32 	%f111, %f109;
	mov.f32 	%f108, %f109;
	@%p7 bra 	BB11_7;

BB11_12:
	div.rn.f32 	%f61, %f95, %f86;
	st.f32 	[%rd2], %f61;
	div.rn.f32 	%f62, %f108, %f86;
	st.f32 	[%rd3], %f62;
	add.s32 	%r29, %r1, 1;
	cvt.rn.f32.s32	%f23, %r29;
	ld.f32 	%f24, [%rd2];
	setp.gt.f32	%p8, %f24, %f23;
	@%p8 bra 	BB11_15;
	bra.uni 	BB11_13;

BB11_15:
	st.f32 	[%rd2], %f23;
	bra.uni 	BB11_16;

BB11_13:
	add.s32 	%r30, %r1, -1;
	cvt.rn.f32.s32	%f25, %r30;
	setp.geu.f32	%p9, %f24, %f25;
	@%p9 bra 	BB11_16;

	st.f32 	[%rd2], %f25;

BB11_16:
	ld.f32 	%f26, [%rd3];
	setp.gt.f32	%p10, %f26, %f23;
	@%p10 bra 	BB11_19;
	bra.uni 	BB11_17;

BB11_19:
	st.f32 	[%rd3], %f23;
	mov.f32 	%f115, %f23;
	bra.uni 	BB11_20;

BB11_17:
	add.s32 	%r31, %r1, -1;
	cvt.rn.f32.s32	%f27, %r31;
	setp.geu.f32	%p11, %f26, %f27;
	mov.f32 	%f115, %f26;
	@%p11 bra 	BB11_20;

	st.f32 	[%rd3], %f27;
	mov.f32 	%f115, %f27;

BB11_20:
	mov.f32 	%f119, 0f461C4000;
	mov.f32 	%f121, %f119;
	mov.u32 	%r32, 0;
	@%p1 bra 	BB11_25;

	mov.u32 	%r46, %r32;

BB11_22:
	mov.f32 	%f118, %f121;
	mov.f32 	%f120, %f118;
	mov.u32 	%r45, %r32;

BB11_23:
	mov.u32 	%r11, %r45;
	mad.lo.s32 	%r34, %r11, %r18, %r46;
	mul.wide.s32 	%rd10, %r34, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.f32 	%f65, [%rd11];
	setp.lt.f32	%p13, %f65, %f120;
	selp.f32	%f120, %f65, %f120, %p13;
	add.s32 	%r12, %r11, 1;
	setp.lt.s32	%p14, %r12, %r18;
	mov.u32 	%r45, %r12;
	@%p14 bra 	BB11_23;

	add.s32 	%r46, %r46, 1;
	setp.lt.s32	%p15, %r46, %r18;
	mov.f32 	%f121, %f120;
	mov.f32 	%f119, %f120;
	@%p15 bra 	BB11_22;

BB11_25:
	mov.f32 	%f145, 0f00000000;
	mov.f32 	%f136, %f145;
	mov.f32 	%f127, %f145;
	mov.f32 	%f148, %f145;
	mov.f32 	%f139, %f145;
	mov.f32 	%f130, %f145;
	mov.u32 	%r35, 0;
	@%p1 bra 	BB11_32;

	mov.u32 	%r49, %r35;

BB11_27:
	mov.f32 	%f141, %f148;
	mov.f32 	%f146, %f141;
	mov.f32 	%f132, %f139;
	mov.f32 	%f137, %f132;
	mov.f32 	%f123, %f130;
	mov.f32 	%f128, %f123;
	cvt.rn.f32.s32	%f36, %r49;
	mov.u32 	%r48, %r35;

BB11_28:
	mov.f32 	%f140, %f146;
	mov.f32 	%f147, %f140;
	mov.f32 	%f131, %f137;
	mov.f32 	%f138, %f131;
	mov.f32 	%f122, %f128;
	mov.f32 	%f129, %f122;
	mov.u32 	%r15, %r48;
	mad.lo.s32 	%r37, %r15, %r18, %r49;
	mul.wide.s32 	%rd12, %r37, 4;
	add.s64 	%rd13, %rd1, %rd12;
	ld.f32 	%f40, [%rd13];
	setp.leu.f32	%p17, %f40, %f5;
	@%p17 bra 	BB11_30;

	sub.f32 	%f72, %f40, %f119;
	add.f32 	%f129, %f129, %f72;
	ld.f32 	%f73, [%rd2];
	sub.f32 	%f74, %f36, %f73;
	mul.f32 	%f75, %f72, %f74;
	fma.rn.f32 	%f138, %f74, %f75, %f138;
	cvt.rn.f32.s32	%f76, %r15;
	sub.f32 	%f77, %f76, %f115;
	mul.f32 	%f78, %f72, %f77;
	fma.rn.f32 	%f147, %f77, %f78, %f147;

BB11_30:
	mov.f32 	%f146, %f147;
	mov.f32 	%f137, %f138;
	mov.f32 	%f128, %f129;
	add.s32 	%r16, %r15, 1;
	setp.lt.s32	%p18, %r16, %r18;
	mov.u32 	%r48, %r16;
	@%p18 bra 	BB11_28;

	add.s32 	%r49, %r49, 1;
	setp.lt.s32	%p19, %r49, %r18;
	mov.f32 	%f130, %f128;
	mov.f32 	%f127, %f128;
	mov.f32 	%f139, %f137;
	mov.f32 	%f136, %f137;
	mov.f32 	%f148, %f146;
	mov.f32 	%f145, %f146;
	@%p19 bra 	BB11_27;

BB11_32:
	div.rn.f32 	%f79, %f136, %f127;
	st.f32 	[%rd4], %f79;
	div.rn.f32 	%f80, %f145, %f127;
	st.f32 	[%rd5], %f80;
	ret;
}

	// .globl	kernel_MLEFit
.visible .entry kernel_MLEFit(
	.param .u64 kernel_MLEFit_param_0,
	.param .f32 kernel_MLEFit_param_1,
	.param .u32 kernel_MLEFit_param_2,
	.param .u32 kernel_MLEFit_param_3,
	.param .u64 kernel_MLEFit_param_4,
	.param .u64 kernel_MLEFit_param_5,
	.param .u64 kernel_MLEFit_param_6,
	.param .u32 kernel_MLEFit_param_7
)
{
	.local .align 4 .b8 	__local_depot12[262436];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<287>;
	.reg .f32 	%f<1716>;
	.reg .b32 	%r<319>;
	.reg .b64 	%rd<160>;


	mov.u64 	%rd159, __local_depot12;
	cvta.local.u64 	%SP, %rd159;
	ld.param.u64 	%rd51, [kernel_MLEFit_param_0];
	ld.param.f32 	%f334, [kernel_MLEFit_param_1];
	ld.param.u32 	%r86, [kernel_MLEFit_param_2];
	ld.param.u32 	%r87, [kernel_MLEFit_param_3];
	ld.param.u32 	%r88, [kernel_MLEFit_param_7];
	add.u64 	%rd55, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd55;
	add.u64 	%rd56, %SP, 100;
	cvta.to.local.u64 	%rd2, %rd56;
	add.u64 	%rd57, %SP, 262244;
	cvta.to.local.u64 	%rd3, %rd57;
	add.u64 	%rd58, %SP, 262308;
	cvta.to.local.u64 	%rd4, %rd58;
	add.u64 	%rd59, %SP, 262372;
	cvta.to.local.u64 	%rd5, %rd59;
	add.u64 	%rd60, %SP, 262388;
	cvta.to.local.u64 	%rd6, %rd60;
	add.u64 	%rd61, %SP, 262404;
	cvta.to.local.u64 	%rd7, %rd61;
	add.u64 	%rd62, %SP, 262420;
	cvta.to.local.u64 	%rd8, %rd62;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r89, %r1, %r2, %r3;
	setp.ge.s32	%p10, %r89, %r88;
	@%p10 bra 	BB12_209;

	mov.u32 	%r90, 0;
	st.local.u32 	[%rd3], %r90;
	st.local.u32 	[%rd3+4], %r90;
	st.local.u32 	[%rd3+8], %r90;
	st.local.u32 	[%rd3+12], %r90;
	st.local.u32 	[%rd3+16], %r90;
	st.local.u32 	[%rd3+20], %r90;
	st.local.u32 	[%rd3+24], %r90;
	st.local.u32 	[%rd3+28], %r90;
	st.local.u32 	[%rd3+32], %r90;
	st.local.u32 	[%rd3+36], %r90;
	st.local.u32 	[%rd3+40], %r90;
	st.local.u32 	[%rd3+44], %r90;
	st.local.u32 	[%rd3+48], %r90;
	st.local.u32 	[%rd3+52], %r90;
	st.local.u32 	[%rd3+56], %r90;
	st.local.u32 	[%rd3+60], %r90;
	mov.u64 	%rd63, 0;
	st.local.u32 	[%rd4+4], %rd63;
	st.local.u32 	[%rd4], %rd63;
	st.local.u32 	[%rd4+12], %rd63;
	st.local.u32 	[%rd4+8], %rd63;
	st.local.u32 	[%rd4+20], %rd63;
	st.local.u32 	[%rd4+16], %rd63;
	st.local.u32 	[%rd4+28], %rd63;
	st.local.u32 	[%rd4+24], %rd63;
	st.local.u32 	[%rd4+36], %rd63;
	st.local.u32 	[%rd4+32], %rd63;
	st.local.u32 	[%rd4+44], %rd63;
	st.local.u32 	[%rd4+40], %rd63;
	st.local.u32 	[%rd4+52], %rd63;
	st.local.u32 	[%rd4+48], %rd63;
	st.local.u32 	[%rd4+60], %rd63;
	st.local.u32 	[%rd4+56], %rd63;
	mul.lo.s32 	%r4, %r86, %r86;
	mul.lo.s32 	%r5, %r3, %r4;
	setp.lt.s32	%p11, %r86, 1;
	@%p11 bra 	BB12_6;

	cvta.to.global.u64 	%rd10, %rd51;
	mul.lo.s32 	%r92, %r2, %r4;
	mad.lo.s32 	%r6, %r92, %r1, %r5;
	mov.u32 	%r91, 0;
	mov.u32 	%r282, %r91;

BB12_3:
	add.s32 	%r8, %r6, %r282;
	add.s32 	%r9, %r282, %r5;
	mov.u32 	%r281, %r91;

BB12_4:
	mov.u32 	%r10, %r281;
	mul.lo.s32 	%r94, %r10, %r86;
	add.s32 	%r95, %r8, %r94;
	mul.wide.s32 	%rd64, %r95, 4;
	add.s64 	%rd65, %rd10, %rd64;
	ld.global.f32 	%f335, [%rd65];
	add.s32 	%r96, %r9, %r94;
	mul.wide.s32 	%rd66, %r96, 4;
	add.s64 	%rd67, %rd2, %rd66;
	st.local.f32 	[%rd67], %f335;
	add.s32 	%r11, %r10, 1;
	setp.lt.s32	%p12, %r11, %r86;
	mov.u32 	%r281, %r11;
	@%p12 bra 	BB12_4;

	add.s32 	%r282, %r282, 1;
	setp.lt.s32	%p13, %r282, %r86;
	@%p13 bra 	BB12_3;

BB12_6:
	cvt.s64.s32	%rd11, %r5;
	mov.f32 	%f341, 0f00000000;
	mov.f32 	%f1621, %f341;
	mov.f32 	%f1615, %f341;
	mov.f32 	%f1642, %f341;
	mov.f32 	%f1623, %f341;
	mov.f32 	%f1617, %f341;
	mov.f32 	%f1640, %f341;
	@%p11 bra 	BB12_11;

	mov.u32 	%r285, %r90;

BB12_8:
	mov.f32 	%f1632, %f1642;
	mov.f32 	%f1641, %f1632;
	mov.f32 	%f1620, %f1623;
	mov.f32 	%f1622, %f1620;
	mov.f32 	%f1614, %f1617;
	mov.f32 	%f1616, %f1614;
	cvt.rn.f32.s32	%f4, %r285;
	mov.u32 	%r284, %r90;

BB12_9:
	mov.u32 	%r14, %r284;
	mad.lo.s32 	%r100, %r14, %r86, %r285;
	cvt.s64.s32	%rd68, %r100;
	add.s64 	%rd69, %rd68, %rd11;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd2, %rd70;
	ld.local.f32 	%f342, [%rd71];
	fma.rn.f32 	%f1641, %f4, %f342, %f1641;
	cvt.rn.f32.s32	%f343, %r14;
	fma.rn.f32 	%f1622, %f343, %f342, %f1622;
	add.f32 	%f1616, %f1616, %f342;
	add.s32 	%r15, %r14, 1;
	setp.lt.s32	%p15, %r15, %r86;
	mov.u32 	%r284, %r15;
	@%p15 bra 	BB12_9;

	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p16, %r285, %r86;
	mov.f32 	%f1617, %f1616;
	mov.f32 	%f1615, %f1616;
	mov.f32 	%f1623, %f1622;
	mov.f32 	%f1621, %f1622;
	mov.f32 	%f1642, %f1641;
	mov.f32 	%f1631, %f1641;
	mov.f32 	%f1640, %f1631;
	@%p16 bra 	BB12_8;

BB12_11:
	mov.f32 	%f13, %f1640;
	div.rn.f32 	%f1672, %f13, %f1615;
	div.rn.f32 	%f1673, %f1621, %f1615;
	mov.f32 	%f348, 0f3F000000;
	div.rn.f32 	%f349, %f348, %f334;
	div.rn.f32 	%f16, %f349, %f334;
	mov.f32 	%f1683, 0f51BA43B7;
	mov.f32 	%f1639, %f341;
	mov.u32 	%r101, 0;
	mov.f32 	%f1685, %f1683;
	mov.f32 	%f1637, %f341;
	@%p11 bra 	BB12_30;

	mov.u32 	%r292, %r101;

BB12_13:
	mov.f32 	%f1677, %f1685;
	mov.f32 	%f1684, %f1677;
	mov.f32 	%f1636, %f1639;
	mov.f32 	%f1638, %f1636;
	mov.u32 	%r291, %r101;

BB12_14:
	mov.f32 	%f1625, 0f00000000;
	mov.f32 	%f1624, %f1625;
	mov.u32 	%r290, %r101;

BB12_15:
	sub.s32 	%r105, %r290, %r292;
	cvt.rn.f32.s32	%f23, %r105;
	mul.lo.s32 	%r20, %r290, %r86;
	mov.u32 	%r289, %r101;

BB12_16:
	mov.u32 	%r21, %r289;
	mov.f32 	%f1626, 0f3F800000;
	mov.u32 	%r293, 2;
	mov.f32 	%f1627, %f23;
	bra.uni 	BB12_17;

BB12_20:
	mul.rn.f32 	%f30, %f27, %f27;
	mov.f32 	%f1627, %f30;

BB12_17:
	mov.f32 	%f27, %f1627;
	and.b32  	%r107, %r293, 1;
	setp.eq.b32	%p18, %r107, 1;
	@!%p18 bra 	BB12_19;
	bra.uni 	BB12_18;

BB12_18:
	mul.rn.f32 	%f1626, %f1626, %f27;

BB12_19:
	shr.u32 	%r293, %r293, 1;
	setp.eq.s32	%p19, %r293, 0;
	@%p19 bra 	BB12_21;
	bra.uni 	BB12_20;

BB12_21:
	mul.f32 	%f356, %f16, %f1626;
	neg.f32 	%f357, %f356;
	mul.f32 	%f358, %f356, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f359, %f358;
	mov.f32 	%f360, 0fBF317200;
	fma.rn.f32 	%f361, %f359, %f360, %f357;
	mov.f32 	%f362, 0fB5BFBE8E;
	fma.rn.f32 	%f363, %f359, %f362, %f361;
	mul.f32 	%f354, %f363, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f353,%f354;
	// inline asm
	add.f32 	%f364, %f359, 0f00000000;
	ex2.approx.f32 	%f365, %f364;
	mul.f32 	%f366, %f353, %f365;
	setp.gt.f32	%p20, %f356, 0f42D20000;
	selp.f32	%f367, 0f00000000, %f366, %p20;
	setp.lt.f32	%p21, %f356, 0fC2D20000;
	selp.f32	%f31, 0f7F800000, %f367, %p21;
	sub.s32 	%r109, %r291, %r21;
	cvt.rn.f32.s32	%f1629, %r109;
	mov.f32 	%f1628, 0f3F800000;
	mov.u32 	%r294, 2;
	bra.uni 	BB12_22;

BB12_25:
	mul.rn.f32 	%f1629, %f1629, %f1629;

BB12_22:
	and.b32  	%r110, %r294, 1;
	setp.eq.b32	%p22, %r110, 1;
	@!%p22 bra 	BB12_24;
	bra.uni 	BB12_23;

BB12_23:
	mul.rn.f32 	%f1628, %f1628, %f1629;

BB12_24:
	shr.u32 	%r294, %r294, 1;
	setp.eq.s32	%p23, %r294, 0;
	@%p23 bra 	BB12_26;
	bra.uni 	BB12_25;

BB12_26:
	mul.f32 	%f370, %f16, %f1628;
	neg.f32 	%f371, %f370;
	mul.f32 	%f372, %f370, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f373, %f372;
	fma.rn.f32 	%f375, %f373, %f360, %f371;
	fma.rn.f32 	%f377, %f373, %f362, %f375;
	mul.f32 	%f369, %f377, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f368,%f369;
	// inline asm
	add.f32 	%f378, %f373, 0f00000000;
	ex2.approx.f32 	%f379, %f378;
	mul.f32 	%f380, %f368, %f379;
	setp.gt.f32	%p24, %f370, 0f42D20000;
	selp.f32	%f381, 0f00000000, %f380, %p24;
	setp.lt.f32	%p25, %f370, 0fC2D20000;
	selp.f32	%f382, 0f7F800000, %f381, %p25;
	mul.f32 	%f383, %f31, %f382;
	add.s32 	%r111, %r21, %r20;
	cvt.s64.s32	%rd72, %r111;
	add.s64 	%rd73, %rd72, %rd11;
	shl.b64 	%rd74, %rd73, 2;
	add.s64 	%rd75, %rd2, %rd74;
	ld.local.f32 	%f384, [%rd75];
	fma.rn.f32 	%f1625, %f384, %f383, %f1625;
	add.f32 	%f1624, %f1624, %f383;
	add.s32 	%r26, %r21, 1;
	setp.lt.s32	%p26, %r26, %r86;
	mov.u32 	%r289, %r26;
	@%p26 bra 	BB12_16;

	add.s32 	%r290, %r290, 1;
	setp.lt.s32	%p27, %r290, %r86;
	@%p27 bra 	BB12_15;

	div.rn.f32 	%f385, %f1625, %f1624;
	max.f32 	%f1638, %f1638, %f385;
	min.f32 	%f1684, %f1684, %f385;
	add.s32 	%r291, %r291, 1;
	setp.lt.s32	%p28, %r291, %r86;
	@%p28 bra 	BB12_14;

	add.s32 	%r292, %r292, 1;
	setp.lt.s32	%p29, %r292, %r86;
	mov.f32 	%f1639, %f1638;
	mov.f32 	%f1637, %f1638;
	mov.f32 	%f1685, %f1684;
	mov.f32 	%f1683, %f1684;
	@%p29 bra 	BB12_13;

BB12_30:
	mov.f32 	%f1681, %f1683;
	sub.f32 	%f386, %f1637, %f1681;
	add.f32 	%f387, %f386, %f386;
	mul.f32 	%f388, %f387, 0f40490FDB;
	mul.f32 	%f389, %f388, %f334;
	mul.f32 	%f390, %f389, %f334;
	max.f32 	%f1674, %f341, %f390;
	setp.lt.s32	%p30, %r87, 1;
	@%p30 bra 	BB12_111;

	mov.u32 	%r112, 0;
	mov.u32 	%r295, %r112;
	mov.f32 	%f1682, %f1681;

BB12_32:
	mov.u32 	%r30, %r295;
	st.local.u32 	[%rd7], %r112;
	st.local.u32 	[%rd7+4], %r112;
	st.local.u32 	[%rd7+8], %r112;
	st.local.u32 	[%rd7+12], %r112;
	st.local.u32 	[%rd8], %r112;
	st.local.u32 	[%rd8+4], %r112;
	st.local.u32 	[%rd8+8], %r112;
	st.local.u32 	[%rd8+12], %r112;
	@%p11 bra 	BB12_107;

	div.rn.f32 	%f49, %f1674, 0fC0206C99;
	div.rn.f32 	%f50, %f49, %f334;
	mov.u32 	%r296, 0;

BB12_34:
	mov.u32 	%r297, 0;
	cvt.rn.f32.s32	%f51, %r296;
	sub.f32 	%f392, %f51, %f1672;
	add.f32 	%f393, %f392, 0f3F000000;
	sqrt.rn.f32 	%f52, %f16;
	mul.f32 	%f53, %f393, %f52;
	abs.f32 	%f54, %f53;
	add.f32 	%f394, %f392, 0fBF000000;
	mul.f32 	%f56, %f394, %f52;
	abs.f32 	%f57, %f56;
	add.f32 	%f395, %f51, 0f3F000000;
	sub.f32 	%f396, %f395, %f1672;
	div.rn.f32 	%f59, %f396, %f334;
	mov.f32 	%f397, 0f3F800000;
	cvt.rzi.f32.f32	%f398, %f397;
	add.f32 	%f399, %f398, %f398;
	mov.f32 	%f400, 0f40000000;
	sub.f32 	%f401, %f400, %f399;
	abs.f32 	%f60, %f401;
	setp.eq.f32	%p1, %f60, 0f3F800000;
	abs.f32 	%f61, %f59;
	setp.lt.f32	%p32, %f61, 0f00800000;
	mul.f32 	%f402, %f61, 0f4B800000;
	selp.f32	%f403, 0fC3170000, 0fC2FE0000, %p32;
	selp.f32	%f404, %f402, %f61, %p32;
	mov.b32 	 %r118, %f404;
	and.b32  	%r119, %r118, 8388607;
	or.b32  	%r120, %r119, 1065353216;
	mov.b32 	 %f405, %r120;
	shr.u32 	%r121, %r118, 23;
	cvt.rn.f32.u32	%f406, %r121;
	add.f32 	%f407, %f403, %f406;
	setp.gt.f32	%p33, %f405, 0f3FB504F3;
	mul.f32 	%f408, %f405, 0f3F000000;
	add.f32 	%f409, %f407, 0f3F800000;
	selp.f32	%f410, %f408, %f405, %p33;
	selp.f32	%f411, %f409, %f407, %p33;
	add.f32 	%f62, %f410, 0fBF800000;
	add.f32 	%f63, %f410, 0f3F800000;
	add.f32 	%f64, %f62, %f62;
	mov.f32 	%f412, 0f3F317200;
	mul.rn.f32 	%f65, %f411, %f412;
	mov.f32 	%f413, 0f35BFBE8E;
	mul.rn.f32 	%f66, %f411, %f413;
	abs.f32 	%f67, %f400;
	setp.gt.f32	%p34, %f67, 0f77F684DF;
	selp.f32	%f68, 0f39800000, 0f40000000, %p34;
	add.f32 	%f414, %f51, 0fBF000000;
	sub.f32 	%f415, %f414, %f1672;
	div.rn.f32 	%f69, %f415, %f334;
	abs.f32 	%f70, %f69;
	setp.lt.f32	%p35, %f70, 0f00800000;
	mul.f32 	%f416, %f70, 0f4B800000;
	selp.f32	%f417, 0fC3170000, 0fC2FE0000, %p35;
	selp.f32	%f418, %f416, %f70, %p35;
	mov.b32 	 %r122, %f418;
	and.b32  	%r123, %r122, 8388607;
	or.b32  	%r124, %r123, 1065353216;
	mov.b32 	 %f419, %r124;
	shr.u32 	%r125, %r122, 23;
	cvt.rn.f32.u32	%f420, %r125;
	add.f32 	%f421, %f417, %f420;
	setp.gt.f32	%p36, %f419, 0f3FB504F3;
	mul.f32 	%f422, %f419, 0f3F000000;
	add.f32 	%f423, %f421, 0f3F800000;
	selp.f32	%f424, %f422, %f419, %p36;
	selp.f32	%f425, %f423, %f421, %p36;
	add.f32 	%f71, %f424, 0fBF800000;
	add.f32 	%f72, %f424, 0f3F800000;
	add.f32 	%f73, %f71, %f71;
	mul.rn.f32 	%f74, %f425, %f412;
	mul.rn.f32 	%f75, %f425, %f413;

BB12_35:
	setp.ltu.f32	%p37, %f54, 0f3F800000;
	@%p37 bra 	BB12_37;
	bra.uni 	BB12_36;

BB12_37:
	mul.f32 	%f1585, %f53, %f53;
	mov.f32 	%f444, 0f3BA0C9F8;
	mov.f32 	%f445, 0fBA1268FB;
	fma.rn.f32 	%f446, %f445, %f1585, %f444;
	mov.f32 	%f447, 0fBCDABFD4;
	fma.rn.f32 	%f448, %f446, %f1585, %f447;
	mov.f32 	%f449, 0f3DE70331;
	fma.rn.f32 	%f450, %f448, %f1585, %f449;
	mov.f32 	%f451, 0fBEC09330;
	fma.rn.f32 	%f452, %f450, %f1585, %f451;
	mov.f32 	%f453, 0f3F906EBA;
	fma.rn.f32 	%f454, %f452, %f1585, %f453;
	mul.f32 	%f1643, %f53, %f454;
	bra.uni 	BB12_38;

BB12_36:
	setp.ltu.f32	%p38, %f54, 0f407AD445;
	mov.f32 	%f428, 0f3A03BB71;
	mov.f32 	%f429, 0fB7B730FB;
	fma.rn.f32 	%f430, %f429, %f54, %f428;
	mov.f32 	%f431, 0fBBACA3B3;
	fma.rn.f32 	%f432, %f430, %f54, %f431;
	mov.f32 	%f433, 0f3D0A7445;
	fma.rn.f32 	%f434, %f432, %f54, %f433;
	mov.f32 	%f435, 0fBE1B3B75;
	fma.rn.f32 	%f436, %f434, %f54, %f435;
	mov.f32 	%f437, 0fBF6B385A;
	fma.rn.f32 	%f438, %f436, %f54, %f437;
	mov.f32 	%f439, 0fBFD0316E;
	fma.rn.f32 	%f440, %f438, %f54, %f439;
	mov.f32 	%f441, 0fBA031CCE;
	fma.rn.f32 	%f427, %f440, %f54, %f441;
	// inline asm
	ex2.approx.ftz.f32 %f426,%f427;
	// inline asm
	sub.f32 	%f443, %f397, %f426;
	mov.b32 	 %r126, %f443;
	selp.b32	%r127, %r126, 1065353216, %p38;
	mov.b32 	 %r128, %f53;
	and.b32  	%r129, %r128, -2147483648;
	or.b32  	%r130, %r127, %r129;
	mov.b32 	 %f1643, %r130;

BB12_38:
	setp.ltu.f32	%p39, %f57, 0f3F800000;
	@%p39 bra 	BB12_40;
	bra.uni 	BB12_39;

BB12_40:
	mul.f32 	%f1584, %f56, %f56;
	mov.f32 	%f473, 0f3BA0C9F8;
	mov.f32 	%f474, 0fBA1268FB;
	fma.rn.f32 	%f475, %f474, %f1584, %f473;
	mov.f32 	%f476, 0fBCDABFD4;
	fma.rn.f32 	%f477, %f475, %f1584, %f476;
	mov.f32 	%f478, 0f3DE70331;
	fma.rn.f32 	%f479, %f477, %f1584, %f478;
	mov.f32 	%f480, 0fBEC09330;
	fma.rn.f32 	%f481, %f479, %f1584, %f480;
	mov.f32 	%f482, 0f3F906EBA;
	fma.rn.f32 	%f483, %f481, %f1584, %f482;
	mul.f32 	%f1644, %f56, %f483;
	bra.uni 	BB12_41;

BB12_39:
	setp.ltu.f32	%p40, %f57, 0f407AD445;
	mov.f32 	%f457, 0f3A03BB71;
	mov.f32 	%f458, 0fB7B730FB;
	fma.rn.f32 	%f459, %f458, %f57, %f457;
	mov.f32 	%f460, 0fBBACA3B3;
	fma.rn.f32 	%f461, %f459, %f57, %f460;
	mov.f32 	%f462, 0f3D0A7445;
	fma.rn.f32 	%f463, %f461, %f57, %f462;
	mov.f32 	%f464, 0fBE1B3B75;
	fma.rn.f32 	%f465, %f463, %f57, %f464;
	mov.f32 	%f466, 0fBF6B385A;
	fma.rn.f32 	%f467, %f465, %f57, %f466;
	mov.f32 	%f468, 0fBFD0316E;
	fma.rn.f32 	%f469, %f467, %f57, %f468;
	mov.f32 	%f470, 0fBA031CCE;
	fma.rn.f32 	%f456, %f469, %f57, %f470;
	// inline asm
	ex2.approx.ftz.f32 %f455,%f456;
	// inline asm
	sub.f32 	%f472, %f397, %f455;
	mov.b32 	 %r131, %f472;
	selp.b32	%r132, %r131, 1065353216, %p40;
	mov.b32 	 %r133, %f56;
	and.b32  	%r134, %r133, -2147483648;
	or.b32  	%r135, %r132, %r134;
	mov.b32 	 %f1644, %r135;

BB12_41:
	sqrt.rn.f32 	%f1569, %f16;
	sub.f32 	%f484, %f1643, %f1644;
	mul.f32 	%f82, %f484, 0f3F000000;
	cvt.rn.f32.s32	%f83, %r297;
	sub.f32 	%f84, %f83, %f1673;
	add.f32 	%f485, %f84, 0f3F000000;
	mul.f32 	%f85, %f485, %f1569;
	abs.f32 	%f86, %f85;
	setp.ltu.f32	%p41, %f86, 0f3F800000;
	@%p41 bra 	BB12_43;
	bra.uni 	BB12_42;

BB12_43:
	mul.f32 	%f504, %f85, %f85;
	mov.f32 	%f505, 0f3BA0C9F8;
	mov.f32 	%f506, 0fBA1268FB;
	fma.rn.f32 	%f507, %f506, %f504, %f505;
	mov.f32 	%f508, 0fBCDABFD4;
	fma.rn.f32 	%f509, %f507, %f504, %f508;
	mov.f32 	%f510, 0f3DE70331;
	fma.rn.f32 	%f511, %f509, %f504, %f510;
	mov.f32 	%f512, 0fBEC09330;
	fma.rn.f32 	%f513, %f511, %f504, %f512;
	mov.f32 	%f514, 0f3F906EBA;
	fma.rn.f32 	%f515, %f513, %f504, %f514;
	mul.f32 	%f1645, %f85, %f515;
	bra.uni 	BB12_44;

BB12_42:
	mov.f32 	%f488, 0f3A03BB71;
	mov.f32 	%f489, 0fB7B730FB;
	fma.rn.f32 	%f490, %f489, %f86, %f488;
	mov.f32 	%f491, 0fBBACA3B3;
	fma.rn.f32 	%f492, %f490, %f86, %f491;
	mov.f32 	%f493, 0f3D0A7445;
	fma.rn.f32 	%f494, %f492, %f86, %f493;
	mov.f32 	%f495, 0fBE1B3B75;
	fma.rn.f32 	%f496, %f494, %f86, %f495;
	mov.f32 	%f497, 0fBF6B385A;
	fma.rn.f32 	%f498, %f496, %f86, %f497;
	mov.f32 	%f499, 0fBFD0316E;
	fma.rn.f32 	%f500, %f498, %f86, %f499;
	mov.f32 	%f501, 0fBA031CCE;
	fma.rn.f32 	%f487, %f500, %f86, %f501;
	// inline asm
	ex2.approx.ftz.f32 %f486,%f487;
	// inline asm
	sub.f32 	%f503, %f397, %f486;
	mov.b32 	 %r136, %f503;
	setp.ltu.f32	%p42, %f86, 0f407AD445;
	selp.b32	%r137, %r136, 1065353216, %p42;
	mov.b32 	 %r138, %f85;
	and.b32  	%r139, %r138, -2147483648;
	or.b32  	%r140, %r137, %r139;
	mov.b32 	 %f1645, %r140;

BB12_44:
	sqrt.rn.f32 	%f1570, %f16;
	add.f32 	%f516, %f84, 0fBF000000;
	mul.f32 	%f90, %f516, %f1570;
	abs.f32 	%f91, %f90;
	setp.ltu.f32	%p43, %f91, 0f3F800000;
	@%p43 bra 	BB12_46;
	bra.uni 	BB12_45;

BB12_46:
	mul.f32 	%f535, %f90, %f90;
	mov.f32 	%f536, 0f3BA0C9F8;
	mov.f32 	%f537, 0fBA1268FB;
	fma.rn.f32 	%f538, %f537, %f535, %f536;
	mov.f32 	%f539, 0fBCDABFD4;
	fma.rn.f32 	%f540, %f538, %f535, %f539;
	mov.f32 	%f541, 0f3DE70331;
	fma.rn.f32 	%f542, %f540, %f535, %f541;
	mov.f32 	%f543, 0fBEC09330;
	fma.rn.f32 	%f544, %f542, %f535, %f543;
	mov.f32 	%f545, 0f3F906EBA;
	fma.rn.f32 	%f546, %f544, %f535, %f545;
	mul.f32 	%f1646, %f90, %f546;
	bra.uni 	BB12_47;

BB12_45:
	mov.f32 	%f519, 0f3A03BB71;
	mov.f32 	%f520, 0fB7B730FB;
	fma.rn.f32 	%f521, %f520, %f91, %f519;
	mov.f32 	%f522, 0fBBACA3B3;
	fma.rn.f32 	%f523, %f521, %f91, %f522;
	mov.f32 	%f524, 0f3D0A7445;
	fma.rn.f32 	%f525, %f523, %f91, %f524;
	mov.f32 	%f526, 0fBE1B3B75;
	fma.rn.f32 	%f527, %f525, %f91, %f526;
	mov.f32 	%f528, 0fBF6B385A;
	fma.rn.f32 	%f529, %f527, %f91, %f528;
	mov.f32 	%f530, 0fBFD0316E;
	fma.rn.f32 	%f531, %f529, %f91, %f530;
	mov.f32 	%f532, 0fBA031CCE;
	fma.rn.f32 	%f518, %f531, %f91, %f532;
	// inline asm
	ex2.approx.ftz.f32 %f517,%f518;
	// inline asm
	sub.f32 	%f534, %f397, %f517;
	mov.b32 	 %r141, %f534;
	setp.ltu.f32	%p44, %f91, 0f407AD445;
	selp.b32	%r142, %r141, 1065353216, %p44;
	mov.b32 	 %r143, %f90;
	and.b32  	%r144, %r143, -2147483648;
	or.b32  	%r145, %r142, %r144;
	mov.b32 	 %f1646, %r145;

BB12_47:
	add.u64 	%rd147, %SP, 100;
	cvta.to.local.u64 	%rd146, %rd147;
	mad.lo.s32 	%r279, %r3, %r4, %r296;
	sub.f32 	%f551, %f1645, %f1646;
	mul.f32 	%f95, %f551, 0f3F000000;
	mul.f32 	%f552, %f82, %f1674;
	fma.rn.f32 	%f1663, %f95, %f552, %f1682;
	mad.lo.s32 	%r146, %r297, %r86, %r279;
	mul.wide.s32 	%rd76, %r146, 4;
	add.s64 	%rd77, %rd146, %rd76;
	ld.local.f32 	%f97, [%rd77];
	// inline asm
	rcp.approx.ftz.f32 %f547,%f63;
	// inline asm
	mul.f32 	%f553, %f547, %f64;
	mul.f32 	%f554, %f553, %f553;
	mov.f32 	%f555, 0f3C4CAF63;
	mov.f32 	%f556, 0f3B18F0FE;
	fma.rn.f32 	%f557, %f556, %f554, %f555;
	mov.f32 	%f558, 0f3DAAAABD;
	fma.rn.f32 	%f559, %f557, %f554, %f558;
	mul.rn.f32 	%f560, %f559, %f554;
	mul.rn.f32 	%f561, %f560, %f553;
	sub.f32 	%f562, %f62, %f553;
	neg.f32 	%f563, %f553;
	add.f32 	%f564, %f562, %f562;
	fma.rn.f32 	%f565, %f563, %f62, %f564;
	mul.rn.f32 	%f566, %f547, %f565;
	add.f32 	%f567, %f561, %f553;
	sub.f32 	%f568, %f553, %f567;
	add.f32 	%f569, %f561, %f568;
	add.f32 	%f570, %f566, %f569;
	add.f32 	%f571, %f567, %f570;
	sub.f32 	%f572, %f567, %f571;
	add.f32 	%f573, %f570, %f572;
	add.f32 	%f574, %f65, %f571;
	sub.f32 	%f575, %f65, %f574;
	add.f32 	%f576, %f571, %f575;
	add.f32 	%f577, %f573, %f576;
	add.f32 	%f578, %f66, %f577;
	add.f32 	%f579, %f574, %f578;
	sub.f32 	%f580, %f574, %f579;
	add.f32 	%f581, %f578, %f580;
	mul.rn.f32 	%f582, %f68, %f579;
	neg.f32 	%f583, %f582;
	fma.rn.f32 	%f584, %f68, %f579, %f583;
	fma.rn.f32 	%f585, %f68, %f581, %f584;
	mov.f32 	%f586, 0f00000000;
	fma.rn.f32 	%f587, %f586, %f579, %f585;
	add.rn.f32 	%f588, %f582, %f587;
	neg.f32 	%f589, %f588;
	add.rn.f32 	%f590, %f582, %f589;
	add.rn.f32 	%f591, %f590, %f587;
	mov.b32 	 %r147, %f588;
	setp.eq.s32	%p45, %r147, 1118925336;
	add.s32 	%r148, %r147, -1;
	mov.b32 	 %f592, %r148;
	add.f32 	%f593, %f591, 0f37000000;
	selp.f32	%f594, %f592, %f588, %p45;
	selp.f32	%f98, %f593, %f591, %p45;
	mul.f32 	%f595, %f594, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f596, %f595;
	mov.f32 	%f597, 0fBF317200;
	fma.rn.f32 	%f598, %f596, %f597, %f594;
	mov.f32 	%f599, 0fB5BFBE8E;
	fma.rn.f32 	%f600, %f596, %f599, %f598;
	mul.f32 	%f550, %f600, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f549,%f550;
	// inline asm
	add.f32 	%f601, %f596, 0f00000000;
	ex2.approx.f32 	%f602, %f601;
	mul.f32 	%f603, %f549, %f602;
	setp.lt.f32	%p46, %f594, 0fC2D20000;
	selp.f32	%f604, 0f00000000, %f603, %p46;
	setp.gt.f32	%p47, %f594, 0f42D20000;
	selp.f32	%f1647, 0f7F800000, %f604, %p47;
	setp.eq.f32	%p48, %f1647, 0f7F800000;
	@%p48 bra 	BB12_49;

	fma.rn.f32 	%f1647, %f1647, %f98, %f1647;

BB12_49:
	mov.b32 	 %r149, %f1647;
	xor.b32  	%r150, %r149, -2147483648;
	mov.b32 	 %f605, %r150;
	setp.lt.f32	%p49, %f59, 0f00000000;
	and.pred  	%p50, %p49, %p1;
	selp.f32	%f102, %f605, %f1647, %p50;
	setp.eq.f32	%p51, %f59, 0f00000000;
	setp.geu.f32	%p52, %f59, 0f00000000;
	add.f32 	%f606, %f59, %f59;
	selp.f32	%f607, %f606, 0f00000000, %p1;
	selp.f32	%f1648, %f607, %f102, %p51;
	@%p52 bra 	BB12_51;

	cvt.rzi.f32.f32	%f609, %f400;
	setp.neu.f32	%p54, %f609, 0f40000000;
	selp.f32	%f1648, 0f7FFFFFFF, %f102, %p54;

BB12_51:
	abs.f32 	%f1571, %f59;
	add.f32 	%f610, %f1571, %f67;
	mov.b32 	 %r151, %f610;
	setp.lt.s32	%p55, %r151, 2139095040;
	setp.gtu.f32	%p56, %f67, 0f7F800000;
	setp.gtu.f32	%p57, %f1571, 0f7F800000;
	or.pred  	%p58, %p57, %p56;
	or.pred  	%p59, %p55, %p58;
	add.f32 	%f611, %f59, 0f40000000;
	selp.f32	%f1649, %f1648, %f611, %p55;
	@%p59 bra 	BB12_53;

	abs.f32 	%f1572, %f59;
	setp.eq.f32	%p60, %f67, 0f7F800000;
	setp.neu.f32	%p61, %f1572, 0f7F800000;
	or.pred  	%p62, %p60, %p61;
	setp.gt.f32	%p63, %f1572, 0f3F800000;
	selp.f32	%f612, 0f7F800000, 0f00000000, %p63;
	setp.eq.f32	%p64, %f59, 0fBF800000;
	selp.f32	%f613, 0f3F800000, %f612, %p64;
	selp.f32	%f614, %f613, %f1648, %p60;
	selp.f32	%f615, 0fFF800000, 0f7F800000, %p50;
	selp.f32	%f1649, %f614, %f615, %p62;

BB12_53:
	mov.f32 	%f1575, 0f3DAAAABD;
	mov.f32 	%f1574, 0f3C4CAF63;
	mov.f32 	%f1573, 0f3B18F0FE;
	mul.f32 	%f622, %f1649, 0fBF000000;
	setp.eq.f32	%p67, %f59, 0f3F800000;
	selp.f32	%f623, 0fBF000000, %f622, %p67;
	mul.f32 	%f624, %f623, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f625, %f624;
	fma.rn.f32 	%f627, %f625, %f597, %f623;
	fma.rn.f32 	%f629, %f625, %f599, %f627;
	mul.f32 	%f617, %f629, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f616,%f617;
	// inline asm
	add.f32 	%f630, %f625, 0f00000000;
	ex2.approx.f32 	%f631, %f630;
	mul.f32 	%f632, %f616, %f631;
	setp.lt.f32	%p68, %f623, 0fC2D20000;
	selp.f32	%f633, 0f00000000, %f632, %p68;
	setp.gt.f32	%p69, %f623, 0f42D20000;
	selp.f32	%f109, 0f7F800000, %f633, %p69;
	// inline asm
	rcp.approx.ftz.f32 %f618,%f72;
	// inline asm
	mul.f32 	%f634, %f618, %f73;
	mul.f32 	%f635, %f634, %f634;
	fma.rn.f32 	%f638, %f1573, %f635, %f1574;
	fma.rn.f32 	%f640, %f638, %f635, %f1575;
	mul.rn.f32 	%f641, %f640, %f635;
	mul.rn.f32 	%f642, %f641, %f634;
	sub.f32 	%f643, %f71, %f634;
	neg.f32 	%f644, %f634;
	add.f32 	%f645, %f643, %f643;
	fma.rn.f32 	%f646, %f644, %f71, %f645;
	mul.rn.f32 	%f647, %f618, %f646;
	add.f32 	%f648, %f642, %f634;
	sub.f32 	%f649, %f634, %f648;
	add.f32 	%f650, %f642, %f649;
	add.f32 	%f651, %f647, %f650;
	add.f32 	%f652, %f648, %f651;
	sub.f32 	%f653, %f648, %f652;
	add.f32 	%f654, %f651, %f653;
	add.f32 	%f655, %f74, %f652;
	sub.f32 	%f656, %f74, %f655;
	add.f32 	%f657, %f652, %f656;
	add.f32 	%f658, %f654, %f657;
	add.f32 	%f659, %f75, %f658;
	add.f32 	%f660, %f655, %f659;
	sub.f32 	%f661, %f655, %f660;
	add.f32 	%f662, %f659, %f661;
	mul.rn.f32 	%f663, %f68, %f660;
	neg.f32 	%f664, %f663;
	fma.rn.f32 	%f665, %f68, %f660, %f664;
	fma.rn.f32 	%f666, %f68, %f662, %f665;
	fma.rn.f32 	%f668, %f586, %f660, %f666;
	add.rn.f32 	%f669, %f663, %f668;
	neg.f32 	%f670, %f669;
	add.rn.f32 	%f671, %f663, %f670;
	add.rn.f32 	%f672, %f671, %f668;
	mov.b32 	 %r152, %f669;
	setp.eq.s32	%p70, %r152, 1118925336;
	add.s32 	%r153, %r152, -1;
	mov.b32 	 %f673, %r153;
	add.f32 	%f674, %f672, 0f37000000;
	selp.f32	%f675, %f673, %f669, %p70;
	selp.f32	%f110, %f674, %f672, %p70;
	mul.f32 	%f676, %f675, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f677, %f676;
	fma.rn.f32 	%f678, %f677, %f597, %f675;
	fma.rn.f32 	%f679, %f677, %f599, %f678;
	mul.f32 	%f621, %f679, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f620,%f621;
	// inline asm
	add.f32 	%f680, %f677, 0f00000000;
	ex2.approx.f32 	%f681, %f680;
	mul.f32 	%f682, %f620, %f681;
	setp.lt.f32	%p71, %f675, 0fC2D20000;
	selp.f32	%f683, 0f00000000, %f682, %p71;
	setp.gt.f32	%p72, %f675, 0f42D20000;
	selp.f32	%f1650, 0f7F800000, %f683, %p72;
	setp.eq.f32	%p73, %f1650, 0f7F800000;
	@%p73 bra 	BB12_55;

	fma.rn.f32 	%f1650, %f1650, %f110, %f1650;

BB12_55:
	mov.b32 	 %r154, %f1650;
	xor.b32  	%r155, %r154, -2147483648;
	mov.b32 	 %f684, %r155;
	setp.lt.f32	%p74, %f69, 0f00000000;
	and.pred  	%p75, %p74, %p1;
	selp.f32	%f114, %f684, %f1650, %p75;
	setp.eq.f32	%p76, %f69, 0f00000000;
	setp.geu.f32	%p77, %f69, 0f00000000;
	add.f32 	%f685, %f69, %f69;
	selp.f32	%f686, %f685, 0f00000000, %p1;
	selp.f32	%f1651, %f686, %f114, %p76;
	@%p77 bra 	BB12_57;

	cvt.rzi.f32.f32	%f688, %f400;
	setp.neu.f32	%p79, %f688, 0f40000000;
	selp.f32	%f1651, 0f7FFFFFFF, %f114, %p79;

BB12_57:
	abs.f32 	%f1576, %f69;
	add.f32 	%f689, %f1576, %f67;
	mov.b32 	 %r156, %f689;
	setp.lt.s32	%p80, %r156, 2139095040;
	setp.gtu.f32	%p82, %f1576, 0f7F800000;
	or.pred  	%p83, %p82, %p56;
	or.pred  	%p84, %p80, %p83;
	add.f32 	%f690, %f69, 0f40000000;
	selp.f32	%f1652, %f1651, %f690, %p80;
	@%p84 bra 	BB12_59;

	abs.f32 	%f1577, %f69;
	setp.eq.f32	%p85, %f67, 0f7F800000;
	setp.neu.f32	%p86, %f1577, 0f7F800000;
	or.pred  	%p87, %p85, %p86;
	setp.gt.f32	%p88, %f1577, 0f3F800000;
	selp.f32	%f691, 0f7F800000, 0f00000000, %p88;
	setp.eq.f32	%p89, %f69, 0fBF800000;
	selp.f32	%f692, 0f3F800000, %f691, %p89;
	selp.f32	%f693, %f692, %f1651, %p85;
	selp.f32	%f694, 0fFF800000, 0f7F800000, %p75;
	selp.f32	%f1652, %f693, %f694, %p87;

BB12_59:
	mul.f32 	%f698, %f1652, 0fBF000000;
	setp.eq.f32	%p92, %f69, 0f3F800000;
	selp.f32	%f699, 0fBF000000, %f698, %p92;
	mul.f32 	%f700, %f699, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f701, %f700;
	fma.rn.f32 	%f703, %f701, %f597, %f699;
	fma.rn.f32 	%f705, %f701, %f599, %f703;
	mul.f32 	%f696, %f705, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f695,%f696;
	// inline asm
	add.f32 	%f706, %f701, 0f00000000;
	ex2.approx.f32 	%f707, %f706;
	mul.f32 	%f708, %f695, %f707;
	setp.lt.f32	%p93, %f699, 0fC2D20000;
	selp.f32	%f709, 0f00000000, %f708, %p93;
	setp.gt.f32	%p94, %f699, 0f42D20000;
	selp.f32	%f121, 0f7F800000, %f709, %p94;
	sub.f32 	%f710, %f109, %f121;
	mul.f32 	%f711, %f50, %f710;
	mul.f32 	%f1669, %f95, %f711;
	st.local.f32 	[%rd5], %f1669;
	mov.u32 	%r298, 3;
	mov.f32 	%f1655, %f397;
	mov.f32 	%f1657, %f334;
	bra.uni 	BB12_60;

BB12_63:
	mul.rn.f32 	%f127, %f124, %f124;
	mov.f32 	%f1655, %f126;
	mov.f32 	%f1657, %f127;

BB12_60:
	mov.f32 	%f124, %f1657;
	mov.f32 	%f1653, %f1655;
	mov.f32 	%f1656, %f1653;
	and.b32  	%r158, %r298, 1;
	setp.eq.b32	%p95, %r158, 1;
	@!%p95 bra 	BB12_62;
	bra.uni 	BB12_61;

BB12_61:
	mul.rn.f32 	%f1656, %f1656, %f124;

BB12_62:
	mov.f32 	%f126, %f1656;
	shr.u32 	%r298, %r298, 1;
	setp.eq.s32	%p96, %r298, 0;
	@%p96 bra 	BB12_64;
	bra.uni 	BB12_63;

BB12_64:
	mov.f32 	%f1583, 0f35BFBE8E;
	mov.f32 	%f1582, 0f3F317200;
	cvt.rn.f32.s32	%f1581, %r297;
	mov.f32 	%f1580, 0f3DAAAABD;
	mov.f32 	%f1579, 0f3C4CAF63;
	mov.f32 	%f1578, 0f3B18F0FE;
	mul.f32 	%f718, %f396, %f109;
	mul.f32 	%f721, %f415, %f121;
	sub.f32 	%f722, %f718, %f721;
	div.rn.f32 	%f128, %f49, %f126;
	mul.f32 	%f723, %f722, %f128;
	mul.f32 	%f1667, %f95, %f723;
	st.local.f32 	[%rd6], %f1667;
	add.f32 	%f724, %f1581, 0f3F000000;
	sub.f32 	%f130, %f724, %f1673;
	div.rn.f32 	%f131, %f130, %f334;
	abs.f32 	%f132, %f131;
	setp.lt.f32	%p97, %f132, 0f00800000;
	mul.f32 	%f725, %f132, 0f4B800000;
	selp.f32	%f726, 0fC3170000, 0fC2FE0000, %p97;
	selp.f32	%f727, %f725, %f132, %p97;
	mov.b32 	 %r159, %f727;
	and.b32  	%r160, %r159, 8388607;
	or.b32  	%r161, %r160, 1065353216;
	mov.b32 	 %f728, %r161;
	shr.u32 	%r162, %r159, 23;
	cvt.rn.f32.u32	%f729, %r162;
	add.f32 	%f730, %f726, %f729;
	setp.gt.f32	%p98, %f728, 0f3FB504F3;
	mul.f32 	%f731, %f728, 0f3F000000;
	add.f32 	%f732, %f730, 0f3F800000;
	selp.f32	%f733, %f731, %f728, %p98;
	selp.f32	%f734, %f732, %f730, %p98;
	add.f32 	%f735, %f733, 0fBF800000;
	add.f32 	%f713, %f733, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f712,%f713;
	// inline asm
	add.f32 	%f736, %f735, %f735;
	mul.f32 	%f737, %f712, %f736;
	mul.f32 	%f738, %f737, %f737;
	fma.rn.f32 	%f741, %f1578, %f738, %f1579;
	fma.rn.f32 	%f743, %f741, %f738, %f1580;
	mul.rn.f32 	%f744, %f743, %f738;
	mul.rn.f32 	%f745, %f744, %f737;
	sub.f32 	%f746, %f735, %f737;
	neg.f32 	%f747, %f737;
	add.f32 	%f748, %f746, %f746;
	fma.rn.f32 	%f749, %f747, %f735, %f748;
	mul.rn.f32 	%f750, %f712, %f749;
	add.f32 	%f751, %f745, %f737;
	sub.f32 	%f752, %f737, %f751;
	add.f32 	%f753, %f745, %f752;
	add.f32 	%f754, %f750, %f753;
	add.f32 	%f755, %f751, %f754;
	sub.f32 	%f756, %f751, %f755;
	add.f32 	%f757, %f754, %f756;
	mul.rn.f32 	%f759, %f734, %f1582;
	mul.rn.f32 	%f761, %f734, %f1583;
	add.f32 	%f762, %f759, %f755;
	sub.f32 	%f763, %f759, %f762;
	add.f32 	%f764, %f755, %f763;
	add.f32 	%f765, %f757, %f764;
	add.f32 	%f766, %f761, %f765;
	add.f32 	%f767, %f762, %f766;
	sub.f32 	%f768, %f762, %f767;
	add.f32 	%f769, %f766, %f768;
	mul.rn.f32 	%f770, %f68, %f767;
	neg.f32 	%f771, %f770;
	fma.rn.f32 	%f772, %f68, %f767, %f771;
	fma.rn.f32 	%f773, %f68, %f769, %f772;
	fma.rn.f32 	%f775, %f586, %f767, %f773;
	add.rn.f32 	%f776, %f770, %f775;
	neg.f32 	%f777, %f776;
	add.rn.f32 	%f778, %f770, %f777;
	add.rn.f32 	%f779, %f778, %f775;
	mov.b32 	 %r163, %f776;
	setp.eq.s32	%p99, %r163, 1118925336;
	add.s32 	%r164, %r163, -1;
	mov.b32 	 %f780, %r164;
	add.f32 	%f781, %f779, 0f37000000;
	selp.f32	%f782, %f780, %f776, %p99;
	selp.f32	%f133, %f781, %f779, %p99;
	mul.f32 	%f783, %f782, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f784, %f783;
	fma.rn.f32 	%f786, %f784, %f597, %f782;
	fma.rn.f32 	%f788, %f784, %f599, %f786;
	mul.f32 	%f715, %f788, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f714,%f715;
	// inline asm
	add.f32 	%f789, %f784, 0f00000000;
	ex2.approx.f32 	%f790, %f789;
	mul.f32 	%f791, %f714, %f790;
	setp.lt.f32	%p100, %f782, 0fC2D20000;
	selp.f32	%f792, 0f00000000, %f791, %p100;
	setp.gt.f32	%p101, %f782, 0f42D20000;
	selp.f32	%f1658, 0f7F800000, %f792, %p101;
	setp.eq.f32	%p102, %f1658, 0f7F800000;
	@%p102 bra 	BB12_66;

	fma.rn.f32 	%f1658, %f1658, %f133, %f1658;

BB12_66:
	setp.lt.f32	%p103, %f131, 0f00000000;
	and.pred  	%p2, %p103, %p1;
	mov.b32 	 %r165, %f1658;
	xor.b32  	%r166, %r165, -2147483648;
	mov.b32 	 %f793, %r166;
	selp.f32	%f1659, %f793, %f1658, %p2;
	setp.eq.f32	%p105, %f131, 0f00000000;
	@%p105 bra 	BB12_69;
	bra.uni 	BB12_67;

BB12_69:
	add.f32 	%f796, %f131, %f131;
	selp.f32	%f1659, %f796, 0f00000000, %p1;
	bra.uni 	BB12_70;

BB12_67:
	setp.geu.f32	%p106, %f131, 0f00000000;
	@%p106 bra 	BB12_70;

	cvt.rzi.f32.f32	%f795, %f400;
	setp.neu.f32	%p107, %f795, 0f40000000;
	selp.f32	%f1659, 0f7FFFFFFF, %f1659, %p107;

BB12_70:
	add.f32 	%f797, %f132, %f67;
	mov.b32 	 %r167, %f797;
	setp.lt.s32	%p109, %r167, 2139095040;
	@%p109 bra 	BB12_77;

	setp.gtu.f32	%p111, %f132, 0f7F800000;
	or.pred  	%p112, %p111, %p56;
	@%p112 bra 	BB12_76;
	bra.uni 	BB12_72;

BB12_76:
	add.f32 	%f1659, %f131, 0f40000000;
	bra.uni 	BB12_77;

BB12_72:
	setp.eq.f32	%p113, %f67, 0f7F800000;
	@%p113 bra 	BB12_75;
	bra.uni 	BB12_73;

BB12_75:
	setp.gt.f32	%p115, %f132, 0f3F800000;
	selp.f32	%f798, 0f7F800000, 0f00000000, %p115;
	setp.eq.f32	%p116, %f131, 0fBF800000;
	selp.f32	%f1659, 0f3F800000, %f798, %p116;
	bra.uni 	BB12_77;

BB12_73:
	setp.neu.f32	%p114, %f132, 0f7F800000;
	@%p114 bra 	BB12_77;

	selp.f32	%f1659, 0fFF800000, 0f7F800000, %p2;

BB12_77:
	mov.f32 	%f1568, 0f35BFBE8E;
	mov.f32 	%f1567, 0f3F317200;
	cvt.rn.f32.s32	%f1566, %r297;
	mov.f32 	%f1565, 0f3DAAAABD;
	mov.f32 	%f1564, 0f3C4CAF63;
	mov.f32 	%f1563, 0f3B18F0FE;
	mul.f32 	%f805, %f1659, 0fBF000000;
	setp.eq.f32	%p117, %f131, 0f3F800000;
	selp.f32	%f806, 0fBF000000, %f805, %p117;
	mul.f32 	%f807, %f806, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f808, %f807;
	fma.rn.f32 	%f810, %f808, %f597, %f806;
	fma.rn.f32 	%f812, %f808, %f599, %f810;
	mul.f32 	%f800, %f812, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f799,%f800;
	// inline asm
	add.f32 	%f813, %f808, 0f00000000;
	ex2.approx.f32 	%f814, %f813;
	mul.f32 	%f815, %f799, %f814;
	setp.lt.f32	%p118, %f806, 0fC2D20000;
	selp.f32	%f816, 0f00000000, %f815, %p118;
	setp.gt.f32	%p119, %f806, 0f42D20000;
	selp.f32	%f145, 0f7F800000, %f816, %p119;
	add.f32 	%f817, %f1566, 0fBF000000;
	sub.f32 	%f146, %f817, %f1673;
	div.rn.f32 	%f147, %f146, %f334;
	abs.f32 	%f148, %f147;
	setp.lt.f32	%p120, %f148, 0f00800000;
	mul.f32 	%f818, %f148, 0f4B800000;
	selp.f32	%f819, 0fC3170000, 0fC2FE0000, %p120;
	selp.f32	%f820, %f818, %f148, %p120;
	mov.b32 	 %r168, %f820;
	and.b32  	%r169, %r168, 8388607;
	or.b32  	%r170, %r169, 1065353216;
	mov.b32 	 %f821, %r170;
	shr.u32 	%r171, %r168, 23;
	cvt.rn.f32.u32	%f822, %r171;
	add.f32 	%f823, %f819, %f822;
	setp.gt.f32	%p121, %f821, 0f3FB504F3;
	mul.f32 	%f824, %f821, 0f3F000000;
	add.f32 	%f825, %f823, 0f3F800000;
	selp.f32	%f826, %f824, %f821, %p121;
	selp.f32	%f827, %f825, %f823, %p121;
	add.f32 	%f828, %f826, 0fBF800000;
	add.f32 	%f802, %f826, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f801,%f802;
	// inline asm
	add.f32 	%f829, %f828, %f828;
	mul.f32 	%f830, %f801, %f829;
	mul.f32 	%f831, %f830, %f830;
	fma.rn.f32 	%f834, %f1563, %f831, %f1564;
	fma.rn.f32 	%f836, %f834, %f831, %f1565;
	mul.rn.f32 	%f837, %f836, %f831;
	mul.rn.f32 	%f838, %f837, %f830;
	sub.f32 	%f839, %f828, %f830;
	neg.f32 	%f840, %f830;
	add.f32 	%f841, %f839, %f839;
	fma.rn.f32 	%f842, %f840, %f828, %f841;
	mul.rn.f32 	%f843, %f801, %f842;
	add.f32 	%f844, %f838, %f830;
	sub.f32 	%f845, %f830, %f844;
	add.f32 	%f846, %f838, %f845;
	add.f32 	%f847, %f843, %f846;
	add.f32 	%f848, %f844, %f847;
	sub.f32 	%f849, %f844, %f848;
	add.f32 	%f850, %f847, %f849;
	mul.rn.f32 	%f852, %f827, %f1567;
	mul.rn.f32 	%f854, %f827, %f1568;
	add.f32 	%f855, %f852, %f848;
	sub.f32 	%f856, %f852, %f855;
	add.f32 	%f857, %f848, %f856;
	add.f32 	%f858, %f850, %f857;
	add.f32 	%f859, %f854, %f858;
	add.f32 	%f860, %f855, %f859;
	sub.f32 	%f861, %f855, %f860;
	add.f32 	%f862, %f859, %f861;
	mul.rn.f32 	%f863, %f68, %f860;
	neg.f32 	%f864, %f863;
	fma.rn.f32 	%f865, %f68, %f860, %f864;
	fma.rn.f32 	%f866, %f68, %f862, %f865;
	fma.rn.f32 	%f868, %f586, %f860, %f866;
	add.rn.f32 	%f869, %f863, %f868;
	neg.f32 	%f870, %f869;
	add.rn.f32 	%f871, %f863, %f870;
	add.rn.f32 	%f872, %f871, %f868;
	mov.b32 	 %r172, %f869;
	setp.eq.s32	%p122, %r172, 1118925336;
	add.s32 	%r173, %r172, -1;
	mov.b32 	 %f873, %r173;
	add.f32 	%f874, %f872, 0f37000000;
	selp.f32	%f875, %f873, %f869, %p122;
	selp.f32	%f149, %f874, %f872, %p122;
	mul.f32 	%f876, %f875, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f877, %f876;
	fma.rn.f32 	%f878, %f877, %f597, %f875;
	fma.rn.f32 	%f879, %f877, %f599, %f878;
	mul.f32 	%f804, %f879, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f803,%f804;
	// inline asm
	add.f32 	%f880, %f877, 0f00000000;
	ex2.approx.f32 	%f881, %f880;
	mul.f32 	%f882, %f803, %f881;
	setp.lt.f32	%p123, %f875, 0fC2D20000;
	selp.f32	%f883, 0f00000000, %f882, %p123;
	setp.gt.f32	%p124, %f875, 0f42D20000;
	selp.f32	%f1660, 0f7F800000, %f883, %p124;
	setp.eq.f32	%p125, %f1660, 0f7F800000;
	@%p125 bra 	BB12_79;

	fma.rn.f32 	%f1660, %f1660, %f149, %f1660;

BB12_79:
	setp.lt.f32	%p126, %f147, 0f00000000;
	and.pred  	%p3, %p126, %p1;
	mov.b32 	 %r174, %f1660;
	xor.b32  	%r175, %r174, -2147483648;
	mov.b32 	 %f884, %r175;
	selp.f32	%f1661, %f884, %f1660, %p3;
	setp.eq.f32	%p128, %f147, 0f00000000;
	@%p128 bra 	BB12_82;
	bra.uni 	BB12_80;

BB12_82:
	add.f32 	%f887, %f147, %f147;
	selp.f32	%f1661, %f887, 0f00000000, %p1;
	bra.uni 	BB12_83;

BB12_80:
	setp.geu.f32	%p129, %f147, 0f00000000;
	@%p129 bra 	BB12_83;

	cvt.rzi.f32.f32	%f886, %f400;
	setp.neu.f32	%p130, %f886, 0f40000000;
	selp.f32	%f1661, 0f7FFFFFFF, %f1661, %p130;

BB12_83:
	add.f32 	%f888, %f148, %f67;
	mov.b32 	 %r176, %f888;
	setp.lt.s32	%p132, %r176, 2139095040;
	@%p132 bra 	BB12_90;

	setp.gtu.f32	%p134, %f148, 0f7F800000;
	or.pred  	%p135, %p134, %p56;
	@%p135 bra 	BB12_89;
	bra.uni 	BB12_85;

BB12_89:
	add.f32 	%f1661, %f147, 0f40000000;
	bra.uni 	BB12_90;

BB12_85:
	setp.eq.f32	%p136, %f67, 0f7F800000;
	@%p136 bra 	BB12_88;
	bra.uni 	BB12_86;

BB12_88:
	setp.gt.f32	%p138, %f148, 0f3F800000;
	selp.f32	%f889, 0f7F800000, 0f00000000, %p138;
	setp.eq.f32	%p139, %f147, 0fBF800000;
	selp.f32	%f1661, 0f3F800000, %f889, %p139;
	bra.uni 	BB12_90;

BB12_86:
	setp.neu.f32	%p137, %f148, 0f7F800000;
	@%p137 bra 	BB12_90;

	selp.f32	%f1661, 0fFF800000, 0f7F800000, %p3;

BB12_90:
	mul.f32 	%f893, %f1661, 0fBF000000;
	setp.eq.f32	%p140, %f147, 0f3F800000;
	selp.f32	%f894, 0fBF000000, %f893, %p140;
	mul.f32 	%f895, %f894, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f896, %f895;
	fma.rn.f32 	%f898, %f896, %f597, %f894;
	fma.rn.f32 	%f900, %f896, %f599, %f898;
	mul.f32 	%f891, %f900, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f890,%f891;
	// inline asm
	add.f32 	%f901, %f896, 0f00000000;
	ex2.approx.f32 	%f902, %f901;
	mul.f32 	%f903, %f890, %f902;
	setp.lt.f32	%p141, %f894, 0fC2D20000;
	selp.f32	%f904, 0f00000000, %f903, %p141;
	setp.gt.f32	%p142, %f894, 0f42D20000;
	selp.f32	%f905, 0f7F800000, %f904, %p142;
	sub.f32 	%f906, %f145, %f905;
	mul.f32 	%f907, %f50, %f906;
	mul.f32 	%f908, %f82, %f907;
	st.local.f32 	[%rd5+4], %f908;
	mul.f32 	%f909, %f146, %f905;
	mul.f32 	%f910, %f130, %f145;
	sub.f32 	%f911, %f910, %f909;
	mul.f32 	%f912, %f128, %f911;
	mul.f32 	%f913, %f82, %f912;
	mul.f32 	%f914, %f82, %f95;
	st.local.f32 	[%rd5+8], %f914;
	mov.u32 	%r177, 1065353216;
	st.local.u32 	[%rd5+12], %r177;
	st.local.f32 	[%rd6+4], %f913;
	mov.u32 	%r300, 0;
	st.local.u32 	[%rd6+8], %r300;
	st.local.u32 	[%rd6+12], %r300;
	setp.leu.f32	%p143, %f1663, 0f3C23D70A;
	mov.f32 	%f1666, %f586;
	@%p143 bra 	BB12_92;

	div.rn.f32 	%f915, %f97, %f1663;
	add.f32 	%f161, %f915, 0fBF800000;
	mov.f32 	%f1666, %f161;

BB12_92:
	mov.f32 	%f162, %f1666;
	mov.f32 	%f1662, 0f3F800000;
	mov.u32 	%r299, 2;
	mov.f32 	%f1665, %f586;
	@%p143 bra 	BB12_98;
	bra.uni 	BB12_93;

BB12_96:
	mul.rn.f32 	%f1663, %f1663, %f1663;

BB12_93:
	and.b32  	%r180, %r299, 1;
	setp.eq.b32	%p145, %r180, 1;
	@!%p145 bra 	BB12_95;
	bra.uni 	BB12_94;

BB12_94:
	mul.rn.f32 	%f1662, %f1662, %f1663;

BB12_95:
	shr.u32 	%r299, %r299, 1;
	setp.eq.s32	%p146, %r299, 0;
	@%p146 bra 	BB12_97;
	bra.uni 	BB12_96;

BB12_97:
	div.rn.f32 	%f1665, %f97, %f1662;

BB12_98:
	mov.f32 	%f918, 0f47C35000;
	min.f32 	%f170, %f162, %f918;
	min.f32 	%f171, %f1665, %f918;
	bra.uni 	BB12_99;

BB12_211:
	mul.wide.s32 	%rd137, %r300, 4;
	add.s64 	%rd138, %rd5, %rd137;
	ld.local.f32 	%f1669, [%rd138];
	add.s64 	%rd139, %rd6, %rd137;
	ld.local.f32 	%f1667, [%rd139];

BB12_99:
	mov.f32 	%f172, %f1667;
	cvt.s64.s32	%rd12, %r300;
	mul.wide.s32 	%rd78, %r300, 4;
	add.s64 	%rd79, %rd7, %rd78;
	ld.local.f32 	%f920, [%rd79];
	fma.rn.f32 	%f921, %f170, %f1669, %f920;
	st.local.f32 	[%rd79], %f921;
	mul.f32 	%f174, %f170, %f172;
	mov.f32 	%f1668, 0f3F800000;
	mov.u32 	%r301, 2;
	bra.uni 	BB12_100;

BB12_103:
	mul.rn.f32 	%f1669, %f1669, %f1669;

BB12_100:
	and.b32  	%r183, %r301, 1;
	setp.eq.b32	%p147, %r183, 1;
	@!%p147 bra 	BB12_102;
	bra.uni 	BB12_101;

BB12_101:
	mul.rn.f32 	%f1668, %f1668, %f1669;

BB12_102:
	shr.u32 	%r301, %r301, 1;
	setp.eq.s32	%p148, %r301, 0;
	@%p148 bra 	BB12_104;
	bra.uni 	BB12_103;

BB12_104:
	mul.f32 	%f922, %f171, %f1668;
	sub.f32 	%f923, %f174, %f922;
	shl.b64 	%rd80, %rd12, 2;
	add.s64 	%rd81, %rd8, %rd80;
	ld.local.f32 	%f924, [%rd81];
	add.f32 	%f925, %f923, %f924;
	st.local.f32 	[%rd81], %f925;
	add.s32 	%r300, %r300, 1;
	setp.lt.s32	%p149, %r300, 4;
	@%p149 bra 	BB12_211;

	add.s32 	%r297, %r297, 1;
	setp.lt.s32	%p150, %r297, %r86;
	@%p150 bra 	BB12_35;

	add.s32 	%r296, %r296, 1;
	setp.lt.s32	%p151, %r296, %r86;
	@%p151 bra 	BB12_34;

BB12_107:
	setp.lt.s32	%p152, %r30, 2;
	ld.local.f32 	%f926, [%rd8];
	ld.local.f32 	%f927, [%rd7];
	div.rn.f32 	%f928, %f927, %f926;
	mov.f32 	%f929, 0fBF800000;
	max.f32 	%f930, %f928, %f929;
	mov.f32 	%f931, 0f3F800000;
	min.f32 	%f180, %f930, %f931;
	ld.local.f32 	%f932, [%rd8+4];
	ld.local.f32 	%f933, [%rd7+4];
	div.rn.f32 	%f934, %f933, %f932;
	max.f32 	%f935, %f934, %f929;
	min.f32 	%f181, %f935, %f931;
	ld.local.f32 	%f936, [%rd8+8];
	ld.local.f32 	%f937, [%rd7+8];
	div.rn.f32 	%f938, %f937, %f936;
	mov.f32 	%f939, 0fC2C80000;
	max.f32 	%f940, %f938, %f939;
	mov.f32 	%f941, 0f42C80000;
	min.f32 	%f1671, %f940, %f941;
	@%p152 bra 	BB12_109;
	bra.uni 	BB12_108;

BB12_109:
	mul.f32 	%f1671, %f1671, 0f3F000000;
	ld.local.f32 	%f944, [%rd8+12];
	ld.local.f32 	%f945, [%rd7+12];
	div.rn.f32 	%f1670, %f945, %f944;
	bra.uni 	BB12_110;

BB12_108:
	ld.local.f32 	%f942, [%rd8+12];
	ld.local.f32 	%f943, [%rd7+12];
	div.rn.f32 	%f1670, %f943, %f942;

BB12_110:
	mov.f32 	%f946, 0fC0000000;
	max.f32 	%f947, %f1670, %f946;
	mov.f32 	%f948, 0f40000000;
	min.f32 	%f949, %f947, %f948;
	sub.f32 	%f950, %f1682, %f949;
	sub.f32 	%f1673, %f1673, %f181;
	sub.f32 	%f1672, %f1672, %f180;
	sub.f32 	%f951, %f1674, %f1671;
	max.f32 	%f1674, %f951, %f931;
	mov.f32 	%f953, 0f3C23D70A;
	max.f32 	%f1682, %f950, %f953;
	add.s32 	%r44, %r30, 1;
	setp.lt.s32	%p153, %r44, %r87;
	mov.u32 	%r295, %r44;
	mov.f32 	%f1681, %f1682;
	@%p153 bra 	BB12_32;

BB12_111:
	mov.f32 	%f1703, 0f00000000;
	@%p11 bra 	BB12_181;

	div.rn.f32 	%f956, %f1674, 0fC0206C99;
	div.rn.f32 	%f196, %f956, %f334;
	mov.u32 	%r184, 0;
	mov.f32 	%f1703, 0f00000000;
	mov.u32 	%r304, %r184;

BB12_113:
	mul.lo.s32 	%r277, %r3, %r4;
	cvt.rn.f32.s32	%f957, %r304;
	sub.f32 	%f958, %f957, %f1672;
	add.f32 	%f959, %f958, 0f3F000000;
	sqrt.rn.f32 	%f198, %f16;
	mul.f32 	%f199, %f959, %f198;
	abs.f32 	%f200, %f199;
	mul.f32 	%f201, %f199, %f199;
	add.f32 	%f960, %f958, 0fBF000000;
	mul.f32 	%f202, %f960, %f198;
	abs.f32 	%f203, %f202;
	mul.f32 	%f204, %f202, %f202;
	add.s32 	%r47, %r304, %r277;
	add.f32 	%f961, %f957, 0f3F000000;
	sub.f32 	%f962, %f961, %f1672;
	div.rn.f32 	%f205, %f962, %f334;
	mov.f32 	%f963, 0f3F800000;
	cvt.rzi.f32.f32	%f964, %f963;
	add.f32 	%f965, %f964, %f964;
	mov.f32 	%f966, 0f40000000;
	sub.f32 	%f967, %f966, %f965;
	abs.f32 	%f206, %f967;
	setp.eq.f32	%p155, %f206, 0f3F800000;
	abs.f32 	%f207, %f205;
	setp.lt.f32	%p156, %f207, 0f00800000;
	mul.f32 	%f968, %f207, 0f4B800000;
	selp.f32	%f969, 0fC3170000, 0fC2FE0000, %p156;
	selp.f32	%f970, %f968, %f207, %p156;
	mov.b32 	 %r188, %f970;
	and.b32  	%r189, %r188, 8388607;
	or.b32  	%r190, %r189, 1065353216;
	mov.b32 	 %f971, %r190;
	shr.u32 	%r191, %r188, 23;
	cvt.rn.f32.u32	%f972, %r191;
	add.f32 	%f973, %f969, %f972;
	setp.gt.f32	%p157, %f971, 0f3FB504F3;
	mul.f32 	%f974, %f971, 0f3F000000;
	add.f32 	%f975, %f973, 0f3F800000;
	selp.f32	%f976, %f974, %f971, %p157;
	selp.f32	%f977, %f975, %f973, %p157;
	add.f32 	%f208, %f976, 0fBF800000;
	add.f32 	%f209, %f976, 0f3F800000;
	add.f32 	%f210, %f208, %f208;
	mov.f32 	%f978, 0f3F317200;
	mul.rn.f32 	%f211, %f977, %f978;
	mov.f32 	%f979, 0f35BFBE8E;
	mul.rn.f32 	%f212, %f977, %f979;
	abs.f32 	%f213, %f966;
	setp.gt.f32	%p158, %f213, 0f77F684DF;
	selp.f32	%f214, 0f39800000, 0f40000000, %p158;
	setp.lt.f32	%p159, %f205, 0f00000000;
	and.pred  	%p4, %p159, %p155;
	add.f32 	%f980, %f205, %f205;
	selp.f32	%f215, %f980, 0f00000000, %p155;
	add.f32 	%f981, %f207, %f213;
	mov.b32 	 %r48, %f981;
	setp.gtu.f32	%p160, %f207, 0f7F800000;
	setp.gtu.f32	%p161, %f213, 0f7F800000;
	or.pred  	%p5, %p160, %p161;
	setp.gt.f32	%p162, %f207, 0f3F800000;
	setp.eq.f32	%p163, %f205, 0fBF800000;
	selp.f32	%f982, 0f7F800000, 0f00000000, %p162;
	selp.f32	%f217, 0f3F800000, %f982, %p163;
	add.f32 	%f983, %f957, 0fBF000000;
	sub.f32 	%f984, %f983, %f1672;
	div.rn.f32 	%f219, %f984, %f334;
	abs.f32 	%f220, %f219;
	setp.lt.f32	%p164, %f220, 0f00800000;
	mul.f32 	%f985, %f220, 0f4B800000;
	selp.f32	%f986, 0fC3170000, 0fC2FE0000, %p164;
	selp.f32	%f987, %f985, %f220, %p164;
	mov.b32 	 %r192, %f987;
	and.b32  	%r193, %r192, 8388607;
	or.b32  	%r194, %r193, 1065353216;
	mov.b32 	 %f988, %r194;
	shr.u32 	%r195, %r192, 23;
	cvt.rn.f32.u32	%f989, %r195;
	add.f32 	%f990, %f986, %f989;
	setp.gt.f32	%p165, %f988, 0f3FB504F3;
	mul.f32 	%f991, %f988, 0f3F000000;
	add.f32 	%f992, %f990, 0f3F800000;
	selp.f32	%f993, %f991, %f988, %p165;
	selp.f32	%f994, %f992, %f990, %p165;
	add.f32 	%f221, %f993, 0fBF800000;
	add.f32 	%f222, %f993, 0f3F800000;
	add.f32 	%f223, %f221, %f221;
	mul.rn.f32 	%f224, %f994, %f978;
	mul.rn.f32 	%f225, %f994, %f979;
	setp.lt.f32	%p166, %f219, 0f00000000;
	and.pred  	%p6, %p166, %p155;
	add.f32 	%f995, %f219, %f219;
	selp.f32	%f226, %f995, 0f00000000, %p155;
	add.f32 	%f996, %f220, %f213;
	mov.b32 	 %r49, %f996;
	setp.gtu.f32	%p167, %f220, 0f7F800000;
	or.pred  	%p7, %p167, %p161;
	setp.gt.f32	%p168, %f220, 0f3F800000;
	setp.eq.f32	%p169, %f219, 0fBF800000;
	selp.f32	%f997, 0f7F800000, 0f00000000, %p168;
	selp.f32	%f228, 0f3F800000, %f997, %p169;
	mov.b32 	 %r196, %f202;
	and.b32  	%r50, %r196, -2147483648;
	mov.b32 	 %r197, %f199;
	and.b32  	%r51, %r197, -2147483648;
	mov.u32 	%r303, %r184;

BB12_114:
	mov.u32 	%r52, %r303;
	setp.ltu.f32	%p170, %f200, 0f3F800000;
	@%p170 bra 	BB12_116;
	bra.uni 	BB12_115;

BB12_116:
	mov.f32 	%f1016, 0f3BA0C9F8;
	mov.f32 	%f1017, 0fBA1268FB;
	fma.rn.f32 	%f1018, %f1017, %f201, %f1016;
	mov.f32 	%f1019, 0fBCDABFD4;
	fma.rn.f32 	%f1020, %f1018, %f201, %f1019;
	mov.f32 	%f1021, 0f3DE70331;
	fma.rn.f32 	%f1022, %f1020, %f201, %f1021;
	mov.f32 	%f1023, 0fBEC09330;
	fma.rn.f32 	%f1024, %f1022, %f201, %f1023;
	mov.f32 	%f1025, 0f3F906EBA;
	fma.rn.f32 	%f1026, %f1024, %f201, %f1025;
	mul.f32 	%f1686, %f199, %f1026;
	bra.uni 	BB12_117;

BB12_115:
	setp.ltu.f32	%p171, %f200, 0f407AD445;
	mov.f32 	%f1000, 0f3A03BB71;
	mov.f32 	%f1001, 0fB7B730FB;
	fma.rn.f32 	%f1002, %f1001, %f200, %f1000;
	mov.f32 	%f1003, 0fBBACA3B3;
	fma.rn.f32 	%f1004, %f1002, %f200, %f1003;
	mov.f32 	%f1005, 0f3D0A7445;
	fma.rn.f32 	%f1006, %f1004, %f200, %f1005;
	mov.f32 	%f1007, 0fBE1B3B75;
	fma.rn.f32 	%f1008, %f1006, %f200, %f1007;
	mov.f32 	%f1009, 0fBF6B385A;
	fma.rn.f32 	%f1010, %f1008, %f200, %f1009;
	mov.f32 	%f1011, 0fBFD0316E;
	fma.rn.f32 	%f1012, %f1010, %f200, %f1011;
	mov.f32 	%f1013, 0fBA031CCE;
	fma.rn.f32 	%f999, %f1012, %f200, %f1013;
	// inline asm
	ex2.approx.ftz.f32 %f998,%f999;
	// inline asm
	sub.f32 	%f1015, %f963, %f998;
	mov.b32 	 %r198, %f1015;
	selp.b32	%r199, %r198, 1065353216, %p171;
	or.b32  	%r200, %r199, %r51;
	mov.b32 	 %f1686, %r200;

BB12_117:
	setp.ltu.f32	%p172, %f203, 0f3F800000;
	@%p172 bra 	BB12_119;
	bra.uni 	BB12_118;

BB12_119:
	mov.f32 	%f1045, 0f3BA0C9F8;
	mov.f32 	%f1046, 0fBA1268FB;
	fma.rn.f32 	%f1047, %f1046, %f204, %f1045;
	mov.f32 	%f1048, 0fBCDABFD4;
	fma.rn.f32 	%f1049, %f1047, %f204, %f1048;
	mov.f32 	%f1050, 0f3DE70331;
	fma.rn.f32 	%f1051, %f1049, %f204, %f1050;
	mov.f32 	%f1052, 0fBEC09330;
	fma.rn.f32 	%f1053, %f1051, %f204, %f1052;
	mov.f32 	%f1054, 0f3F906EBA;
	fma.rn.f32 	%f1055, %f1053, %f204, %f1054;
	mul.f32 	%f1687, %f202, %f1055;
	bra.uni 	BB12_120;

BB12_118:
	setp.ltu.f32	%p173, %f203, 0f407AD445;
	mov.f32 	%f1029, 0f3A03BB71;
	mov.f32 	%f1030, 0fB7B730FB;
	fma.rn.f32 	%f1031, %f1030, %f203, %f1029;
	mov.f32 	%f1032, 0fBBACA3B3;
	fma.rn.f32 	%f1033, %f1031, %f203, %f1032;
	mov.f32 	%f1034, 0f3D0A7445;
	fma.rn.f32 	%f1035, %f1033, %f203, %f1034;
	mov.f32 	%f1036, 0fBE1B3B75;
	fma.rn.f32 	%f1037, %f1035, %f203, %f1036;
	mov.f32 	%f1038, 0fBF6B385A;
	fma.rn.f32 	%f1039, %f1037, %f203, %f1038;
	mov.f32 	%f1040, 0fBFD0316E;
	fma.rn.f32 	%f1041, %f1039, %f203, %f1040;
	mov.f32 	%f1042, 0fBA031CCE;
	fma.rn.f32 	%f1028, %f1041, %f203, %f1042;
	// inline asm
	ex2.approx.ftz.f32 %f1027,%f1028;
	// inline asm
	sub.f32 	%f1044, %f963, %f1027;
	mov.b32 	 %r201, %f1044;
	selp.b32	%r202, %r201, 1065353216, %p173;
	or.b32  	%r203, %r202, %r50;
	mov.b32 	 %f1687, %r203;

BB12_120:
	sqrt.rn.f32 	%f1593, %f16;
	sub.f32 	%f1056, %f1686, %f1687;
	mul.f32 	%f237, %f1056, 0f3F000000;
	cvt.rn.f32.s32	%f238, %r52;
	sub.f32 	%f239, %f238, %f1673;
	add.f32 	%f1057, %f239, 0f3F000000;
	mul.f32 	%f240, %f1057, %f1593;
	abs.f32 	%f241, %f240;
	setp.ltu.f32	%p174, %f241, 0f3F800000;
	@%p174 bra 	BB12_122;
	bra.uni 	BB12_121;

BB12_122:
	mul.f32 	%f1076, %f240, %f240;
	mov.f32 	%f1077, 0f3BA0C9F8;
	mov.f32 	%f1078, 0fBA1268FB;
	fma.rn.f32 	%f1079, %f1078, %f1076, %f1077;
	mov.f32 	%f1080, 0fBCDABFD4;
	fma.rn.f32 	%f1081, %f1079, %f1076, %f1080;
	mov.f32 	%f1082, 0f3DE70331;
	fma.rn.f32 	%f1083, %f1081, %f1076, %f1082;
	mov.f32 	%f1084, 0fBEC09330;
	fma.rn.f32 	%f1085, %f1083, %f1076, %f1084;
	mov.f32 	%f1086, 0f3F906EBA;
	fma.rn.f32 	%f1087, %f1085, %f1076, %f1086;
	mul.f32 	%f1688, %f240, %f1087;
	bra.uni 	BB12_123;

BB12_121:
	mov.f32 	%f1060, 0f3A03BB71;
	mov.f32 	%f1061, 0fB7B730FB;
	fma.rn.f32 	%f1062, %f1061, %f241, %f1060;
	mov.f32 	%f1063, 0fBBACA3B3;
	fma.rn.f32 	%f1064, %f1062, %f241, %f1063;
	mov.f32 	%f1065, 0f3D0A7445;
	fma.rn.f32 	%f1066, %f1064, %f241, %f1065;
	mov.f32 	%f1067, 0fBE1B3B75;
	fma.rn.f32 	%f1068, %f1066, %f241, %f1067;
	mov.f32 	%f1069, 0fBF6B385A;
	fma.rn.f32 	%f1070, %f1068, %f241, %f1069;
	mov.f32 	%f1071, 0fBFD0316E;
	fma.rn.f32 	%f1072, %f1070, %f241, %f1071;
	mov.f32 	%f1073, 0fBA031CCE;
	fma.rn.f32 	%f1059, %f1072, %f241, %f1073;
	// inline asm
	ex2.approx.ftz.f32 %f1058,%f1059;
	// inline asm
	sub.f32 	%f1075, %f963, %f1058;
	mov.b32 	 %r204, %f1075;
	setp.ltu.f32	%p175, %f241, 0f407AD445;
	selp.b32	%r205, %r204, 1065353216, %p175;
	mov.b32 	 %r206, %f240;
	and.b32  	%r207, %r206, -2147483648;
	or.b32  	%r208, %r205, %r207;
	mov.b32 	 %f1688, %r208;

BB12_123:
	sqrt.rn.f32 	%f1594, %f16;
	add.f32 	%f1088, %f239, 0fBF000000;
	mul.f32 	%f245, %f1088, %f1594;
	abs.f32 	%f246, %f245;
	setp.ltu.f32	%p176, %f246, 0f3F800000;
	@%p176 bra 	BB12_125;
	bra.uni 	BB12_124;

BB12_125:
	mul.f32 	%f1107, %f245, %f245;
	mov.f32 	%f1108, 0f3BA0C9F8;
	mov.f32 	%f1109, 0fBA1268FB;
	fma.rn.f32 	%f1110, %f1109, %f1107, %f1108;
	mov.f32 	%f1111, 0fBCDABFD4;
	fma.rn.f32 	%f1112, %f1110, %f1107, %f1111;
	mov.f32 	%f1113, 0f3DE70331;
	fma.rn.f32 	%f1114, %f1112, %f1107, %f1113;
	mov.f32 	%f1115, 0fBEC09330;
	fma.rn.f32 	%f1116, %f1114, %f1107, %f1115;
	mov.f32 	%f1117, 0f3F906EBA;
	fma.rn.f32 	%f1118, %f1116, %f1107, %f1117;
	mul.f32 	%f1689, %f245, %f1118;
	bra.uni 	BB12_126;

BB12_124:
	mov.f32 	%f1091, 0f3A03BB71;
	mov.f32 	%f1092, 0fB7B730FB;
	fma.rn.f32 	%f1093, %f1092, %f246, %f1091;
	mov.f32 	%f1094, 0fBBACA3B3;
	fma.rn.f32 	%f1095, %f1093, %f246, %f1094;
	mov.f32 	%f1096, 0f3D0A7445;
	fma.rn.f32 	%f1097, %f1095, %f246, %f1096;
	mov.f32 	%f1098, 0fBE1B3B75;
	fma.rn.f32 	%f1099, %f1097, %f246, %f1098;
	mov.f32 	%f1100, 0fBF6B385A;
	fma.rn.f32 	%f1101, %f1099, %f246, %f1100;
	mov.f32 	%f1102, 0fBFD0316E;
	fma.rn.f32 	%f1103, %f1101, %f246, %f1102;
	mov.f32 	%f1104, 0fBA031CCE;
	fma.rn.f32 	%f1090, %f1103, %f246, %f1104;
	// inline asm
	ex2.approx.ftz.f32 %f1089,%f1090;
	// inline asm
	sub.f32 	%f1106, %f963, %f1089;
	mov.b32 	 %r209, %f1106;
	setp.ltu.f32	%p177, %f246, 0f407AD445;
	selp.b32	%r210, %r209, 1065353216, %p177;
	mov.b32 	 %r211, %f245;
	and.b32  	%r212, %r211, -2147483648;
	or.b32  	%r213, %r210, %r212;
	mov.b32 	 %f1689, %r213;

BB12_126:
	add.u64 	%rd145, %SP, 100;
	cvta.to.local.u64 	%rd144, %rd145;
	sub.f32 	%f1123, %f1688, %f1689;
	mul.f32 	%f250, %f1123, 0f3F000000;
	mul.f32 	%f1124, %f237, %f1674;
	fma.rn.f32 	%f251, %f250, %f1124, %f1681;
	mad.lo.s32 	%r214, %r52, %r86, %r47;
	mul.wide.s32 	%rd82, %r214, 4;
	add.s64 	%rd83, %rd144, %rd82;
	ld.local.f32 	%f252, [%rd83];
	// inline asm
	rcp.approx.ftz.f32 %f1119,%f209;
	// inline asm
	mul.f32 	%f1125, %f1119, %f210;
	mul.f32 	%f1126, %f1125, %f1125;
	mov.f32 	%f1127, 0f3C4CAF63;
	mov.f32 	%f1128, 0f3B18F0FE;
	fma.rn.f32 	%f1129, %f1128, %f1126, %f1127;
	mov.f32 	%f1130, 0f3DAAAABD;
	fma.rn.f32 	%f1131, %f1129, %f1126, %f1130;
	mul.rn.f32 	%f1132, %f1131, %f1126;
	mul.rn.f32 	%f1133, %f1132, %f1125;
	sub.f32 	%f1134, %f208, %f1125;
	neg.f32 	%f1135, %f1125;
	add.f32 	%f1136, %f1134, %f1134;
	fma.rn.f32 	%f1137, %f1135, %f208, %f1136;
	mul.rn.f32 	%f1138, %f1119, %f1137;
	add.f32 	%f1139, %f1133, %f1125;
	sub.f32 	%f1140, %f1125, %f1139;
	add.f32 	%f1141, %f1133, %f1140;
	add.f32 	%f1142, %f1138, %f1141;
	add.f32 	%f1143, %f1139, %f1142;
	sub.f32 	%f1144, %f1139, %f1143;
	add.f32 	%f1145, %f1142, %f1144;
	add.f32 	%f1146, %f211, %f1143;
	sub.f32 	%f1147, %f211, %f1146;
	add.f32 	%f1148, %f1143, %f1147;
	add.f32 	%f1149, %f1145, %f1148;
	add.f32 	%f1150, %f212, %f1149;
	add.f32 	%f1151, %f1146, %f1150;
	sub.f32 	%f1152, %f1146, %f1151;
	add.f32 	%f1153, %f1150, %f1152;
	mul.rn.f32 	%f1154, %f214, %f1151;
	neg.f32 	%f1155, %f1154;
	fma.rn.f32 	%f1156, %f214, %f1151, %f1155;
	fma.rn.f32 	%f1157, %f214, %f1153, %f1156;
	mov.f32 	%f1158, 0f00000000;
	fma.rn.f32 	%f1159, %f1158, %f1151, %f1157;
	add.rn.f32 	%f1160, %f1154, %f1159;
	neg.f32 	%f1161, %f1160;
	add.rn.f32 	%f1162, %f1154, %f1161;
	add.rn.f32 	%f1163, %f1162, %f1159;
	mov.b32 	 %r215, %f1160;
	setp.eq.s32	%p178, %r215, 1118925336;
	add.s32 	%r216, %r215, -1;
	mov.b32 	 %f1164, %r216;
	add.f32 	%f1165, %f1163, 0f37000000;
	selp.f32	%f1166, %f1164, %f1160, %p178;
	selp.f32	%f253, %f1165, %f1163, %p178;
	mul.f32 	%f1167, %f1166, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1168, %f1167;
	mov.f32 	%f1169, 0fBF317200;
	fma.rn.f32 	%f1170, %f1168, %f1169, %f1166;
	mov.f32 	%f1171, 0fB5BFBE8E;
	fma.rn.f32 	%f1172, %f1168, %f1171, %f1170;
	mul.f32 	%f1122, %f1172, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1121,%f1122;
	// inline asm
	add.f32 	%f1173, %f1168, 0f00000000;
	ex2.approx.f32 	%f1174, %f1173;
	mul.f32 	%f1175, %f1121, %f1174;
	setp.lt.f32	%p179, %f1166, 0fC2D20000;
	selp.f32	%f1176, 0f00000000, %f1175, %p179;
	setp.gt.f32	%p180, %f1166, 0f42D20000;
	selp.f32	%f1690, 0f7F800000, %f1176, %p180;
	setp.eq.f32	%p181, %f1690, 0f7F800000;
	@%p181 bra 	BB12_128;

	fma.rn.f32 	%f1690, %f1690, %f253, %f1690;

BB12_128:
	mov.b32 	 %r217, %f1690;
	xor.b32  	%r218, %r217, -2147483648;
	mov.b32 	 %f1177, %r218;
	selp.f32	%f257, %f1177, %f1690, %p4;
	setp.eq.f32	%p182, %f205, 0f00000000;
	setp.geu.f32	%p183, %f205, 0f00000000;
	selp.f32	%f1691, %f215, %f257, %p182;
	@%p183 bra 	BB12_130;

	cvt.rzi.f32.f32	%f1179, %f966;
	setp.neu.f32	%p184, %f1179, 0f40000000;
	selp.f32	%f1691, 0f7FFFFFFF, %f257, %p184;

BB12_130:
	add.f32 	%f1595, %f205, 0f40000000;
	setp.lt.s32	%p185, %r48, 2139095040;
	or.pred  	%p186, %p185, %p5;
	selp.f32	%f1692, %f1691, %f1595, %p185;
	@%p186 bra 	BB12_132;

	selp.f32	%f1597, 0fFF800000, 0f7F800000, %p4;
	abs.f32 	%f1596, %f205;
	setp.eq.f32	%p187, %f213, 0f7F800000;
	setp.neu.f32	%p188, %f1596, 0f7F800000;
	or.pred  	%p189, %p187, %p188;
	selp.f32	%f1180, %f217, %f1691, %p187;
	selp.f32	%f1692, %f1180, %f1597, %p189;

BB12_132:
	mov.f32 	%f1601, 0f00000000;
	mov.f32 	%f1600, 0f3DAAAABD;
	mov.f32 	%f1599, 0f3C4CAF63;
	mov.f32 	%f1598, 0f3B18F0FE;
	mul.f32 	%f1187, %f1692, 0fBF000000;
	setp.eq.f32	%p190, %f205, 0f3F800000;
	selp.f32	%f1188, 0fBF000000, %f1187, %p190;
	mul.f32 	%f1189, %f1188, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1190, %f1189;
	fma.rn.f32 	%f1192, %f1190, %f1169, %f1188;
	fma.rn.f32 	%f1194, %f1190, %f1171, %f1192;
	mul.f32 	%f1182, %f1194, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1181,%f1182;
	// inline asm
	add.f32 	%f1195, %f1190, 0f00000000;
	ex2.approx.f32 	%f1196, %f1195;
	mul.f32 	%f1197, %f1181, %f1196;
	setp.lt.f32	%p191, %f1188, 0fC2D20000;
	selp.f32	%f1198, 0f00000000, %f1197, %p191;
	setp.gt.f32	%p192, %f1188, 0f42D20000;
	selp.f32	%f264, 0f7F800000, %f1198, %p192;
	// inline asm
	rcp.approx.ftz.f32 %f1183,%f222;
	// inline asm
	mul.f32 	%f1199, %f1183, %f223;
	mul.f32 	%f1200, %f1199, %f1199;
	fma.rn.f32 	%f1203, %f1598, %f1200, %f1599;
	fma.rn.f32 	%f1205, %f1203, %f1200, %f1600;
	mul.rn.f32 	%f1206, %f1205, %f1200;
	mul.rn.f32 	%f1207, %f1206, %f1199;
	sub.f32 	%f1208, %f221, %f1199;
	neg.f32 	%f1209, %f1199;
	add.f32 	%f1210, %f1208, %f1208;
	fma.rn.f32 	%f1211, %f1209, %f221, %f1210;
	mul.rn.f32 	%f1212, %f1183, %f1211;
	add.f32 	%f1213, %f1207, %f1199;
	sub.f32 	%f1214, %f1199, %f1213;
	add.f32 	%f1215, %f1207, %f1214;
	add.f32 	%f1216, %f1212, %f1215;
	add.f32 	%f1217, %f1213, %f1216;
	sub.f32 	%f1218, %f1213, %f1217;
	add.f32 	%f1219, %f1216, %f1218;
	add.f32 	%f1220, %f224, %f1217;
	sub.f32 	%f1221, %f224, %f1220;
	add.f32 	%f1222, %f1217, %f1221;
	add.f32 	%f1223, %f1219, %f1222;
	add.f32 	%f1224, %f225, %f1223;
	add.f32 	%f1225, %f1220, %f1224;
	sub.f32 	%f1226, %f1220, %f1225;
	add.f32 	%f1227, %f1224, %f1226;
	mul.rn.f32 	%f1228, %f214, %f1225;
	neg.f32 	%f1229, %f1228;
	fma.rn.f32 	%f1230, %f214, %f1225, %f1229;
	fma.rn.f32 	%f1231, %f214, %f1227, %f1230;
	fma.rn.f32 	%f1233, %f1601, %f1225, %f1231;
	add.rn.f32 	%f1234, %f1228, %f1233;
	neg.f32 	%f1235, %f1234;
	add.rn.f32 	%f1236, %f1228, %f1235;
	add.rn.f32 	%f1237, %f1236, %f1233;
	mov.b32 	 %r219, %f1234;
	setp.eq.s32	%p193, %r219, 1118925336;
	add.s32 	%r220, %r219, -1;
	mov.b32 	 %f1238, %r220;
	add.f32 	%f1239, %f1237, 0f37000000;
	selp.f32	%f1240, %f1238, %f1234, %p193;
	selp.f32	%f265, %f1239, %f1237, %p193;
	mul.f32 	%f1241, %f1240, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1242, %f1241;
	fma.rn.f32 	%f1243, %f1242, %f1169, %f1240;
	fma.rn.f32 	%f1244, %f1242, %f1171, %f1243;
	mul.f32 	%f1186, %f1244, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1185,%f1186;
	// inline asm
	add.f32 	%f1245, %f1242, 0f00000000;
	ex2.approx.f32 	%f1246, %f1245;
	mul.f32 	%f1247, %f1185, %f1246;
	setp.lt.f32	%p194, %f1240, 0fC2D20000;
	selp.f32	%f1248, 0f00000000, %f1247, %p194;
	setp.gt.f32	%p195, %f1240, 0f42D20000;
	selp.f32	%f1693, 0f7F800000, %f1248, %p195;
	setp.eq.f32	%p196, %f1693, 0f7F800000;
	@%p196 bra 	BB12_134;

	fma.rn.f32 	%f1693, %f1693, %f265, %f1693;

BB12_134:
	mov.b32 	 %r221, %f1693;
	xor.b32  	%r222, %r221, -2147483648;
	mov.b32 	 %f1249, %r222;
	selp.f32	%f269, %f1249, %f1693, %p6;
	setp.eq.f32	%p197, %f219, 0f00000000;
	setp.geu.f32	%p198, %f219, 0f00000000;
	selp.f32	%f1694, %f226, %f269, %p197;
	@%p198 bra 	BB12_136;

	cvt.rzi.f32.f32	%f1251, %f966;
	setp.neu.f32	%p199, %f1251, 0f40000000;
	selp.f32	%f1694, 0f7FFFFFFF, %f269, %p199;

BB12_136:
	add.f32 	%f1602, %f219, 0f40000000;
	setp.lt.s32	%p200, %r49, 2139095040;
	or.pred  	%p201, %p200, %p7;
	selp.f32	%f1695, %f1694, %f1602, %p200;
	@%p201 bra 	BB12_138;

	selp.f32	%f1604, 0fFF800000, 0f7F800000, %p6;
	abs.f32 	%f1603, %f219;
	setp.eq.f32	%p202, %f213, 0f7F800000;
	setp.neu.f32	%p203, %f1603, 0f7F800000;
	or.pred  	%p204, %p202, %p203;
	selp.f32	%f1252, %f228, %f1694, %p202;
	selp.f32	%f1695, %f1252, %f1604, %p204;

BB12_138:
	mov.f32 	%f1611, 0f35BFBE8E;
	mov.f32 	%f1610, 0f3F317200;
	cvt.rn.f32.s32	%f1609, %r52;
	mov.f32 	%f1608, 0f00000000;
	mov.f32 	%f1607, 0f3DAAAABD;
	mov.f32 	%f1606, 0f3C4CAF63;
	mov.f32 	%f1605, 0f3B18F0FE;
	mul.f32 	%f1259, %f1695, 0fBF000000;
	setp.eq.f32	%p205, %f219, 0f3F800000;
	selp.f32	%f1260, 0fBF000000, %f1259, %p205;
	mul.f32 	%f1261, %f1260, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1262, %f1261;
	fma.rn.f32 	%f1264, %f1262, %f1169, %f1260;
	fma.rn.f32 	%f1266, %f1262, %f1171, %f1264;
	mul.f32 	%f1254, %f1266, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1253,%f1254;
	// inline asm
	add.f32 	%f1267, %f1262, 0f00000000;
	ex2.approx.f32 	%f1268, %f1267;
	mul.f32 	%f1269, %f1253, %f1268;
	setp.lt.f32	%p206, %f1260, 0fC2D20000;
	selp.f32	%f1270, 0f00000000, %f1269, %p206;
	setp.gt.f32	%p207, %f1260, 0f42D20000;
	selp.f32	%f1271, 0f7F800000, %f1270, %p207;
	sub.f32 	%f1272, %f264, %f1271;
	mul.f32 	%f1273, %f196, %f1272;
	mul.f32 	%f1274, %f250, %f1273;
	st.local.f32 	[%rd5], %f1274;
	add.f32 	%f1275, %f1609, 0f3F000000;
	sub.f32 	%f1276, %f1275, %f1673;
	div.rn.f32 	%f276, %f1276, %f334;
	abs.f32 	%f277, %f276;
	setp.lt.f32	%p208, %f277, 0f00800000;
	mul.f32 	%f1277, %f277, 0f4B800000;
	selp.f32	%f1278, 0fC3170000, 0fC2FE0000, %p208;
	selp.f32	%f1279, %f1277, %f277, %p208;
	mov.b32 	 %r223, %f1279;
	and.b32  	%r224, %r223, 8388607;
	or.b32  	%r225, %r224, 1065353216;
	mov.b32 	 %f1280, %r225;
	shr.u32 	%r226, %r223, 23;
	cvt.rn.f32.u32	%f1281, %r226;
	add.f32 	%f1282, %f1278, %f1281;
	setp.gt.f32	%p209, %f1280, 0f3FB504F3;
	mul.f32 	%f1283, %f1280, 0f3F000000;
	add.f32 	%f1284, %f1282, 0f3F800000;
	selp.f32	%f1285, %f1283, %f1280, %p209;
	selp.f32	%f1286, %f1284, %f1282, %p209;
	add.f32 	%f1287, %f1285, 0fBF800000;
	add.f32 	%f1256, %f1285, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1255,%f1256;
	// inline asm
	add.f32 	%f1288, %f1287, %f1287;
	mul.f32 	%f1289, %f1255, %f1288;
	mul.f32 	%f1290, %f1289, %f1289;
	fma.rn.f32 	%f1293, %f1605, %f1290, %f1606;
	fma.rn.f32 	%f1295, %f1293, %f1290, %f1607;
	mul.rn.f32 	%f1296, %f1295, %f1290;
	mul.rn.f32 	%f1297, %f1296, %f1289;
	sub.f32 	%f1298, %f1287, %f1289;
	neg.f32 	%f1299, %f1289;
	add.f32 	%f1300, %f1298, %f1298;
	fma.rn.f32 	%f1301, %f1299, %f1287, %f1300;
	mul.rn.f32 	%f1302, %f1255, %f1301;
	add.f32 	%f1303, %f1297, %f1289;
	sub.f32 	%f1304, %f1289, %f1303;
	add.f32 	%f1305, %f1297, %f1304;
	add.f32 	%f1306, %f1302, %f1305;
	add.f32 	%f1307, %f1303, %f1306;
	sub.f32 	%f1308, %f1303, %f1307;
	add.f32 	%f1309, %f1306, %f1308;
	mul.rn.f32 	%f1311, %f1286, %f1610;
	mul.rn.f32 	%f1313, %f1286, %f1611;
	add.f32 	%f1314, %f1311, %f1307;
	sub.f32 	%f1315, %f1311, %f1314;
	add.f32 	%f1316, %f1307, %f1315;
	add.f32 	%f1317, %f1309, %f1316;
	add.f32 	%f1318, %f1313, %f1317;
	add.f32 	%f1319, %f1314, %f1318;
	sub.f32 	%f1320, %f1314, %f1319;
	add.f32 	%f1321, %f1318, %f1320;
	mul.rn.f32 	%f1322, %f214, %f1319;
	neg.f32 	%f1323, %f1322;
	fma.rn.f32 	%f1324, %f214, %f1319, %f1323;
	fma.rn.f32 	%f1325, %f214, %f1321, %f1324;
	fma.rn.f32 	%f1327, %f1608, %f1319, %f1325;
	add.rn.f32 	%f1328, %f1322, %f1327;
	neg.f32 	%f1329, %f1328;
	add.rn.f32 	%f1330, %f1322, %f1329;
	add.rn.f32 	%f1331, %f1330, %f1327;
	mov.b32 	 %r227, %f1328;
	setp.eq.s32	%p210, %r227, 1118925336;
	add.s32 	%r228, %r227, -1;
	mov.b32 	 %f1332, %r228;
	add.f32 	%f1333, %f1331, 0f37000000;
	selp.f32	%f1334, %f1332, %f1328, %p210;
	selp.f32	%f278, %f1333, %f1331, %p210;
	mul.f32 	%f1335, %f1334, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1336, %f1335;
	fma.rn.f32 	%f1337, %f1336, %f1169, %f1334;
	fma.rn.f32 	%f1338, %f1336, %f1171, %f1337;
	mul.f32 	%f1258, %f1338, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1257,%f1258;
	// inline asm
	add.f32 	%f1339, %f1336, 0f00000000;
	ex2.approx.f32 	%f1340, %f1339;
	mul.f32 	%f1341, %f1257, %f1340;
	setp.lt.f32	%p211, %f1334, 0fC2D20000;
	selp.f32	%f1342, 0f00000000, %f1341, %p211;
	setp.gt.f32	%p212, %f1334, 0f42D20000;
	selp.f32	%f1696, 0f7F800000, %f1342, %p212;
	setp.eq.f32	%p213, %f1696, 0f7F800000;
	@%p213 bra 	BB12_140;

	fma.rn.f32 	%f1696, %f1696, %f278, %f1696;

BB12_140:
	setp.lt.f32	%p214, %f276, 0f00000000;
	and.pred  	%p8, %p214, %p155;
	mov.b32 	 %r229, %f1696;
	xor.b32  	%r230, %r229, -2147483648;
	mov.b32 	 %f1343, %r230;
	selp.f32	%f1697, %f1343, %f1696, %p8;
	setp.eq.f32	%p216, %f276, 0f00000000;
	@%p216 bra 	BB12_143;
	bra.uni 	BB12_141;

BB12_143:
	add.f32 	%f1346, %f276, %f276;
	selp.f32	%f1697, %f1346, 0f00000000, %p155;
	bra.uni 	BB12_144;

BB12_141:
	setp.geu.f32	%p217, %f276, 0f00000000;
	@%p217 bra 	BB12_144;

	cvt.rzi.f32.f32	%f1345, %f966;
	setp.neu.f32	%p218, %f1345, 0f40000000;
	selp.f32	%f1697, 0f7FFFFFFF, %f1697, %p218;

BB12_144:
	add.f32 	%f1347, %f277, %f213;
	mov.b32 	 %r231, %f1347;
	setp.lt.s32	%p220, %r231, 2139095040;
	@%p220 bra 	BB12_151;

	setp.gtu.f32	%p222, %f277, 0f7F800000;
	or.pred  	%p223, %p222, %p161;
	@%p223 bra 	BB12_150;
	bra.uni 	BB12_146;

BB12_150:
	add.f32 	%f1697, %f276, 0f40000000;
	bra.uni 	BB12_151;

BB12_146:
	setp.eq.f32	%p224, %f213, 0f7F800000;
	@%p224 bra 	BB12_149;
	bra.uni 	BB12_147;

BB12_149:
	setp.gt.f32	%p226, %f277, 0f3F800000;
	selp.f32	%f1348, 0f7F800000, 0f00000000, %p226;
	setp.eq.f32	%p227, %f276, 0fBF800000;
	selp.f32	%f1697, 0f3F800000, %f1348, %p227;
	bra.uni 	BB12_151;

BB12_147:
	setp.neu.f32	%p225, %f277, 0f7F800000;
	@%p225 bra 	BB12_151;

	selp.f32	%f1697, 0fFF800000, 0f7F800000, %p8;

BB12_151:
	mov.f32 	%f1592, 0f35BFBE8E;
	mov.f32 	%f1591, 0f3F317200;
	cvt.rn.f32.s32	%f1590, %r52;
	mov.f32 	%f1589, 0f00000000;
	mov.f32 	%f1588, 0f3DAAAABD;
	mov.f32 	%f1587, 0f3C4CAF63;
	mov.f32 	%f1586, 0f3B18F0FE;
	mul.f32 	%f1355, %f1697, 0fBF000000;
	setp.eq.f32	%p228, %f276, 0f3F800000;
	selp.f32	%f1356, 0fBF000000, %f1355, %p228;
	mul.f32 	%f1357, %f1356, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1358, %f1357;
	fma.rn.f32 	%f1360, %f1358, %f1169, %f1356;
	fma.rn.f32 	%f1362, %f1358, %f1171, %f1360;
	mul.f32 	%f1350, %f1362, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1349,%f1350;
	// inline asm
	add.f32 	%f1363, %f1358, 0f00000000;
	ex2.approx.f32 	%f1364, %f1363;
	mul.f32 	%f1365, %f1349, %f1364;
	setp.lt.f32	%p229, %f1356, 0fC2D20000;
	selp.f32	%f1366, 0f00000000, %f1365, %p229;
	setp.gt.f32	%p230, %f1356, 0f42D20000;
	selp.f32	%f290, 0f7F800000, %f1366, %p230;
	add.f32 	%f1367, %f1590, 0fBF000000;
	sub.f32 	%f1368, %f1367, %f1673;
	div.rn.f32 	%f291, %f1368, %f334;
	abs.f32 	%f292, %f291;
	setp.lt.f32	%p231, %f292, 0f00800000;
	mul.f32 	%f1369, %f292, 0f4B800000;
	selp.f32	%f1370, 0fC3170000, 0fC2FE0000, %p231;
	selp.f32	%f1371, %f1369, %f292, %p231;
	mov.b32 	 %r232, %f1371;
	and.b32  	%r233, %r232, 8388607;
	or.b32  	%r234, %r233, 1065353216;
	mov.b32 	 %f1372, %r234;
	shr.u32 	%r235, %r232, 23;
	cvt.rn.f32.u32	%f1373, %r235;
	add.f32 	%f1374, %f1370, %f1373;
	setp.gt.f32	%p232, %f1372, 0f3FB504F3;
	mul.f32 	%f1375, %f1372, 0f3F000000;
	add.f32 	%f1376, %f1374, 0f3F800000;
	selp.f32	%f1377, %f1375, %f1372, %p232;
	selp.f32	%f1378, %f1376, %f1374, %p232;
	add.f32 	%f1379, %f1377, 0fBF800000;
	add.f32 	%f1352, %f1377, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1351,%f1352;
	// inline asm
	add.f32 	%f1380, %f1379, %f1379;
	mul.f32 	%f1381, %f1351, %f1380;
	mul.f32 	%f1382, %f1381, %f1381;
	fma.rn.f32 	%f1385, %f1586, %f1382, %f1587;
	fma.rn.f32 	%f1387, %f1385, %f1382, %f1588;
	mul.rn.f32 	%f1388, %f1387, %f1382;
	mul.rn.f32 	%f1389, %f1388, %f1381;
	sub.f32 	%f1390, %f1379, %f1381;
	neg.f32 	%f1391, %f1381;
	add.f32 	%f1392, %f1390, %f1390;
	fma.rn.f32 	%f1393, %f1391, %f1379, %f1392;
	mul.rn.f32 	%f1394, %f1351, %f1393;
	add.f32 	%f1395, %f1389, %f1381;
	sub.f32 	%f1396, %f1381, %f1395;
	add.f32 	%f1397, %f1389, %f1396;
	add.f32 	%f1398, %f1394, %f1397;
	add.f32 	%f1399, %f1395, %f1398;
	sub.f32 	%f1400, %f1395, %f1399;
	add.f32 	%f1401, %f1398, %f1400;
	mul.rn.f32 	%f1403, %f1378, %f1591;
	mul.rn.f32 	%f1405, %f1378, %f1592;
	add.f32 	%f1406, %f1403, %f1399;
	sub.f32 	%f1407, %f1403, %f1406;
	add.f32 	%f1408, %f1399, %f1407;
	add.f32 	%f1409, %f1401, %f1408;
	add.f32 	%f1410, %f1405, %f1409;
	add.f32 	%f1411, %f1406, %f1410;
	sub.f32 	%f1412, %f1406, %f1411;
	add.f32 	%f1413, %f1410, %f1412;
	mul.rn.f32 	%f1414, %f214, %f1411;
	neg.f32 	%f1415, %f1414;
	fma.rn.f32 	%f1416, %f214, %f1411, %f1415;
	fma.rn.f32 	%f1417, %f214, %f1413, %f1416;
	fma.rn.f32 	%f1419, %f1589, %f1411, %f1417;
	add.rn.f32 	%f1420, %f1414, %f1419;
	neg.f32 	%f1421, %f1420;
	add.rn.f32 	%f1422, %f1414, %f1421;
	add.rn.f32 	%f1423, %f1422, %f1419;
	mov.b32 	 %r236, %f1420;
	setp.eq.s32	%p233, %r236, 1118925336;
	add.s32 	%r237, %r236, -1;
	mov.b32 	 %f1424, %r237;
	add.f32 	%f1425, %f1423, 0f37000000;
	selp.f32	%f1426, %f1424, %f1420, %p233;
	selp.f32	%f293, %f1425, %f1423, %p233;
	mul.f32 	%f1427, %f1426, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1428, %f1427;
	fma.rn.f32 	%f1429, %f1428, %f1169, %f1426;
	fma.rn.f32 	%f1430, %f1428, %f1171, %f1429;
	mul.f32 	%f1354, %f1430, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1353,%f1354;
	// inline asm
	add.f32 	%f1431, %f1428, 0f00000000;
	ex2.approx.f32 	%f1432, %f1431;
	mul.f32 	%f1433, %f1353, %f1432;
	setp.lt.f32	%p234, %f1426, 0fC2D20000;
	selp.f32	%f1434, 0f00000000, %f1433, %p234;
	setp.gt.f32	%p235, %f1426, 0f42D20000;
	selp.f32	%f1698, 0f7F800000, %f1434, %p235;
	setp.eq.f32	%p236, %f1698, 0f7F800000;
	@%p236 bra 	BB12_153;

	fma.rn.f32 	%f1698, %f1698, %f293, %f1698;

BB12_153:
	setp.lt.f32	%p237, %f291, 0f00000000;
	and.pred  	%p9, %p237, %p155;
	mov.b32 	 %r238, %f1698;
	xor.b32  	%r239, %r238, -2147483648;
	mov.b32 	 %f1435, %r239;
	selp.f32	%f1699, %f1435, %f1698, %p9;
	setp.eq.f32	%p239, %f291, 0f00000000;
	@%p239 bra 	BB12_156;
	bra.uni 	BB12_154;

BB12_156:
	add.f32 	%f1438, %f291, %f291;
	selp.f32	%f1699, %f1438, 0f00000000, %p155;
	bra.uni 	BB12_157;

BB12_154:
	setp.geu.f32	%p240, %f291, 0f00000000;
	@%p240 bra 	BB12_157;

	cvt.rzi.f32.f32	%f1437, %f966;
	setp.neu.f32	%p241, %f1437, 0f40000000;
	selp.f32	%f1699, 0f7FFFFFFF, %f1699, %p241;

BB12_157:
	add.f32 	%f1439, %f292, %f213;
	mov.b32 	 %r240, %f1439;
	setp.lt.s32	%p243, %r240, 2139095040;
	@%p243 bra 	BB12_164;

	setp.gtu.f32	%p245, %f292, 0f7F800000;
	or.pred  	%p246, %p245, %p161;
	@%p246 bra 	BB12_163;
	bra.uni 	BB12_159;

BB12_163:
	add.f32 	%f1699, %f291, 0f40000000;
	bra.uni 	BB12_164;

BB12_159:
	setp.eq.f32	%p247, %f213, 0f7F800000;
	@%p247 bra 	BB12_162;
	bra.uni 	BB12_160;

BB12_162:
	setp.gt.f32	%p249, %f292, 0f3F800000;
	selp.f32	%f1440, 0f7F800000, 0f00000000, %p249;
	setp.eq.f32	%p250, %f291, 0fBF800000;
	selp.f32	%f1699, 0f3F800000, %f1440, %p250;
	bra.uni 	BB12_164;

BB12_160:
	setp.neu.f32	%p248, %f292, 0f7F800000;
	@%p248 bra 	BB12_164;

	selp.f32	%f1699, 0fFF800000, 0f7F800000, %p9;

BB12_164:
	mul.f32 	%f1443, %f1699, 0fBF000000;
	setp.eq.f32	%p251, %f291, 0f3F800000;
	selp.f32	%f1444, 0fBF000000, %f1443, %p251;
	mul.f32 	%f1445, %f1444, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1446, %f1445;
	fma.rn.f32 	%f1448, %f1446, %f1169, %f1444;
	fma.rn.f32 	%f1450, %f1446, %f1171, %f1448;
	mul.f32 	%f1442, %f1450, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1441,%f1442;
	// inline asm
	add.f32 	%f1451, %f1446, 0f00000000;
	ex2.approx.f32 	%f1452, %f1451;
	mul.f32 	%f1453, %f1441, %f1452;
	setp.lt.f32	%p252, %f1444, 0fC2D20000;
	selp.f32	%f1454, 0f00000000, %f1453, %p252;
	setp.gt.f32	%p253, %f1444, 0f42D20000;
	selp.f32	%f1455, 0f7F800000, %f1454, %p253;
	sub.f32 	%f1456, %f290, %f1455;
	mul.f32 	%f1457, %f196, %f1456;
	mul.f32 	%f1458, %f237, %f1457;
	st.local.f32 	[%rd5+4], %f1458;
	mul.f32 	%f1459, %f237, %f250;
	st.local.f32 	[%rd5+8], %f1459;
	mov.u32 	%r242, 1065353216;
	st.local.u32 	[%rd5+12], %r242;
	mov.u32 	%r307, 0;

BB12_165:
	mov.u32 	%r305, %r307;
	mov.u32 	%r53, %r305;
	setp.gt.s32	%p254, %r53, 3;
	@%p254 bra 	BB12_168;

	mul.wide.s32 	%rd84, %r53, 4;
	add.s64 	%rd85, %rd5, %rd84;
	ld.local.f32 	%f305, [%rd85];
	shl.b32 	%r54, %r53, 2;
	mov.f32 	%f1700, %f305;
	mov.u32 	%r306, %r53;
	bra.uni 	BB12_167;

BB12_210:
	mul.wide.s32 	%rd135, %r56, 4;
	add.s64 	%rd136, %rd5, %rd135;
	ld.local.f32 	%f331, [%rd136];
	mov.f32 	%f1700, %f331;
	mov.u32 	%r306, %r56;

BB12_167:
	mov.u32 	%r55, %r306;
	mov.f32 	%f306, %f1700;
	mul.f32 	%f1460, %f306, %f305;
	div.rn.f32 	%f1461, %f1460, %f251;
	add.s32 	%r243, %r55, %r54;
	mul.wide.s32 	%rd86, %r243, 4;
	add.s64 	%rd87, %rd3, %rd86;
	ld.local.f32 	%f1462, [%rd87];
	add.f32 	%f1463, %f1461, %f1462;
	st.local.f32 	[%rd87], %f1463;
	shl.b32 	%r244, %r55, 2;
	add.s32 	%r245, %r244, %r53;
	mul.wide.s32 	%rd88, %r245, 4;
	add.s64 	%rd89, %rd3, %rd88;
	st.local.f32 	[%rd89], %f1463;
	add.s32 	%r56, %r55, 1;
	setp.lt.s32	%p255, %r56, 4;
	@%p255 bra 	BB12_210;

BB12_168:
	add.s32 	%r307, %r53, 1;
	setp.lt.s32	%p256, %r307, 4;
	@%p256 bra 	BB12_165;

	setp.leu.f32	%p257, %f251, 0f00000000;
	@%p257 bra 	BB12_179;

	setp.gt.f32	%p258, %f252, 0f00000000;
	@%p258 bra 	BB12_172;
	bra.uni 	BB12_171;

BB12_172:
	setp.lt.f32	%p259, %f251, 0f7F800000;
	@%p259 bra 	BB12_174;
	bra.uni 	BB12_173;

BB12_174:
	setp.lt.f32	%p260, %f251, 0f00800000;
	mul.f32 	%f1466, %f251, 0f4B800000;
	selp.f32	%f1467, %f1466, %f251, %p260;
	selp.f32	%f1468, 0fC3170000, 0fC2FE0000, %p260;
	mov.b32 	 %r246, %f1467;
	and.b32  	%r247, %r246, 8388607;
	or.b32  	%r248, %r247, 1065353216;
	mov.b32 	 %f1469, %r248;
	shr.u32 	%r249, %r246, 23;
	cvt.rn.f32.u32	%f1470, %r249;
	add.f32 	%f1471, %f1468, %f1470;
	setp.gt.f32	%p261, %f1469, 0f3FAE147B;
	mul.f32 	%f1472, %f1469, 0f3F000000;
	add.f32 	%f1473, %f1471, 0f3F800000;
	selp.f32	%f1474, %f1472, %f1469, %p261;
	selp.f32	%f1475, %f1473, %f1471, %p261;
	add.f32 	%f1465, %f1474, 0f3F800000;
	add.f32 	%f1476, %f1474, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1464,%f1465;
	// inline asm
	mul.f32 	%f1477, %f1476, %f1476;
	neg.f32 	%f1478, %f1477;
	mul.rn.f32 	%f1479, %f1464, %f1478;
	add.rn.f32 	%f1480, %f1476, %f1479;
	mul.f32 	%f1481, %f1480, %f1480;
	mov.f32 	%f1482, 0f3C4C6A36;
	mov.f32 	%f1483, 0f3B1E94E6;
	fma.rn.f32 	%f1484, %f1483, %f1481, %f1482;
	mov.f32 	%f1485, 0f3DAAAB1A;
	fma.rn.f32 	%f1486, %f1484, %f1481, %f1485;
	mul.f32 	%f1487, %f1481, %f1486;
	fma.rn.f32 	%f1488, %f1487, %f1480, %f1479;
	add.f32 	%f1489, %f1476, %f1488;
	mov.f32 	%f1490, 0f3F317218;
	fma.rn.f32 	%f1701, %f1475, %f1490, %f1489;
	bra.uni 	BB12_175;

BB12_171:
	sub.f32 	%f1703, %f1703, %f251;
	bra.uni 	BB12_179;

BB12_173:
	lg2.approx.f32 	%f1701, %f251;

BB12_175:
	mul.f32 	%f1491, %f252, %f1701;
	sub.f32 	%f311, %f1491, %f251;
	setp.lt.f32	%p262, %f252, 0f7F800000;
	@%p262 bra 	BB12_177;
	bra.uni 	BB12_176;

BB12_177:
	setp.lt.f32	%p263, %f252, 0f00800000;
	mul.f32 	%f1494, %f252, 0f4B800000;
	selp.f32	%f1495, %f1494, %f252, %p263;
	selp.f32	%f1496, 0fC3170000, 0fC2FE0000, %p263;
	mov.b32 	 %r250, %f1495;
	and.b32  	%r251, %r250, 8388607;
	or.b32  	%r252, %r251, 1065353216;
	mov.b32 	 %f1497, %r252;
	shr.u32 	%r253, %r250, 23;
	cvt.rn.f32.u32	%f1498, %r253;
	add.f32 	%f1499, %f1496, %f1498;
	setp.gt.f32	%p264, %f1497, 0f3FAE147B;
	mul.f32 	%f1500, %f1497, 0f3F000000;
	add.f32 	%f1501, %f1499, 0f3F800000;
	selp.f32	%f1502, %f1500, %f1497, %p264;
	selp.f32	%f1503, %f1501, %f1499, %p264;
	add.f32 	%f1493, %f1502, 0f3F800000;
	add.f32 	%f1504, %f1502, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1492,%f1493;
	// inline asm
	mul.f32 	%f1505, %f1504, %f1504;
	neg.f32 	%f1506, %f1505;
	mul.rn.f32 	%f1507, %f1492, %f1506;
	add.rn.f32 	%f1508, %f1504, %f1507;
	mul.f32 	%f1509, %f1508, %f1508;
	mov.f32 	%f1510, 0f3C4C6A36;
	mov.f32 	%f1511, 0f3B1E94E6;
	fma.rn.f32 	%f1512, %f1511, %f1509, %f1510;
	mov.f32 	%f1513, 0f3DAAAB1A;
	fma.rn.f32 	%f1514, %f1512, %f1509, %f1513;
	mul.f32 	%f1515, %f1509, %f1514;
	fma.rn.f32 	%f1516, %f1515, %f1508, %f1507;
	add.f32 	%f1517, %f1504, %f1516;
	mov.f32 	%f1518, 0f3F317218;
	fma.rn.f32 	%f1702, %f1503, %f1518, %f1517;
	bra.uni 	BB12_178;

BB12_176:
	lg2.approx.f32 	%f1702, %f252;

BB12_178:
	mul.f32 	%f1519, %f252, %f1702;
	sub.f32 	%f1520, %f311, %f1519;
	add.f32 	%f1521, %f252, %f1520;
	add.f32 	%f1703, %f1703, %f1521;

BB12_179:
	add.s32 	%r58, %r52, 1;
	setp.lt.s32	%p265, %r58, %r86;
	mov.u32 	%r303, %r58;
	@%p265 bra 	BB12_114;

	add.s32 	%r304, %r304, 1;
	setp.lt.s32	%p266, %r304, %r86;
	@%p266 bra 	BB12_113;

BB12_181:
	mov.u32 	%r312, 0;

BB12_182:
	mov.u32 	%r60, %r312;
	mul.wide.s32 	%rd90, %r60, 16;
	add.s64 	%rd14, %rd3, %rd90;
	setp.lt.s32	%p267, %r60, 0;
	@%p267 bra 	BB12_189;

	shl.b32 	%r61, %r60, 2;
	mov.u32 	%r308, 0;

BB12_184:
	mov.u32 	%r62, %r308;
	setp.lt.s32	%p268, %r62, 1;
	@%p268 bra 	BB12_188;

	mul.wide.s32 	%rd92, %r62, 4;
	add.s64 	%rd149, %rd3, %rd92;
	mov.u64 	%rd148, %rd14;
	add.s32 	%r63, %r62, -1;
	mov.f32 	%f1706, 0f00000000;
	mov.u32 	%r309, -1;
	mov.f32 	%f1705, %f1706;
	@%p268 bra 	BB12_187;

BB12_186:
	ld.local.f32 	%f1524, [%rd148];
	ld.local.f32 	%f1525, [%rd149];
	fma.rn.f32 	%f1706, %f1525, %f1524, %f1706;
	add.s64 	%rd149, %rd149, 16;
	add.s64 	%rd148, %rd148, 4;
	add.s32 	%r309, %r309, 1;
	setp.lt.s32	%p270, %r309, %r63;
	mov.f32 	%f1705, %f1706;
	@%p270 bra 	BB12_186;

BB12_187:
	add.s32 	%r257, %r62, %r61;
	mul.wide.s32 	%rd93, %r257, 4;
	add.s64 	%rd94, %rd3, %rd93;
	ld.local.f32 	%f1526, [%rd94];
	sub.f32 	%f1527, %f1526, %f1705;
	st.local.f32 	[%rd94], %f1527;

BB12_188:
	add.s32 	%r308, %r62, 1;
	setp.lt.s32	%p271, %r62, %r60;
	@%p271 bra 	BB12_184;

BB12_189:
	add.s32 	%r312, %r60, 1;
	setp.gt.s32	%p272, %r312, 3;
	@%p272 bra 	BB12_197;

	cvt.s64.s32	%rd96, %r60;
	add.s64 	%rd22, %rd96, 1;
	add.s32 	%r68, %r60, -1;
	shl.b32 	%r69, %r60, 2;
	mul.lo.s32 	%r258, %r60, 5;
	mul.wide.s32 	%rd97, %r258, 4;
	add.s64 	%rd23, %rd3, %rd97;
	mov.u64 	%rd150, 0;
	mov.u32 	%r311, %r312;

BB12_191:
	add.s64 	%rd98, %rd22, %rd150;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd25, %rd3, %rd99;
	add.s32 	%r259, %r311, %r69;
	mul.wide.s32 	%rd100, %r259, 4;
	add.s64 	%rd26, %rd3, %rd100;
	setp.gt.s32	%p273, %r60, 0;
	@%p273 bra 	BB12_193;
	bra.uni 	BB12_192;

BB12_193:
	mov.u64 	%rd152, %rd25;
	mov.u64 	%rd151, %rd14;
	setp.lt.s32	%p274, %r60, 1;
	mov.f32 	%f1709, 0f00000000;
	mov.u32 	%r313, -1;
	mov.f32 	%f1708, %f1709;
	@%p274 bra 	BB12_195;

BB12_194:
	ld.local.f32 	%f1534, [%rd151];
	ld.local.f32 	%f1535, [%rd152];
	fma.rn.f32 	%f1709, %f1535, %f1534, %f1709;
	add.s64 	%rd152, %rd152, 16;
	add.s64 	%rd151, %rd151, 4;
	add.s32 	%r313, %r313, 1;
	setp.lt.s32	%p275, %r313, %r68;
	mov.f32 	%f1708, %f1709;
	@%p275 bra 	BB12_194;

BB12_195:
	ld.local.f32 	%f1536, [%rd23];
	rcp.rn.f32 	%f1537, %f1536;
	ld.local.f32 	%f1538, [%rd26];
	sub.f32 	%f1539, %f1538, %f1708;
	mul.f32 	%f1540, %f1537, %f1539;
	st.local.f32 	[%rd26], %f1540;
	bra.uni 	BB12_196;

BB12_192:
	ld.local.f32 	%f1528, [%rd23];
	rcp.rn.f32 	%f1529, %f1528;
	ld.local.f32 	%f1530, [%rd26];
	mul.f32 	%f1531, %f1529, %f1530;
	st.local.f32 	[%rd26], %f1531;

BB12_196:
	add.s32 	%r311, %r311, 1;
	setp.lt.s32	%p276, %r311, 4;
	add.s64 	%rd150, %rd150, 1;
	@%p276 bra 	BB12_191;

BB12_197:
	setp.lt.s32	%p277, %r312, 4;
	@%p277 bra 	BB12_182;

	ld.local.f32 	%f324, [%rd3+60];
	mov.u32 	%r314, 0;

BB12_199:
	mov.u64 	%rd153, 0;
	mul.wide.s32 	%rd102, %r314, 4;
	or.b64  	%rd34, %rd102, 3;
	setp.eq.s32	%p278, %r314, 0;
	selp.f32	%f1541, 0f3F800000, 0f00000000, %p278;
	st.local.f32 	[%rd1], %f1541;
	mov.u32 	%r315, 1;

BB12_200:
	shl.b64 	%rd103, %rd153, 2;
	add.s64 	%rd104, %rd103, %rd3;
	add.s64 	%rd155, %rd104, 4;
	setp.lt.s32	%p279, %r315, 1;
	mov.f32 	%f1712, 0f00000000;
	mov.u32 	%r316, -1;
	mov.f32 	%f1711, %f1712;
	mov.u64 	%rd154, %rd1;
	@%p279 bra 	BB12_202;

BB12_201:
	mov.u64 	%rd38, %rd154;
	ld.local.f32 	%f1544, [%rd38];
	ld.local.f32 	%f1545, [%rd155];
	fma.rn.f32 	%f1712, %f1545, %f1544, %f1712;
	add.s64 	%rd155, %rd155, 16;
	add.s64 	%rd41, %rd38, 4;
	add.s32 	%r264, %r315, -1;
	add.s32 	%r316, %r316, 1;
	setp.lt.s32	%p280, %r316, %r264;
	mov.u64 	%rd154, %rd41;
	mov.f32 	%f1711, %f1712;
	@%p280 bra 	BB12_201;

BB12_202:
	setp.eq.s32	%p281, %r315, %r314;
	selp.f32	%f1546, 0f3F800000, 0f00000000, %p281;
	mul.wide.s32 	%rd105, %r315, 4;
	add.s64 	%rd106, %rd1, %rd105;
	sub.f32 	%f1547, %f1546, %f1711;
	st.local.f32 	[%rd106], %f1547;
	add.s32 	%r315, %r315, 1;
	setp.lt.s32	%p282, %r315, 4;
	add.s64 	%rd153, %rd153, 1;
	@%p282 bra 	BB12_200;

	ld.local.f32 	%f1548, [%rd1+12];
	div.rn.f32 	%f1549, %f1548, %f324;
	shl.b32 	%r79, %r314, 2;
	add.s32 	%r266, %r79, 3;
	mul.wide.s32 	%rd108, %r266, 4;
	add.s64 	%rd109, %rd4, %rd108;
	st.local.f32 	[%rd109], %f1549;
	mov.u32 	%r317, 2;
	mov.u64 	%rd156, 0;

BB12_204:
	mov.u32 	%r80, %r317;
	mul.lo.s64 	%rd110, %rd156, -5;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd112, %rd111, %rd3;
	add.s64 	%rd158, %rd112, 56;
	sub.s64 	%rd113, %rd34, %rd156;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd157, %rd4, %rd114;
	add.s32 	%r318, %r80, 1;
	mov.f32 	%f1714, 0f00000000;
	mov.f32 	%f1715, %f1714;
	setp.gt.s32	%p283, %r318, 3;
	@%p283 bra 	BB12_206;

BB12_205:
	ld.local.f32 	%f1552, [%rd157];
	ld.local.f32 	%f1553, [%rd158];
	fma.rn.f32 	%f1715, %f1553, %f1552, %f1715;
	add.s64 	%rd158, %rd158, 16;
	add.s64 	%rd157, %rd157, 4;
	add.s32 	%r318, %r318, 1;
	setp.lt.s32	%p284, %r318, 4;
	mov.f32 	%f1714, %f1715;
	@%p284 bra 	BB12_205;

BB12_206:
	mul.lo.s32 	%r267, %r80, 5;
	mul.wide.s32 	%rd115, %r267, 4;
	add.s64 	%rd116, %rd3, %rd115;
	ld.local.f32 	%f1554, [%rd116];
	rcp.rn.f32 	%f1555, %f1554;
	mul.wide.s32 	%rd117, %r80, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.local.f32 	%f1556, [%rd118];
	sub.f32 	%f1557, %f1556, %f1714;
	mul.f32 	%f1558, %f1555, %f1557;
	add.s32 	%r268, %r80, %r79;
	mul.wide.s32 	%rd119, %r268, 4;
	add.s64 	%rd120, %rd4, %rd119;
	st.local.f32 	[%rd120], %f1558;
	add.s32 	%r317, %r80, -1;
	add.s64 	%rd156, %rd156, 1;
	setp.gt.s32	%p285, %r80, 0;
	@%p285 bra 	BB12_204;

	add.s32 	%r314, %r314, 1;
	setp.lt.s32	%p286, %r314, 4;
	@%p286 bra 	BB12_199;

	ld.param.u64 	%rd143, [kernel_MLEFit_param_6];
	ld.param.u64 	%rd142, [kernel_MLEFit_param_5];
	ld.param.u32 	%r276, [kernel_MLEFit_param_7];
	mov.u32 	%r275, %ctaid.x;
	mov.u32 	%r274, %ntid.x;
	mad.lo.s32 	%r273, %r274, %r275, %r3;
	ld.param.u64 	%rd141, [kernel_MLEFit_param_4];
	ld.local.f32 	%f1559, [%rd4];
	ld.local.f32 	%f1560, [%rd4+20];
	ld.local.f32 	%f1561, [%rd4+40];
	ld.local.f32 	%f1562, [%rd4+60];
	cvta.to.global.u64 	%rd121, %rd141;
	mul.wide.s32 	%rd122, %r273, 4;
	add.s64 	%rd123, %rd121, %rd122;
	st.global.f32 	[%rd123], %f1672;
	mul.wide.s32 	%rd124, %r276, 4;
	add.s64 	%rd125, %rd123, %rd124;
	st.global.f32 	[%rd125], %f1673;
	add.s64 	%rd126, %rd125, %rd124;
	st.global.f32 	[%rd126], %f1674;
	add.s64 	%rd127, %rd126, %rd124;
	st.global.f32 	[%rd127], %f1681;
	cvta.to.global.u64 	%rd128, %rd142;
	add.s64 	%rd129, %rd128, %rd122;
	st.global.f32 	[%rd129], %f1559;
	add.s64 	%rd130, %rd129, %rd124;
	st.global.f32 	[%rd130], %f1560;
	add.s64 	%rd131, %rd130, %rd124;
	st.global.f32 	[%rd131], %f1561;
	add.s64 	%rd132, %rd131, %rd124;
	st.global.f32 	[%rd132], %f1562;
	cvta.to.global.u64 	%rd133, %rd143;
	add.s64 	%rd134, %rd133, %rd122;
	st.global.f32 	[%rd134], %f1703;

BB12_209:
	ret;
}

	// .globl	kernel_MLEFit_sigma
.visible .entry kernel_MLEFit_sigma(
	.param .u64 kernel_MLEFit_sigma_param_0,
	.param .f32 kernel_MLEFit_sigma_param_1,
	.param .u32 kernel_MLEFit_sigma_param_2,
	.param .u32 kernel_MLEFit_sigma_param_3,
	.param .u64 kernel_MLEFit_sigma_param_4,
	.param .u64 kernel_MLEFit_sigma_param_5,
	.param .u64 kernel_MLEFit_sigma_param_6,
	.param .u32 kernel_MLEFit_sigma_param_7
)
{
	.local .align 4 .b8 	__local_depot13[262524];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<436>;
	.reg .f32 	%f<2524>;
	.reg .b32 	%r<380>;
	.reg .b64 	%rd<161>;


	mov.u64 	%rd160, __local_depot13;
	cvta.local.u64 	%SP, %rd160;
	ld.param.u64 	%rd52, [kernel_MLEFit_sigma_param_0];
	ld.param.f32 	%f2479, [kernel_MLEFit_sigma_param_1];
	ld.param.u32 	%r104, [kernel_MLEFit_sigma_param_2];
	ld.param.u32 	%r105, [kernel_MLEFit_sigma_param_3];
	ld.param.u32 	%r106, [kernel_MLEFit_sigma_param_7];
	add.u64 	%rd56, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd56;
	add.u64 	%rd57, %SP, 100;
	cvta.to.local.u64 	%rd2, %rd57;
	add.u64 	%rd58, %SP, 262244;
	cvta.to.local.u64 	%rd3, %rd58;
	add.u64 	%rd59, %SP, 262344;
	cvta.to.local.u64 	%rd4, %rd59;
	add.u64 	%rd60, %SP, 262444;
	cvta.to.local.u64 	%rd5, %rd60;
	add.u64 	%rd61, %SP, 262464;
	cvta.to.local.u64 	%rd6, %rd61;
	add.u64 	%rd62, %SP, 262484;
	cvta.to.local.u64 	%rd7, %rd62;
	add.u64 	%rd63, %SP, 262504;
	cvta.to.local.u64 	%rd8, %rd63;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r107, %r1, %r2, %r3;
	setp.ge.s32	%p13, %r107, %r106;
	@%p13 bra 	BB13_315;

	mov.u32 	%r108, 0;
	st.local.u32 	[%rd3], %r108;
	st.local.u32 	[%rd3+4], %r108;
	st.local.u32 	[%rd3+8], %r108;
	st.local.u32 	[%rd3+12], %r108;
	st.local.u32 	[%rd3+16], %r108;
	st.local.u32 	[%rd3+20], %r108;
	st.local.u32 	[%rd3+24], %r108;
	st.local.u32 	[%rd3+28], %r108;
	st.local.u32 	[%rd3+32], %r108;
	st.local.u32 	[%rd3+36], %r108;
	st.local.u32 	[%rd3+40], %r108;
	st.local.u32 	[%rd3+44], %r108;
	st.local.u32 	[%rd3+48], %r108;
	st.local.u32 	[%rd3+52], %r108;
	st.local.u32 	[%rd3+56], %r108;
	st.local.u32 	[%rd3+60], %r108;
	st.local.u32 	[%rd3+64], %r108;
	st.local.u32 	[%rd3+68], %r108;
	st.local.u32 	[%rd3+72], %r108;
	st.local.u32 	[%rd3+76], %r108;
	st.local.u32 	[%rd3+80], %r108;
	st.local.u32 	[%rd3+84], %r108;
	st.local.u32 	[%rd3+88], %r108;
	st.local.u32 	[%rd3+92], %r108;
	st.local.u32 	[%rd3+96], %r108;
	mov.u64 	%rd64, 0;
	st.local.u32 	[%rd4+4], %rd64;
	st.local.u32 	[%rd4], %rd64;
	st.local.u32 	[%rd4+12], %rd64;
	st.local.u32 	[%rd4+8], %rd64;
	st.local.u32 	[%rd4+20], %rd64;
	st.local.u32 	[%rd4+16], %rd64;
	st.local.u32 	[%rd4+28], %rd64;
	st.local.u32 	[%rd4+24], %rd64;
	st.local.u32 	[%rd4+36], %rd64;
	st.local.u32 	[%rd4+32], %rd64;
	st.local.u32 	[%rd4+44], %rd64;
	st.local.u32 	[%rd4+40], %rd64;
	st.local.u32 	[%rd4+52], %rd64;
	st.local.u32 	[%rd4+48], %rd64;
	st.local.u32 	[%rd4+60], %rd64;
	st.local.u32 	[%rd4+56], %rd64;
	st.local.u32 	[%rd4+68], %rd64;
	st.local.u32 	[%rd4+64], %rd64;
	st.local.u32 	[%rd4+76], %rd64;
	st.local.u32 	[%rd4+72], %rd64;
	st.local.u32 	[%rd4+84], %rd64;
	st.local.u32 	[%rd4+80], %rd64;
	st.local.u32 	[%rd4+92], %rd64;
	st.local.u32 	[%rd4+88], %rd64;
	st.local.u32 	[%rd4+96], %r108;
	mul.lo.s32 	%r4, %r104, %r104;
	mul.lo.s32 	%r5, %r3, %r4;
	setp.lt.s32	%p14, %r104, 1;
	@%p14 bra 	BB13_6;

	cvta.to.global.u64 	%rd10, %rd52;
	mul.lo.s32 	%r110, %r2, %r4;
	mad.lo.s32 	%r6, %r110, %r1, %r5;
	mov.u32 	%r109, 0;
	mov.u32 	%r337, %r109;

BB13_3:
	add.s32 	%r8, %r6, %r337;
	add.s32 	%r9, %r337, %r5;
	mov.u32 	%r336, %r109;

BB13_4:
	mov.u32 	%r10, %r336;
	mul.lo.s32 	%r112, %r10, %r104;
	add.s32 	%r113, %r8, %r112;
	mul.wide.s32 	%rd65, %r113, 4;
	add.s64 	%rd66, %rd10, %rd65;
	ld.global.f32 	%f517, [%rd66];
	add.s32 	%r114, %r9, %r112;
	mul.wide.s32 	%rd67, %r114, 4;
	add.s64 	%rd68, %rd2, %rd67;
	st.local.f32 	[%rd68], %f517;
	add.s32 	%r11, %r10, 1;
	setp.lt.s32	%p15, %r11, %r104;
	mov.u32 	%r336, %r11;
	@%p15 bra 	BB13_4;

	add.s32 	%r337, %r337, 1;
	setp.lt.s32	%p16, %r337, %r104;
	@%p16 bra 	BB13_3;

BB13_6:
	cvt.s64.s32	%rd11, %r5;
	mov.f32 	%f523, 0f00000000;
	mov.f32 	%f2389, %f523;
	mov.f32 	%f2383, %f523;
	mov.f32 	%f2410, %f523;
	mov.f32 	%f2391, %f523;
	mov.f32 	%f2385, %f523;
	mov.f32 	%f2408, %f523;
	@%p14 bra 	BB13_11;

	mov.u32 	%r340, %r108;

BB13_8:
	mov.f32 	%f2400, %f2410;
	mov.f32 	%f2409, %f2400;
	mov.f32 	%f2388, %f2391;
	mov.f32 	%f2390, %f2388;
	mov.f32 	%f2382, %f2385;
	mov.f32 	%f2384, %f2382;
	cvt.rn.f32.s32	%f4, %r340;
	mov.u32 	%r339, %r108;

BB13_9:
	mov.u32 	%r14, %r339;
	mad.lo.s32 	%r118, %r14, %r104, %r340;
	cvt.s64.s32	%rd69, %r118;
	add.s64 	%rd70, %rd69, %rd11;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd2, %rd71;
	ld.local.f32 	%f524, [%rd72];
	fma.rn.f32 	%f2409, %f4, %f524, %f2409;
	cvt.rn.f32.s32	%f525, %r14;
	fma.rn.f32 	%f2390, %f525, %f524, %f2390;
	add.f32 	%f2384, %f2384, %f524;
	add.s32 	%r15, %r14, 1;
	setp.lt.s32	%p18, %r15, %r104;
	mov.u32 	%r339, %r15;
	@%p18 bra 	BB13_9;

	add.s32 	%r340, %r340, 1;
	setp.lt.s32	%p19, %r340, %r104;
	mov.f32 	%f2385, %f2384;
	mov.f32 	%f2383, %f2384;
	mov.f32 	%f2391, %f2390;
	mov.f32 	%f2389, %f2390;
	mov.f32 	%f2410, %f2409;
	mov.f32 	%f2399, %f2409;
	mov.f32 	%f2408, %f2399;
	@%p19 bra 	BB13_8;

BB13_11:
	mov.f32 	%f13, %f2408;
	div.rn.f32 	%f2460, %f13, %f2383;
	div.rn.f32 	%f2461, %f2389, %f2383;
	mov.f32 	%f530, 0f3F000000;
	div.rn.f32 	%f531, %f530, %f2479;
	div.rn.f32 	%f16, %f531, %f2479;
	mov.f32 	%f2471, 0f51BA43B7;
	mov.f32 	%f2407, %f523;
	mov.u32 	%r119, 0;
	mov.f32 	%f2473, %f2471;
	mov.f32 	%f2405, %f523;
	@%p14 bra 	BB13_30;

	mov.u32 	%r347, %r119;

BB13_13:
	mov.f32 	%f2465, %f2473;
	mov.f32 	%f2472, %f2465;
	mov.f32 	%f2404, %f2407;
	mov.f32 	%f2406, %f2404;
	mov.u32 	%r346, %r119;

BB13_14:
	mov.f32 	%f2393, 0f00000000;
	mov.f32 	%f2392, %f2393;
	mov.u32 	%r345, %r119;

BB13_15:
	sub.s32 	%r123, %r345, %r347;
	cvt.rn.f32.s32	%f23, %r123;
	mul.lo.s32 	%r20, %r345, %r104;
	mov.u32 	%r344, %r119;

BB13_16:
	mov.u32 	%r21, %r344;
	mov.f32 	%f2394, 0f3F800000;
	mov.u32 	%r348, 2;
	mov.f32 	%f2395, %f23;
	bra.uni 	BB13_17;

BB13_20:
	mul.rn.f32 	%f30, %f27, %f27;
	mov.f32 	%f2395, %f30;

BB13_17:
	mov.f32 	%f27, %f2395;
	and.b32  	%r125, %r348, 1;
	setp.eq.b32	%p21, %r125, 1;
	@!%p21 bra 	BB13_19;
	bra.uni 	BB13_18;

BB13_18:
	mul.rn.f32 	%f2394, %f2394, %f27;

BB13_19:
	shr.u32 	%r348, %r348, 1;
	setp.eq.s32	%p22, %r348, 0;
	@%p22 bra 	BB13_21;
	bra.uni 	BB13_20;

BB13_21:
	mul.f32 	%f538, %f16, %f2394;
	neg.f32 	%f539, %f538;
	mul.f32 	%f540, %f538, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f541, %f540;
	mov.f32 	%f542, 0fBF317200;
	fma.rn.f32 	%f543, %f541, %f542, %f539;
	mov.f32 	%f544, 0fB5BFBE8E;
	fma.rn.f32 	%f545, %f541, %f544, %f543;
	mul.f32 	%f536, %f545, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f535,%f536;
	// inline asm
	add.f32 	%f546, %f541, 0f00000000;
	ex2.approx.f32 	%f547, %f546;
	mul.f32 	%f548, %f535, %f547;
	setp.gt.f32	%p23, %f538, 0f42D20000;
	selp.f32	%f549, 0f00000000, %f548, %p23;
	setp.lt.f32	%p24, %f538, 0fC2D20000;
	selp.f32	%f31, 0f7F800000, %f549, %p24;
	sub.s32 	%r127, %r346, %r21;
	cvt.rn.f32.s32	%f2397, %r127;
	mov.f32 	%f2396, 0f3F800000;
	mov.u32 	%r349, 2;
	bra.uni 	BB13_22;

BB13_25:
	mul.rn.f32 	%f2397, %f2397, %f2397;

BB13_22:
	and.b32  	%r128, %r349, 1;
	setp.eq.b32	%p25, %r128, 1;
	@!%p25 bra 	BB13_24;
	bra.uni 	BB13_23;

BB13_23:
	mul.rn.f32 	%f2396, %f2396, %f2397;

BB13_24:
	shr.u32 	%r349, %r349, 1;
	setp.eq.s32	%p26, %r349, 0;
	@%p26 bra 	BB13_26;
	bra.uni 	BB13_25;

BB13_26:
	mul.f32 	%f552, %f16, %f2396;
	neg.f32 	%f553, %f552;
	mul.f32 	%f554, %f552, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f555, %f554;
	fma.rn.f32 	%f557, %f555, %f542, %f553;
	fma.rn.f32 	%f559, %f555, %f544, %f557;
	mul.f32 	%f551, %f559, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f550,%f551;
	// inline asm
	add.f32 	%f560, %f555, 0f00000000;
	ex2.approx.f32 	%f561, %f560;
	mul.f32 	%f562, %f550, %f561;
	setp.gt.f32	%p27, %f552, 0f42D20000;
	selp.f32	%f563, 0f00000000, %f562, %p27;
	setp.lt.f32	%p28, %f552, 0fC2D20000;
	selp.f32	%f564, 0f7F800000, %f563, %p28;
	mul.f32 	%f565, %f31, %f564;
	add.s32 	%r129, %r21, %r20;
	cvt.s64.s32	%rd73, %r129;
	add.s64 	%rd74, %rd73, %rd11;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd76, %rd2, %rd75;
	ld.local.f32 	%f566, [%rd76];
	fma.rn.f32 	%f2393, %f566, %f565, %f2393;
	add.f32 	%f2392, %f2392, %f565;
	add.s32 	%r26, %r21, 1;
	setp.lt.s32	%p29, %r26, %r104;
	mov.u32 	%r344, %r26;
	@%p29 bra 	BB13_16;

	add.s32 	%r345, %r345, 1;
	setp.lt.s32	%p30, %r345, %r104;
	@%p30 bra 	BB13_15;

	div.rn.f32 	%f567, %f2393, %f2392;
	max.f32 	%f2406, %f2406, %f567;
	min.f32 	%f2472, %f2472, %f567;
	add.s32 	%r346, %r346, 1;
	setp.lt.s32	%p31, %r346, %r104;
	@%p31 bra 	BB13_14;

	add.s32 	%r347, %r347, 1;
	setp.lt.s32	%p32, %r347, %r104;
	mov.f32 	%f2407, %f2406;
	mov.f32 	%f2405, %f2406;
	mov.f32 	%f2473, %f2472;
	mov.f32 	%f2471, %f2472;
	@%p32 bra 	BB13_13;

BB13_30:
	mov.f32 	%f2469, %f2471;
	sub.f32 	%f568, %f2405, %f2469;
	add.f32 	%f569, %f568, %f568;
	mul.f32 	%f570, %f569, 0f40490FDB;
	mul.f32 	%f571, %f570, %f2479;
	mul.f32 	%f572, %f571, %f2479;
	max.f32 	%f2462, %f523, %f572;
	setp.lt.s32	%p33, %r105, 1;
	@%p33 bra 	BB13_179;

	cvt.rn.f32.s32	%f574, %r104;
	mul.f32 	%f45, %f574, 0f3F000000;
	mov.u32 	%r130, 0;
	mov.u32 	%r350, %r130;
	mov.f32 	%f2470, %f2469;
	mov.f32 	%f2483, %f2479;

BB13_32:
	mov.f32 	%f2476, %f2483;
	mov.f32 	%f50, %f2476;
	mov.u32 	%r30, %r350;
	st.local.u32 	[%rd7], %r130;
	st.local.u32 	[%rd7+4], %r130;
	st.local.u32 	[%rd7+8], %r130;
	st.local.u32 	[%rd7+12], %r130;
	st.local.u32 	[%rd7+16], %r130;
	st.local.u32 	[%rd8], %r130;
	st.local.u32 	[%rd8+4], %r130;
	st.local.u32 	[%rd8+8], %r130;
	st.local.u32 	[%rd8+12], %r130;
	st.local.u32 	[%rd8+16], %r130;
	@%p14 bra 	BB13_175;

	div.rn.f32 	%f576, %f530, %f50;
	div.rn.f32 	%f51, %f576, %f50;
	neg.f32 	%f577, %f2462;
	div.rn.f32 	%f52, %f577, 0f40206C99;
	div.rn.f32 	%f53, %f52, %f50;
	div.rn.f32 	%f54, %f53, %f50;
	mov.f32 	%f578, 0fC0000000;
	div.rn.f32 	%f55, %f578, %f50;
	div.rn.f32 	%f56, %f2462, 0f40206C99;
	mov.u32 	%r351, 0;

BB13_34:
	mov.u32 	%r352, 0;
	cvt.rn.f32.s32	%f57, %r351;
	sub.f32 	%f58, %f57, %f2460;
	add.f32 	%f579, %f58, 0f3F000000;
	sqrt.rn.f32 	%f59, %f51;
	mul.f32 	%f60, %f579, %f59;
	abs.f32 	%f61, %f60;
	add.f32 	%f580, %f58, 0fBF000000;
	mul.f32 	%f63, %f580, %f59;
	abs.f32 	%f64, %f63;
	add.f32 	%f581, %f57, 0f3F000000;
	sub.f32 	%f582, %f581, %f2460;
	div.rn.f32 	%f66, %f582, %f50;
	mov.f32 	%f583, 0f3F800000;
	cvt.rzi.f32.f32	%f584, %f583;
	add.f32 	%f585, %f584, %f584;
	mov.f32 	%f586, 0f40000000;
	sub.f32 	%f587, %f586, %f585;
	abs.f32 	%f67, %f587;
	setp.eq.f32	%p35, %f67, 0f3F800000;
	abs.f32 	%f68, %f66;
	setp.lt.f32	%p36, %f68, 0f00800000;
	mul.f32 	%f588, %f68, 0f4B800000;
	selp.f32	%f589, 0fC3170000, 0fC2FE0000, %p36;
	selp.f32	%f590, %f588, %f68, %p36;
	mov.b32 	 %r136, %f590;
	and.b32  	%r137, %r136, 8388607;
	or.b32  	%r138, %r137, 1065353216;
	mov.b32 	 %f591, %r138;
	shr.u32 	%r139, %r136, 23;
	cvt.rn.f32.u32	%f592, %r139;
	add.f32 	%f593, %f589, %f592;
	setp.gt.f32	%p37, %f591, 0f3FB504F3;
	mul.f32 	%f594, %f591, 0f3F000000;
	add.f32 	%f595, %f593, 0f3F800000;
	selp.f32	%f596, %f594, %f591, %p37;
	selp.f32	%f597, %f595, %f593, %p37;
	add.f32 	%f69, %f596, 0fBF800000;
	add.f32 	%f70, %f596, 0f3F800000;
	add.f32 	%f71, %f69, %f69;
	mov.f32 	%f598, 0f3F317200;
	mul.rn.f32 	%f72, %f597, %f598;
	mov.f32 	%f599, 0f35BFBE8E;
	mul.rn.f32 	%f73, %f597, %f599;
	abs.f32 	%f74, %f586;
	setp.gt.f32	%p38, %f74, 0f77F684DF;
	selp.f32	%f75, 0f39800000, 0f40000000, %p38;
	setp.lt.f32	%p39, %f66, 0f00000000;
	and.pred  	%p1, %p39, %p35;
	add.f32 	%f600, %f66, %f66;
	selp.f32	%f76, %f600, 0f00000000, %p35;
	add.f32 	%f601, %f68, %f74;
	mov.b32 	 %r33, %f601;
	setp.gtu.f32	%p40, %f68, 0f7F800000;
	setp.gtu.f32	%p41, %f74, 0f7F800000;
	or.pred  	%p2, %p40, %p41;
	setp.gt.f32	%p42, %f68, 0f3F800000;
	setp.eq.f32	%p43, %f66, 0fBF800000;
	selp.f32	%f602, 0f7F800000, 0f00000000, %p42;
	selp.f32	%f77, 0f3F800000, %f602, %p43;
	add.f32 	%f603, %f57, 0fBF000000;
	sub.f32 	%f604, %f603, %f2460;
	div.rn.f32 	%f78, %f604, %f50;
	abs.f32 	%f79, %f78;
	setp.lt.f32	%p44, %f79, 0f00800000;
	mul.f32 	%f605, %f79, 0f4B800000;
	selp.f32	%f606, 0fC3170000, 0fC2FE0000, %p44;
	selp.f32	%f607, %f605, %f79, %p44;
	mov.b32 	 %r140, %f607;
	and.b32  	%r141, %r140, 8388607;
	or.b32  	%r142, %r141, 1065353216;
	mov.b32 	 %f608, %r142;
	shr.u32 	%r143, %r140, 23;
	cvt.rn.f32.u32	%f609, %r143;
	add.f32 	%f610, %f606, %f609;
	setp.gt.f32	%p45, %f608, 0f3FB504F3;
	mul.f32 	%f611, %f608, 0f3F000000;
	add.f32 	%f612, %f610, 0f3F800000;
	selp.f32	%f613, %f611, %f608, %p45;
	selp.f32	%f614, %f612, %f610, %p45;
	add.f32 	%f80, %f613, 0fBF800000;
	add.f32 	%f81, %f613, 0f3F800000;
	add.f32 	%f82, %f80, %f80;
	mul.rn.f32 	%f83, %f614, %f598;
	mul.rn.f32 	%f84, %f614, %f599;
	setp.lt.f32	%p46, %f78, 0f00000000;
	and.pred  	%p3, %p46, %p35;
	add.f32 	%f615, %f78, %f78;
	selp.f32	%f85, %f615, 0f00000000, %p35;
	add.f32 	%f616, %f79, %f74;
	mov.b32 	 %r34, %f616;
	setp.gtu.f32	%p47, %f79, 0f7F800000;
	or.pred  	%p4, %p47, %p41;
	setp.gt.f32	%p48, %f79, 0f3F800000;
	setp.eq.f32	%p49, %f78, 0fBF800000;
	selp.f32	%f617, 0f7F800000, 0f00000000, %p48;
	selp.f32	%f86, 0f3F800000, %f617, %p49;

BB13_35:
	setp.ltu.f32	%p50, %f61, 0f3F800000;
	@%p50 bra 	BB13_37;
	bra.uni 	BB13_36;

BB13_37:
	mul.f32 	%f2378, %f60, %f60;
	mov.f32 	%f636, 0f3BA0C9F8;
	mov.f32 	%f637, 0fBA1268FB;
	fma.rn.f32 	%f638, %f637, %f2378, %f636;
	mov.f32 	%f639, 0fBCDABFD4;
	fma.rn.f32 	%f640, %f638, %f2378, %f639;
	mov.f32 	%f641, 0f3DE70331;
	fma.rn.f32 	%f642, %f640, %f2378, %f641;
	mov.f32 	%f643, 0fBEC09330;
	fma.rn.f32 	%f644, %f642, %f2378, %f643;
	mov.f32 	%f645, 0f3F906EBA;
	fma.rn.f32 	%f646, %f644, %f2378, %f645;
	mul.f32 	%f2411, %f60, %f646;
	bra.uni 	BB13_38;

BB13_36:
	setp.ltu.f32	%p51, %f61, 0f407AD445;
	mov.f32 	%f620, 0f3A03BB71;
	mov.f32 	%f621, 0fB7B730FB;
	fma.rn.f32 	%f622, %f621, %f61, %f620;
	mov.f32 	%f623, 0fBBACA3B3;
	fma.rn.f32 	%f624, %f622, %f61, %f623;
	mov.f32 	%f625, 0f3D0A7445;
	fma.rn.f32 	%f626, %f624, %f61, %f625;
	mov.f32 	%f627, 0fBE1B3B75;
	fma.rn.f32 	%f628, %f626, %f61, %f627;
	mov.f32 	%f629, 0fBF6B385A;
	fma.rn.f32 	%f630, %f628, %f61, %f629;
	mov.f32 	%f631, 0fBFD0316E;
	fma.rn.f32 	%f632, %f630, %f61, %f631;
	mov.f32 	%f633, 0fBA031CCE;
	fma.rn.f32 	%f619, %f632, %f61, %f633;
	// inline asm
	ex2.approx.ftz.f32 %f618,%f619;
	// inline asm
	sub.f32 	%f635, %f583, %f618;
	mov.b32 	 %r144, %f635;
	selp.b32	%r145, %r144, 1065353216, %p51;
	mov.b32 	 %r146, %f60;
	and.b32  	%r147, %r146, -2147483648;
	or.b32  	%r148, %r145, %r147;
	mov.b32 	 %f2411, %r148;

BB13_38:
	setp.ltu.f32	%p52, %f64, 0f3F800000;
	@%p52 bra 	BB13_40;
	bra.uni 	BB13_39;

BB13_40:
	mul.f32 	%f2377, %f63, %f63;
	mov.f32 	%f665, 0f3BA0C9F8;
	mov.f32 	%f666, 0fBA1268FB;
	fma.rn.f32 	%f667, %f666, %f2377, %f665;
	mov.f32 	%f668, 0fBCDABFD4;
	fma.rn.f32 	%f669, %f667, %f2377, %f668;
	mov.f32 	%f670, 0f3DE70331;
	fma.rn.f32 	%f671, %f669, %f2377, %f670;
	mov.f32 	%f672, 0fBEC09330;
	fma.rn.f32 	%f673, %f671, %f2377, %f672;
	mov.f32 	%f674, 0f3F906EBA;
	fma.rn.f32 	%f675, %f673, %f2377, %f674;
	mul.f32 	%f2412, %f63, %f675;
	bra.uni 	BB13_41;

BB13_39:
	setp.ltu.f32	%p53, %f64, 0f407AD445;
	mov.f32 	%f649, 0f3A03BB71;
	mov.f32 	%f650, 0fB7B730FB;
	fma.rn.f32 	%f651, %f650, %f64, %f649;
	mov.f32 	%f652, 0fBBACA3B3;
	fma.rn.f32 	%f653, %f651, %f64, %f652;
	mov.f32 	%f654, 0f3D0A7445;
	fma.rn.f32 	%f655, %f653, %f64, %f654;
	mov.f32 	%f656, 0fBE1B3B75;
	fma.rn.f32 	%f657, %f655, %f64, %f656;
	mov.f32 	%f658, 0fBF6B385A;
	fma.rn.f32 	%f659, %f657, %f64, %f658;
	mov.f32 	%f660, 0fBFD0316E;
	fma.rn.f32 	%f661, %f659, %f64, %f660;
	mov.f32 	%f662, 0fBA031CCE;
	fma.rn.f32 	%f648, %f661, %f64, %f662;
	// inline asm
	ex2.approx.ftz.f32 %f647,%f648;
	// inline asm
	sub.f32 	%f664, %f583, %f647;
	mov.b32 	 %r149, %f664;
	selp.b32	%r150, %r149, 1065353216, %p53;
	mov.b32 	 %r151, %f63;
	and.b32  	%r152, %r151, -2147483648;
	or.b32  	%r153, %r150, %r152;
	mov.b32 	 %f2412, %r153;

BB13_41:
	sqrt.rn.f32 	%f2369, %f51;
	sub.f32 	%f676, %f2411, %f2412;
	mul.f32 	%f93, %f676, 0f3F000000;
	cvt.rn.f32.s32	%f94, %r352;
	sub.f32 	%f95, %f94, %f2461;
	add.f32 	%f2446, %f95, 0f3F000000;
	mul.f32 	%f97, %f2446, %f2369;
	abs.f32 	%f98, %f97;
	setp.ltu.f32	%p54, %f98, 0f3F800000;
	@%p54 bra 	BB13_43;
	bra.uni 	BB13_42;

BB13_43:
	mul.f32 	%f695, %f97, %f97;
	mov.f32 	%f696, 0f3BA0C9F8;
	mov.f32 	%f697, 0fBA1268FB;
	fma.rn.f32 	%f698, %f697, %f695, %f696;
	mov.f32 	%f699, 0fBCDABFD4;
	fma.rn.f32 	%f700, %f698, %f695, %f699;
	mov.f32 	%f701, 0f3DE70331;
	fma.rn.f32 	%f702, %f700, %f695, %f701;
	mov.f32 	%f703, 0fBEC09330;
	fma.rn.f32 	%f704, %f702, %f695, %f703;
	mov.f32 	%f705, 0f3F906EBA;
	fma.rn.f32 	%f706, %f704, %f695, %f705;
	mul.f32 	%f2413, %f97, %f706;
	bra.uni 	BB13_44;

BB13_42:
	mov.f32 	%f679, 0f3A03BB71;
	mov.f32 	%f680, 0fB7B730FB;
	fma.rn.f32 	%f681, %f680, %f98, %f679;
	mov.f32 	%f682, 0fBBACA3B3;
	fma.rn.f32 	%f683, %f681, %f98, %f682;
	mov.f32 	%f684, 0f3D0A7445;
	fma.rn.f32 	%f685, %f683, %f98, %f684;
	mov.f32 	%f686, 0fBE1B3B75;
	fma.rn.f32 	%f687, %f685, %f98, %f686;
	mov.f32 	%f688, 0fBF6B385A;
	fma.rn.f32 	%f689, %f687, %f98, %f688;
	mov.f32 	%f690, 0fBFD0316E;
	fma.rn.f32 	%f691, %f689, %f98, %f690;
	mov.f32 	%f692, 0fBA031CCE;
	fma.rn.f32 	%f678, %f691, %f98, %f692;
	// inline asm
	ex2.approx.ftz.f32 %f677,%f678;
	// inline asm
	sub.f32 	%f694, %f583, %f677;
	mov.b32 	 %r154, %f694;
	setp.ltu.f32	%p55, %f98, 0f407AD445;
	selp.b32	%r155, %r154, 1065353216, %p55;
	mov.b32 	 %r156, %f97;
	and.b32  	%r157, %r156, -2147483648;
	or.b32  	%r158, %r155, %r157;
	mov.b32 	 %f2413, %r158;

BB13_44:
	sqrt.rn.f32 	%f2370, %f51;
	add.f32 	%f2448, %f95, 0fBF000000;
	mul.f32 	%f103, %f2448, %f2370;
	abs.f32 	%f104, %f103;
	setp.ltu.f32	%p56, %f104, 0f3F800000;
	@%p56 bra 	BB13_46;
	bra.uni 	BB13_45;

BB13_46:
	mul.f32 	%f725, %f103, %f103;
	mov.f32 	%f726, 0f3BA0C9F8;
	mov.f32 	%f727, 0fBA1268FB;
	fma.rn.f32 	%f728, %f727, %f725, %f726;
	mov.f32 	%f729, 0fBCDABFD4;
	fma.rn.f32 	%f730, %f728, %f725, %f729;
	mov.f32 	%f731, 0f3DE70331;
	fma.rn.f32 	%f732, %f730, %f725, %f731;
	mov.f32 	%f733, 0fBEC09330;
	fma.rn.f32 	%f734, %f732, %f725, %f733;
	mov.f32 	%f735, 0f3F906EBA;
	fma.rn.f32 	%f736, %f734, %f725, %f735;
	mul.f32 	%f2414, %f103, %f736;
	bra.uni 	BB13_47;

BB13_45:
	mov.f32 	%f709, 0f3A03BB71;
	mov.f32 	%f710, 0fB7B730FB;
	fma.rn.f32 	%f711, %f710, %f104, %f709;
	mov.f32 	%f712, 0fBBACA3B3;
	fma.rn.f32 	%f713, %f711, %f104, %f712;
	mov.f32 	%f714, 0f3D0A7445;
	fma.rn.f32 	%f715, %f713, %f104, %f714;
	mov.f32 	%f716, 0fBE1B3B75;
	fma.rn.f32 	%f717, %f715, %f104, %f716;
	mov.f32 	%f718, 0fBF6B385A;
	fma.rn.f32 	%f719, %f717, %f104, %f718;
	mov.f32 	%f720, 0fBFD0316E;
	fma.rn.f32 	%f721, %f719, %f104, %f720;
	mov.f32 	%f722, 0fBA031CCE;
	fma.rn.f32 	%f708, %f721, %f104, %f722;
	// inline asm
	ex2.approx.ftz.f32 %f707,%f708;
	// inline asm
	sub.f32 	%f724, %f583, %f707;
	mov.b32 	 %r159, %f724;
	setp.ltu.f32	%p57, %f104, 0f407AD445;
	selp.b32	%r160, %r159, 1065353216, %p57;
	mov.b32 	 %r161, %f103;
	and.b32  	%r162, %r161, -2147483648;
	or.b32  	%r163, %r160, %r162;
	mov.b32 	 %f2414, %r163;

BB13_47:
	mad.lo.s32 	%r334, %r3, %r4, %r351;
	sub.f32 	%f741, %f2413, %f2414;
	mul.f32 	%f108, %f741, 0f3F000000;
	mul.f32 	%f742, %f93, %f2462;
	fma.rn.f32 	%f2450, %f108, %f742, %f2470;
	mad.lo.s32 	%r164, %r352, %r104, %r334;
	mul.wide.s32 	%rd77, %r164, 4;
	add.s64 	%rd78, %rd2, %rd77;
	ld.local.f32 	%f110, [%rd78];
	// inline asm
	rcp.approx.ftz.f32 %f737,%f70;
	// inline asm
	mul.f32 	%f743, %f737, %f71;
	mul.f32 	%f744, %f743, %f743;
	mov.f32 	%f745, 0f3C4CAF63;
	mov.f32 	%f746, 0f3B18F0FE;
	fma.rn.f32 	%f747, %f746, %f744, %f745;
	mov.f32 	%f748, 0f3DAAAABD;
	fma.rn.f32 	%f749, %f747, %f744, %f748;
	mul.rn.f32 	%f750, %f749, %f744;
	mul.rn.f32 	%f751, %f750, %f743;
	sub.f32 	%f752, %f69, %f743;
	neg.f32 	%f753, %f743;
	add.f32 	%f754, %f752, %f752;
	fma.rn.f32 	%f755, %f753, %f69, %f754;
	mul.rn.f32 	%f756, %f737, %f755;
	add.f32 	%f757, %f751, %f743;
	sub.f32 	%f758, %f743, %f757;
	add.f32 	%f759, %f751, %f758;
	add.f32 	%f760, %f756, %f759;
	add.f32 	%f761, %f757, %f760;
	sub.f32 	%f762, %f757, %f761;
	add.f32 	%f763, %f760, %f762;
	add.f32 	%f764, %f72, %f761;
	sub.f32 	%f765, %f72, %f764;
	add.f32 	%f766, %f761, %f765;
	add.f32 	%f767, %f763, %f766;
	add.f32 	%f768, %f73, %f767;
	add.f32 	%f769, %f764, %f768;
	sub.f32 	%f770, %f764, %f769;
	add.f32 	%f771, %f768, %f770;
	mul.rn.f32 	%f772, %f75, %f769;
	neg.f32 	%f773, %f772;
	fma.rn.f32 	%f774, %f75, %f769, %f773;
	fma.rn.f32 	%f775, %f75, %f771, %f774;
	mov.f32 	%f776, 0f00000000;
	fma.rn.f32 	%f777, %f776, %f769, %f775;
	add.rn.f32 	%f778, %f772, %f777;
	neg.f32 	%f779, %f778;
	add.rn.f32 	%f780, %f772, %f779;
	add.rn.f32 	%f781, %f780, %f777;
	mov.b32 	 %r165, %f778;
	setp.eq.s32	%p58, %r165, 1118925336;
	add.s32 	%r166, %r165, -1;
	mov.b32 	 %f782, %r166;
	add.f32 	%f783, %f781, 0f37000000;
	selp.f32	%f784, %f782, %f778, %p58;
	selp.f32	%f111, %f783, %f781, %p58;
	mul.f32 	%f785, %f784, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f786, %f785;
	mov.f32 	%f787, 0fBF317200;
	fma.rn.f32 	%f788, %f786, %f787, %f784;
	mov.f32 	%f789, 0fB5BFBE8E;
	fma.rn.f32 	%f790, %f786, %f789, %f788;
	mul.f32 	%f740, %f790, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f739,%f740;
	// inline asm
	add.f32 	%f791, %f786, 0f00000000;
	ex2.approx.f32 	%f792, %f791;
	mul.f32 	%f793, %f739, %f792;
	setp.lt.f32	%p59, %f784, 0fC2D20000;
	selp.f32	%f794, 0f00000000, %f793, %p59;
	setp.gt.f32	%p60, %f784, 0f42D20000;
	selp.f32	%f2415, 0f7F800000, %f794, %p60;
	setp.eq.f32	%p61, %f2415, 0f7F800000;
	@%p61 bra 	BB13_49;

	fma.rn.f32 	%f2415, %f2415, %f111, %f2415;

BB13_49:
	mov.b32 	 %r167, %f2415;
	xor.b32  	%r168, %r167, -2147483648;
	mov.b32 	 %f795, %r168;
	selp.f32	%f115, %f795, %f2415, %p1;
	setp.eq.f32	%p62, %f66, 0f00000000;
	setp.geu.f32	%p63, %f66, 0f00000000;
	selp.f32	%f2416, %f76, %f115, %p62;
	@%p63 bra 	BB13_51;

	cvt.rzi.f32.f32	%f797, %f586;
	setp.neu.f32	%p64, %f797, 0f40000000;
	selp.f32	%f2416, 0f7FFFFFFF, %f115, %p64;

BB13_51:
	setp.gt.s32	%p65, %r33, 2139095039;
	setp.lt.s32	%p66, %r33, 2139095040;
	or.pred  	%p67, %p2, %p66;
	add.f32 	%f798, %f66, 0f40000000;
	selp.f32	%f2417, %f798, %f2416, %p65;
	@%p67 bra 	BB13_53;

	abs.f32 	%f2371, %f66;
	setp.neu.f32	%p68, %f2371, 0f7F800000;
	setp.eq.f32	%p69, %f74, 0f7F800000;
	or.pred  	%p70, %p69, %p68;
	selp.f32	%f799, %f77, %f2416, %p69;
	selp.f32	%f800, 0fFF800000, 0f7F800000, %p1;
	selp.f32	%f2417, %f799, %f800, %p70;

BB13_53:
	mul.f32 	%f807, %f2417, 0fBF000000;
	setp.eq.f32	%p71, %f66, 0f3F800000;
	selp.f32	%f808, 0fBF000000, %f807, %p71;
	mul.f32 	%f809, %f808, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f810, %f809;
	fma.rn.f32 	%f812, %f810, %f787, %f808;
	fma.rn.f32 	%f814, %f810, %f789, %f812;
	mul.f32 	%f802, %f814, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f801,%f802;
	// inline asm
	add.f32 	%f815, %f810, 0f00000000;
	ex2.approx.f32 	%f816, %f815;
	mul.f32 	%f817, %f801, %f816;
	setp.lt.f32	%p72, %f808, 0fC2D20000;
	selp.f32	%f818, 0f00000000, %f817, %p72;
	setp.gt.f32	%p73, %f808, 0f42D20000;
	selp.f32	%f122, 0f7F800000, %f818, %p73;
	// inline asm
	rcp.approx.ftz.f32 %f803,%f81;
	// inline asm
	mul.f32 	%f819, %f803, %f82;
	mul.f32 	%f820, %f819, %f819;
	fma.rn.f32 	%f823, %f746, %f820, %f745;
	fma.rn.f32 	%f825, %f823, %f820, %f748;
	mul.rn.f32 	%f826, %f825, %f820;
	mul.rn.f32 	%f827, %f826, %f819;
	sub.f32 	%f828, %f80, %f819;
	neg.f32 	%f829, %f819;
	add.f32 	%f830, %f828, %f828;
	fma.rn.f32 	%f831, %f829, %f80, %f830;
	mul.rn.f32 	%f832, %f803, %f831;
	add.f32 	%f833, %f827, %f819;
	sub.f32 	%f834, %f819, %f833;
	add.f32 	%f835, %f827, %f834;
	add.f32 	%f836, %f832, %f835;
	add.f32 	%f837, %f833, %f836;
	sub.f32 	%f838, %f833, %f837;
	add.f32 	%f839, %f836, %f838;
	add.f32 	%f840, %f83, %f837;
	sub.f32 	%f841, %f83, %f840;
	add.f32 	%f842, %f837, %f841;
	add.f32 	%f843, %f839, %f842;
	add.f32 	%f844, %f84, %f843;
	add.f32 	%f845, %f840, %f844;
	sub.f32 	%f846, %f840, %f845;
	add.f32 	%f847, %f844, %f846;
	mul.rn.f32 	%f848, %f75, %f845;
	neg.f32 	%f849, %f848;
	fma.rn.f32 	%f850, %f75, %f845, %f849;
	fma.rn.f32 	%f851, %f75, %f847, %f850;
	fma.rn.f32 	%f853, %f776, %f845, %f851;
	add.rn.f32 	%f854, %f848, %f853;
	neg.f32 	%f855, %f854;
	add.rn.f32 	%f856, %f848, %f855;
	add.rn.f32 	%f857, %f856, %f853;
	mov.b32 	 %r169, %f854;
	setp.eq.s32	%p74, %r169, 1118925336;
	add.s32 	%r170, %r169, -1;
	mov.b32 	 %f858, %r170;
	add.f32 	%f859, %f857, 0f37000000;
	selp.f32	%f860, %f858, %f854, %p74;
	selp.f32	%f123, %f859, %f857, %p74;
	mul.f32 	%f861, %f860, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f862, %f861;
	fma.rn.f32 	%f863, %f862, %f787, %f860;
	fma.rn.f32 	%f864, %f862, %f789, %f863;
	mul.f32 	%f806, %f864, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f805,%f806;
	// inline asm
	add.f32 	%f865, %f862, 0f00000000;
	ex2.approx.f32 	%f866, %f865;
	mul.f32 	%f867, %f805, %f866;
	setp.lt.f32	%p75, %f860, 0fC2D20000;
	selp.f32	%f868, 0f00000000, %f867, %p75;
	setp.gt.f32	%p76, %f860, 0f42D20000;
	selp.f32	%f2418, 0f7F800000, %f868, %p76;
	setp.eq.f32	%p77, %f2418, 0f7F800000;
	@%p77 bra 	BB13_55;

	fma.rn.f32 	%f2418, %f2418, %f123, %f2418;

BB13_55:
	mov.b32 	 %r171, %f2418;
	xor.b32  	%r172, %r171, -2147483648;
	mov.b32 	 %f869, %r172;
	selp.f32	%f127, %f869, %f2418, %p3;
	setp.eq.f32	%p78, %f78, 0f00000000;
	setp.geu.f32	%p79, %f78, 0f00000000;
	selp.f32	%f2419, %f85, %f127, %p78;
	@%p79 bra 	BB13_57;

	cvt.rzi.f32.f32	%f871, %f586;
	setp.neu.f32	%p80, %f871, 0f40000000;
	selp.f32	%f2419, 0f7FFFFFFF, %f127, %p80;

BB13_57:
	setp.gt.s32	%p81, %r34, 2139095039;
	setp.lt.s32	%p82, %r34, 2139095040;
	or.pred  	%p83, %p4, %p82;
	add.f32 	%f872, %f78, 0f40000000;
	selp.f32	%f2420, %f872, %f2419, %p81;
	@%p83 bra 	BB13_59;

	abs.f32 	%f2372, %f78;
	setp.neu.f32	%p84, %f2372, 0f7F800000;
	setp.eq.f32	%p85, %f74, 0f7F800000;
	or.pred  	%p86, %p85, %p84;
	selp.f32	%f873, %f86, %f2419, %p85;
	selp.f32	%f874, 0fFF800000, 0f7F800000, %p3;
	selp.f32	%f2420, %f873, %f874, %p86;

BB13_59:
	mul.f32 	%f878, %f2420, 0fBF000000;
	setp.eq.f32	%p87, %f78, 0f3F800000;
	selp.f32	%f879, 0fBF000000, %f878, %p87;
	mul.f32 	%f880, %f879, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f881, %f880;
	fma.rn.f32 	%f883, %f881, %f787, %f879;
	fma.rn.f32 	%f885, %f881, %f789, %f883;
	mul.f32 	%f876, %f885, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f875,%f876;
	// inline asm
	add.f32 	%f886, %f881, 0f00000000;
	ex2.approx.f32 	%f887, %f886;
	mul.f32 	%f888, %f875, %f887;
	setp.lt.f32	%p88, %f879, 0fC2D20000;
	selp.f32	%f889, 0f00000000, %f888, %p88;
	setp.gt.f32	%p89, %f879, 0f42D20000;
	selp.f32	%f134, 0f7F800000, %f889, %p89;
	sub.f32 	%f890, %f122, %f134;
	mul.f32 	%f891, %f53, %f890;
	mul.f32 	%f2456, %f108, %f891;
	st.local.f32 	[%rd5], %f2456;
	mov.u32 	%r353, 3;
	mov.f32 	%f2423, %f583;
	mov.f32 	%f2482, %f50;
	bra.uni 	BB13_60;

BB13_63:
	mul.rn.f32 	%f140, %f137, %f137;
	mov.f32 	%f2423, %f139;
	mov.f32 	%f2482, %f140;

BB13_60:
	mov.f32 	%f137, %f2482;
	mov.f32 	%f2421, %f2423;
	mov.f32 	%f2424, %f2421;
	and.b32  	%r174, %r353, 1;
	setp.eq.b32	%p90, %r174, 1;
	@!%p90 bra 	BB13_62;
	bra.uni 	BB13_61;

BB13_61:
	mul.rn.f32 	%f2424, %f2424, %f137;

BB13_62:
	mov.f32 	%f139, %f2424;
	shr.u32 	%r353, %r353, 1;
	setp.eq.s32	%p91, %r353, 0;
	@%p91 bra 	BB13_64;
	bra.uni 	BB13_63;

BB13_64:
	mov.f32 	%f2374, 0f35BFBE8E;
	mov.f32 	%f2373, 0f3F317200;
	mul.f32 	%f898, %f582, %f122;
	mul.f32 	%f901, %f604, %f134;
	sub.f32 	%f902, %f898, %f901;
	div.rn.f32 	%f903, %f52, %f139;
	mul.f32 	%f904, %f902, %f903;
	mul.f32 	%f2454, %f108, %f904;
	st.local.f32 	[%rd6], %f2454;
	add.f32 	%f905, %f94, 0f3F000000;
	sub.f32 	%f142, %f905, %f2461;
	div.rn.f32 	%f143, %f142, %f50;
	abs.f32 	%f144, %f143;
	setp.lt.f32	%p92, %f144, 0f00800000;
	mul.f32 	%f906, %f144, 0f4B800000;
	selp.f32	%f907, 0fC3170000, 0fC2FE0000, %p92;
	selp.f32	%f908, %f906, %f144, %p92;
	mov.b32 	 %r175, %f908;
	and.b32  	%r176, %r175, 8388607;
	or.b32  	%r177, %r176, 1065353216;
	mov.b32 	 %f909, %r177;
	shr.u32 	%r178, %r175, 23;
	cvt.rn.f32.u32	%f910, %r178;
	add.f32 	%f911, %f907, %f910;
	setp.gt.f32	%p93, %f909, 0f3FB504F3;
	mul.f32 	%f912, %f909, 0f3F000000;
	add.f32 	%f913, %f911, 0f3F800000;
	selp.f32	%f914, %f912, %f909, %p93;
	selp.f32	%f915, %f913, %f911, %p93;
	add.f32 	%f145, %f914, 0fBF800000;
	add.f32 	%f893, %f914, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f892,%f893;
	// inline asm
	add.f32 	%f147, %f145, %f145;
	mul.f32 	%f916, %f892, %f147;
	mul.f32 	%f917, %f916, %f916;
	fma.rn.f32 	%f920, %f746, %f917, %f745;
	fma.rn.f32 	%f922, %f920, %f917, %f748;
	mul.rn.f32 	%f923, %f922, %f917;
	mul.rn.f32 	%f924, %f923, %f916;
	sub.f32 	%f925, %f145, %f916;
	neg.f32 	%f926, %f916;
	add.f32 	%f927, %f925, %f925;
	fma.rn.f32 	%f928, %f926, %f145, %f927;
	mul.rn.f32 	%f929, %f892, %f928;
	add.f32 	%f930, %f924, %f916;
	sub.f32 	%f931, %f916, %f930;
	add.f32 	%f932, %f924, %f931;
	add.f32 	%f933, %f929, %f932;
	add.f32 	%f934, %f930, %f933;
	sub.f32 	%f935, %f930, %f934;
	add.f32 	%f936, %f933, %f935;
	mul.rn.f32 	%f148, %f915, %f2373;
	mul.rn.f32 	%f149, %f915, %f2374;
	add.f32 	%f939, %f148, %f934;
	sub.f32 	%f940, %f148, %f939;
	add.f32 	%f941, %f934, %f940;
	add.f32 	%f942, %f936, %f941;
	add.f32 	%f943, %f149, %f942;
	add.f32 	%f944, %f939, %f943;
	sub.f32 	%f945, %f939, %f944;
	add.f32 	%f946, %f943, %f945;
	mul.rn.f32 	%f947, %f75, %f944;
	neg.f32 	%f948, %f947;
	fma.rn.f32 	%f949, %f75, %f944, %f948;
	fma.rn.f32 	%f950, %f75, %f946, %f949;
	fma.rn.f32 	%f952, %f776, %f944, %f950;
	add.rn.f32 	%f953, %f947, %f952;
	neg.f32 	%f954, %f953;
	add.rn.f32 	%f955, %f947, %f954;
	add.rn.f32 	%f956, %f955, %f952;
	mov.b32 	 %r179, %f953;
	setp.eq.s32	%p94, %r179, 1118925336;
	add.s32 	%r180, %r179, -1;
	mov.b32 	 %f957, %r180;
	add.f32 	%f958, %f956, 0f37000000;
	selp.f32	%f959, %f957, %f953, %p94;
	selp.f32	%f150, %f958, %f956, %p94;
	mul.f32 	%f960, %f959, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f961, %f960;
	fma.rn.f32 	%f963, %f961, %f787, %f959;
	fma.rn.f32 	%f965, %f961, %f789, %f963;
	mul.f32 	%f895, %f965, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f894,%f895;
	// inline asm
	add.f32 	%f966, %f961, 0f00000000;
	ex2.approx.f32 	%f967, %f966;
	mul.f32 	%f968, %f894, %f967;
	setp.lt.f32	%p95, %f959, 0fC2D20000;
	selp.f32	%f969, 0f00000000, %f968, %p95;
	setp.gt.f32	%p96, %f959, 0f42D20000;
	selp.f32	%f2425, 0f7F800000, %f969, %p96;
	setp.eq.f32	%p97, %f2425, 0f7F800000;
	@%p97 bra 	BB13_66;

	fma.rn.f32 	%f2425, %f2425, %f150, %f2425;

BB13_66:
	setp.lt.f32	%p98, %f143, 0f00000000;
	and.pred  	%p5, %p98, %p35;
	mov.b32 	 %r181, %f2425;
	xor.b32  	%r182, %r181, -2147483648;
	mov.b32 	 %f970, %r182;
	selp.f32	%f2426, %f970, %f2425, %p5;
	setp.eq.f32	%p100, %f143, 0f00000000;
	@%p100 bra 	BB13_69;
	bra.uni 	BB13_67;

BB13_69:
	add.f32 	%f973, %f143, %f143;
	selp.f32	%f2426, %f973, 0f00000000, %p35;
	bra.uni 	BB13_70;

BB13_67:
	setp.geu.f32	%p101, %f143, 0f00000000;
	@%p101 bra 	BB13_70;

	cvt.rzi.f32.f32	%f972, %f586;
	setp.neu.f32	%p102, %f972, 0f40000000;
	selp.f32	%f2426, 0f7FFFFFFF, %f2426, %p102;

BB13_70:
	add.f32 	%f974, %f144, %f74;
	mov.b32 	 %r38, %f974;
	setp.lt.s32	%p104, %r38, 2139095040;
	@%p104 bra 	BB13_77;

	setp.gtu.f32	%p106, %f144, 0f7F800000;
	or.pred  	%p107, %p106, %p41;
	@%p107 bra 	BB13_76;
	bra.uni 	BB13_72;

BB13_76:
	add.f32 	%f2426, %f143, 0f40000000;
	bra.uni 	BB13_77;

BB13_72:
	setp.eq.f32	%p108, %f74, 0f7F800000;
	@%p108 bra 	BB13_75;
	bra.uni 	BB13_73;

BB13_75:
	setp.gt.f32	%p110, %f144, 0f3F800000;
	selp.f32	%f975, 0f7F800000, 0f00000000, %p110;
	setp.eq.f32	%p111, %f143, 0fBF800000;
	selp.f32	%f2426, 0f3F800000, %f975, %p111;
	bra.uni 	BB13_77;

BB13_73:
	setp.neu.f32	%p109, %f144, 0f7F800000;
	@%p109 bra 	BB13_77;

	selp.f32	%f2426, 0fFF800000, 0f7F800000, %p5;

BB13_77:
	cvt.rn.f32.s32	%f2379, %r352;
	mov.f32 	%f2376, 0f35BFBE8E;
	mov.f32 	%f2375, 0f3F317200;
	mul.f32 	%f982, %f2426, 0fBF000000;
	setp.eq.f32	%p112, %f143, 0f3F800000;
	selp.f32	%f983, 0fBF000000, %f982, %p112;
	mul.f32 	%f984, %f983, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f985, %f984;
	fma.rn.f32 	%f987, %f985, %f787, %f983;
	fma.rn.f32 	%f989, %f985, %f789, %f987;
	mul.f32 	%f977, %f989, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f976,%f977;
	// inline asm
	add.f32 	%f990, %f985, 0f00000000;
	ex2.approx.f32 	%f991, %f990;
	mul.f32 	%f992, %f976, %f991;
	setp.lt.f32	%p113, %f983, 0fC2D20000;
	selp.f32	%f993, 0f00000000, %f992, %p113;
	setp.gt.f32	%p114, %f983, 0f42D20000;
	selp.f32	%f162, 0f7F800000, %f993, %p114;
	add.f32 	%f994, %f2379, 0fBF000000;
	sub.f32 	%f163, %f994, %f2461;
	div.rn.f32 	%f164, %f163, %f50;
	abs.f32 	%f165, %f164;
	setp.lt.f32	%p115, %f165, 0f00800000;
	mul.f32 	%f995, %f165, 0f4B800000;
	selp.f32	%f996, 0fC3170000, 0fC2FE0000, %p115;
	selp.f32	%f997, %f995, %f165, %p115;
	mov.b32 	 %r183, %f997;
	and.b32  	%r184, %r183, 8388607;
	or.b32  	%r185, %r184, 1065353216;
	mov.b32 	 %f998, %r185;
	shr.u32 	%r186, %r183, 23;
	cvt.rn.f32.u32	%f999, %r186;
	add.f32 	%f1000, %f996, %f999;
	setp.gt.f32	%p116, %f998, 0f3FB504F3;
	mul.f32 	%f1001, %f998, 0f3F000000;
	add.f32 	%f1002, %f1000, 0f3F800000;
	selp.f32	%f1003, %f1001, %f998, %p116;
	selp.f32	%f1004, %f1002, %f1000, %p116;
	add.f32 	%f166, %f1003, 0fBF800000;
	add.f32 	%f979, %f1003, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f978,%f979;
	// inline asm
	add.f32 	%f168, %f166, %f166;
	mul.f32 	%f1005, %f978, %f168;
	mul.f32 	%f1006, %f1005, %f1005;
	fma.rn.f32 	%f1009, %f746, %f1006, %f745;
	fma.rn.f32 	%f1011, %f1009, %f1006, %f748;
	mul.rn.f32 	%f1012, %f1011, %f1006;
	mul.rn.f32 	%f1013, %f1012, %f1005;
	sub.f32 	%f1014, %f166, %f1005;
	neg.f32 	%f1015, %f1005;
	add.f32 	%f1016, %f1014, %f1014;
	fma.rn.f32 	%f1017, %f1015, %f166, %f1016;
	mul.rn.f32 	%f1018, %f978, %f1017;
	add.f32 	%f1019, %f1013, %f1005;
	sub.f32 	%f1020, %f1005, %f1019;
	add.f32 	%f1021, %f1013, %f1020;
	add.f32 	%f1022, %f1018, %f1021;
	add.f32 	%f1023, %f1019, %f1022;
	sub.f32 	%f1024, %f1019, %f1023;
	add.f32 	%f1025, %f1022, %f1024;
	mul.rn.f32 	%f169, %f1004, %f2375;
	mul.rn.f32 	%f170, %f1004, %f2376;
	add.f32 	%f1028, %f169, %f1023;
	sub.f32 	%f1029, %f169, %f1028;
	add.f32 	%f1030, %f1023, %f1029;
	add.f32 	%f1031, %f1025, %f1030;
	add.f32 	%f1032, %f170, %f1031;
	add.f32 	%f1033, %f1028, %f1032;
	sub.f32 	%f1034, %f1028, %f1033;
	add.f32 	%f1035, %f1032, %f1034;
	mul.rn.f32 	%f1036, %f75, %f1033;
	neg.f32 	%f1037, %f1036;
	fma.rn.f32 	%f1038, %f75, %f1033, %f1037;
	fma.rn.f32 	%f1039, %f75, %f1035, %f1038;
	fma.rn.f32 	%f1041, %f776, %f1033, %f1039;
	add.rn.f32 	%f1042, %f1036, %f1041;
	neg.f32 	%f1043, %f1042;
	add.rn.f32 	%f1044, %f1036, %f1043;
	add.rn.f32 	%f1045, %f1044, %f1041;
	mov.b32 	 %r187, %f1042;
	setp.eq.s32	%p117, %r187, 1118925336;
	add.s32 	%r188, %r187, -1;
	mov.b32 	 %f1046, %r188;
	add.f32 	%f1047, %f1045, 0f37000000;
	selp.f32	%f1048, %f1046, %f1042, %p117;
	selp.f32	%f171, %f1047, %f1045, %p117;
	mul.f32 	%f1049, %f1048, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1050, %f1049;
	fma.rn.f32 	%f1051, %f1050, %f787, %f1048;
	fma.rn.f32 	%f1052, %f1050, %f789, %f1051;
	mul.f32 	%f981, %f1052, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f980,%f981;
	// inline asm
	add.f32 	%f1053, %f1050, 0f00000000;
	ex2.approx.f32 	%f1054, %f1053;
	mul.f32 	%f1055, %f980, %f1054;
	setp.lt.f32	%p118, %f1048, 0fC2D20000;
	selp.f32	%f1056, 0f00000000, %f1055, %p118;
	setp.gt.f32	%p119, %f1048, 0f42D20000;
	selp.f32	%f2427, 0f7F800000, %f1056, %p119;
	setp.eq.f32	%p120, %f2427, 0f7F800000;
	@%p120 bra 	BB13_79;

	fma.rn.f32 	%f2427, %f2427, %f171, %f2427;

BB13_79:
	setp.lt.f32	%p121, %f164, 0f00000000;
	and.pred  	%p6, %p121, %p35;
	mov.b32 	 %r189, %f2427;
	xor.b32  	%r190, %r189, -2147483648;
	mov.b32 	 %f1057, %r190;
	selp.f32	%f2428, %f1057, %f2427, %p6;
	setp.eq.f32	%p123, %f164, 0f00000000;
	@%p123 bra 	BB13_82;
	bra.uni 	BB13_80;

BB13_82:
	add.f32 	%f1060, %f164, %f164;
	selp.f32	%f2428, %f1060, 0f00000000, %p35;
	bra.uni 	BB13_83;

BB13_80:
	setp.geu.f32	%p124, %f164, 0f00000000;
	@%p124 bra 	BB13_83;

	cvt.rzi.f32.f32	%f1059, %f586;
	setp.neu.f32	%p125, %f1059, 0f40000000;
	selp.f32	%f2428, 0f7FFFFFFF, %f2428, %p125;

BB13_83:
	add.f32 	%f1061, %f165, %f74;
	mov.b32 	 %r39, %f1061;
	setp.lt.s32	%p127, %r39, 2139095040;
	@%p127 bra 	BB13_90;

	setp.gtu.f32	%p129, %f165, 0f7F800000;
	or.pred  	%p130, %p129, %p41;
	@%p130 bra 	BB13_89;
	bra.uni 	BB13_85;

BB13_89:
	add.f32 	%f2428, %f164, 0f40000000;
	bra.uni 	BB13_90;

BB13_85:
	setp.eq.f32	%p131, %f74, 0f7F800000;
	@%p131 bra 	BB13_88;
	bra.uni 	BB13_86;

BB13_88:
	setp.gt.f32	%p133, %f165, 0f3F800000;
	selp.f32	%f1062, 0f7F800000, 0f00000000, %p133;
	setp.eq.f32	%p134, %f164, 0fBF800000;
	selp.f32	%f2428, 0f3F800000, %f1062, %p134;
	bra.uni 	BB13_90;

BB13_86:
	setp.neu.f32	%p132, %f165, 0f7F800000;
	@%p132 bra 	BB13_90;

	selp.f32	%f2428, 0fFF800000, 0f7F800000, %p6;

BB13_90:
	mul.f32 	%f1066, %f2428, 0fBF000000;
	setp.eq.f32	%p135, %f164, 0f3F800000;
	selp.f32	%f1067, 0fBF000000, %f1066, %p135;
	mul.f32 	%f1068, %f1067, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1069, %f1068;
	fma.rn.f32 	%f1071, %f1069, %f787, %f1067;
	fma.rn.f32 	%f1073, %f1069, %f789, %f1071;
	mul.f32 	%f1064, %f1073, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1063,%f1064;
	// inline asm
	add.f32 	%f1074, %f1069, 0f00000000;
	ex2.approx.f32 	%f1075, %f1074;
	mul.f32 	%f1076, %f1063, %f1075;
	setp.lt.f32	%p136, %f1067, 0fC2D20000;
	selp.f32	%f1077, 0f00000000, %f1076, %p136;
	setp.gt.f32	%p137, %f1067, 0f42D20000;
	selp.f32	%f183, 0f7F800000, %f1077, %p137;
	sub.f32 	%f1078, %f162, %f183;
	mul.f32 	%f1079, %f53, %f1078;
	mul.f32 	%f1080, %f93, %f1079;
	st.local.f32 	[%rd5+4], %f1080;
	mov.f32 	%f2429, 0f3F800000;
	mov.u32 	%r354, 3;
	mov.f32 	%f2481, %f50;
	bra.uni 	BB13_91;

BB13_94:
	mul.rn.f32 	%f2481, %f2481, %f2481;

BB13_91:
	and.b32  	%r192, %r354, 1;
	setp.eq.b32	%p138, %r192, 1;
	@!%p138 bra 	BB13_93;
	bra.uni 	BB13_92;

BB13_92:
	mul.rn.f32 	%f2429, %f2429, %f2481;

BB13_93:
	shr.u32 	%r354, %r354, 1;
	setp.eq.s32	%p139, %r354, 0;
	@%p139 bra 	BB13_95;
	bra.uni 	BB13_94;

BB13_95:
	div.rn.f32 	%f1085, %f52, %f2429;
	mul.f32 	%f1086, %f163, %f183;
	mul.f32 	%f1087, %f142, %f162;
	sub.f32 	%f1088, %f1087, %f1086;
	mul.f32 	%f1089, %f1088, %f1085;
	mul.f32 	%f1090, %f93, %f1089;
	st.local.f32 	[%rd6+4], %f1090;
	// inline asm
	rcp.approx.ftz.f32 %f1081,%f70;
	// inline asm
	mul.f32 	%f1091, %f1081, %f71;
	mul.f32 	%f1092, %f1091, %f1091;
	fma.rn.f32 	%f1095, %f746, %f1092, %f745;
	fma.rn.f32 	%f1097, %f1095, %f1092, %f748;
	mul.rn.f32 	%f1098, %f1097, %f1092;
	mul.rn.f32 	%f1099, %f1098, %f1091;
	sub.f32 	%f1100, %f69, %f1091;
	neg.f32 	%f1101, %f1091;
	add.f32 	%f1102, %f1100, %f1100;
	fma.rn.f32 	%f1103, %f1101, %f69, %f1102;
	mul.rn.f32 	%f1104, %f1081, %f1103;
	add.f32 	%f1105, %f1099, %f1091;
	sub.f32 	%f1106, %f1091, %f1105;
	add.f32 	%f1107, %f1099, %f1106;
	add.f32 	%f1108, %f1104, %f1107;
	add.f32 	%f1109, %f1105, %f1108;
	sub.f32 	%f1110, %f1105, %f1109;
	add.f32 	%f1111, %f1108, %f1110;
	add.f32 	%f1112, %f72, %f1109;
	sub.f32 	%f1113, %f72, %f1112;
	add.f32 	%f1114, %f1109, %f1113;
	add.f32 	%f1115, %f1111, %f1114;
	add.f32 	%f1116, %f73, %f1115;
	add.f32 	%f1117, %f1112, %f1116;
	sub.f32 	%f1118, %f1112, %f1117;
	add.f32 	%f1119, %f1116, %f1118;
	mul.rn.f32 	%f1120, %f75, %f1117;
	neg.f32 	%f1121, %f1120;
	fma.rn.f32 	%f1122, %f75, %f1117, %f1121;
	fma.rn.f32 	%f1123, %f75, %f1119, %f1122;
	fma.rn.f32 	%f1125, %f776, %f1117, %f1123;
	add.rn.f32 	%f1126, %f1120, %f1125;
	neg.f32 	%f1127, %f1126;
	add.rn.f32 	%f1128, %f1120, %f1127;
	add.rn.f32 	%f1129, %f1128, %f1125;
	mov.b32 	 %r193, %f1126;
	setp.eq.s32	%p140, %r193, 1118925336;
	add.s32 	%r194, %r193, -1;
	mov.b32 	 %f1130, %r194;
	add.f32 	%f1131, %f1129, 0f37000000;
	selp.f32	%f1132, %f1130, %f1126, %p140;
	selp.f32	%f189, %f1131, %f1129, %p140;
	mul.f32 	%f1133, %f1132, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1134, %f1133;
	fma.rn.f32 	%f1136, %f1134, %f787, %f1132;
	fma.rn.f32 	%f1138, %f1134, %f789, %f1136;
	mul.f32 	%f1084, %f1138, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1083,%f1084;
	// inline asm
	add.f32 	%f1139, %f1134, 0f00000000;
	ex2.approx.f32 	%f1140, %f1139;
	mul.f32 	%f1141, %f1083, %f1140;
	setp.lt.f32	%p141, %f1132, 0fC2D20000;
	selp.f32	%f1142, 0f00000000, %f1141, %p141;
	setp.gt.f32	%p142, %f1132, 0f42D20000;
	selp.f32	%f2430, 0f7F800000, %f1142, %p142;
	setp.eq.f32	%p143, %f2430, 0f7F800000;
	@%p143 bra 	BB13_97;

	fma.rn.f32 	%f2430, %f2430, %f189, %f2430;

BB13_97:
	mov.b32 	 %r195, %f2430;
	xor.b32  	%r196, %r195, -2147483648;
	mov.b32 	 %f1143, %r196;
	selp.f32	%f193, %f1143, %f2430, %p1;
	selp.f32	%f2431, %f76, %f193, %p62;
	@%p63 bra 	BB13_99;

	cvt.rzi.f32.f32	%f1145, %f586;
	setp.neu.f32	%p146, %f1145, 0f40000000;
	selp.f32	%f2431, 0f7FFFFFFF, %f193, %p146;

BB13_99:
	add.f32 	%f2365, %f66, 0f40000000;
	selp.f32	%f2432, %f2365, %f2431, %p65;
	@%p67 bra 	BB13_101;

	abs.f32 	%f2366, %f66;
	setp.neu.f32	%p150, %f2366, 0f7F800000;
	setp.eq.f32	%p151, %f74, 0f7F800000;
	or.pred  	%p152, %p151, %p150;
	selp.f32	%f1147, %f77, %f2431, %p151;
	selp.f32	%f1148, 0fFF800000, 0f7F800000, %p1;
	selp.f32	%f2432, %f1147, %f1148, %p152;

BB13_101:
	mul.f32 	%f1155, %f2432, 0fBF000000;
	selp.f32	%f1156, 0fBF000000, %f1155, %p71;
	mul.f32 	%f1157, %f1156, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1158, %f1157;
	fma.rn.f32 	%f1160, %f1158, %f787, %f1156;
	fma.rn.f32 	%f1162, %f1158, %f789, %f1160;
	mul.f32 	%f1150, %f1162, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1149,%f1150;
	// inline asm
	add.f32 	%f1163, %f1158, 0f00000000;
	ex2.approx.f32 	%f1164, %f1163;
	mul.f32 	%f1165, %f1149, %f1164;
	setp.lt.f32	%p154, %f1156, 0fC2D20000;
	selp.f32	%f1166, 0f00000000, %f1165, %p154;
	setp.gt.f32	%p155, %f1156, 0f42D20000;
	selp.f32	%f200, 0f7F800000, %f1166, %p155;
	// inline asm
	rcp.approx.ftz.f32 %f1151,%f81;
	// inline asm
	mul.f32 	%f1167, %f1151, %f82;
	mul.f32 	%f1168, %f1167, %f1167;
	fma.rn.f32 	%f1171, %f746, %f1168, %f745;
	fma.rn.f32 	%f1173, %f1171, %f1168, %f748;
	mul.rn.f32 	%f1174, %f1173, %f1168;
	mul.rn.f32 	%f1175, %f1174, %f1167;
	sub.f32 	%f1176, %f80, %f1167;
	neg.f32 	%f1177, %f1167;
	add.f32 	%f1178, %f1176, %f1176;
	fma.rn.f32 	%f1179, %f1177, %f80, %f1178;
	mul.rn.f32 	%f1180, %f1151, %f1179;
	add.f32 	%f1181, %f1175, %f1167;
	sub.f32 	%f1182, %f1167, %f1181;
	add.f32 	%f1183, %f1175, %f1182;
	add.f32 	%f1184, %f1180, %f1183;
	add.f32 	%f1185, %f1181, %f1184;
	sub.f32 	%f1186, %f1181, %f1185;
	add.f32 	%f1187, %f1184, %f1186;
	add.f32 	%f1188, %f83, %f1185;
	sub.f32 	%f1189, %f83, %f1188;
	add.f32 	%f1190, %f1185, %f1189;
	add.f32 	%f1191, %f1187, %f1190;
	add.f32 	%f1192, %f84, %f1191;
	add.f32 	%f1193, %f1188, %f1192;
	sub.f32 	%f1194, %f1188, %f1193;
	add.f32 	%f1195, %f1192, %f1194;
	mul.rn.f32 	%f1196, %f75, %f1193;
	neg.f32 	%f1197, %f1196;
	fma.rn.f32 	%f1198, %f75, %f1193, %f1197;
	fma.rn.f32 	%f1199, %f75, %f1195, %f1198;
	fma.rn.f32 	%f1201, %f776, %f1193, %f1199;
	add.rn.f32 	%f1202, %f1196, %f1201;
	neg.f32 	%f1203, %f1202;
	add.rn.f32 	%f1204, %f1196, %f1203;
	add.rn.f32 	%f1205, %f1204, %f1201;
	mov.b32 	 %r197, %f1202;
	setp.eq.s32	%p156, %r197, 1118925336;
	add.s32 	%r198, %r197, -1;
	mov.b32 	 %f1206, %r198;
	add.f32 	%f1207, %f1205, 0f37000000;
	selp.f32	%f1208, %f1206, %f1202, %p156;
	selp.f32	%f201, %f1207, %f1205, %p156;
	mul.f32 	%f1209, %f1208, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1210, %f1209;
	fma.rn.f32 	%f1211, %f1210, %f787, %f1208;
	fma.rn.f32 	%f1212, %f1210, %f789, %f1211;
	mul.f32 	%f1154, %f1212, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1153,%f1154;
	// inline asm
	add.f32 	%f1213, %f1210, 0f00000000;
	ex2.approx.f32 	%f1214, %f1213;
	mul.f32 	%f1215, %f1153, %f1214;
	setp.lt.f32	%p157, %f1208, 0fC2D20000;
	selp.f32	%f1216, 0f00000000, %f1215, %p157;
	setp.gt.f32	%p158, %f1208, 0f42D20000;
	selp.f32	%f2433, 0f7F800000, %f1216, %p158;
	setp.eq.f32	%p159, %f2433, 0f7F800000;
	@%p159 bra 	BB13_103;

	fma.rn.f32 	%f2433, %f2433, %f201, %f2433;

BB13_103:
	mov.b32 	 %r199, %f2433;
	xor.b32  	%r200, %r199, -2147483648;
	mov.b32 	 %f1217, %r200;
	selp.f32	%f205, %f1217, %f2433, %p3;
	selp.f32	%f2434, %f85, %f205, %p78;
	@%p79 bra 	BB13_105;

	cvt.rzi.f32.f32	%f1219, %f586;
	setp.neu.f32	%p162, %f1219, 0f40000000;
	selp.f32	%f2434, 0f7FFFFFFF, %f205, %p162;

BB13_105:
	add.f32 	%f2367, %f78, 0f40000000;
	selp.f32	%f2435, %f2367, %f2434, %p81;
	@%p83 bra 	BB13_107;

	abs.f32 	%f2368, %f78;
	setp.neu.f32	%p166, %f2368, 0f7F800000;
	setp.eq.f32	%p167, %f74, 0f7F800000;
	or.pred  	%p168, %p167, %p166;
	selp.f32	%f1221, %f86, %f2434, %p167;
	selp.f32	%f1222, 0fFF800000, 0f7F800000, %p3;
	selp.f32	%f2435, %f1221, %f1222, %p168;

BB13_107:
	mul.f32 	%f1226, %f2435, 0fBF000000;
	selp.f32	%f1227, 0fBF000000, %f1226, %p87;
	mul.f32 	%f1228, %f1227, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1229, %f1228;
	fma.rn.f32 	%f1231, %f1229, %f787, %f1227;
	fma.rn.f32 	%f1233, %f1229, %f789, %f1231;
	mul.f32 	%f1224, %f1233, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1223,%f1224;
	// inline asm
	add.f32 	%f1234, %f1229, 0f00000000;
	ex2.approx.f32 	%f1235, %f1234;
	mul.f32 	%f1236, %f1223, %f1235;
	setp.lt.f32	%p170, %f1227, 0fC2D20000;
	selp.f32	%f1237, 0f00000000, %f1236, %p170;
	setp.gt.f32	%p171, %f1227, 0f42D20000;
	selp.f32	%f212, 0f7F800000, %f1237, %p171;
	mul.f32 	%f1239, %f579, %f200;
	mul.f32 	%f1241, %f580, %f212;
	sub.f32 	%f1242, %f1239, %f1241;
	mul.f32 	%f1243, %f54, %f1242;
	mul.f32 	%f213, %f108, %f1243;
	mul.f32 	%f214, %f55, %f213;
	mov.f32 	%f2436, 0f3F800000;
	mov.u32 	%r355, 5;
	mov.f32 	%f2480, %f50;
	bra.uni 	BB13_108;

BB13_111:
	mul.rn.f32 	%f2480, %f2480, %f2480;

BB13_108:
	and.b32  	%r202, %r355, 1;
	setp.eq.b32	%p172, %r202, 1;
	@!%p172 bra 	BB13_110;
	bra.uni 	BB13_109;

BB13_109:
	mul.rn.f32 	%f2436, %f2436, %f2480;

BB13_110:
	shr.u32 	%r355, %r355, 1;
	setp.eq.s32	%p173, %r355, 0;
	@%p173 bra 	BB13_112;
	bra.uni 	BB13_111;

BB13_112:
	div.rn.f32 	%f220, %f56, %f2436;
	mov.f32 	%f2437, 0f3F800000;
	mov.u32 	%r356, 3;
	mov.f32 	%f2438, %f579;
	bra.uni 	BB13_113;

BB13_116:
	mul.rn.f32 	%f226, %f223, %f223;
	mov.f32 	%f2438, %f226;

BB13_113:
	mov.f32 	%f223, %f2438;
	and.b32  	%r204, %r356, 1;
	setp.eq.b32	%p174, %r204, 1;
	@!%p174 bra 	BB13_115;
	bra.uni 	BB13_114;

BB13_114:
	mul.rn.f32 	%f2437, %f2437, %f223;

BB13_115:
	shr.u32 	%r356, %r356, 1;
	setp.eq.s32	%p175, %r356, 0;
	@%p175 bra 	BB13_117;
	bra.uni 	BB13_116;

BB13_117:
	mul.f32 	%f227, %f200, %f2437;
	mov.f32 	%f2439, 0f3F800000;
	mov.u32 	%r357, 3;
	mov.f32 	%f2440, %f580;
	bra.uni 	BB13_118;

BB13_121:
	mul.rn.f32 	%f233, %f230, %f230;
	mov.f32 	%f2440, %f233;

BB13_118:
	mov.f32 	%f230, %f2440;
	and.b32  	%r206, %r357, 1;
	setp.eq.b32	%p176, %r206, 1;
	@!%p176 bra 	BB13_120;
	bra.uni 	BB13_119;

BB13_119:
	mul.rn.f32 	%f2439, %f2439, %f230;

BB13_120:
	shr.u32 	%r357, %r357, 1;
	setp.eq.s32	%p177, %r357, 0;
	@%p177 bra 	BB13_122;
	bra.uni 	BB13_121;

BB13_122:
	mul.f32 	%f1250, %f212, %f2439;
	sub.f32 	%f1251, %f227, %f1250;
	mul.f32 	%f1252, %f220, %f1251;
	mul.f32 	%f1253, %f108, %f1252;
	sub.f32 	%f234, %f214, %f1253;
	// inline asm
	rcp.approx.ftz.f32 %f1246,%f893;
	// inline asm
	mul.f32 	%f1254, %f1246, %f147;
	mul.f32 	%f1255, %f1254, %f1254;
	fma.rn.f32 	%f1258, %f746, %f1255, %f745;
	fma.rn.f32 	%f1260, %f1258, %f1255, %f748;
	mul.rn.f32 	%f1261, %f1260, %f1255;
	mul.rn.f32 	%f1262, %f1261, %f1254;
	sub.f32 	%f1263, %f145, %f1254;
	neg.f32 	%f1264, %f1254;
	add.f32 	%f1265, %f1263, %f1263;
	fma.rn.f32 	%f1266, %f1264, %f145, %f1265;
	mul.rn.f32 	%f1267, %f1246, %f1266;
	add.f32 	%f1268, %f1262, %f1254;
	sub.f32 	%f1269, %f1254, %f1268;
	add.f32 	%f1270, %f1262, %f1269;
	add.f32 	%f1271, %f1267, %f1270;
	add.f32 	%f1272, %f1268, %f1271;
	sub.f32 	%f1273, %f1268, %f1272;
	add.f32 	%f1274, %f1271, %f1273;
	add.f32 	%f1275, %f148, %f1272;
	sub.f32 	%f1276, %f148, %f1275;
	add.f32 	%f1277, %f1272, %f1276;
	add.f32 	%f1278, %f1274, %f1277;
	add.f32 	%f1279, %f149, %f1278;
	add.f32 	%f1280, %f1275, %f1279;
	sub.f32 	%f1281, %f1275, %f1280;
	add.f32 	%f1282, %f1279, %f1281;
	mul.rn.f32 	%f1283, %f75, %f1280;
	neg.f32 	%f1284, %f1283;
	fma.rn.f32 	%f1285, %f75, %f1280, %f1284;
	fma.rn.f32 	%f1286, %f75, %f1282, %f1285;
	fma.rn.f32 	%f1288, %f776, %f1280, %f1286;
	add.rn.f32 	%f1289, %f1283, %f1288;
	neg.f32 	%f1290, %f1289;
	add.rn.f32 	%f1291, %f1283, %f1290;
	add.rn.f32 	%f1292, %f1291, %f1288;
	mov.b32 	 %r207, %f1289;
	setp.eq.s32	%p178, %r207, 1118925336;
	add.s32 	%r208, %r207, -1;
	mov.b32 	 %f1293, %r208;
	add.f32 	%f1294, %f1292, 0f37000000;
	selp.f32	%f1295, %f1293, %f1289, %p178;
	selp.f32	%f235, %f1294, %f1292, %p178;
	mul.f32 	%f1296, %f1295, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1297, %f1296;
	fma.rn.f32 	%f1299, %f1297, %f787, %f1295;
	fma.rn.f32 	%f1301, %f1297, %f789, %f1299;
	mul.f32 	%f1249, %f1301, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1248,%f1249;
	// inline asm
	add.f32 	%f1302, %f1297, 0f00000000;
	ex2.approx.f32 	%f1303, %f1302;
	mul.f32 	%f1304, %f1248, %f1303;
	setp.lt.f32	%p179, %f1295, 0fC2D20000;
	selp.f32	%f1305, 0f00000000, %f1304, %p179;
	setp.gt.f32	%p180, %f1295, 0f42D20000;
	selp.f32	%f2441, 0f7F800000, %f1305, %p180;
	setp.eq.f32	%p181, %f2441, 0f7F800000;
	@%p181 bra 	BB13_124;

	fma.rn.f32 	%f2441, %f2441, %f235, %f2441;

BB13_124:
	mov.b32 	 %r209, %f2441;
	xor.b32  	%r210, %r209, -2147483648;
	mov.b32 	 %f1306, %r210;
	selp.f32	%f2442, %f1306, %f2441, %p5;
	@%p100 bra 	BB13_127;
	bra.uni 	BB13_125;

BB13_127:
	add.f32 	%f1309, %f143, %f143;
	selp.f32	%f2442, %f1309, 0f00000000, %p35;
	bra.uni 	BB13_128;

BB13_125:
	setp.geu.f32	%p183, %f143, 0f00000000;
	@%p183 bra 	BB13_128;

	cvt.rzi.f32.f32	%f1308, %f586;
	setp.neu.f32	%p184, %f1308, 0f40000000;
	selp.f32	%f2442, 0f7FFFFFFF, %f2442, %p184;

BB13_128:
	@%p104 bra 	BB13_135;

	setp.gtu.f32	%p188, %f144, 0f7F800000;
	or.pred  	%p189, %p188, %p41;
	@%p189 bra 	BB13_134;
	bra.uni 	BB13_130;

BB13_134:
	add.f32 	%f2442, %f143, 0f40000000;
	bra.uni 	BB13_135;

BB13_130:
	setp.eq.f32	%p190, %f74, 0f7F800000;
	@%p190 bra 	BB13_133;
	bra.uni 	BB13_131;

BB13_133:
	setp.gt.f32	%p192, %f144, 0f3F800000;
	selp.f32	%f1310, 0f7F800000, 0f00000000, %p192;
	setp.eq.f32	%p193, %f143, 0fBF800000;
	selp.f32	%f2442, 0f3F800000, %f1310, %p193;
	bra.uni 	BB13_135;

BB13_131:
	setp.neu.f32	%p191, %f144, 0f7F800000;
	@%p191 bra 	BB13_135;

	selp.f32	%f2442, 0fFF800000, 0f7F800000, %p5;

BB13_135:
	mul.f32 	%f1317, %f2442, 0fBF000000;
	selp.f32	%f1318, 0fBF000000, %f1317, %p112;
	mul.f32 	%f1319, %f1318, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1320, %f1319;
	fma.rn.f32 	%f1322, %f1320, %f787, %f1318;
	fma.rn.f32 	%f1324, %f1320, %f789, %f1322;
	mul.f32 	%f1312, %f1324, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1311,%f1312;
	// inline asm
	add.f32 	%f1325, %f1320, 0f00000000;
	ex2.approx.f32 	%f1326, %f1325;
	mul.f32 	%f1327, %f1311, %f1326;
	setp.lt.f32	%p195, %f1318, 0fC2D20000;
	selp.f32	%f1328, 0f00000000, %f1327, %p195;
	setp.gt.f32	%p196, %f1318, 0f42D20000;
	selp.f32	%f247, 0f7F800000, %f1328, %p196;
	// inline asm
	rcp.approx.ftz.f32 %f1313,%f979;
	// inline asm
	mul.f32 	%f1329, %f1313, %f168;
	mul.f32 	%f1330, %f1329, %f1329;
	fma.rn.f32 	%f1333, %f746, %f1330, %f745;
	fma.rn.f32 	%f1335, %f1333, %f1330, %f748;
	mul.rn.f32 	%f1336, %f1335, %f1330;
	mul.rn.f32 	%f1337, %f1336, %f1329;
	sub.f32 	%f1338, %f166, %f1329;
	neg.f32 	%f1339, %f1329;
	add.f32 	%f1340, %f1338, %f1338;
	fma.rn.f32 	%f1341, %f1339, %f166, %f1340;
	mul.rn.f32 	%f1342, %f1313, %f1341;
	add.f32 	%f1343, %f1337, %f1329;
	sub.f32 	%f1344, %f1329, %f1343;
	add.f32 	%f1345, %f1337, %f1344;
	add.f32 	%f1346, %f1342, %f1345;
	add.f32 	%f1347, %f1343, %f1346;
	sub.f32 	%f1348, %f1343, %f1347;
	add.f32 	%f1349, %f1346, %f1348;
	add.f32 	%f1350, %f169, %f1347;
	sub.f32 	%f1351, %f169, %f1350;
	add.f32 	%f1352, %f1347, %f1351;
	add.f32 	%f1353, %f1349, %f1352;
	add.f32 	%f1354, %f170, %f1353;
	add.f32 	%f1355, %f1350, %f1354;
	sub.f32 	%f1356, %f1350, %f1355;
	add.f32 	%f1357, %f1354, %f1356;
	mul.rn.f32 	%f1358, %f75, %f1355;
	neg.f32 	%f1359, %f1358;
	fma.rn.f32 	%f1360, %f75, %f1355, %f1359;
	fma.rn.f32 	%f1361, %f75, %f1357, %f1360;
	fma.rn.f32 	%f1363, %f776, %f1355, %f1361;
	add.rn.f32 	%f1364, %f1358, %f1363;
	neg.f32 	%f1365, %f1364;
	add.rn.f32 	%f1366, %f1358, %f1365;
	add.rn.f32 	%f1367, %f1366, %f1363;
	mov.b32 	 %r211, %f1364;
	setp.eq.s32	%p197, %r211, 1118925336;
	add.s32 	%r212, %r211, -1;
	mov.b32 	 %f1368, %r212;
	add.f32 	%f1369, %f1367, 0f37000000;
	selp.f32	%f1370, %f1368, %f1364, %p197;
	selp.f32	%f248, %f1369, %f1367, %p197;
	mul.f32 	%f1371, %f1370, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1372, %f1371;
	fma.rn.f32 	%f1373, %f1372, %f787, %f1370;
	fma.rn.f32 	%f1374, %f1372, %f789, %f1373;
	mul.f32 	%f1316, %f1374, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1315,%f1316;
	// inline asm
	add.f32 	%f1375, %f1372, 0f00000000;
	ex2.approx.f32 	%f1376, %f1375;
	mul.f32 	%f1377, %f1315, %f1376;
	setp.lt.f32	%p198, %f1370, 0fC2D20000;
	selp.f32	%f1378, 0f00000000, %f1377, %p198;
	setp.gt.f32	%p199, %f1370, 0f42D20000;
	selp.f32	%f2443, 0f7F800000, %f1378, %p199;
	setp.eq.f32	%p200, %f2443, 0f7F800000;
	@%p200 bra 	BB13_137;

	fma.rn.f32 	%f2443, %f2443, %f248, %f2443;

BB13_137:
	mov.b32 	 %r213, %f2443;
	xor.b32  	%r214, %r213, -2147483648;
	mov.b32 	 %f1379, %r214;
	selp.f32	%f2444, %f1379, %f2443, %p6;
	@%p123 bra 	BB13_140;
	bra.uni 	BB13_138;

BB13_140:
	add.f32 	%f1382, %f164, %f164;
	selp.f32	%f2444, %f1382, 0f00000000, %p35;
	bra.uni 	BB13_141;

BB13_138:
	setp.geu.f32	%p202, %f164, 0f00000000;
	@%p202 bra 	BB13_141;

	cvt.rzi.f32.f32	%f1381, %f586;
	setp.neu.f32	%p203, %f1381, 0f40000000;
	selp.f32	%f2444, 0f7FFFFFFF, %f2444, %p203;

BB13_141:
	@%p127 bra 	BB13_148;

	setp.gtu.f32	%p207, %f165, 0f7F800000;
	or.pred  	%p208, %p207, %p41;
	@%p208 bra 	BB13_147;
	bra.uni 	BB13_143;

BB13_147:
	add.f32 	%f2444, %f164, 0f40000000;
	bra.uni 	BB13_148;

BB13_143:
	setp.eq.f32	%p209, %f74, 0f7F800000;
	@%p209 bra 	BB13_146;
	bra.uni 	BB13_144;

BB13_146:
	setp.gt.f32	%p211, %f165, 0f3F800000;
	selp.f32	%f1383, 0f7F800000, 0f00000000, %p211;
	setp.eq.f32	%p212, %f164, 0fBF800000;
	selp.f32	%f2444, 0f3F800000, %f1383, %p212;
	bra.uni 	BB13_148;

BB13_144:
	setp.neu.f32	%p210, %f165, 0f7F800000;
	@%p210 bra 	BB13_148;

	selp.f32	%f2444, 0fFF800000, 0f7F800000, %p6;

BB13_148:
	mul.f32 	%f1387, %f2444, 0fBF000000;
	selp.f32	%f1388, 0fBF000000, %f1387, %p135;
	mul.f32 	%f1389, %f1388, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1390, %f1389;
	fma.rn.f32 	%f1392, %f1390, %f787, %f1388;
	fma.rn.f32 	%f1394, %f1390, %f789, %f1392;
	mul.f32 	%f1385, %f1394, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1384,%f1385;
	// inline asm
	add.f32 	%f1395, %f1390, 0f00000000;
	ex2.approx.f32 	%f1396, %f1395;
	mul.f32 	%f1397, %f1384, %f1396;
	setp.lt.f32	%p214, %f1388, 0fC2D20000;
	selp.f32	%f1398, 0f00000000, %f1397, %p214;
	setp.gt.f32	%p215, %f1388, 0f42D20000;
	selp.f32	%f260, 0f7F800000, %f1398, %p215;
	mul.f32 	%f1399, %f2448, %f260;
	mul.f32 	%f1400, %f2446, %f247;
	sub.f32 	%f1401, %f1400, %f1399;
	mul.f32 	%f1402, %f54, %f1401;
	mul.f32 	%f261, %f93, %f1402;
	mul.f32 	%f262, %f55, %f261;
	mov.f32 	%f2445, 0f3F800000;
	mov.u32 	%r358, 3;
	bra.uni 	BB13_149;

BB13_152:
	mul.rn.f32 	%f2446, %f2446, %f2446;

BB13_149:
	and.b32  	%r216, %r358, 1;
	setp.eq.b32	%p216, %r216, 1;
	@!%p216 bra 	BB13_151;
	bra.uni 	BB13_150;

BB13_150:
	mul.rn.f32 	%f2445, %f2445, %f2446;

BB13_151:
	shr.u32 	%r358, %r358, 1;
	setp.eq.s32	%p217, %r358, 0;
	@%p217 bra 	BB13_153;
	bra.uni 	BB13_152;

BB13_153:
	mul.f32 	%f268, %f247, %f2445;
	mov.f32 	%f2447, 0f3F800000;
	mov.u32 	%r359, 3;
	bra.uni 	BB13_154;

BB13_157:
	mul.rn.f32 	%f2448, %f2448, %f2448;

BB13_154:
	and.b32  	%r218, %r359, 1;
	setp.eq.b32	%p218, %r218, 1;
	@!%p218 bra 	BB13_156;
	bra.uni 	BB13_155;

BB13_155:
	mul.rn.f32 	%f2447, %f2447, %f2448;

BB13_156:
	shr.u32 	%r359, %r359, 1;
	setp.eq.s32	%p219, %r359, 0;
	@%p219 bra 	BB13_158;
	bra.uni 	BB13_157;

BB13_158:
	mul.f32 	%f1405, %f260, %f2447;
	sub.f32 	%f1406, %f268, %f1405;
	mul.f32 	%f1407, %f220, %f1406;
	mul.f32 	%f1408, %f93, %f1407;
	sub.f32 	%f1409, %f262, %f1408;
	add.f32 	%f1410, %f213, %f261;
	st.local.f32 	[%rd5+16], %f1410;
	add.f32 	%f1411, %f234, %f1409;
	mul.f32 	%f1412, %f93, %f108;
	st.local.f32 	[%rd5+8], %f1412;
	mov.u32 	%r219, 1065353216;
	st.local.u32 	[%rd5+12], %r219;
	st.local.f32 	[%rd6+16], %f1411;
	mov.u32 	%r361, 0;
	st.local.u32 	[%rd6+8], %r361;
	st.local.u32 	[%rd6+12], %r361;
	setp.leu.f32	%p220, %f2450, 0f3C23D70A;
	mov.f32 	%f2453, %f776;
	@%p220 bra 	BB13_160;

	div.rn.f32 	%f1413, %f110, %f2450;
	add.f32 	%f274, %f1413, 0fBF800000;
	mov.f32 	%f2453, %f274;

BB13_160:
	mov.f32 	%f275, %f2453;
	mov.f32 	%f2449, 0f3F800000;
	mov.u32 	%r360, 2;
	mov.f32 	%f2452, %f776;
	@%p220 bra 	BB13_166;
	bra.uni 	BB13_161;

BB13_164:
	mul.rn.f32 	%f2450, %f2450, %f2450;

BB13_161:
	and.b32  	%r222, %r360, 1;
	setp.eq.b32	%p222, %r222, 1;
	@!%p222 bra 	BB13_163;
	bra.uni 	BB13_162;

BB13_162:
	mul.rn.f32 	%f2449, %f2449, %f2450;

BB13_163:
	shr.u32 	%r360, %r360, 1;
	setp.eq.s32	%p223, %r360, 0;
	@%p223 bra 	BB13_165;
	bra.uni 	BB13_164;

BB13_165:
	div.rn.f32 	%f2452, %f110, %f2449;

BB13_166:
	mov.f32 	%f1416, 0f47C35000;
	min.f32 	%f283, %f275, %f1416;
	min.f32 	%f284, %f2452, %f1416;
	bra.uni 	BB13_167;

BB13_317:
	mul.wide.s32 	%rd142, %r361, 4;
	add.s64 	%rd143, %rd5, %rd142;
	ld.local.f32 	%f2456, [%rd143];
	add.s64 	%rd144, %rd6, %rd142;
	ld.local.f32 	%f2454, [%rd144];

BB13_167:
	mov.f32 	%f285, %f2454;
	cvt.s64.s32	%rd14, %r361;
	mul.wide.s32 	%rd79, %r361, 4;
	add.s64 	%rd80, %rd7, %rd79;
	ld.local.f32 	%f1418, [%rd80];
	fma.rn.f32 	%f1419, %f283, %f2456, %f1418;
	st.local.f32 	[%rd80], %f1419;
	mul.f32 	%f287, %f283, %f285;
	mov.f32 	%f2455, 0f3F800000;
	mov.u32 	%r362, 2;
	bra.uni 	BB13_168;

BB13_171:
	mul.rn.f32 	%f2456, %f2456, %f2456;

BB13_168:
	and.b32  	%r225, %r362, 1;
	setp.eq.b32	%p224, %r225, 1;
	@!%p224 bra 	BB13_170;
	bra.uni 	BB13_169;

BB13_169:
	mul.rn.f32 	%f2455, %f2455, %f2456;

BB13_170:
	shr.u32 	%r362, %r362, 1;
	setp.eq.s32	%p225, %r362, 0;
	@%p225 bra 	BB13_172;
	bra.uni 	BB13_171;

BB13_172:
	mul.f32 	%f1420, %f284, %f2455;
	sub.f32 	%f1421, %f287, %f1420;
	shl.b64 	%rd81, %rd14, 2;
	add.s64 	%rd82, %rd8, %rd81;
	ld.local.f32 	%f1422, [%rd82];
	add.f32 	%f1423, %f1421, %f1422;
	st.local.f32 	[%rd82], %f1423;
	add.s32 	%r361, %r361, 1;
	setp.lt.s32	%p226, %r361, 5;
	@%p226 bra 	BB13_317;

	add.s32 	%r352, %r352, 1;
	setp.lt.s32	%p227, %r352, %r104;
	@%p227 bra 	BB13_35;

	add.s32 	%r351, %r351, 1;
	setp.lt.s32	%p228, %r351, %r104;
	@%p228 bra 	BB13_34;

BB13_175:
	setp.lt.s32	%p229, %r30, 5;
	ld.local.f32 	%f1424, [%rd8];
	ld.local.f32 	%f1425, [%rd7];
	div.rn.f32 	%f1426, %f1425, %f1424;
	mov.f32 	%f1427, 0fBF800000;
	max.f32 	%f1428, %f1426, %f1427;
	mov.f32 	%f1429, 0f3F800000;
	min.f32 	%f293, %f1428, %f1429;
	ld.local.f32 	%f1430, [%rd8+4];
	ld.local.f32 	%f1431, [%rd7+4];
	div.rn.f32 	%f1432, %f1431, %f1430;
	max.f32 	%f1433, %f1432, %f1427;
	min.f32 	%f294, %f1433, %f1429;
	ld.local.f32 	%f1434, [%rd8+8];
	ld.local.f32 	%f1435, [%rd7+8];
	div.rn.f32 	%f1436, %f1435, %f1434;
	mov.f32 	%f1437, 0fC2C80000;
	max.f32 	%f1438, %f1436, %f1437;
	mov.f32 	%f1439, 0f42C80000;
	min.f32 	%f2458, %f1438, %f1439;
	@%p229 bra 	BB13_177;
	bra.uni 	BB13_176;

BB13_177:
	mul.f32 	%f2458, %f2458, 0f3F000000;
	ld.local.f32 	%f1448, [%rd8+12];
	ld.local.f32 	%f1449, [%rd7+12];
	div.rn.f32 	%f1450, %f1449, %f1448;
	mov.f32 	%f1451, 0fC0000000;
	max.f32 	%f1452, %f1450, %f1451;
	mov.f32 	%f1453, 0f40000000;
	min.f32 	%f2459, %f1452, %f1453;
	ld.local.f32 	%f1454, [%rd8+16];
	ld.local.f32 	%f1455, [%rd7+16];
	div.rn.f32 	%f2457, %f1455, %f1454;
	bra.uni 	BB13_178;

BB13_176:
	ld.local.f32 	%f1440, [%rd8+12];
	ld.local.f32 	%f1441, [%rd7+12];
	div.rn.f32 	%f1442, %f1441, %f1440;
	mov.f32 	%f1443, 0fC0000000;
	max.f32 	%f1444, %f1442, %f1443;
	mov.f32 	%f1445, 0f40000000;
	min.f32 	%f2459, %f1444, %f1445;
	ld.local.f32 	%f1446, [%rd8+16];
	ld.local.f32 	%f1447, [%rd7+16];
	div.rn.f32 	%f2457, %f1447, %f1446;

BB13_178:
	mov.f32 	%f1456, 0fBF000000;
	max.f32 	%f1457, %f2457, %f1456;
	min.f32 	%f1459, %f1457, %f530;
	sub.f32 	%f1460, %f50, %f1459;
	sub.f32 	%f2461, %f2461, %f294;
	sub.f32 	%f2460, %f2460, %f293;
	sub.f32 	%f1461, %f2462, %f2458;
	max.f32 	%f2462, %f1461, %f1429;
	sub.f32 	%f1463, %f2470, %f2459;
	mov.f32 	%f1464, 0f3C23D70A;
	max.f32 	%f2470, %f1463, %f1464;
	max.f32 	%f1465, %f1460, %f530;
	min.f32 	%f2483, %f1465, %f45;
	add.s32 	%r60, %r30, 1;
	setp.lt.s32	%p230, %r60, %r105;
	mov.u32 	%r350, %r60;
	mov.f32 	%f2469, %f2470;
	mov.f32 	%f2479, %f2483;
	@%p230 bra 	BB13_32;

BB13_179:
	mov.f32 	%f2511, 0f00000000;
	@%p14 bra 	BB13_287;

	div.rn.f32 	%f1468, %f2462, 0fC0206C99;
	div.rn.f32 	%f314, %f1468, %f2479;
	div.rn.f32 	%f315, %f314, %f2479;
	mov.u32 	%r226, 0;
	mov.f32 	%f2511, 0f00000000;
	mov.u32 	%r365, %r226;

BB13_181:
	mul.lo.s32 	%r332, %r3, %r4;
	cvt.rn.f32.s32	%f1469, %r365;
	sub.f32 	%f1470, %f1469, %f2460;
	add.f32 	%f317, %f1470, 0f3F000000;
	sqrt.rn.f32 	%f318, %f16;
	mul.f32 	%f319, %f317, %f318;
	abs.f32 	%f320, %f319;
	mul.f32 	%f321, %f319, %f319;
	add.f32 	%f322, %f1470, 0fBF000000;
	mul.f32 	%f323, %f322, %f318;
	abs.f32 	%f324, %f323;
	mul.f32 	%f325, %f323, %f323;
	add.s32 	%r63, %r365, %r332;
	add.f32 	%f1471, %f1469, 0f3F000000;
	sub.f32 	%f1472, %f1471, %f2460;
	div.rn.f32 	%f326, %f1472, %f2479;
	mov.f32 	%f1473, 0f3F800000;
	cvt.rzi.f32.f32	%f1474, %f1473;
	add.f32 	%f1475, %f1474, %f1474;
	mov.f32 	%f1476, 0f40000000;
	sub.f32 	%f1477, %f1476, %f1475;
	abs.f32 	%f327, %f1477;
	setp.eq.f32	%p232, %f327, 0f3F800000;
	abs.f32 	%f328, %f326;
	setp.lt.f32	%p233, %f328, 0f00800000;
	mul.f32 	%f1478, %f328, 0f4B800000;
	selp.f32	%f1479, 0fC3170000, 0fC2FE0000, %p233;
	selp.f32	%f1480, %f1478, %f328, %p233;
	mov.b32 	 %r230, %f1480;
	and.b32  	%r231, %r230, 8388607;
	or.b32  	%r232, %r231, 1065353216;
	mov.b32 	 %f1481, %r232;
	shr.u32 	%r233, %r230, 23;
	cvt.rn.f32.u32	%f1482, %r233;
	add.f32 	%f1483, %f1479, %f1482;
	setp.gt.f32	%p234, %f1481, 0f3FB504F3;
	mul.f32 	%f1484, %f1481, 0f3F000000;
	add.f32 	%f1485, %f1483, 0f3F800000;
	selp.f32	%f1486, %f1484, %f1481, %p234;
	selp.f32	%f1487, %f1485, %f1483, %p234;
	add.f32 	%f329, %f1486, 0fBF800000;
	add.f32 	%f330, %f1486, 0f3F800000;
	add.f32 	%f331, %f329, %f329;
	mov.f32 	%f1488, 0f3F317200;
	mul.rn.f32 	%f332, %f1487, %f1488;
	mov.f32 	%f1489, 0f35BFBE8E;
	mul.rn.f32 	%f333, %f1487, %f1489;
	abs.f32 	%f334, %f1476;
	setp.gt.f32	%p235, %f334, 0f77F684DF;
	selp.f32	%f335, 0f39800000, 0f40000000, %p235;
	setp.lt.f32	%p236, %f326, 0f00000000;
	and.pred  	%p7, %p236, %p232;
	add.f32 	%f1490, %f326, %f326;
	selp.f32	%f336, %f1490, 0f00000000, %p232;
	add.f32 	%f1491, %f328, %f334;
	mov.b32 	 %r64, %f1491;
	setp.gtu.f32	%p237, %f328, 0f7F800000;
	setp.gtu.f32	%p238, %f334, 0f7F800000;
	or.pred  	%p8, %p237, %p238;
	add.f32 	%f337, %f326, 0f40000000;
	setp.gt.f32	%p239, %f328, 0f3F800000;
	setp.eq.f32	%p240, %f326, 0fBF800000;
	selp.f32	%f1492, 0f7F800000, 0f00000000, %p239;
	selp.f32	%f338, 0f3F800000, %f1492, %p240;
	selp.f32	%f339, 0fFF800000, 0f7F800000, %p7;
	add.f32 	%f1493, %f1469, 0fBF000000;
	sub.f32 	%f1494, %f1493, %f2460;
	div.rn.f32 	%f340, %f1494, %f2479;
	abs.f32 	%f341, %f340;
	setp.lt.f32	%p241, %f341, 0f00800000;
	mul.f32 	%f1495, %f341, 0f4B800000;
	selp.f32	%f1496, 0fC3170000, 0fC2FE0000, %p241;
	selp.f32	%f1497, %f1495, %f341, %p241;
	mov.b32 	 %r234, %f1497;
	and.b32  	%r235, %r234, 8388607;
	or.b32  	%r236, %r235, 1065353216;
	mov.b32 	 %f1498, %r236;
	shr.u32 	%r237, %r234, 23;
	cvt.rn.f32.u32	%f1499, %r237;
	add.f32 	%f1500, %f1496, %f1499;
	setp.gt.f32	%p242, %f1498, 0f3FB504F3;
	mul.f32 	%f1501, %f1498, 0f3F000000;
	add.f32 	%f1502, %f1500, 0f3F800000;
	selp.f32	%f1503, %f1501, %f1498, %p242;
	selp.f32	%f1504, %f1502, %f1500, %p242;
	add.f32 	%f342, %f1503, 0fBF800000;
	add.f32 	%f343, %f1503, 0f3F800000;
	add.f32 	%f344, %f342, %f342;
	mul.rn.f32 	%f345, %f1504, %f1488;
	mul.rn.f32 	%f346, %f1504, %f1489;
	setp.lt.f32	%p243, %f340, 0f00000000;
	and.pred  	%p9, %p243, %p232;
	add.f32 	%f1505, %f340, %f340;
	selp.f32	%f347, %f1505, 0f00000000, %p232;
	add.f32 	%f1506, %f341, %f334;
	mov.b32 	 %r65, %f1506;
	setp.gtu.f32	%p244, %f341, 0f7F800000;
	or.pred  	%p10, %p244, %p238;
	add.f32 	%f348, %f340, 0f40000000;
	setp.gt.f32	%p245, %f341, 0f3F800000;
	setp.eq.f32	%p246, %f340, 0fBF800000;
	selp.f32	%f1507, 0f7F800000, 0f00000000, %p245;
	selp.f32	%f349, 0f3F800000, %f1507, %p246;
	selp.f32	%f350, 0fFF800000, 0f7F800000, %p9;
	mov.b32 	 %r238, %f323;
	and.b32  	%r66, %r238, -2147483648;
	mov.b32 	 %r239, %f319;
	and.b32  	%r67, %r239, -2147483648;
	mov.u32 	%r364, %r226;

BB13_182:
	mov.u32 	%r68, %r364;
	setp.ltu.f32	%p247, %f320, 0f3F800000;
	@%p247 bra 	BB13_184;
	bra.uni 	BB13_183;

BB13_184:
	mov.f32 	%f1526, 0f3BA0C9F8;
	mov.f32 	%f1527, 0fBA1268FB;
	fma.rn.f32 	%f1528, %f1527, %f321, %f1526;
	mov.f32 	%f1529, 0fBCDABFD4;
	fma.rn.f32 	%f1530, %f1528, %f321, %f1529;
	mov.f32 	%f1531, 0f3DE70331;
	fma.rn.f32 	%f1532, %f1530, %f321, %f1531;
	mov.f32 	%f1533, 0fBEC09330;
	fma.rn.f32 	%f1534, %f1532, %f321, %f1533;
	mov.f32 	%f1535, 0f3F906EBA;
	fma.rn.f32 	%f1536, %f1534, %f321, %f1535;
	mul.f32 	%f2484, %f319, %f1536;
	bra.uni 	BB13_185;

BB13_183:
	setp.ltu.f32	%p248, %f320, 0f407AD445;
	mov.f32 	%f1510, 0f3A03BB71;
	mov.f32 	%f1511, 0fB7B730FB;
	fma.rn.f32 	%f1512, %f1511, %f320, %f1510;
	mov.f32 	%f1513, 0fBBACA3B3;
	fma.rn.f32 	%f1514, %f1512, %f320, %f1513;
	mov.f32 	%f1515, 0f3D0A7445;
	fma.rn.f32 	%f1516, %f1514, %f320, %f1515;
	mov.f32 	%f1517, 0fBE1B3B75;
	fma.rn.f32 	%f1518, %f1516, %f320, %f1517;
	mov.f32 	%f1519, 0fBF6B385A;
	fma.rn.f32 	%f1520, %f1518, %f320, %f1519;
	mov.f32 	%f1521, 0fBFD0316E;
	fma.rn.f32 	%f1522, %f1520, %f320, %f1521;
	mov.f32 	%f1523, 0fBA031CCE;
	fma.rn.f32 	%f1509, %f1522, %f320, %f1523;
	// inline asm
	ex2.approx.ftz.f32 %f1508,%f1509;
	// inline asm
	sub.f32 	%f1525, %f1473, %f1508;
	mov.b32 	 %r240, %f1525;
	selp.b32	%r241, %r240, 1065353216, %p248;
	or.b32  	%r242, %r241, %r67;
	mov.b32 	 %f2484, %r242;

BB13_185:
	setp.ltu.f32	%p249, %f324, 0f3F800000;
	@%p249 bra 	BB13_187;
	bra.uni 	BB13_186;

BB13_187:
	mov.f32 	%f1555, 0f3BA0C9F8;
	mov.f32 	%f1556, 0fBA1268FB;
	fma.rn.f32 	%f1557, %f1556, %f325, %f1555;
	mov.f32 	%f1558, 0fBCDABFD4;
	fma.rn.f32 	%f1559, %f1557, %f325, %f1558;
	mov.f32 	%f1560, 0f3DE70331;
	fma.rn.f32 	%f1561, %f1559, %f325, %f1560;
	mov.f32 	%f1562, 0fBEC09330;
	fma.rn.f32 	%f1563, %f1561, %f325, %f1562;
	mov.f32 	%f1564, 0f3F906EBA;
	fma.rn.f32 	%f1565, %f1563, %f325, %f1564;
	mul.f32 	%f2485, %f323, %f1565;
	bra.uni 	BB13_188;

BB13_186:
	setp.ltu.f32	%p250, %f324, 0f407AD445;
	mov.f32 	%f1539, 0f3A03BB71;
	mov.f32 	%f1540, 0fB7B730FB;
	fma.rn.f32 	%f1541, %f1540, %f324, %f1539;
	mov.f32 	%f1542, 0fBBACA3B3;
	fma.rn.f32 	%f1543, %f1541, %f324, %f1542;
	mov.f32 	%f1544, 0f3D0A7445;
	fma.rn.f32 	%f1545, %f1543, %f324, %f1544;
	mov.f32 	%f1546, 0fBE1B3B75;
	fma.rn.f32 	%f1547, %f1545, %f324, %f1546;
	mov.f32 	%f1548, 0fBF6B385A;
	fma.rn.f32 	%f1549, %f1547, %f324, %f1548;
	mov.f32 	%f1550, 0fBFD0316E;
	fma.rn.f32 	%f1551, %f1549, %f324, %f1550;
	mov.f32 	%f1552, 0fBA031CCE;
	fma.rn.f32 	%f1538, %f1551, %f324, %f1552;
	// inline asm
	ex2.approx.ftz.f32 %f1537,%f1538;
	// inline asm
	sub.f32 	%f1554, %f1473, %f1537;
	mov.b32 	 %r243, %f1554;
	selp.b32	%r244, %r243, 1065353216, %p250;
	or.b32  	%r245, %r244, %r66;
	mov.b32 	 %f2485, %r245;

BB13_188:
	sub.f32 	%f1566, %f2484, %f2485;
	mul.f32 	%f358, %f1566, 0f3F000000;
	cvt.rn.f32.s32	%f359, %r68;
	sub.f32 	%f360, %f359, %f2461;
	add.f32 	%f361, %f360, 0f3F000000;
	mul.f32 	%f362, %f361, %f318;
	abs.f32 	%f363, %f362;
	setp.ltu.f32	%p251, %f363, 0f3F800000;
	@%p251 bra 	BB13_190;
	bra.uni 	BB13_189;

BB13_190:
	mul.f32 	%f1585, %f362, %f362;
	mov.f32 	%f1586, 0f3BA0C9F8;
	mov.f32 	%f1587, 0fBA1268FB;
	fma.rn.f32 	%f1588, %f1587, %f1585, %f1586;
	mov.f32 	%f1589, 0fBCDABFD4;
	fma.rn.f32 	%f1590, %f1588, %f1585, %f1589;
	mov.f32 	%f1591, 0f3DE70331;
	fma.rn.f32 	%f1592, %f1590, %f1585, %f1591;
	mov.f32 	%f1593, 0fBEC09330;
	fma.rn.f32 	%f1594, %f1592, %f1585, %f1593;
	mov.f32 	%f1595, 0f3F906EBA;
	fma.rn.f32 	%f1596, %f1594, %f1585, %f1595;
	mul.f32 	%f2486, %f362, %f1596;
	bra.uni 	BB13_191;

BB13_189:
	mov.f32 	%f1569, 0f3A03BB71;
	mov.f32 	%f1570, 0fB7B730FB;
	fma.rn.f32 	%f1571, %f1570, %f363, %f1569;
	mov.f32 	%f1572, 0fBBACA3B3;
	fma.rn.f32 	%f1573, %f1571, %f363, %f1572;
	mov.f32 	%f1574, 0f3D0A7445;
	fma.rn.f32 	%f1575, %f1573, %f363, %f1574;
	mov.f32 	%f1576, 0fBE1B3B75;
	fma.rn.f32 	%f1577, %f1575, %f363, %f1576;
	mov.f32 	%f1578, 0fBF6B385A;
	fma.rn.f32 	%f1579, %f1577, %f363, %f1578;
	mov.f32 	%f1580, 0fBFD0316E;
	fma.rn.f32 	%f1581, %f1579, %f363, %f1580;
	mov.f32 	%f1582, 0fBA031CCE;
	fma.rn.f32 	%f1568, %f1581, %f363, %f1582;
	// inline asm
	ex2.approx.ftz.f32 %f1567,%f1568;
	// inline asm
	sub.f32 	%f1584, %f1473, %f1567;
	mov.b32 	 %r246, %f1584;
	setp.ltu.f32	%p252, %f363, 0f407AD445;
	selp.b32	%r247, %r246, 1065353216, %p252;
	mov.b32 	 %r248, %f362;
	and.b32  	%r249, %r248, -2147483648;
	or.b32  	%r250, %r247, %r249;
	mov.b32 	 %f2486, %r250;

BB13_191:
	add.f32 	%f367, %f360, 0fBF000000;
	mul.f32 	%f368, %f367, %f318;
	abs.f32 	%f369, %f368;
	setp.ltu.f32	%p253, %f369, 0f3F800000;
	@%p253 bra 	BB13_193;
	bra.uni 	BB13_192;

BB13_193:
	mul.f32 	%f1615, %f368, %f368;
	mov.f32 	%f1616, 0f3BA0C9F8;
	mov.f32 	%f1617, 0fBA1268FB;
	fma.rn.f32 	%f1618, %f1617, %f1615, %f1616;
	mov.f32 	%f1619, 0fBCDABFD4;
	fma.rn.f32 	%f1620, %f1618, %f1615, %f1619;
	mov.f32 	%f1621, 0f3DE70331;
	fma.rn.f32 	%f1622, %f1620, %f1615, %f1621;
	mov.f32 	%f1623, 0fBEC09330;
	fma.rn.f32 	%f1624, %f1622, %f1615, %f1623;
	mov.f32 	%f1625, 0f3F906EBA;
	fma.rn.f32 	%f1626, %f1624, %f1615, %f1625;
	mul.f32 	%f2487, %f368, %f1626;
	bra.uni 	BB13_194;

BB13_192:
	mov.f32 	%f1599, 0f3A03BB71;
	mov.f32 	%f1600, 0fB7B730FB;
	fma.rn.f32 	%f1601, %f1600, %f369, %f1599;
	mov.f32 	%f1602, 0fBBACA3B3;
	fma.rn.f32 	%f1603, %f1601, %f369, %f1602;
	mov.f32 	%f1604, 0f3D0A7445;
	fma.rn.f32 	%f1605, %f1603, %f369, %f1604;
	mov.f32 	%f1606, 0fBE1B3B75;
	fma.rn.f32 	%f1607, %f1605, %f369, %f1606;
	mov.f32 	%f1608, 0fBF6B385A;
	fma.rn.f32 	%f1609, %f1607, %f369, %f1608;
	mov.f32 	%f1610, 0fBFD0316E;
	fma.rn.f32 	%f1611, %f1609, %f369, %f1610;
	mov.f32 	%f1612, 0fBA031CCE;
	fma.rn.f32 	%f1598, %f1611, %f369, %f1612;
	// inline asm
	ex2.approx.ftz.f32 %f1597,%f1598;
	// inline asm
	sub.f32 	%f1614, %f1473, %f1597;
	mov.b32 	 %r251, %f1614;
	setp.ltu.f32	%p254, %f369, 0f407AD445;
	selp.b32	%r252, %r251, 1065353216, %p254;
	mov.b32 	 %r253, %f368;
	and.b32  	%r254, %r253, -2147483648;
	or.b32  	%r255, %r252, %r254;
	mov.b32 	 %f2487, %r255;

BB13_194:
	sub.f32 	%f1631, %f2486, %f2487;
	mul.f32 	%f373, %f1631, 0f3F000000;
	mul.f32 	%f1632, %f358, %f2462;
	fma.rn.f32 	%f374, %f373, %f1632, %f2469;
	mad.lo.s32 	%r256, %r68, %r104, %r63;
	mul.wide.s32 	%rd83, %r256, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.local.f32 	%f375, [%rd84];
	// inline asm
	rcp.approx.ftz.f32 %f1627,%f330;
	// inline asm
	mul.f32 	%f1633, %f1627, %f331;
	mul.f32 	%f1634, %f1633, %f1633;
	mov.f32 	%f1635, 0f3C4CAF63;
	mov.f32 	%f1636, 0f3B18F0FE;
	fma.rn.f32 	%f1637, %f1636, %f1634, %f1635;
	mov.f32 	%f1638, 0f3DAAAABD;
	fma.rn.f32 	%f1639, %f1637, %f1634, %f1638;
	mul.rn.f32 	%f1640, %f1639, %f1634;
	mul.rn.f32 	%f1641, %f1640, %f1633;
	sub.f32 	%f1642, %f329, %f1633;
	neg.f32 	%f1643, %f1633;
	add.f32 	%f1644, %f1642, %f1642;
	fma.rn.f32 	%f1645, %f1643, %f329, %f1644;
	mul.rn.f32 	%f1646, %f1627, %f1645;
	add.f32 	%f1647, %f1641, %f1633;
	sub.f32 	%f1648, %f1633, %f1647;
	add.f32 	%f1649, %f1641, %f1648;
	add.f32 	%f1650, %f1646, %f1649;
	add.f32 	%f1651, %f1647, %f1650;
	sub.f32 	%f1652, %f1647, %f1651;
	add.f32 	%f1653, %f1650, %f1652;
	add.f32 	%f1654, %f332, %f1651;
	sub.f32 	%f1655, %f332, %f1654;
	add.f32 	%f1656, %f1651, %f1655;
	add.f32 	%f1657, %f1653, %f1656;
	add.f32 	%f1658, %f333, %f1657;
	add.f32 	%f1659, %f1654, %f1658;
	sub.f32 	%f1660, %f1654, %f1659;
	add.f32 	%f1661, %f1658, %f1660;
	mul.rn.f32 	%f1662, %f335, %f1659;
	neg.f32 	%f1663, %f1662;
	fma.rn.f32 	%f1664, %f335, %f1659, %f1663;
	fma.rn.f32 	%f1665, %f335, %f1661, %f1664;
	mov.f32 	%f1666, 0f00000000;
	fma.rn.f32 	%f1667, %f1666, %f1659, %f1665;
	add.rn.f32 	%f1668, %f1662, %f1667;
	neg.f32 	%f1669, %f1668;
	add.rn.f32 	%f1670, %f1662, %f1669;
	add.rn.f32 	%f1671, %f1670, %f1667;
	mov.b32 	 %r257, %f1668;
	setp.eq.s32	%p255, %r257, 1118925336;
	add.s32 	%r258, %r257, -1;
	mov.b32 	 %f1672, %r258;
	add.f32 	%f1673, %f1671, 0f37000000;
	selp.f32	%f1674, %f1672, %f1668, %p255;
	selp.f32	%f376, %f1673, %f1671, %p255;
	mul.f32 	%f1675, %f1674, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1676, %f1675;
	mov.f32 	%f1677, 0fBF317200;
	fma.rn.f32 	%f1678, %f1676, %f1677, %f1674;
	mov.f32 	%f1679, 0fB5BFBE8E;
	fma.rn.f32 	%f1680, %f1676, %f1679, %f1678;
	mul.f32 	%f1630, %f1680, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1629,%f1630;
	// inline asm
	add.f32 	%f1681, %f1676, 0f00000000;
	ex2.approx.f32 	%f1682, %f1681;
	mul.f32 	%f1683, %f1629, %f1682;
	setp.lt.f32	%p256, %f1674, 0fC2D20000;
	selp.f32	%f1684, 0f00000000, %f1683, %p256;
	setp.gt.f32	%p257, %f1674, 0f42D20000;
	selp.f32	%f2488, 0f7F800000, %f1684, %p257;
	setp.eq.f32	%p258, %f2488, 0f7F800000;
	@%p258 bra 	BB13_196;

	fma.rn.f32 	%f2488, %f2488, %f376, %f2488;

BB13_196:
	mov.b32 	 %r259, %f2488;
	xor.b32  	%r260, %r259, -2147483648;
	mov.b32 	 %f1685, %r260;
	selp.f32	%f380, %f1685, %f2488, %p7;
	setp.eq.f32	%p259, %f326, 0f00000000;
	setp.geu.f32	%p260, %f326, 0f00000000;
	selp.f32	%f2489, %f336, %f380, %p259;
	@%p260 bra 	BB13_198;

	cvt.rzi.f32.f32	%f1687, %f1476;
	setp.neu.f32	%p261, %f1687, 0f40000000;
	selp.f32	%f2489, 0f7FFFFFFF, %f380, %p261;

BB13_198:
	setp.gt.s32	%p262, %r64, 2139095039;
	setp.lt.s32	%p263, %r64, 2139095040;
	or.pred  	%p264, %p8, %p263;
	selp.f32	%f2490, %f337, %f2489, %p262;
	@%p264 bra 	BB13_200;

	setp.neu.f32	%p265, %f328, 0f7F800000;
	setp.eq.f32	%p266, %f334, 0f7F800000;
	or.pred  	%p267, %p266, %p265;
	selp.f32	%f1688, %f338, %f2489, %p266;
	selp.f32	%f2490, %f1688, %f339, %p267;

BB13_200:
	mul.f32 	%f1695, %f2490, 0fBF000000;
	setp.eq.f32	%p268, %f326, 0f3F800000;
	selp.f32	%f1696, 0fBF000000, %f1695, %p268;
	mul.f32 	%f1697, %f1696, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1698, %f1697;
	fma.rn.f32 	%f1700, %f1698, %f1677, %f1696;
	fma.rn.f32 	%f1702, %f1698, %f1679, %f1700;
	mul.f32 	%f1690, %f1702, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1689,%f1690;
	// inline asm
	add.f32 	%f1703, %f1698, 0f00000000;
	ex2.approx.f32 	%f1704, %f1703;
	mul.f32 	%f1705, %f1689, %f1704;
	setp.lt.f32	%p269, %f1696, 0fC2D20000;
	selp.f32	%f1706, 0f00000000, %f1705, %p269;
	setp.gt.f32	%p270, %f1696, 0f42D20000;
	selp.f32	%f387, 0f7F800000, %f1706, %p270;
	// inline asm
	rcp.approx.ftz.f32 %f1691,%f343;
	// inline asm
	mul.f32 	%f1707, %f1691, %f344;
	mul.f32 	%f1708, %f1707, %f1707;
	fma.rn.f32 	%f1711, %f1636, %f1708, %f1635;
	fma.rn.f32 	%f1713, %f1711, %f1708, %f1638;
	mul.rn.f32 	%f1714, %f1713, %f1708;
	mul.rn.f32 	%f1715, %f1714, %f1707;
	sub.f32 	%f1716, %f342, %f1707;
	neg.f32 	%f1717, %f1707;
	add.f32 	%f1718, %f1716, %f1716;
	fma.rn.f32 	%f1719, %f1717, %f342, %f1718;
	mul.rn.f32 	%f1720, %f1691, %f1719;
	add.f32 	%f1721, %f1715, %f1707;
	sub.f32 	%f1722, %f1707, %f1721;
	add.f32 	%f1723, %f1715, %f1722;
	add.f32 	%f1724, %f1720, %f1723;
	add.f32 	%f1725, %f1721, %f1724;
	sub.f32 	%f1726, %f1721, %f1725;
	add.f32 	%f1727, %f1724, %f1726;
	add.f32 	%f1728, %f345, %f1725;
	sub.f32 	%f1729, %f345, %f1728;
	add.f32 	%f1730, %f1725, %f1729;
	add.f32 	%f1731, %f1727, %f1730;
	add.f32 	%f1732, %f346, %f1731;
	add.f32 	%f1733, %f1728, %f1732;
	sub.f32 	%f1734, %f1728, %f1733;
	add.f32 	%f1735, %f1732, %f1734;
	mul.rn.f32 	%f1736, %f335, %f1733;
	neg.f32 	%f1737, %f1736;
	fma.rn.f32 	%f1738, %f335, %f1733, %f1737;
	fma.rn.f32 	%f1739, %f335, %f1735, %f1738;
	fma.rn.f32 	%f1741, %f1666, %f1733, %f1739;
	add.rn.f32 	%f1742, %f1736, %f1741;
	neg.f32 	%f1743, %f1742;
	add.rn.f32 	%f1744, %f1736, %f1743;
	add.rn.f32 	%f1745, %f1744, %f1741;
	mov.b32 	 %r261, %f1742;
	setp.eq.s32	%p271, %r261, 1118925336;
	add.s32 	%r262, %r261, -1;
	mov.b32 	 %f1746, %r262;
	add.f32 	%f1747, %f1745, 0f37000000;
	selp.f32	%f1748, %f1746, %f1742, %p271;
	selp.f32	%f388, %f1747, %f1745, %p271;
	mul.f32 	%f1749, %f1748, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1750, %f1749;
	fma.rn.f32 	%f1751, %f1750, %f1677, %f1748;
	fma.rn.f32 	%f1752, %f1750, %f1679, %f1751;
	mul.f32 	%f1694, %f1752, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1693,%f1694;
	// inline asm
	add.f32 	%f1753, %f1750, 0f00000000;
	ex2.approx.f32 	%f1754, %f1753;
	mul.f32 	%f1755, %f1693, %f1754;
	setp.lt.f32	%p272, %f1748, 0fC2D20000;
	selp.f32	%f1756, 0f00000000, %f1755, %p272;
	setp.gt.f32	%p273, %f1748, 0f42D20000;
	selp.f32	%f2491, 0f7F800000, %f1756, %p273;
	setp.eq.f32	%p274, %f2491, 0f7F800000;
	@%p274 bra 	BB13_202;

	fma.rn.f32 	%f2491, %f2491, %f388, %f2491;

BB13_202:
	mov.b32 	 %r263, %f2491;
	xor.b32  	%r264, %r263, -2147483648;
	mov.b32 	 %f1757, %r264;
	selp.f32	%f392, %f1757, %f2491, %p9;
	setp.eq.f32	%p275, %f340, 0f00000000;
	setp.geu.f32	%p276, %f340, 0f00000000;
	selp.f32	%f2492, %f347, %f392, %p275;
	@%p276 bra 	BB13_204;

	cvt.rzi.f32.f32	%f1759, %f1476;
	setp.neu.f32	%p277, %f1759, 0f40000000;
	selp.f32	%f2492, 0f7FFFFFFF, %f392, %p277;

BB13_204:
	setp.gt.s32	%p278, %r65, 2139095039;
	setp.lt.s32	%p279, %r65, 2139095040;
	or.pred  	%p280, %p10, %p279;
	selp.f32	%f2493, %f348, %f2492, %p278;
	@%p280 bra 	BB13_206;

	setp.neu.f32	%p281, %f341, 0f7F800000;
	setp.eq.f32	%p282, %f334, 0f7F800000;
	or.pred  	%p283, %p282, %p281;
	selp.f32	%f1760, %f349, %f2492, %p282;
	selp.f32	%f2493, %f1760, %f350, %p283;

BB13_206:
	mul.f32 	%f1767, %f2493, 0fBF000000;
	setp.eq.f32	%p284, %f340, 0f3F800000;
	selp.f32	%f1768, 0fBF000000, %f1767, %p284;
	mul.f32 	%f1769, %f1768, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1770, %f1769;
	fma.rn.f32 	%f1772, %f1770, %f1677, %f1768;
	fma.rn.f32 	%f1774, %f1770, %f1679, %f1772;
	mul.f32 	%f1762, %f1774, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1761,%f1762;
	// inline asm
	add.f32 	%f1775, %f1770, 0f00000000;
	ex2.approx.f32 	%f1776, %f1775;
	mul.f32 	%f1777, %f1761, %f1776;
	setp.lt.f32	%p285, %f1768, 0fC2D20000;
	selp.f32	%f1778, 0f00000000, %f1777, %p285;
	setp.gt.f32	%p286, %f1768, 0f42D20000;
	selp.f32	%f1779, 0f7F800000, %f1778, %p286;
	sub.f32 	%f1780, %f387, %f1779;
	mul.f32 	%f1781, %f314, %f1780;
	mul.f32 	%f1782, %f373, %f1781;
	st.local.f32 	[%rd5], %f1782;
	add.f32 	%f1783, %f359, 0f3F000000;
	sub.f32 	%f1784, %f1783, %f2461;
	div.rn.f32 	%f399, %f1784, %f2479;
	abs.f32 	%f400, %f399;
	setp.lt.f32	%p287, %f400, 0f00800000;
	mul.f32 	%f1785, %f400, 0f4B800000;
	selp.f32	%f1786, 0fC3170000, 0fC2FE0000, %p287;
	selp.f32	%f1787, %f1785, %f400, %p287;
	mov.b32 	 %r265, %f1787;
	and.b32  	%r266, %r265, 8388607;
	or.b32  	%r267, %r266, 1065353216;
	mov.b32 	 %f1788, %r267;
	shr.u32 	%r268, %r265, 23;
	cvt.rn.f32.u32	%f1789, %r268;
	add.f32 	%f1790, %f1786, %f1789;
	setp.gt.f32	%p288, %f1788, 0f3FB504F3;
	mul.f32 	%f1791, %f1788, 0f3F000000;
	add.f32 	%f1792, %f1790, 0f3F800000;
	selp.f32	%f1793, %f1791, %f1788, %p288;
	selp.f32	%f1794, %f1792, %f1790, %p288;
	add.f32 	%f401, %f1793, 0fBF800000;
	add.f32 	%f1764, %f1793, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1763,%f1764;
	// inline asm
	add.f32 	%f403, %f401, %f401;
	mul.f32 	%f1795, %f1763, %f403;
	mul.f32 	%f1796, %f1795, %f1795;
	fma.rn.f32 	%f1799, %f1636, %f1796, %f1635;
	fma.rn.f32 	%f1801, %f1799, %f1796, %f1638;
	mul.rn.f32 	%f1802, %f1801, %f1796;
	mul.rn.f32 	%f1803, %f1802, %f1795;
	sub.f32 	%f1804, %f401, %f1795;
	neg.f32 	%f1805, %f1795;
	add.f32 	%f1806, %f1804, %f1804;
	fma.rn.f32 	%f1807, %f1805, %f401, %f1806;
	mul.rn.f32 	%f1808, %f1763, %f1807;
	add.f32 	%f1809, %f1803, %f1795;
	sub.f32 	%f1810, %f1795, %f1809;
	add.f32 	%f1811, %f1803, %f1810;
	add.f32 	%f1812, %f1808, %f1811;
	add.f32 	%f1813, %f1809, %f1812;
	sub.f32 	%f1814, %f1809, %f1813;
	add.f32 	%f1815, %f1812, %f1814;
	mul.rn.f32 	%f404, %f1794, %f1488;
	mul.rn.f32 	%f405, %f1794, %f1489;
	add.f32 	%f1818, %f404, %f1813;
	sub.f32 	%f1819, %f404, %f1818;
	add.f32 	%f1820, %f1813, %f1819;
	add.f32 	%f1821, %f1815, %f1820;
	add.f32 	%f1822, %f405, %f1821;
	add.f32 	%f1823, %f1818, %f1822;
	sub.f32 	%f1824, %f1818, %f1823;
	add.f32 	%f1825, %f1822, %f1824;
	mul.rn.f32 	%f1826, %f335, %f1823;
	neg.f32 	%f1827, %f1826;
	fma.rn.f32 	%f1828, %f335, %f1823, %f1827;
	fma.rn.f32 	%f1829, %f335, %f1825, %f1828;
	fma.rn.f32 	%f1831, %f1666, %f1823, %f1829;
	add.rn.f32 	%f1832, %f1826, %f1831;
	neg.f32 	%f1833, %f1832;
	add.rn.f32 	%f1834, %f1826, %f1833;
	add.rn.f32 	%f1835, %f1834, %f1831;
	mov.b32 	 %r269, %f1832;
	setp.eq.s32	%p289, %r269, 1118925336;
	add.s32 	%r270, %r269, -1;
	mov.b32 	 %f1836, %r270;
	add.f32 	%f1837, %f1835, 0f37000000;
	selp.f32	%f1838, %f1836, %f1832, %p289;
	selp.f32	%f406, %f1837, %f1835, %p289;
	mul.f32 	%f1839, %f1838, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1840, %f1839;
	fma.rn.f32 	%f1841, %f1840, %f1677, %f1838;
	fma.rn.f32 	%f1842, %f1840, %f1679, %f1841;
	mul.f32 	%f1766, %f1842, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1765,%f1766;
	// inline asm
	add.f32 	%f1843, %f1840, 0f00000000;
	ex2.approx.f32 	%f1844, %f1843;
	mul.f32 	%f1845, %f1765, %f1844;
	setp.lt.f32	%p290, %f1838, 0fC2D20000;
	selp.f32	%f1846, 0f00000000, %f1845, %p290;
	setp.gt.f32	%p291, %f1838, 0f42D20000;
	selp.f32	%f2494, 0f7F800000, %f1846, %p291;
	setp.eq.f32	%p292, %f2494, 0f7F800000;
	@%p292 bra 	BB13_208;

	fma.rn.f32 	%f2494, %f2494, %f406, %f2494;

BB13_208:
	setp.lt.f32	%p293, %f399, 0f00000000;
	and.pred  	%p11, %p293, %p232;
	mov.b32 	 %r271, %f2494;
	xor.b32  	%r272, %r271, -2147483648;
	mov.b32 	 %f1847, %r272;
	selp.f32	%f2495, %f1847, %f2494, %p11;
	setp.eq.f32	%p295, %f399, 0f00000000;
	@%p295 bra 	BB13_211;
	bra.uni 	BB13_209;

BB13_211:
	add.f32 	%f1850, %f399, %f399;
	selp.f32	%f2495, %f1850, 0f00000000, %p232;
	bra.uni 	BB13_212;

BB13_209:
	setp.geu.f32	%p296, %f399, 0f00000000;
	@%p296 bra 	BB13_212;

	cvt.rzi.f32.f32	%f1849, %f1476;
	setp.neu.f32	%p297, %f1849, 0f40000000;
	selp.f32	%f2495, 0f7FFFFFFF, %f2495, %p297;

BB13_212:
	add.f32 	%f1851, %f400, %f334;
	mov.b32 	 %r69, %f1851;
	setp.lt.s32	%p299, %r69, 2139095040;
	@%p299 bra 	BB13_219;

	setp.gtu.f32	%p301, %f400, 0f7F800000;
	or.pred  	%p302, %p301, %p238;
	@%p302 bra 	BB13_218;
	bra.uni 	BB13_214;

BB13_218:
	add.f32 	%f2495, %f399, 0f40000000;
	bra.uni 	BB13_219;

BB13_214:
	setp.eq.f32	%p303, %f334, 0f7F800000;
	@%p303 bra 	BB13_217;
	bra.uni 	BB13_215;

BB13_217:
	setp.gt.f32	%p305, %f400, 0f3F800000;
	selp.f32	%f1852, 0f7F800000, 0f00000000, %p305;
	setp.eq.f32	%p306, %f399, 0fBF800000;
	selp.f32	%f2495, 0f3F800000, %f1852, %p306;
	bra.uni 	BB13_219;

BB13_215:
	setp.neu.f32	%p304, %f400, 0f7F800000;
	@%p304 bra 	BB13_219;

	selp.f32	%f2495, 0fFF800000, 0f7F800000, %p11;

BB13_219:
	mul.f32 	%f1859, %f2495, 0fBF000000;
	setp.eq.f32	%p307, %f399, 0f3F800000;
	selp.f32	%f1860, 0fBF000000, %f1859, %p307;
	mul.f32 	%f1861, %f1860, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1862, %f1861;
	fma.rn.f32 	%f1864, %f1862, %f1677, %f1860;
	fma.rn.f32 	%f1866, %f1862, %f1679, %f1864;
	mul.f32 	%f1854, %f1866, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1853,%f1854;
	// inline asm
	add.f32 	%f1867, %f1862, 0f00000000;
	ex2.approx.f32 	%f1868, %f1867;
	mul.f32 	%f1869, %f1853, %f1868;
	setp.lt.f32	%p308, %f1860, 0fC2D20000;
	selp.f32	%f1870, 0f00000000, %f1869, %p308;
	setp.gt.f32	%p309, %f1860, 0f42D20000;
	selp.f32	%f418, 0f7F800000, %f1870, %p309;
	add.f32 	%f1871, %f359, 0fBF000000;
	sub.f32 	%f1872, %f1871, %f2461;
	div.rn.f32 	%f419, %f1872, %f2479;
	abs.f32 	%f420, %f419;
	setp.lt.f32	%p310, %f420, 0f00800000;
	mul.f32 	%f1873, %f420, 0f4B800000;
	selp.f32	%f1874, 0fC3170000, 0fC2FE0000, %p310;
	selp.f32	%f1875, %f1873, %f420, %p310;
	mov.b32 	 %r273, %f1875;
	and.b32  	%r274, %r273, 8388607;
	or.b32  	%r275, %r274, 1065353216;
	mov.b32 	 %f1876, %r275;
	shr.u32 	%r276, %r273, 23;
	cvt.rn.f32.u32	%f1877, %r276;
	add.f32 	%f1878, %f1874, %f1877;
	setp.gt.f32	%p311, %f1876, 0f3FB504F3;
	mul.f32 	%f1879, %f1876, 0f3F000000;
	add.f32 	%f1880, %f1878, 0f3F800000;
	selp.f32	%f1881, %f1879, %f1876, %p311;
	selp.f32	%f1882, %f1880, %f1878, %p311;
	add.f32 	%f421, %f1881, 0fBF800000;
	add.f32 	%f1856, %f1881, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1855,%f1856;
	// inline asm
	add.f32 	%f423, %f421, %f421;
	mul.f32 	%f1883, %f1855, %f423;
	mul.f32 	%f1884, %f1883, %f1883;
	fma.rn.f32 	%f1887, %f1636, %f1884, %f1635;
	fma.rn.f32 	%f1889, %f1887, %f1884, %f1638;
	mul.rn.f32 	%f1890, %f1889, %f1884;
	mul.rn.f32 	%f1891, %f1890, %f1883;
	sub.f32 	%f1892, %f421, %f1883;
	neg.f32 	%f1893, %f1883;
	add.f32 	%f1894, %f1892, %f1892;
	fma.rn.f32 	%f1895, %f1893, %f421, %f1894;
	mul.rn.f32 	%f1896, %f1855, %f1895;
	add.f32 	%f1897, %f1891, %f1883;
	sub.f32 	%f1898, %f1883, %f1897;
	add.f32 	%f1899, %f1891, %f1898;
	add.f32 	%f1900, %f1896, %f1899;
	add.f32 	%f1901, %f1897, %f1900;
	sub.f32 	%f1902, %f1897, %f1901;
	add.f32 	%f1903, %f1900, %f1902;
	mul.rn.f32 	%f424, %f1882, %f1488;
	mul.rn.f32 	%f425, %f1882, %f1489;
	add.f32 	%f1906, %f424, %f1901;
	sub.f32 	%f1907, %f424, %f1906;
	add.f32 	%f1908, %f1901, %f1907;
	add.f32 	%f1909, %f1903, %f1908;
	add.f32 	%f1910, %f425, %f1909;
	add.f32 	%f1911, %f1906, %f1910;
	sub.f32 	%f1912, %f1906, %f1911;
	add.f32 	%f1913, %f1910, %f1912;
	mul.rn.f32 	%f1914, %f335, %f1911;
	neg.f32 	%f1915, %f1914;
	fma.rn.f32 	%f1916, %f335, %f1911, %f1915;
	fma.rn.f32 	%f1917, %f335, %f1913, %f1916;
	fma.rn.f32 	%f1919, %f1666, %f1911, %f1917;
	add.rn.f32 	%f1920, %f1914, %f1919;
	neg.f32 	%f1921, %f1920;
	add.rn.f32 	%f1922, %f1914, %f1921;
	add.rn.f32 	%f1923, %f1922, %f1919;
	mov.b32 	 %r277, %f1920;
	setp.eq.s32	%p312, %r277, 1118925336;
	add.s32 	%r278, %r277, -1;
	mov.b32 	 %f1924, %r278;
	add.f32 	%f1925, %f1923, 0f37000000;
	selp.f32	%f1926, %f1924, %f1920, %p312;
	selp.f32	%f426, %f1925, %f1923, %p312;
	mul.f32 	%f1927, %f1926, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1928, %f1927;
	fma.rn.f32 	%f1929, %f1928, %f1677, %f1926;
	fma.rn.f32 	%f1930, %f1928, %f1679, %f1929;
	mul.f32 	%f1858, %f1930, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1857,%f1858;
	// inline asm
	add.f32 	%f1931, %f1928, 0f00000000;
	ex2.approx.f32 	%f1932, %f1931;
	mul.f32 	%f1933, %f1857, %f1932;
	setp.lt.f32	%p313, %f1926, 0fC2D20000;
	selp.f32	%f1934, 0f00000000, %f1933, %p313;
	setp.gt.f32	%p314, %f1926, 0f42D20000;
	selp.f32	%f2496, 0f7F800000, %f1934, %p314;
	setp.eq.f32	%p315, %f2496, 0f7F800000;
	@%p315 bra 	BB13_221;

	fma.rn.f32 	%f2496, %f2496, %f426, %f2496;

BB13_221:
	setp.lt.f32	%p316, %f419, 0f00000000;
	and.pred  	%p12, %p316, %p232;
	mov.b32 	 %r279, %f2496;
	xor.b32  	%r280, %r279, -2147483648;
	mov.b32 	 %f1935, %r280;
	selp.f32	%f2497, %f1935, %f2496, %p12;
	setp.eq.f32	%p318, %f419, 0f00000000;
	@%p318 bra 	BB13_224;
	bra.uni 	BB13_222;

BB13_224:
	add.f32 	%f1938, %f419, %f419;
	selp.f32	%f2497, %f1938, 0f00000000, %p232;
	bra.uni 	BB13_225;

BB13_222:
	setp.geu.f32	%p319, %f419, 0f00000000;
	@%p319 bra 	BB13_225;

	cvt.rzi.f32.f32	%f1937, %f1476;
	setp.neu.f32	%p320, %f1937, 0f40000000;
	selp.f32	%f2497, 0f7FFFFFFF, %f2497, %p320;

BB13_225:
	add.f32 	%f1939, %f420, %f334;
	mov.b32 	 %r70, %f1939;
	setp.lt.s32	%p322, %r70, 2139095040;
	@%p322 bra 	BB13_232;

	setp.gtu.f32	%p324, %f420, 0f7F800000;
	or.pred  	%p325, %p324, %p238;
	@%p325 bra 	BB13_231;
	bra.uni 	BB13_227;

BB13_231:
	add.f32 	%f2497, %f419, 0f40000000;
	bra.uni 	BB13_232;

BB13_227:
	setp.eq.f32	%p326, %f334, 0f7F800000;
	@%p326 bra 	BB13_230;
	bra.uni 	BB13_228;

BB13_230:
	setp.gt.f32	%p328, %f420, 0f3F800000;
	selp.f32	%f1940, 0f7F800000, 0f00000000, %p328;
	setp.eq.f32	%p329, %f419, 0fBF800000;
	selp.f32	%f2497, 0f3F800000, %f1940, %p329;
	bra.uni 	BB13_232;

BB13_228:
	setp.neu.f32	%p327, %f420, 0f7F800000;
	@%p327 bra 	BB13_232;

	selp.f32	%f2497, 0fFF800000, 0f7F800000, %p12;

BB13_232:
	mul.f32 	%f1947, %f2497, 0fBF000000;
	setp.eq.f32	%p330, %f419, 0f3F800000;
	selp.f32	%f1948, 0fBF000000, %f1947, %p330;
	mul.f32 	%f1949, %f1948, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1950, %f1949;
	fma.rn.f32 	%f1952, %f1950, %f1677, %f1948;
	fma.rn.f32 	%f1954, %f1950, %f1679, %f1952;
	mul.f32 	%f1942, %f1954, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1941,%f1942;
	// inline asm
	add.f32 	%f1955, %f1950, 0f00000000;
	ex2.approx.f32 	%f1956, %f1955;
	mul.f32 	%f1957, %f1941, %f1956;
	setp.lt.f32	%p331, %f1948, 0fC2D20000;
	selp.f32	%f1958, 0f00000000, %f1957, %p331;
	setp.gt.f32	%p332, %f1948, 0f42D20000;
	selp.f32	%f1959, 0f7F800000, %f1958, %p332;
	sub.f32 	%f1960, %f418, %f1959;
	mul.f32 	%f1961, %f314, %f1960;
	mul.f32 	%f1962, %f358, %f1961;
	st.local.f32 	[%rd5+4], %f1962;
	// inline asm
	rcp.approx.ftz.f32 %f1943,%f330;
	// inline asm
	mul.f32 	%f1963, %f1943, %f331;
	mul.f32 	%f1964, %f1963, %f1963;
	fma.rn.f32 	%f1967, %f1636, %f1964, %f1635;
	fma.rn.f32 	%f1969, %f1967, %f1964, %f1638;
	mul.rn.f32 	%f1970, %f1969, %f1964;
	mul.rn.f32 	%f1971, %f1970, %f1963;
	sub.f32 	%f1972, %f329, %f1963;
	neg.f32 	%f1973, %f1963;
	add.f32 	%f1974, %f1972, %f1972;
	fma.rn.f32 	%f1975, %f1973, %f329, %f1974;
	mul.rn.f32 	%f1976, %f1943, %f1975;
	add.f32 	%f1977, %f1971, %f1963;
	sub.f32 	%f1978, %f1963, %f1977;
	add.f32 	%f1979, %f1971, %f1978;
	add.f32 	%f1980, %f1976, %f1979;
	add.f32 	%f1981, %f1977, %f1980;
	sub.f32 	%f1982, %f1977, %f1981;
	add.f32 	%f1983, %f1980, %f1982;
	add.f32 	%f1984, %f332, %f1981;
	sub.f32 	%f1985, %f332, %f1984;
	add.f32 	%f1986, %f1981, %f1985;
	add.f32 	%f1987, %f1983, %f1986;
	add.f32 	%f1988, %f333, %f1987;
	add.f32 	%f1989, %f1984, %f1988;
	sub.f32 	%f1990, %f1984, %f1989;
	add.f32 	%f1991, %f1988, %f1990;
	mul.rn.f32 	%f1992, %f335, %f1989;
	neg.f32 	%f1993, %f1992;
	fma.rn.f32 	%f1994, %f335, %f1989, %f1993;
	fma.rn.f32 	%f1995, %f335, %f1991, %f1994;
	fma.rn.f32 	%f1997, %f1666, %f1989, %f1995;
	add.rn.f32 	%f1998, %f1992, %f1997;
	neg.f32 	%f1999, %f1998;
	add.rn.f32 	%f2000, %f1992, %f1999;
	add.rn.f32 	%f2001, %f2000, %f1997;
	mov.b32 	 %r281, %f1998;
	setp.eq.s32	%p333, %r281, 1118925336;
	add.s32 	%r282, %r281, -1;
	mov.b32 	 %f2002, %r282;
	add.f32 	%f2003, %f2001, 0f37000000;
	selp.f32	%f2004, %f2002, %f1998, %p333;
	selp.f32	%f438, %f2003, %f2001, %p333;
	mul.f32 	%f2005, %f2004, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2006, %f2005;
	fma.rn.f32 	%f2007, %f2006, %f1677, %f2004;
	fma.rn.f32 	%f2008, %f2006, %f1679, %f2007;
	mul.f32 	%f1946, %f2008, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1945,%f1946;
	// inline asm
	add.f32 	%f2009, %f2006, 0f00000000;
	ex2.approx.f32 	%f2010, %f2009;
	mul.f32 	%f2011, %f1945, %f2010;
	setp.lt.f32	%p334, %f2004, 0fC2D20000;
	selp.f32	%f2012, 0f00000000, %f2011, %p334;
	setp.gt.f32	%p335, %f2004, 0f42D20000;
	selp.f32	%f2498, 0f7F800000, %f2012, %p335;
	setp.eq.f32	%p336, %f2498, 0f7F800000;
	@%p336 bra 	BB13_234;

	fma.rn.f32 	%f2498, %f2498, %f438, %f2498;

BB13_234:
	mov.b32 	 %r283, %f2498;
	xor.b32  	%r284, %r283, -2147483648;
	mov.b32 	 %f2013, %r284;
	selp.f32	%f442, %f2013, %f2498, %p7;
	selp.f32	%f2499, %f336, %f442, %p259;
	@%p260 bra 	BB13_236;

	cvt.rzi.f32.f32	%f2015, %f1476;
	setp.neu.f32	%p339, %f2015, 0f40000000;
	selp.f32	%f2499, 0f7FFFFFFF, %f442, %p339;

BB13_236:
	selp.f32	%f2500, %f337, %f2499, %p262;
	@%p264 bra 	BB13_238;

	setp.neu.f32	%p343, %f328, 0f7F800000;
	setp.eq.f32	%p344, %f334, 0f7F800000;
	or.pred  	%p345, %p344, %p343;
	selp.f32	%f2016, %f338, %f2499, %p344;
	selp.f32	%f2500, %f2016, %f339, %p345;

BB13_238:
	mul.f32 	%f2023, %f2500, 0fBF000000;
	selp.f32	%f2024, 0fBF000000, %f2023, %p268;
	mul.f32 	%f2025, %f2024, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2026, %f2025;
	fma.rn.f32 	%f2028, %f2026, %f1677, %f2024;
	fma.rn.f32 	%f2030, %f2026, %f1679, %f2028;
	mul.f32 	%f2018, %f2030, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2017,%f2018;
	// inline asm
	add.f32 	%f2031, %f2026, 0f00000000;
	ex2.approx.f32 	%f2032, %f2031;
	mul.f32 	%f2033, %f2017, %f2032;
	setp.lt.f32	%p347, %f2024, 0fC2D20000;
	selp.f32	%f2034, 0f00000000, %f2033, %p347;
	setp.gt.f32	%p348, %f2024, 0f42D20000;
	selp.f32	%f449, 0f7F800000, %f2034, %p348;
	// inline asm
	rcp.approx.ftz.f32 %f2019,%f343;
	// inline asm
	mul.f32 	%f2035, %f2019, %f344;
	mul.f32 	%f2036, %f2035, %f2035;
	fma.rn.f32 	%f2039, %f1636, %f2036, %f1635;
	fma.rn.f32 	%f2041, %f2039, %f2036, %f1638;
	mul.rn.f32 	%f2042, %f2041, %f2036;
	mul.rn.f32 	%f2043, %f2042, %f2035;
	sub.f32 	%f2044, %f342, %f2035;
	neg.f32 	%f2045, %f2035;
	add.f32 	%f2046, %f2044, %f2044;
	fma.rn.f32 	%f2047, %f2045, %f342, %f2046;
	mul.rn.f32 	%f2048, %f2019, %f2047;
	add.f32 	%f2049, %f2043, %f2035;
	sub.f32 	%f2050, %f2035, %f2049;
	add.f32 	%f2051, %f2043, %f2050;
	add.f32 	%f2052, %f2048, %f2051;
	add.f32 	%f2053, %f2049, %f2052;
	sub.f32 	%f2054, %f2049, %f2053;
	add.f32 	%f2055, %f2052, %f2054;
	add.f32 	%f2056, %f345, %f2053;
	sub.f32 	%f2057, %f345, %f2056;
	add.f32 	%f2058, %f2053, %f2057;
	add.f32 	%f2059, %f2055, %f2058;
	add.f32 	%f2060, %f346, %f2059;
	add.f32 	%f2061, %f2056, %f2060;
	sub.f32 	%f2062, %f2056, %f2061;
	add.f32 	%f2063, %f2060, %f2062;
	mul.rn.f32 	%f2064, %f335, %f2061;
	neg.f32 	%f2065, %f2064;
	fma.rn.f32 	%f2066, %f335, %f2061, %f2065;
	fma.rn.f32 	%f2067, %f335, %f2063, %f2066;
	fma.rn.f32 	%f2069, %f1666, %f2061, %f2067;
	add.rn.f32 	%f2070, %f2064, %f2069;
	neg.f32 	%f2071, %f2070;
	add.rn.f32 	%f2072, %f2064, %f2071;
	add.rn.f32 	%f2073, %f2072, %f2069;
	mov.b32 	 %r285, %f2070;
	setp.eq.s32	%p349, %r285, 1118925336;
	add.s32 	%r286, %r285, -1;
	mov.b32 	 %f2074, %r286;
	add.f32 	%f2075, %f2073, 0f37000000;
	selp.f32	%f2076, %f2074, %f2070, %p349;
	selp.f32	%f450, %f2075, %f2073, %p349;
	mul.f32 	%f2077, %f2076, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2078, %f2077;
	fma.rn.f32 	%f2079, %f2078, %f1677, %f2076;
	fma.rn.f32 	%f2080, %f2078, %f1679, %f2079;
	mul.f32 	%f2022, %f2080, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2021,%f2022;
	// inline asm
	add.f32 	%f2081, %f2078, 0f00000000;
	ex2.approx.f32 	%f2082, %f2081;
	mul.f32 	%f2083, %f2021, %f2082;
	setp.lt.f32	%p350, %f2076, 0fC2D20000;
	selp.f32	%f2084, 0f00000000, %f2083, %p350;
	setp.gt.f32	%p351, %f2076, 0f42D20000;
	selp.f32	%f2501, 0f7F800000, %f2084, %p351;
	setp.eq.f32	%p352, %f2501, 0f7F800000;
	@%p352 bra 	BB13_240;

	fma.rn.f32 	%f2501, %f2501, %f450, %f2501;

BB13_240:
	mov.b32 	 %r287, %f2501;
	xor.b32  	%r288, %r287, -2147483648;
	mov.b32 	 %f2085, %r288;
	selp.f32	%f454, %f2085, %f2501, %p9;
	selp.f32	%f2502, %f347, %f454, %p275;
	@%p276 bra 	BB13_242;

	cvt.rzi.f32.f32	%f2087, %f1476;
	setp.neu.f32	%p355, %f2087, 0f40000000;
	selp.f32	%f2502, 0f7FFFFFFF, %f454, %p355;

BB13_242:
	selp.f32	%f2503, %f348, %f2502, %p278;
	@%p280 bra 	BB13_244;

	setp.neu.f32	%p359, %f341, 0f7F800000;
	setp.eq.f32	%p360, %f334, 0f7F800000;
	or.pred  	%p361, %p360, %p359;
	selp.f32	%f2088, %f349, %f2502, %p360;
	selp.f32	%f2503, %f2088, %f350, %p361;

BB13_244:
	mul.f32 	%f2095, %f2503, 0fBF000000;
	selp.f32	%f2096, 0fBF000000, %f2095, %p284;
	mul.f32 	%f2097, %f2096, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2098, %f2097;
	fma.rn.f32 	%f2100, %f2098, %f1677, %f2096;
	fma.rn.f32 	%f2102, %f2098, %f1679, %f2100;
	mul.f32 	%f2090, %f2102, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2089,%f2090;
	// inline asm
	add.f32 	%f2103, %f2098, 0f00000000;
	ex2.approx.f32 	%f2104, %f2103;
	mul.f32 	%f2105, %f2089, %f2104;
	setp.lt.f32	%p363, %f2096, 0fC2D20000;
	selp.f32	%f2106, 0f00000000, %f2105, %p363;
	setp.gt.f32	%p364, %f2096, 0f42D20000;
	selp.f32	%f2107, 0f7F800000, %f2106, %p364;
	mul.f32 	%f2108, %f322, %f2107;
	mul.f32 	%f2109, %f317, %f449;
	sub.f32 	%f2110, %f2109, %f2108;
	mul.f32 	%f2111, %f315, %f2110;
	mul.f32 	%f461, %f373, %f2111;
	// inline asm
	rcp.approx.ftz.f32 %f2091,%f1764;
	// inline asm
	mul.f32 	%f2112, %f2091, %f403;
	mul.f32 	%f2113, %f2112, %f2112;
	fma.rn.f32 	%f2116, %f1636, %f2113, %f1635;
	fma.rn.f32 	%f2118, %f2116, %f2113, %f1638;
	mul.rn.f32 	%f2119, %f2118, %f2113;
	mul.rn.f32 	%f2120, %f2119, %f2112;
	sub.f32 	%f2121, %f401, %f2112;
	neg.f32 	%f2122, %f2112;
	add.f32 	%f2123, %f2121, %f2121;
	fma.rn.f32 	%f2124, %f2122, %f401, %f2123;
	mul.rn.f32 	%f2125, %f2091, %f2124;
	add.f32 	%f2126, %f2120, %f2112;
	sub.f32 	%f2127, %f2112, %f2126;
	add.f32 	%f2128, %f2120, %f2127;
	add.f32 	%f2129, %f2125, %f2128;
	add.f32 	%f2130, %f2126, %f2129;
	sub.f32 	%f2131, %f2126, %f2130;
	add.f32 	%f2132, %f2129, %f2131;
	add.f32 	%f2133, %f404, %f2130;
	sub.f32 	%f2134, %f404, %f2133;
	add.f32 	%f2135, %f2130, %f2134;
	add.f32 	%f2136, %f2132, %f2135;
	add.f32 	%f2137, %f405, %f2136;
	add.f32 	%f2138, %f2133, %f2137;
	sub.f32 	%f2139, %f2133, %f2138;
	add.f32 	%f2140, %f2137, %f2139;
	mul.rn.f32 	%f2141, %f335, %f2138;
	neg.f32 	%f2142, %f2141;
	fma.rn.f32 	%f2143, %f335, %f2138, %f2142;
	fma.rn.f32 	%f2144, %f335, %f2140, %f2143;
	fma.rn.f32 	%f2146, %f1666, %f2138, %f2144;
	add.rn.f32 	%f2147, %f2141, %f2146;
	neg.f32 	%f2148, %f2147;
	add.rn.f32 	%f2149, %f2141, %f2148;
	add.rn.f32 	%f2150, %f2149, %f2146;
	mov.b32 	 %r289, %f2147;
	setp.eq.s32	%p365, %r289, 1118925336;
	add.s32 	%r290, %r289, -1;
	mov.b32 	 %f2151, %r290;
	add.f32 	%f2152, %f2150, 0f37000000;
	selp.f32	%f2153, %f2151, %f2147, %p365;
	selp.f32	%f462, %f2152, %f2150, %p365;
	mul.f32 	%f2154, %f2153, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2155, %f2154;
	fma.rn.f32 	%f2156, %f2155, %f1677, %f2153;
	fma.rn.f32 	%f2157, %f2155, %f1679, %f2156;
	mul.f32 	%f2094, %f2157, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2093,%f2094;
	// inline asm
	add.f32 	%f2158, %f2155, 0f00000000;
	ex2.approx.f32 	%f2159, %f2158;
	mul.f32 	%f2160, %f2093, %f2159;
	setp.lt.f32	%p366, %f2153, 0fC2D20000;
	selp.f32	%f2161, 0f00000000, %f2160, %p366;
	setp.gt.f32	%p367, %f2153, 0f42D20000;
	selp.f32	%f2504, 0f7F800000, %f2161, %p367;
	setp.eq.f32	%p368, %f2504, 0f7F800000;
	@%p368 bra 	BB13_246;

	fma.rn.f32 	%f2504, %f2504, %f462, %f2504;

BB13_246:
	mov.b32 	 %r291, %f2504;
	xor.b32  	%r292, %r291, -2147483648;
	mov.b32 	 %f2162, %r292;
	selp.f32	%f2505, %f2162, %f2504, %p11;
	@%p295 bra 	BB13_249;
	bra.uni 	BB13_247;

BB13_249:
	add.f32 	%f2165, %f399, %f399;
	selp.f32	%f2505, %f2165, 0f00000000, %p232;
	bra.uni 	BB13_250;

BB13_247:
	setp.geu.f32	%p370, %f399, 0f00000000;
	@%p370 bra 	BB13_250;

	cvt.rzi.f32.f32	%f2164, %f1476;
	setp.neu.f32	%p371, %f2164, 0f40000000;
	selp.f32	%f2505, 0f7FFFFFFF, %f2505, %p371;

BB13_250:
	@%p299 bra 	BB13_257;

	setp.gtu.f32	%p375, %f400, 0f7F800000;
	or.pred  	%p376, %p375, %p238;
	@%p376 bra 	BB13_256;
	bra.uni 	BB13_252;

BB13_256:
	add.f32 	%f2505, %f399, 0f40000000;
	bra.uni 	BB13_257;

BB13_252:
	setp.eq.f32	%p377, %f334, 0f7F800000;
	@%p377 bra 	BB13_255;
	bra.uni 	BB13_253;

BB13_255:
	setp.gt.f32	%p379, %f400, 0f3F800000;
	selp.f32	%f2166, 0f7F800000, 0f00000000, %p379;
	setp.eq.f32	%p380, %f399, 0fBF800000;
	selp.f32	%f2505, 0f3F800000, %f2166, %p380;
	bra.uni 	BB13_257;

BB13_253:
	setp.neu.f32	%p378, %f400, 0f7F800000;
	@%p378 bra 	BB13_257;

	selp.f32	%f2505, 0fFF800000, 0f7F800000, %p11;

BB13_257:
	mul.f32 	%f2173, %f2505, 0fBF000000;
	selp.f32	%f2174, 0fBF000000, %f2173, %p307;
	mul.f32 	%f2175, %f2174, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2176, %f2175;
	fma.rn.f32 	%f2178, %f2176, %f1677, %f2174;
	fma.rn.f32 	%f2180, %f2176, %f1679, %f2178;
	mul.f32 	%f2168, %f2180, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2167,%f2168;
	// inline asm
	add.f32 	%f2181, %f2176, 0f00000000;
	ex2.approx.f32 	%f2182, %f2181;
	mul.f32 	%f2183, %f2167, %f2182;
	setp.lt.f32	%p382, %f2174, 0fC2D20000;
	selp.f32	%f2184, 0f00000000, %f2183, %p382;
	setp.gt.f32	%p383, %f2174, 0f42D20000;
	selp.f32	%f474, 0f7F800000, %f2184, %p383;
	// inline asm
	rcp.approx.ftz.f32 %f2169,%f1856;
	// inline asm
	mul.f32 	%f2185, %f2169, %f423;
	mul.f32 	%f2186, %f2185, %f2185;
	fma.rn.f32 	%f2189, %f1636, %f2186, %f1635;
	fma.rn.f32 	%f2191, %f2189, %f2186, %f1638;
	mul.rn.f32 	%f2192, %f2191, %f2186;
	mul.rn.f32 	%f2193, %f2192, %f2185;
	sub.f32 	%f2194, %f421, %f2185;
	neg.f32 	%f2195, %f2185;
	add.f32 	%f2196, %f2194, %f2194;
	fma.rn.f32 	%f2197, %f2195, %f421, %f2196;
	mul.rn.f32 	%f2198, %f2169, %f2197;
	add.f32 	%f2199, %f2193, %f2185;
	sub.f32 	%f2200, %f2185, %f2199;
	add.f32 	%f2201, %f2193, %f2200;
	add.f32 	%f2202, %f2198, %f2201;
	add.f32 	%f2203, %f2199, %f2202;
	sub.f32 	%f2204, %f2199, %f2203;
	add.f32 	%f2205, %f2202, %f2204;
	add.f32 	%f2206, %f424, %f2203;
	sub.f32 	%f2207, %f424, %f2206;
	add.f32 	%f2208, %f2203, %f2207;
	add.f32 	%f2209, %f2205, %f2208;
	add.f32 	%f2210, %f425, %f2209;
	add.f32 	%f2211, %f2206, %f2210;
	sub.f32 	%f2212, %f2206, %f2211;
	add.f32 	%f2213, %f2210, %f2212;
	mul.rn.f32 	%f2214, %f335, %f2211;
	neg.f32 	%f2215, %f2214;
	fma.rn.f32 	%f2216, %f335, %f2211, %f2215;
	fma.rn.f32 	%f2217, %f335, %f2213, %f2216;
	fma.rn.f32 	%f2219, %f1666, %f2211, %f2217;
	add.rn.f32 	%f2220, %f2214, %f2219;
	neg.f32 	%f2221, %f2220;
	add.rn.f32 	%f2222, %f2214, %f2221;
	add.rn.f32 	%f2223, %f2222, %f2219;
	mov.b32 	 %r293, %f2220;
	setp.eq.s32	%p384, %r293, 1118925336;
	add.s32 	%r294, %r293, -1;
	mov.b32 	 %f2224, %r294;
	add.f32 	%f2225, %f2223, 0f37000000;
	selp.f32	%f2226, %f2224, %f2220, %p384;
	selp.f32	%f475, %f2225, %f2223, %p384;
	mul.f32 	%f2227, %f2226, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2228, %f2227;
	fma.rn.f32 	%f2229, %f2228, %f1677, %f2226;
	fma.rn.f32 	%f2230, %f2228, %f1679, %f2229;
	mul.f32 	%f2172, %f2230, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2171,%f2172;
	// inline asm
	add.f32 	%f2231, %f2228, 0f00000000;
	ex2.approx.f32 	%f2232, %f2231;
	mul.f32 	%f2233, %f2171, %f2232;
	setp.lt.f32	%p385, %f2226, 0fC2D20000;
	selp.f32	%f2234, 0f00000000, %f2233, %p385;
	setp.gt.f32	%p386, %f2226, 0f42D20000;
	selp.f32	%f2506, 0f7F800000, %f2234, %p386;
	setp.eq.f32	%p387, %f2506, 0f7F800000;
	@%p387 bra 	BB13_259;

	fma.rn.f32 	%f2506, %f2506, %f475, %f2506;

BB13_259:
	mov.b32 	 %r295, %f2506;
	xor.b32  	%r296, %r295, -2147483648;
	mov.b32 	 %f2235, %r296;
	selp.f32	%f2507, %f2235, %f2506, %p12;
	@%p318 bra 	BB13_262;
	bra.uni 	BB13_260;

BB13_262:
	add.f32 	%f2238, %f419, %f419;
	selp.f32	%f2507, %f2238, 0f00000000, %p232;
	bra.uni 	BB13_263;

BB13_260:
	setp.geu.f32	%p389, %f419, 0f00000000;
	@%p389 bra 	BB13_263;

	cvt.rzi.f32.f32	%f2237, %f1476;
	setp.neu.f32	%p390, %f2237, 0f40000000;
	selp.f32	%f2507, 0f7FFFFFFF, %f2507, %p390;

BB13_263:
	@%p322 bra 	BB13_270;

	setp.gtu.f32	%p394, %f420, 0f7F800000;
	or.pred  	%p395, %p394, %p238;
	@%p395 bra 	BB13_269;
	bra.uni 	BB13_265;

BB13_269:
	add.f32 	%f2507, %f419, 0f40000000;
	bra.uni 	BB13_270;

BB13_265:
	setp.eq.f32	%p396, %f334, 0f7F800000;
	@%p396 bra 	BB13_268;
	bra.uni 	BB13_266;

BB13_268:
	setp.gt.f32	%p398, %f420, 0f3F800000;
	selp.f32	%f2239, 0f7F800000, 0f00000000, %p398;
	setp.eq.f32	%p399, %f419, 0fBF800000;
	selp.f32	%f2507, 0f3F800000, %f2239, %p399;
	bra.uni 	BB13_270;

BB13_266:
	setp.neu.f32	%p397, %f420, 0f7F800000;
	@%p397 bra 	BB13_270;

	selp.f32	%f2507, 0fFF800000, 0f7F800000, %p12;

BB13_270:
	mul.f32 	%f2242, %f2507, 0fBF000000;
	selp.f32	%f2243, 0fBF000000, %f2242, %p330;
	mul.f32 	%f2244, %f2243, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2245, %f2244;
	fma.rn.f32 	%f2247, %f2245, %f1677, %f2243;
	fma.rn.f32 	%f2249, %f2245, %f1679, %f2247;
	mul.f32 	%f2241, %f2249, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2240,%f2241;
	// inline asm
	add.f32 	%f2250, %f2245, 0f00000000;
	ex2.approx.f32 	%f2251, %f2250;
	mul.f32 	%f2252, %f2240, %f2251;
	setp.lt.f32	%p401, %f2243, 0fC2D20000;
	selp.f32	%f2253, 0f00000000, %f2252, %p401;
	setp.gt.f32	%p402, %f2243, 0f42D20000;
	selp.f32	%f2254, 0f7F800000, %f2253, %p402;
	mul.f32 	%f2255, %f367, %f2254;
	mul.f32 	%f2256, %f361, %f474;
	sub.f32 	%f2257, %f2256, %f2255;
	mul.f32 	%f2258, %f315, %f2257;
	fma.rn.f32 	%f2259, %f358, %f2258, %f461;
	st.local.f32 	[%rd5+16], %f2259;
	mul.f32 	%f2260, %f358, %f373;
	st.local.f32 	[%rd5+8], %f2260;
	mov.u32 	%r298, 1065353216;
	st.local.u32 	[%rd5+12], %r298;
	mov.u32 	%r368, 0;

BB13_271:
	mov.u32 	%r366, %r368;
	mov.u32 	%r71, %r366;
	setp.gt.s32	%p403, %r71, 4;
	@%p403 bra 	BB13_274;

	mul.wide.s32 	%rd85, %r71, 4;
	add.s64 	%rd86, %rd5, %rd85;
	ld.local.f32 	%f487, [%rd86];
	mul.lo.s32 	%r72, %r71, 5;
	mov.f32 	%f2508, %f487;
	mov.u32 	%r367, %r71;
	bra.uni 	BB13_273;

BB13_316:
	mul.wide.s32 	%rd140, %r74, 4;
	add.s64 	%rd141, %rd5, %rd140;
	ld.local.f32 	%f513, [%rd141];
	mov.f32 	%f2508, %f513;
	mov.u32 	%r367, %r74;

BB13_273:
	mov.u32 	%r73, %r367;
	mov.f32 	%f488, %f2508;
	mul.f32 	%f2261, %f488, %f487;
	div.rn.f32 	%f2262, %f2261, %f374;
	add.s32 	%r299, %r73, %r72;
	mul.wide.s32 	%rd87, %r299, 4;
	add.s64 	%rd88, %rd3, %rd87;
	ld.local.f32 	%f2263, [%rd88];
	add.f32 	%f2264, %f2262, %f2263;
	st.local.f32 	[%rd88], %f2264;
	mad.lo.s32 	%r300, %r73, 5, %r71;
	mul.wide.s32 	%rd89, %r300, 4;
	add.s64 	%rd90, %rd3, %rd89;
	st.local.f32 	[%rd90], %f2264;
	add.s32 	%r74, %r73, 1;
	setp.lt.s32	%p404, %r74, 5;
	@%p404 bra 	BB13_316;

BB13_274:
	add.s32 	%r368, %r71, 1;
	setp.lt.s32	%p405, %r368, 5;
	@%p405 bra 	BB13_271;

	setp.leu.f32	%p406, %f374, 0f00000000;
	@%p406 bra 	BB13_285;

	setp.gt.f32	%p407, %f375, 0f00000000;
	@%p407 bra 	BB13_278;
	bra.uni 	BB13_277;

BB13_278:
	setp.lt.f32	%p408, %f374, 0f7F800000;
	@%p408 bra 	BB13_280;
	bra.uni 	BB13_279;

BB13_280:
	setp.lt.f32	%p409, %f374, 0f00800000;
	mul.f32 	%f2267, %f374, 0f4B800000;
	selp.f32	%f2268, %f2267, %f374, %p409;
	selp.f32	%f2269, 0fC3170000, 0fC2FE0000, %p409;
	mov.b32 	 %r301, %f2268;
	and.b32  	%r302, %r301, 8388607;
	or.b32  	%r303, %r302, 1065353216;
	mov.b32 	 %f2270, %r303;
	shr.u32 	%r304, %r301, 23;
	cvt.rn.f32.u32	%f2271, %r304;
	add.f32 	%f2272, %f2269, %f2271;
	setp.gt.f32	%p410, %f2270, 0f3FAE147B;
	mul.f32 	%f2273, %f2270, 0f3F000000;
	add.f32 	%f2274, %f2272, 0f3F800000;
	selp.f32	%f2275, %f2273, %f2270, %p410;
	selp.f32	%f2276, %f2274, %f2272, %p410;
	add.f32 	%f2266, %f2275, 0f3F800000;
	add.f32 	%f2277, %f2275, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f2265,%f2266;
	// inline asm
	mul.f32 	%f2278, %f2277, %f2277;
	neg.f32 	%f2279, %f2278;
	mul.rn.f32 	%f2280, %f2265, %f2279;
	add.rn.f32 	%f2281, %f2277, %f2280;
	mul.f32 	%f2282, %f2281, %f2281;
	mov.f32 	%f2283, 0f3C4C6A36;
	mov.f32 	%f2284, 0f3B1E94E6;
	fma.rn.f32 	%f2285, %f2284, %f2282, %f2283;
	mov.f32 	%f2286, 0f3DAAAB1A;
	fma.rn.f32 	%f2287, %f2285, %f2282, %f2286;
	mul.f32 	%f2288, %f2282, %f2287;
	fma.rn.f32 	%f2289, %f2288, %f2281, %f2280;
	add.f32 	%f2290, %f2277, %f2289;
	mov.f32 	%f2291, 0f3F317218;
	fma.rn.f32 	%f2509, %f2276, %f2291, %f2290;
	bra.uni 	BB13_281;

BB13_277:
	sub.f32 	%f2511, %f2511, %f374;
	bra.uni 	BB13_285;

BB13_279:
	lg2.approx.f32 	%f2509, %f374;

BB13_281:
	mul.f32 	%f2292, %f375, %f2509;
	sub.f32 	%f493, %f2292, %f374;
	setp.lt.f32	%p411, %f375, 0f7F800000;
	@%p411 bra 	BB13_283;
	bra.uni 	BB13_282;

BB13_283:
	setp.lt.f32	%p412, %f375, 0f00800000;
	mul.f32 	%f2295, %f375, 0f4B800000;
	selp.f32	%f2296, %f2295, %f375, %p412;
	selp.f32	%f2297, 0fC3170000, 0fC2FE0000, %p412;
	mov.b32 	 %r305, %f2296;
	and.b32  	%r306, %r305, 8388607;
	or.b32  	%r307, %r306, 1065353216;
	mov.b32 	 %f2298, %r307;
	shr.u32 	%r308, %r305, 23;
	cvt.rn.f32.u32	%f2299, %r308;
	add.f32 	%f2300, %f2297, %f2299;
	setp.gt.f32	%p413, %f2298, 0f3FAE147B;
	mul.f32 	%f2301, %f2298, 0f3F000000;
	add.f32 	%f2302, %f2300, 0f3F800000;
	selp.f32	%f2303, %f2301, %f2298, %p413;
	selp.f32	%f2304, %f2302, %f2300, %p413;
	add.f32 	%f2294, %f2303, 0f3F800000;
	add.f32 	%f2305, %f2303, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f2293,%f2294;
	// inline asm
	mul.f32 	%f2306, %f2305, %f2305;
	neg.f32 	%f2307, %f2306;
	mul.rn.f32 	%f2308, %f2293, %f2307;
	add.rn.f32 	%f2309, %f2305, %f2308;
	mul.f32 	%f2310, %f2309, %f2309;
	mov.f32 	%f2311, 0f3C4C6A36;
	mov.f32 	%f2312, 0f3B1E94E6;
	fma.rn.f32 	%f2313, %f2312, %f2310, %f2311;
	mov.f32 	%f2314, 0f3DAAAB1A;
	fma.rn.f32 	%f2315, %f2313, %f2310, %f2314;
	mul.f32 	%f2316, %f2310, %f2315;
	fma.rn.f32 	%f2317, %f2316, %f2309, %f2308;
	add.f32 	%f2318, %f2305, %f2317;
	mov.f32 	%f2319, 0f3F317218;
	fma.rn.f32 	%f2510, %f2304, %f2319, %f2318;
	bra.uni 	BB13_284;

BB13_282:
	lg2.approx.f32 	%f2510, %f375;

BB13_284:
	mul.f32 	%f2320, %f375, %f2510;
	sub.f32 	%f2321, %f493, %f2320;
	add.f32 	%f2322, %f375, %f2321;
	add.f32 	%f2511, %f2511, %f2322;

BB13_285:
	add.s32 	%r76, %r68, 1;
	setp.lt.s32	%p414, %r76, %r104;
	mov.u32 	%r364, %r76;
	@%p414 bra 	BB13_182;

	add.s32 	%r365, %r365, 1;
	setp.lt.s32	%p415, %r365, %r104;
	@%p415 bra 	BB13_181;

BB13_287:
	mov.u32 	%r373, 0;

BB13_288:
	mov.u32 	%r78, %r373;
	mul.wide.s32 	%rd91, %r78, 5;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd15, %rd3, %rd92;
	setp.lt.s32	%p416, %r78, 0;
	@%p416 bra 	BB13_295;

	mul.lo.s32 	%r79, %r78, 5;
	mov.u32 	%r369, 0;

BB13_290:
	mov.u32 	%r80, %r369;
	setp.lt.s32	%p417, %r80, 1;
	@%p417 bra 	BB13_294;

	mul.wide.s32 	%rd95, %r80, 4;
	add.s64 	%rd150, %rd3, %rd95;
	mov.u64 	%rd149, %rd15;
	add.s32 	%r81, %r80, -1;
	mov.f32 	%f2514, 0f00000000;
	mov.u32 	%r370, -1;
	mov.f32 	%f2513, %f2514;
	@%p417 bra 	BB13_293;

BB13_292:
	ld.local.f32 	%f2325, [%rd149];
	ld.local.f32 	%f2326, [%rd150];
	fma.rn.f32 	%f2514, %f2326, %f2325, %f2514;
	add.s64 	%rd150, %rd150, 20;
	add.s64 	%rd149, %rd149, 4;
	add.s32 	%r370, %r370, 1;
	setp.lt.s32	%p419, %r370, %r81;
	mov.f32 	%f2513, %f2514;
	@%p419 bra 	BB13_292;

BB13_293:
	add.s32 	%r312, %r80, %r79;
	mul.wide.s32 	%rd96, %r312, 4;
	add.s64 	%rd97, %rd3, %rd96;
	ld.local.f32 	%f2327, [%rd97];
	sub.f32 	%f2328, %f2327, %f2513;
	st.local.f32 	[%rd97], %f2328;

BB13_294:
	add.s32 	%r369, %r80, 1;
	setp.lt.s32	%p420, %r80, %r78;
	@%p420 bra 	BB13_290;

BB13_295:
	add.s32 	%r373, %r78, 1;
	setp.gt.s32	%p421, %r373, 4;
	@%p421 bra 	BB13_303;

	cvt.s64.s32	%rd99, %r78;
	add.s64 	%rd23, %rd99, 1;
	add.s32 	%r86, %r78, -1;
	mul.lo.s32 	%r87, %r78, 5;
	mul.lo.s32 	%r313, %r78, 6;
	mul.wide.s32 	%rd100, %r313, 4;
	add.s64 	%rd24, %rd3, %rd100;
	mov.u64 	%rd151, 0;
	mov.u32 	%r372, %r373;

BB13_297:
	add.s64 	%rd101, %rd23, %rd151;
	shl.b64 	%rd102, %rd101, 2;
	add.s64 	%rd26, %rd3, %rd102;
	add.s32 	%r314, %r372, %r87;
	mul.wide.s32 	%rd103, %r314, 4;
	add.s64 	%rd27, %rd3, %rd103;
	setp.gt.s32	%p422, %r78, 0;
	@%p422 bra 	BB13_299;
	bra.uni 	BB13_298;

BB13_299:
	mov.u64 	%rd153, %rd26;
	mov.u64 	%rd152, %rd15;
	setp.lt.s32	%p423, %r78, 1;
	mov.f32 	%f2517, 0f00000000;
	mov.u32 	%r374, -1;
	mov.f32 	%f2516, %f2517;
	@%p423 bra 	BB13_301;

BB13_300:
	ld.local.f32 	%f2335, [%rd152];
	ld.local.f32 	%f2336, [%rd153];
	fma.rn.f32 	%f2517, %f2336, %f2335, %f2517;
	add.s64 	%rd153, %rd153, 20;
	add.s64 	%rd152, %rd152, 4;
	add.s32 	%r374, %r374, 1;
	setp.lt.s32	%p424, %r374, %r86;
	mov.f32 	%f2516, %f2517;
	@%p424 bra 	BB13_300;

BB13_301:
	ld.local.f32 	%f2337, [%rd24];
	rcp.rn.f32 	%f2338, %f2337;
	ld.local.f32 	%f2339, [%rd27];
	sub.f32 	%f2340, %f2339, %f2516;
	mul.f32 	%f2341, %f2338, %f2340;
	st.local.f32 	[%rd27], %f2341;
	bra.uni 	BB13_302;

BB13_298:
	ld.local.f32 	%f2329, [%rd24];
	rcp.rn.f32 	%f2330, %f2329;
	ld.local.f32 	%f2331, [%rd27];
	mul.f32 	%f2332, %f2330, %f2331;
	st.local.f32 	[%rd27], %f2332;

BB13_302:
	add.s32 	%r372, %r372, 1;
	setp.lt.s32	%p425, %r372, 5;
	add.s64 	%rd151, %rd151, 1;
	@%p425 bra 	BB13_297;

BB13_303:
	setp.lt.s32	%p426, %r373, 5;
	@%p426 bra 	BB13_288;

	ld.local.f32 	%f506, [%rd3+96];
	mov.u32 	%r375, 0;

BB13_305:
	mov.u64 	%rd154, 0;
	mul.wide.s32 	%rd105, %r375, 5;
	add.s64 	%rd35, %rd105, 4;
	setp.eq.s32	%p427, %r375, 0;
	selp.f32	%f2342, 0f3F800000, 0f00000000, %p427;
	st.local.f32 	[%rd1], %f2342;
	mov.u32 	%r376, 1;

BB13_306:
	shl.b64 	%rd106, %rd154, 2;
	add.s64 	%rd107, %rd106, %rd3;
	add.s64 	%rd156, %rd107, 4;
	setp.lt.s32	%p428, %r376, 1;
	mov.f32 	%f2520, 0f00000000;
	mov.u32 	%r377, -1;
	mov.f32 	%f2519, %f2520;
	mov.u64 	%rd155, %rd1;
	@%p428 bra 	BB13_308;

BB13_307:
	mov.u64 	%rd39, %rd155;
	ld.local.f32 	%f2345, [%rd39];
	ld.local.f32 	%f2346, [%rd156];
	fma.rn.f32 	%f2520, %f2346, %f2345, %f2520;
	add.s64 	%rd156, %rd156, 20;
	add.s64 	%rd42, %rd39, 4;
	add.s32 	%r319, %r376, -1;
	add.s32 	%r377, %r377, 1;
	setp.lt.s32	%p429, %r377, %r319;
	mov.u64 	%rd155, %rd42;
	mov.f32 	%f2519, %f2520;
	@%p429 bra 	BB13_307;

BB13_308:
	setp.eq.s32	%p430, %r376, %r375;
	selp.f32	%f2347, 0f3F800000, 0f00000000, %p430;
	mul.wide.s32 	%rd108, %r376, 4;
	add.s64 	%rd109, %rd1, %rd108;
	sub.f32 	%f2348, %f2347, %f2519;
	st.local.f32 	[%rd109], %f2348;
	add.s32 	%r376, %r376, 1;
	setp.lt.s32	%p431, %r376, 5;
	add.s64 	%rd154, %rd154, 1;
	@%p431 bra 	BB13_306;

	ld.local.f32 	%f2349, [%rd1+16];
	div.rn.f32 	%f2350, %f2349, %f506;
	mul.lo.s32 	%r97, %r375, 5;
	add.s32 	%r321, %r97, 4;
	mul.wide.s32 	%rd111, %r321, 4;
	add.s64 	%rd112, %rd4, %rd111;
	st.local.f32 	[%rd112], %f2350;
	mov.u32 	%r378, 3;
	mov.u64 	%rd157, 0;

BB13_310:
	mov.u32 	%r98, %r378;
	sub.s64 	%rd113, %rd35, %rd157;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd159, %rd4, %rd114;
	mul.lo.s64 	%rd115, %rd157, -6;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd116, %rd3;
	add.s64 	%rd158, %rd117, 92;
	add.s32 	%r379, %r98, 1;
	mov.f32 	%f2522, 0f00000000;
	mov.f32 	%f2523, %f2522;
	setp.gt.s32	%p432, %r379, 4;
	@%p432 bra 	BB13_312;

BB13_311:
	ld.local.f32 	%f2353, [%rd159];
	ld.local.f32 	%f2354, [%rd158];
	fma.rn.f32 	%f2523, %f2354, %f2353, %f2523;
	add.s64 	%rd159, %rd159, 4;
	add.s64 	%rd158, %rd158, 20;
	add.s32 	%r379, %r379, 1;
	setp.lt.s32	%p433, %r379, 5;
	mov.f32 	%f2522, %f2523;
	@%p433 bra 	BB13_311;

BB13_312:
	mul.lo.s32 	%r322, %r98, 6;
	mul.wide.s32 	%rd118, %r322, 4;
	add.s64 	%rd119, %rd3, %rd118;
	ld.local.f32 	%f2355, [%rd119];
	rcp.rn.f32 	%f2356, %f2355;
	mul.wide.s32 	%rd120, %r98, 4;
	add.s64 	%rd121, %rd1, %rd120;
	ld.local.f32 	%f2357, [%rd121];
	sub.f32 	%f2358, %f2357, %f2522;
	mul.f32 	%f2359, %f2356, %f2358;
	add.s32 	%r323, %r98, %r97;
	mul.wide.s32 	%rd122, %r323, 4;
	add.s64 	%rd123, %rd4, %rd122;
	st.local.f32 	[%rd123], %f2359;
	add.s32 	%r378, %r98, -1;
	add.s64 	%rd157, %rd157, 1;
	setp.gt.s32	%p434, %r98, 0;
	@%p434 bra 	BB13_310;

	add.s32 	%r375, %r375, 1;
	setp.lt.s32	%p435, %r375, 5;
	@%p435 bra 	BB13_305;

	ld.param.u64 	%rd148, [kernel_MLEFit_sigma_param_6];
	ld.param.u64 	%rd147, [kernel_MLEFit_sigma_param_5];
	ld.param.u32 	%r331, [kernel_MLEFit_sigma_param_7];
	mov.u32 	%r330, %ctaid.x;
	mov.u32 	%r329, %ntid.x;
	mad.lo.s32 	%r328, %r329, %r330, %r3;
	ld.param.u64 	%rd146, [kernel_MLEFit_sigma_param_4];
	ld.local.f32 	%f2360, [%rd4];
	ld.local.f32 	%f2361, [%rd4+24];
	ld.local.f32 	%f2362, [%rd4+48];
	ld.local.f32 	%f2363, [%rd4+72];
	ld.local.f32 	%f2364, [%rd4+96];
	cvta.to.global.u64 	%rd124, %rd146;
	mul.wide.s32 	%rd125, %r328, 4;
	add.s64 	%rd126, %rd124, %rd125;
	st.global.f32 	[%rd126], %f2460;
	mul.wide.s32 	%rd127, %r331, 4;
	add.s64 	%rd128, %rd126, %rd127;
	st.global.f32 	[%rd128], %f2461;
	add.s64 	%rd129, %rd128, %rd127;
	st.global.f32 	[%rd129], %f2462;
	add.s64 	%rd130, %rd129, %rd127;
	st.global.f32 	[%rd130], %f2469;
	add.s64 	%rd131, %rd130, %rd127;
	st.global.f32 	[%rd131], %f2479;
	cvta.to.global.u64 	%rd132, %rd147;
	add.s64 	%rd133, %rd132, %rd125;
	st.global.f32 	[%rd133], %f2360;
	add.s64 	%rd134, %rd133, %rd127;
	st.global.f32 	[%rd134], %f2361;
	add.s64 	%rd135, %rd134, %rd127;
	st.global.f32 	[%rd135], %f2362;
	add.s64 	%rd136, %rd135, %rd127;
	st.global.f32 	[%rd136], %f2363;
	add.s64 	%rd137, %rd136, %rd127;
	st.global.f32 	[%rd137], %f2364;
	cvta.to.global.u64 	%rd138, %rd148;
	add.s64 	%rd139, %rd138, %rd125;
	st.global.f32 	[%rd139], %f2511;

BB13_315:
	ret;
}

	// .globl	kernel_MLEFit_z
.visible .entry kernel_MLEFit_z(
	.param .u64 kernel_MLEFit_z_param_0,
	.param .f32 kernel_MLEFit_z_param_1,
	.param .f32 kernel_MLEFit_z_param_2,
	.param .f32 kernel_MLEFit_z_param_3,
	.param .f32 kernel_MLEFit_z_param_4,
	.param .f32 kernel_MLEFit_z_param_5,
	.param .f32 kernel_MLEFit_z_param_6,
	.param .f32 kernel_MLEFit_z_param_7,
	.param .f32 kernel_MLEFit_z_param_8,
	.param .u32 kernel_MLEFit_z_param_9,
	.param .u32 kernel_MLEFit_z_param_10,
	.param .u64 kernel_MLEFit_z_param_11,
	.param .u64 kernel_MLEFit_z_param_12,
	.param .u64 kernel_MLEFit_z_param_13,
	.param .u32 kernel_MLEFit_z_param_14
)
{
	.local .align 4 .b8 	__local_depot14[262524];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<572>;
	.reg .f32 	%f<3256>;
	.reg .b32 	%r<606>;
	.reg .b64 	%rd<177>;


	mov.u64 	%rd176, __local_depot14;
	cvta.local.u64 	%SP, %rd176;
	ld.param.u64 	%rd52, [kernel_MLEFit_z_param_0];
	ld.param.f32 	%f835, [kernel_MLEFit_z_param_1];
	ld.param.f32 	%f836, [kernel_MLEFit_z_param_2];
	ld.param.f32 	%f837, [kernel_MLEFit_z_param_3];
	ld.param.f32 	%f838, [kernel_MLEFit_z_param_4];
	ld.param.f32 	%f839, [kernel_MLEFit_z_param_5];
	ld.param.f32 	%f840, [kernel_MLEFit_z_param_6];
	ld.param.f32 	%f841, [kernel_MLEFit_z_param_7];
	ld.param.f32 	%f842, [kernel_MLEFit_z_param_8];
	ld.param.u32 	%r183, [kernel_MLEFit_z_param_9];
	ld.param.u32 	%r184, [kernel_MLEFit_z_param_10];
	ld.param.u32 	%r185, [kernel_MLEFit_z_param_14];
	add.u64 	%rd56, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd56;
	add.u64 	%rd57, %SP, 100;
	cvta.to.local.u64 	%rd2, %rd57;
	add.u64 	%rd58, %SP, 262244;
	cvta.to.local.u64 	%rd3, %rd58;
	add.u64 	%rd59, %SP, 262344;
	cvta.to.local.u64 	%rd4, %rd59;
	add.u64 	%rd60, %SP, 262444;
	cvta.to.local.u64 	%rd5, %rd60;
	add.u64 	%rd61, %SP, 262464;
	cvta.to.local.u64 	%rd6, %rd61;
	add.u64 	%rd62, %SP, 262484;
	cvta.to.local.u64 	%rd7, %rd62;
	add.u64 	%rd63, %SP, 262504;
	cvta.to.local.u64 	%rd8, %rd63;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r186, %r1, %r2, %r3;
	setp.ge.s32	%p11, %r186, %r185;
	@%p11 bra 	BB14_587;

	mov.u32 	%r187, 0;
	st.local.u32 	[%rd3], %r187;
	st.local.u32 	[%rd3+4], %r187;
	st.local.u32 	[%rd3+8], %r187;
	st.local.u32 	[%rd3+12], %r187;
	st.local.u32 	[%rd3+16], %r187;
	st.local.u32 	[%rd3+20], %r187;
	st.local.u32 	[%rd3+24], %r187;
	st.local.u32 	[%rd3+28], %r187;
	st.local.u32 	[%rd3+32], %r187;
	st.local.u32 	[%rd3+36], %r187;
	st.local.u32 	[%rd3+40], %r187;
	st.local.u32 	[%rd3+44], %r187;
	st.local.u32 	[%rd3+48], %r187;
	st.local.u32 	[%rd3+52], %r187;
	st.local.u32 	[%rd3+56], %r187;
	st.local.u32 	[%rd3+60], %r187;
	st.local.u32 	[%rd3+64], %r187;
	st.local.u32 	[%rd3+68], %r187;
	st.local.u32 	[%rd3+72], %r187;
	st.local.u32 	[%rd3+76], %r187;
	st.local.u32 	[%rd3+80], %r187;
	st.local.u32 	[%rd3+84], %r187;
	st.local.u32 	[%rd3+88], %r187;
	st.local.u32 	[%rd3+92], %r187;
	st.local.u32 	[%rd3+96], %r187;
	mov.u64 	%rd64, 0;
	st.local.u32 	[%rd4+4], %rd64;
	st.local.u32 	[%rd4], %rd64;
	st.local.u32 	[%rd4+12], %rd64;
	st.local.u32 	[%rd4+8], %rd64;
	st.local.u32 	[%rd4+20], %rd64;
	st.local.u32 	[%rd4+16], %rd64;
	st.local.u32 	[%rd4+28], %rd64;
	st.local.u32 	[%rd4+24], %rd64;
	st.local.u32 	[%rd4+36], %rd64;
	st.local.u32 	[%rd4+32], %rd64;
	st.local.u32 	[%rd4+44], %rd64;
	st.local.u32 	[%rd4+40], %rd64;
	st.local.u32 	[%rd4+52], %rd64;
	st.local.u32 	[%rd4+48], %rd64;
	st.local.u32 	[%rd4+60], %rd64;
	st.local.u32 	[%rd4+56], %rd64;
	st.local.u32 	[%rd4+68], %rd64;
	st.local.u32 	[%rd4+64], %rd64;
	st.local.u32 	[%rd4+76], %rd64;
	st.local.u32 	[%rd4+72], %rd64;
	st.local.u32 	[%rd4+84], %rd64;
	st.local.u32 	[%rd4+80], %rd64;
	st.local.u32 	[%rd4+92], %rd64;
	st.local.u32 	[%rd4+88], %rd64;
	st.local.u32 	[%rd4+96], %r187;
	mul.lo.s32 	%r4, %r183, %r183;
	mul.lo.s32 	%r5, %r3, %r4;
	setp.lt.s32	%p12, %r183, 1;
	@%p12 bra 	BB14_6;

	cvta.to.global.u64 	%rd10, %rd52;
	mul.lo.s32 	%r189, %r2, %r4;
	mad.lo.s32 	%r6, %r189, %r1, %r5;
	mov.u32 	%r188, 0;
	mov.u32 	%r519, %r188;

BB14_3:
	add.s32 	%r8, %r6, %r519;
	add.s32 	%r9, %r519, %r5;
	mov.u32 	%r518, %r188;

BB14_4:
	mov.u32 	%r10, %r518;
	mul.lo.s32 	%r191, %r10, %r183;
	add.s32 	%r192, %r8, %r191;
	mul.wide.s32 	%rd65, %r192, 4;
	add.s64 	%rd66, %rd10, %rd65;
	ld.global.f32 	%f843, [%rd66];
	add.s32 	%r193, %r9, %r191;
	mul.wide.s32 	%rd67, %r193, 4;
	add.s64 	%rd68, %rd2, %rd67;
	st.local.f32 	[%rd68], %f843;
	add.s32 	%r11, %r10, 1;
	setp.lt.s32	%p13, %r11, %r183;
	mov.u32 	%r518, %r11;
	@%p13 bra 	BB14_4;

	add.s32 	%r519, %r519, 1;
	setp.lt.s32	%p14, %r519, %r183;
	@%p14 bra 	BB14_3;

BB14_6:
	cvt.s64.s32	%rd11, %r5;
	mov.f32 	%f849, 0f00000000;
	mov.f32 	%f2974, %f849;
	mov.f32 	%f2968, %f849;
	mov.f32 	%f3030, %f849;
	mov.f32 	%f2976, %f849;
	mov.f32 	%f2970, %f849;
	mov.f32 	%f3028, %f849;
	@%p12 bra 	BB14_11;

	mov.u32 	%r522, %r187;

BB14_8:
	mov.f32 	%f3003, %f3030;
	mov.f32 	%f3029, %f3003;
	mov.f32 	%f2973, %f2976;
	mov.f32 	%f2975, %f2973;
	mov.f32 	%f2967, %f2970;
	mov.f32 	%f2969, %f2967;
	cvt.rn.f32.s32	%f4, %r522;
	mov.u32 	%r521, %r187;

BB14_9:
	mov.u32 	%r14, %r521;
	mad.lo.s32 	%r197, %r14, %r183, %r522;
	cvt.s64.s32	%rd69, %r197;
	add.s64 	%rd70, %rd69, %rd11;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd2, %rd71;
	ld.local.f32 	%f850, [%rd72];
	fma.rn.f32 	%f3029, %f4, %f850, %f3029;
	cvt.rn.f32.s32	%f851, %r14;
	fma.rn.f32 	%f2975, %f851, %f850, %f2975;
	add.f32 	%f2969, %f2969, %f850;
	add.s32 	%r15, %r14, 1;
	setp.lt.s32	%p16, %r15, %r183;
	mov.u32 	%r521, %r15;
	@%p16 bra 	BB14_9;

	add.s32 	%r522, %r522, 1;
	setp.lt.s32	%p17, %r522, %r183;
	mov.f32 	%f2970, %f2969;
	mov.f32 	%f2968, %f2969;
	mov.f32 	%f2976, %f2975;
	mov.f32 	%f2974, %f2975;
	mov.f32 	%f3030, %f3029;
	mov.f32 	%f3002, %f3029;
	mov.f32 	%f3028, %f3002;
	@%p17 bra 	BB14_8;

BB14_11:
	mov.f32 	%f13, %f3028;
	div.rn.f32 	%f3161, %f13, %f2968;
	div.rn.f32 	%f3162, %f2974, %f2968;
	mov.f32 	%f856, 0f3F000000;
	div.rn.f32 	%f857, %f856, %f835;
	div.rn.f32 	%f16, %f857, %f835;
	mov.f32 	%f3172, 0f51BA43B7;
	mov.f32 	%f3027, %f849;
	mov.u32 	%r198, 0;
	mov.f32 	%f3174, %f3172;
	mov.f32 	%f3025, %f849;
	@%p12 bra 	BB14_30;

	mov.u32 	%r529, %r198;

BB14_13:
	mov.f32 	%f3166, %f3174;
	mov.f32 	%f3173, %f3166;
	mov.f32 	%f3009, %f3027;
	mov.f32 	%f3026, %f3009;
	mov.u32 	%r528, %r198;

BB14_14:
	mov.f32 	%f2978, 0f00000000;
	mov.f32 	%f2977, %f2978;
	mov.u32 	%r527, %r198;

BB14_15:
	sub.s32 	%r202, %r527, %r529;
	cvt.rn.f32.s32	%f23, %r202;
	mul.lo.s32 	%r20, %r527, %r183;
	mov.u32 	%r526, %r198;

BB14_16:
	mov.u32 	%r21, %r526;
	mov.f32 	%f2979, 0f3F800000;
	mov.u32 	%r530, 2;
	mov.f32 	%f2980, %f23;
	bra.uni 	BB14_17;

BB14_20:
	mul.rn.f32 	%f30, %f27, %f27;
	mov.f32 	%f2980, %f30;

BB14_17:
	mov.f32 	%f27, %f2980;
	and.b32  	%r204, %r530, 1;
	setp.eq.b32	%p19, %r204, 1;
	@!%p19 bra 	BB14_19;
	bra.uni 	BB14_18;

BB14_18:
	mul.rn.f32 	%f2979, %f2979, %f27;

BB14_19:
	shr.u32 	%r530, %r530, 1;
	setp.eq.s32	%p20, %r530, 0;
	@%p20 bra 	BB14_21;
	bra.uni 	BB14_20;

BB14_21:
	mul.f32 	%f864, %f16, %f2979;
	neg.f32 	%f865, %f864;
	mul.f32 	%f866, %f864, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f867, %f866;
	mov.f32 	%f868, 0fBF317200;
	fma.rn.f32 	%f869, %f867, %f868, %f865;
	mov.f32 	%f870, 0fB5BFBE8E;
	fma.rn.f32 	%f871, %f867, %f870, %f869;
	mul.f32 	%f862, %f871, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f861,%f862;
	// inline asm
	add.f32 	%f872, %f867, 0f00000000;
	ex2.approx.f32 	%f873, %f872;
	mul.f32 	%f874, %f861, %f873;
	setp.gt.f32	%p21, %f864, 0f42D20000;
	selp.f32	%f875, 0f00000000, %f874, %p21;
	setp.lt.f32	%p22, %f864, 0fC2D20000;
	selp.f32	%f31, 0f7F800000, %f875, %p22;
	sub.s32 	%r206, %r528, %r21;
	cvt.rn.f32.s32	%f2982, %r206;
	mov.f32 	%f2981, 0f3F800000;
	mov.u32 	%r531, 2;
	bra.uni 	BB14_22;

BB14_25:
	mul.rn.f32 	%f2982, %f2982, %f2982;

BB14_22:
	and.b32  	%r207, %r531, 1;
	setp.eq.b32	%p23, %r207, 1;
	@!%p23 bra 	BB14_24;
	bra.uni 	BB14_23;

BB14_23:
	mul.rn.f32 	%f2981, %f2981, %f2982;

BB14_24:
	shr.u32 	%r531, %r531, 1;
	setp.eq.s32	%p24, %r531, 0;
	@%p24 bra 	BB14_26;
	bra.uni 	BB14_25;

BB14_26:
	mul.f32 	%f878, %f16, %f2981;
	neg.f32 	%f879, %f878;
	mul.f32 	%f880, %f878, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f881, %f880;
	fma.rn.f32 	%f883, %f881, %f868, %f879;
	fma.rn.f32 	%f885, %f881, %f870, %f883;
	mul.f32 	%f877, %f885, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f876,%f877;
	// inline asm
	add.f32 	%f886, %f881, 0f00000000;
	ex2.approx.f32 	%f887, %f886;
	mul.f32 	%f888, %f876, %f887;
	setp.gt.f32	%p25, %f878, 0f42D20000;
	selp.f32	%f889, 0f00000000, %f888, %p25;
	setp.lt.f32	%p26, %f878, 0fC2D20000;
	selp.f32	%f890, 0f7F800000, %f889, %p26;
	mul.f32 	%f891, %f31, %f890;
	add.s32 	%r208, %r21, %r20;
	cvt.s64.s32	%rd73, %r208;
	add.s64 	%rd74, %rd73, %rd11;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd76, %rd2, %rd75;
	ld.local.f32 	%f892, [%rd76];
	fma.rn.f32 	%f2978, %f892, %f891, %f2978;
	add.f32 	%f2977, %f2977, %f891;
	add.s32 	%r26, %r21, 1;
	setp.lt.s32	%p27, %r26, %r183;
	mov.u32 	%r526, %r26;
	@%p27 bra 	BB14_16;

	add.s32 	%r527, %r527, 1;
	setp.lt.s32	%p28, %r527, %r183;
	@%p28 bra 	BB14_15;

	div.rn.f32 	%f893, %f2978, %f2977;
	max.f32 	%f3026, %f3026, %f893;
	min.f32 	%f3173, %f3173, %f893;
	add.s32 	%r528, %r528, 1;
	setp.lt.s32	%p29, %r528, %r183;
	@%p29 bra 	BB14_14;

	add.s32 	%r529, %r529, 1;
	setp.lt.s32	%p30, %r529, %r183;
	mov.f32 	%f3027, %f3026;
	mov.f32 	%f3025, %f3026;
	mov.f32 	%f3174, %f3173;
	mov.f32 	%f3172, %f3173;
	@%p30 bra 	BB14_13;

BB14_30:
	mov.f32 	%f3170, %f3172;
	sub.f32 	%f896, %f3025, %f3170;
	add.f32 	%f897, %f896, %f896;
	mul.f32 	%f898, %f897, 0f40490FDB;
	mul.f32 	%f899, %f898, %f835;
	mul.f32 	%f900, %f899, %f842;
	mov.f32 	%f901, 0f40000000;
	sqrt.rn.f32 	%f902, %f901;
	mul.f32 	%f903, %f902, %f900;
	max.f32 	%f3163, %f849, %f903;
	add.s32 	%r210, %r183, -1;
	shr.u32 	%r211, %r210, 31;
	add.s32 	%r212, %r210, %r211;
	shr.s32 	%r30, %r212, 1;
	mov.u32 	%r209, 0;
	mov.f32 	%f3024, %f849;
	mov.f32 	%f3022, %f849;
	@%p12 bra 	BB14_35;

	mov.u32 	%r534, %r209;

BB14_32:
	mov.f32 	%f3012, %f3024;
	mov.f32 	%f3023, %f3012;
	mov.u32 	%r533, %r209;

BB14_33:
	mov.u32 	%r32, %r533;
	mad.lo.s32 	%r214, %r32, %r183, %r534;
	cvt.s64.s32	%rd77, %r214;
	add.s64 	%rd78, %rd77, %rd11;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd2, %rd79;
	ld.local.f32 	%f904, [%rd80];
	add.f32 	%f3023, %f3023, %f904;
	add.s32 	%r33, %r32, 1;
	setp.lt.s32	%p32, %r33, %r183;
	mov.u32 	%r533, %r33;
	@%p32 bra 	BB14_33;

	add.s32 	%r534, %r534, 1;
	setp.lt.s32	%p33, %r534, %r183;
	mov.f32 	%f3024, %f3023;
	mov.f32 	%f3022, %f3023;
	@%p33 bra 	BB14_32;

BB14_35:
	cvt.rn.f32.s32	%f911, %r4;
	div.rn.f32 	%f49, %f3022, %f911;
	mov.f32 	%f2997, %f849;
	mov.f32 	%f2988, %f849;
	mov.f32 	%f3021, %f849;
	mov.f32 	%f3000, %f849;
	mov.f32 	%f2991, %f849;
	mov.u32 	%r215, 0;
	mov.f32 	%f3018, %f849;
	@%p12 bra 	BB14_42;

	mov.u32 	%r537, %r215;

BB14_37:
	mov.f32 	%f3014, %f3021;
	mov.f32 	%f3019, %f3014;
	mov.f32 	%f2993, %f3000;
	mov.f32 	%f2998, %f2993;
	mov.f32 	%f2984, %f2991;
	mov.f32 	%f2989, %f2984;
	cvt.rn.f32.s32	%f53, %r537;
	mov.u32 	%r536, %r215;

BB14_38:
	mov.f32 	%f3013, %f3019;
	mov.f32 	%f3020, %f3013;
	mov.f32 	%f2992, %f2998;
	mov.f32 	%f2999, %f2992;
	mov.f32 	%f2983, %f2989;
	mov.f32 	%f2990, %f2983;
	mov.u32 	%r36, %r536;
	mad.lo.s32 	%r218, %r36, %r183, %r537;
	cvt.s64.s32	%rd81, %r218;
	add.s64 	%rd82, %rd81, %rd11;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd84, %rd2, %rd83;
	ld.local.f32 	%f57, [%rd84];
	setp.leu.f32	%p35, %f57, %f49;
	@%p35 bra 	BB14_40;

	fma.rn.f32 	%f3020, %f53, %f57, %f3020;
	cvt.rn.f32.s32	%f912, %r36;
	fma.rn.f32 	%f2999, %f912, %f57, %f2999;
	add.f32 	%f2990, %f2990, %f57;

BB14_40:
	mov.f32 	%f3019, %f3020;
	mov.f32 	%f2998, %f2999;
	mov.f32 	%f2989, %f2990;
	add.s32 	%r37, %r36, 1;
	setp.lt.s32	%p36, %r37, %r183;
	mov.u32 	%r536, %r37;
	@%p36 bra 	BB14_38;

	add.s32 	%r537, %r537, 1;
	setp.lt.s32	%p37, %r537, %r183;
	mov.f32 	%f2991, %f2989;
	mov.f32 	%f2988, %f2989;
	mov.f32 	%f3000, %f2998;
	mov.f32 	%f2997, %f2998;
	mov.f32 	%f3021, %f3019;
	mov.f32 	%f3018, %f3019;
	@%p37 bra 	BB14_37;

BB14_42:
	div.rn.f32 	%f67, %f2997, %f2988;
	add.s32 	%r219, %r30, 1;
	cvt.rn.f32.s32	%f68, %r219;
	div.rn.f32 	%f69, %f3018, %f2988;
	setp.gt.f32	%p38, %f69, %f68;
	mov.f32 	%f3033, %f68;
	@%p38 bra 	BB14_45;

	add.s32 	%r220, %r30, -1;
	cvt.rn.f32.s32	%f70, %r220;
	setp.geu.f32	%p39, %f69, %f70;
	mov.f32 	%f3033, %f69;
	@%p39 bra 	BB14_45;

	mov.f32 	%f3033, %f70;

BB14_45:
	mov.f32 	%f71, %f3033;
	setp.gt.f32	%p40, %f67, %f68;
	mov.f32 	%f3031, %f68;
	mov.f32 	%f3032, %f3031;
	@%p40 bra 	BB14_48;

	add.s32 	%r221, %r30, -1;
	cvt.rn.f32.s32	%f72, %r221;
	setp.geu.f32	%p41, %f67, %f72;
	mov.f32 	%f3032, %f67;
	@%p41 bra 	BB14_48;

	mov.f32 	%f3032, %f72;

BB14_48:
	mov.f32 	%f3037, 0f461C4000;
	mov.f32 	%f3039, %f3037;
	mov.u32 	%r222, 0;
	@%p12 bra 	BB14_53;

	mov.u32 	%r540, %r222;

BB14_50:
	mov.f32 	%f3036, %f3039;
	mov.f32 	%f3038, %f3036;
	mov.u32 	%r539, %r222;

BB14_51:
	mov.u32 	%r40, %r539;
	mad.lo.s32 	%r224, %r40, %r183, %r540;
	cvt.s64.s32	%rd85, %r224;
	add.s64 	%rd86, %rd85, %rd11;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd88, %rd2, %rd87;
	ld.local.f32 	%f915, [%rd88];
	setp.lt.f32	%p43, %f915, %f3038;
	selp.f32	%f3038, %f915, %f3038, %p43;
	add.s32 	%r41, %r40, 1;
	setp.lt.s32	%p44, %r41, %r183;
	mov.u32 	%r539, %r41;
	@%p44 bra 	BB14_51;

	add.s32 	%r540, %r540, 1;
	setp.lt.s32	%p45, %r540, %r183;
	mov.f32 	%f3039, %f3038;
	mov.f32 	%f3037, %f3038;
	@%p45 bra 	BB14_50;

BB14_53:
	mov.f32 	%f3063, 0f00000000;
	mov.f32 	%f3054, %f3063;
	mov.f32 	%f3045, %f3063;
	mov.f32 	%f3066, %f3063;
	mov.f32 	%f3057, %f3063;
	mov.f32 	%f3048, %f3063;
	mov.u32 	%r225, 0;
	@%p12 bra 	BB14_60;

	mov.u32 	%r543, %r225;

BB14_55:
	mov.f32 	%f3059, %f3066;
	mov.f32 	%f3064, %f3059;
	mov.f32 	%f3050, %f3057;
	mov.f32 	%f3055, %f3050;
	mov.f32 	%f3041, %f3048;
	mov.f32 	%f3046, %f3041;
	cvt.rn.f32.s32	%f922, %r543;
	sub.f32 	%f81, %f922, %f71;
	mov.u32 	%r542, %r225;

BB14_56:
	mov.f32 	%f3058, %f3064;
	mov.f32 	%f3065, %f3058;
	mov.f32 	%f3049, %f3055;
	mov.f32 	%f3056, %f3049;
	mov.f32 	%f3040, %f3046;
	mov.f32 	%f3047, %f3040;
	mov.u32 	%r44, %r542;
	mad.lo.s32 	%r227, %r44, %r183, %r543;
	cvt.s64.s32	%rd89, %r227;
	add.s64 	%rd90, %rd89, %rd11;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd92, %rd2, %rd91;
	ld.local.f32 	%f85, [%rd92];
	setp.leu.f32	%p47, %f85, %f49;
	@%p47 bra 	BB14_58;

	sub.f32 	%f923, %f85, %f3037;
	add.f32 	%f3047, %f3047, %f923;
	mul.f32 	%f924, %f81, %f923;
	fma.rn.f32 	%f3065, %f81, %f924, %f3065;
	cvt.rn.f32.s32	%f925, %r44;
	sub.f32 	%f926, %f925, %f3032;
	mul.f32 	%f927, %f926, %f923;
	fma.rn.f32 	%f3056, %f926, %f927, %f3056;

BB14_58:
	mov.f32 	%f3064, %f3065;
	mov.f32 	%f3055, %f3056;
	mov.f32 	%f3046, %f3047;
	add.s32 	%r45, %r44, 1;
	setp.lt.s32	%p48, %r45, %r183;
	mov.u32 	%r542, %r45;
	@%p48 bra 	BB14_56;

	add.s32 	%r543, %r543, 1;
	setp.lt.s32	%p49, %r543, %r183;
	mov.f32 	%f3048, %f3046;
	mov.f32 	%f3045, %f3046;
	mov.f32 	%f3057, %f3055;
	mov.f32 	%f3054, %f3055;
	mov.f32 	%f3066, %f3064;
	mov.f32 	%f3063, %f3064;
	@%p49 bra 	BB14_55;

BB14_60:
	div.rn.f32 	%f929, %f3054, %f3045;
	div.rn.f32 	%f930, %f3063, %f3045;
	sub.f32 	%f95, %f929, %f930;
	mul.f32 	%f931, %f840, 0f40800000;
	mul.f32 	%f932, %f931, %f835;
	mul.f32 	%f933, %f932, %f842;
	rcp.rn.f32 	%f96, %f933;
	mov.f32 	%f3067, 0f3F800000;
	mov.u32 	%r544, 2;
	mov.f32 	%f3239, %f841;
	bra.uni 	BB14_61;

BB14_64:
	mul.rn.f32 	%f3239, %f3239, %f3239;

BB14_61:
	and.b32  	%r229, %r544, 1;
	setp.eq.b32	%p50, %r229, 1;
	@!%p50 bra 	BB14_63;
	bra.uni 	BB14_62;

BB14_62:
	mul.rn.f32 	%f3067, %f3067, %f3239;

BB14_63:
	shr.u32 	%r544, %r544, 1;
	setp.eq.s32	%p51, %r544, 0;
	@%p51 bra 	BB14_65;
	bra.uni 	BB14_64;

BB14_65:
	mul.f32 	%f934, %f95, %f3067;
	mul.f32 	%f3175, %f96, %f934;
	setp.lt.s32	%p52, %r184, 1;
	@%p52 bra 	BB14_363;

	mul.f32 	%f103, %f835, 0f3F000000;
	mul.f32 	%f104, %f842, 0f3F000000;
	mul.f32 	%f105, %f836, 0f40400000;
	mul.f32 	%f106, %f841, %f841;
	mul.f32 	%f107, %f106, %f841;
	mul.f32 	%f108, %f838, 0f40800000;
	mul.f32 	%f109, %f837, 0f40400000;
	mul.f32 	%f110, %f839, 0f40800000;
	mul.f32 	%f111, %f835, 0fBE800000;
	mul.f32 	%f112, %f842, 0fBE800000;
	div.rn.f32 	%f113, %f901, %f106;
	mul.f32 	%f114, %f836, 0f40C00000;
	mul.f32 	%f115, %f838, 0f41400000;
	mul.f32 	%f116, %f837, 0f40C00000;
	mul.f32 	%f117, %f839, 0f41400000;
	mov.u32 	%r230, 0;
	mov.u32 	%r545, %r230;
	mov.f32 	%f3171, %f3170;

BB14_67:
	mov.u32 	%r49, %r545;
	st.local.u32 	[%rd7], %r230;
	st.local.u32 	[%rd7+4], %r230;
	st.local.u32 	[%rd7+8], %r230;
	st.local.u32 	[%rd7+12], %r230;
	st.local.u32 	[%rd7+16], %r230;
	st.local.u32 	[%rd8], %r230;
	st.local.u32 	[%rd8+4], %r230;
	st.local.u32 	[%rd8+8], %r230;
	st.local.u32 	[%rd8+12], %r230;
	st.local.u32 	[%rd8+16], %r230;
	@%p12 bra 	BB14_359;

	sub.f32 	%f123, %f3175, %f840;
	div.rn.f32 	%f124, %f123, %f841;
	add.f32 	%f125, %f3175, %f840;
	div.rn.f32 	%f126, %f125, %f841;
	neg.f32 	%f936, %f3163;
	div.rn.f32 	%f127, %f936, 0f40206C99;
	div.rn.f32 	%f128, %f3163, 0f40206C99;
	add.f32 	%f937, %f123, %f123;
	div.rn.f32 	%f129, %f937, %f106;
	add.f32 	%f938, %f125, %f125;
	div.rn.f32 	%f130, %f938, %f106;
	mul.f32 	%f939, %f114, %f123;
	div.rn.f32 	%f940, %f939, %f107;
	add.f32 	%f131, %f113, %f940;
	mul.f32 	%f941, %f116, %f125;
	div.rn.f32 	%f942, %f941, %f107;
	add.f32 	%f132, %f113, %f942;
	mov.u32 	%r546, 0;

BB14_69:
	mov.u32 	%r547, 0;
	cvt.rn.f32.s32	%f943, %r546;
	sub.f32 	%f944, %f943, %f3161;
	add.f32 	%f133, %f944, 0f3F000000;
	add.f32 	%f134, %f944, 0fBF000000;
	add.f32 	%f945, %f943, 0f3F000000;
	sub.f32 	%f135, %f945, %f3161;
	mov.f32 	%f946, 0f3F800000;
	cvt.rzi.f32.f32	%f947, %f946;
	add.f32 	%f948, %f947, %f947;
	sub.f32 	%f950, %f901, %f948;
	abs.f32 	%f136, %f950;
	abs.f32 	%f137, %f901;
	setp.gt.f32	%p54, %f137, 0f77F684DF;
	selp.f32	%f138, 0f39800000, 0f40000000, %p54;
	add.f32 	%f951, %f943, 0fBF000000;
	sub.f32 	%f139, %f951, %f3161;
	mov.f32 	%f952, 0f3F400000;
	cvt.rzi.f32.f32	%f953, %f952;
	add.f32 	%f954, %f953, %f953;
	mov.f32 	%f955, 0f3FC00000;
	sub.f32 	%f956, %f955, %f954;
	abs.f32 	%f140, %f956;
	abs.f32 	%f141, %f955;
	setp.gt.f32	%p55, %f141, 0f77F684DF;
	selp.f32	%f142, 0f39400000, 0f3FC00000, %p55;

BB14_70:
	mov.f32 	%f3068, 0f3F800000;
	mov.u32 	%r548, 2;
	mov.f32 	%f3075, %f124;
	bra.uni 	BB14_71;

BB14_74:
	mul.rn.f32 	%f147, %f144, %f144;
	mov.f32 	%f3075, %f147;

BB14_71:
	mov.f32 	%f144, %f3075;
	and.b32  	%r237, %r548, 1;
	setp.eq.b32	%p56, %r237, 1;
	@!%p56 bra 	BB14_73;
	bra.uni 	BB14_72;

BB14_72:
	mul.rn.f32 	%f3068, %f3068, %f144;

BB14_73:
	shr.u32 	%r548, %r548, 1;
	setp.eq.s32	%p57, %r548, 0;
	@%p57 bra 	BB14_75;
	bra.uni 	BB14_74;

BB14_75:
	add.f32 	%f148, %f3068, 0f3F800000;
	mov.f32 	%f3069, 0f3F800000;
	mov.u32 	%r549, 3;
	mov.f32 	%f3074, %f124;
	bra.uni 	BB14_76;

BB14_79:
	mul.rn.f32 	%f3074, %f3074, %f3074;

BB14_76:
	and.b32  	%r239, %r549, 1;
	setp.eq.b32	%p58, %r239, 1;
	@!%p58 bra 	BB14_78;
	bra.uni 	BB14_77;

BB14_77:
	mul.rn.f32 	%f3069, %f3069, %f3074;

BB14_78:
	shr.u32 	%r549, %r549, 1;
	setp.eq.s32	%p59, %r549, 0;
	@%p59 bra 	BB14_80;
	bra.uni 	BB14_79;

BB14_80:
	fma.rn.f32 	%f154, %f3069, %f836, %f148;
	mov.f32 	%f3070, 0f3F800000;
	mov.u32 	%r550, 4;
	mov.f32 	%f3073, %f124;
	bra.uni 	BB14_81;

BB14_84:
	mul.rn.f32 	%f3073, %f3073, %f3073;

BB14_81:
	and.b32  	%r241, %r550, 1;
	setp.eq.b32	%p60, %r241, 1;
	@!%p60 bra 	BB14_83;
	bra.uni 	BB14_82;

BB14_82:
	mul.rn.f32 	%f3070, %f3070, %f3073;

BB14_83:
	shr.u32 	%r550, %r550, 1;
	setp.eq.s32	%p61, %r550, 0;
	@%p61 bra 	BB14_85;
	bra.uni 	BB14_84;

BB14_85:
	fma.rn.f32 	%f160, %f3070, %f838, %f154;
	mov.f32 	%f3076, 0f3F800000;
	mov.u32 	%r551, 2;
	mov.f32 	%f3083, %f126;
	bra.uni 	BB14_86;

BB14_89:
	mul.rn.f32 	%f165, %f162, %f162;
	mov.f32 	%f3083, %f165;

BB14_86:
	mov.f32 	%f162, %f3083;
	and.b32  	%r243, %r551, 1;
	setp.eq.b32	%p62, %r243, 1;
	@!%p62 bra 	BB14_88;
	bra.uni 	BB14_87;

BB14_87:
	mul.rn.f32 	%f3076, %f3076, %f162;

BB14_88:
	shr.u32 	%r551, %r551, 1;
	setp.eq.s32	%p63, %r551, 0;
	@%p63 bra 	BB14_90;
	bra.uni 	BB14_89;

BB14_90:
	add.f32 	%f166, %f3076, 0f3F800000;
	mov.f32 	%f3077, 0f3F800000;
	mov.u32 	%r552, 3;
	mov.f32 	%f3082, %f126;
	bra.uni 	BB14_91;

BB14_94:
	mul.rn.f32 	%f3082, %f3082, %f3082;

BB14_91:
	and.b32  	%r245, %r552, 1;
	setp.eq.b32	%p64, %r245, 1;
	@!%p64 bra 	BB14_93;
	bra.uni 	BB14_92;

BB14_92:
	mul.rn.f32 	%f3077, %f3077, %f3082;

BB14_93:
	shr.u32 	%r552, %r552, 1;
	setp.eq.s32	%p65, %r552, 0;
	@%p65 bra 	BB14_95;
	bra.uni 	BB14_94;

BB14_95:
	fma.rn.f32 	%f172, %f3077, %f837, %f166;
	mov.f32 	%f3078, 0f3F800000;
	mov.u32 	%r553, 4;
	mov.f32 	%f3081, %f126;
	bra.uni 	BB14_96;

BB14_99:
	mul.rn.f32 	%f3081, %f3081, %f3081;

BB14_96:
	and.b32  	%r247, %r553, 1;
	setp.eq.b32	%p66, %r247, 1;
	@!%p66 bra 	BB14_98;
	bra.uni 	BB14_97;

BB14_97:
	mul.rn.f32 	%f3078, %f3078, %f3081;

BB14_98:
	shr.u32 	%r553, %r553, 1;
	setp.eq.s32	%p67, %r553, 0;
	@%p67 bra 	BB14_100;
	bra.uni 	BB14_99;

BB14_100:
	fma.rn.f32 	%f178, %f3078, %f839, %f172;
	sqrt.rn.f32 	%f179, %f160;
	mul.f32 	%f180, %f179, %f835;
	sqrt.rn.f32 	%f181, %f178;
	mul.f32 	%f182, %f181, %f842;
	div.rn.f32 	%f964, %f856, %f180;
	div.rn.f32 	%f965, %f964, %f180;
	sqrt.rn.f32 	%f183, %f965;
	mul.f32 	%f184, %f133, %f183;
	abs.f32 	%f185, %f184;
	setp.ltu.f32	%p68, %f185, 0f3F800000;
	@%p68 bra 	BB14_102;
	bra.uni 	BB14_101;

BB14_102:
	mul.f32 	%f984, %f184, %f184;
	mov.f32 	%f985, 0f3BA0C9F8;
	mov.f32 	%f986, 0fBA1268FB;
	fma.rn.f32 	%f987, %f986, %f984, %f985;
	mov.f32 	%f988, 0fBCDABFD4;
	fma.rn.f32 	%f989, %f987, %f984, %f988;
	mov.f32 	%f990, 0f3DE70331;
	fma.rn.f32 	%f991, %f989, %f984, %f990;
	mov.f32 	%f992, 0fBEC09330;
	fma.rn.f32 	%f993, %f991, %f984, %f992;
	mov.f32 	%f994, 0f3F906EBA;
	fma.rn.f32 	%f995, %f993, %f984, %f994;
	mul.f32 	%f3084, %f184, %f995;
	bra.uni 	BB14_103;

BB14_101:
	mov.f32 	%f968, 0f3A03BB71;
	mov.f32 	%f969, 0fB7B730FB;
	fma.rn.f32 	%f970, %f969, %f185, %f968;
	mov.f32 	%f971, 0fBBACA3B3;
	fma.rn.f32 	%f972, %f970, %f185, %f971;
	mov.f32 	%f973, 0f3D0A7445;
	fma.rn.f32 	%f974, %f972, %f185, %f973;
	mov.f32 	%f975, 0fBE1B3B75;
	fma.rn.f32 	%f976, %f974, %f185, %f975;
	mov.f32 	%f977, 0fBF6B385A;
	fma.rn.f32 	%f978, %f976, %f185, %f977;
	mov.f32 	%f979, 0fBFD0316E;
	fma.rn.f32 	%f980, %f978, %f185, %f979;
	mov.f32 	%f981, 0fBA031CCE;
	fma.rn.f32 	%f967, %f980, %f185, %f981;
	// inline asm
	ex2.approx.ftz.f32 %f966,%f967;
	// inline asm
	mov.f32 	%f982, 0f3F800000;
	sub.f32 	%f983, %f982, %f966;
	mov.b32 	 %r248, %f983;
	setp.ltu.f32	%p69, %f185, 0f407AD445;
	selp.b32	%r249, %r248, 1065353216, %p69;
	mov.b32 	 %r250, %f184;
	and.b32  	%r251, %r250, -2147483648;
	or.b32  	%r252, %r249, %r251;
	mov.b32 	 %f3084, %r252;

BB14_103:
	mul.f32 	%f189, %f134, %f183;
	abs.f32 	%f190, %f189;
	setp.ltu.f32	%p70, %f190, 0f3F800000;
	@%p70 bra 	BB14_105;
	bra.uni 	BB14_104;

BB14_105:
	mul.f32 	%f1014, %f189, %f189;
	mov.f32 	%f1015, 0f3BA0C9F8;
	mov.f32 	%f1016, 0fBA1268FB;
	fma.rn.f32 	%f1017, %f1016, %f1014, %f1015;
	mov.f32 	%f1018, 0fBCDABFD4;
	fma.rn.f32 	%f1019, %f1017, %f1014, %f1018;
	mov.f32 	%f1020, 0f3DE70331;
	fma.rn.f32 	%f1021, %f1019, %f1014, %f1020;
	mov.f32 	%f1022, 0fBEC09330;
	fma.rn.f32 	%f1023, %f1021, %f1014, %f1022;
	mov.f32 	%f1024, 0f3F906EBA;
	fma.rn.f32 	%f1025, %f1023, %f1014, %f1024;
	mul.f32 	%f3085, %f189, %f1025;
	bra.uni 	BB14_106;

BB14_104:
	mov.f32 	%f998, 0f3A03BB71;
	mov.f32 	%f999, 0fB7B730FB;
	fma.rn.f32 	%f1000, %f999, %f190, %f998;
	mov.f32 	%f1001, 0fBBACA3B3;
	fma.rn.f32 	%f1002, %f1000, %f190, %f1001;
	mov.f32 	%f1003, 0f3D0A7445;
	fma.rn.f32 	%f1004, %f1002, %f190, %f1003;
	mov.f32 	%f1005, 0fBE1B3B75;
	fma.rn.f32 	%f1006, %f1004, %f190, %f1005;
	mov.f32 	%f1007, 0fBF6B385A;
	fma.rn.f32 	%f1008, %f1006, %f190, %f1007;
	mov.f32 	%f1009, 0fBFD0316E;
	fma.rn.f32 	%f1010, %f1008, %f190, %f1009;
	mov.f32 	%f1011, 0fBA031CCE;
	fma.rn.f32 	%f997, %f1010, %f190, %f1011;
	// inline asm
	ex2.approx.ftz.f32 %f996,%f997;
	// inline asm
	mov.f32 	%f1012, 0f3F800000;
	sub.f32 	%f1013, %f1012, %f996;
	mov.b32 	 %r253, %f1013;
	setp.ltu.f32	%p71, %f190, 0f407AD445;
	selp.b32	%r254, %r253, 1065353216, %p71;
	mov.b32 	 %r255, %f189;
	and.b32  	%r256, %r255, -2147483648;
	or.b32  	%r257, %r254, %r256;
	mov.b32 	 %f3085, %r257;

BB14_106:
	sub.f32 	%f1026, %f3084, %f3085;
	mul.f32 	%f194, %f1026, 0f3F000000;
	div.rn.f32 	%f1028, %f856, %f182;
	div.rn.f32 	%f1029, %f1028, %f182;
	cvt.rn.f32.s32	%f195, %r547;
	sub.f32 	%f196, %f195, %f3162;
	add.f32 	%f3119, %f196, 0f3F000000;
	sqrt.rn.f32 	%f198, %f1029;
	mul.f32 	%f199, %f3119, %f198;
	abs.f32 	%f200, %f199;
	setp.ltu.f32	%p72, %f200, 0f3F800000;
	@%p72 bra 	BB14_108;
	bra.uni 	BB14_107;

BB14_108:
	mul.f32 	%f1048, %f199, %f199;
	mov.f32 	%f1049, 0f3BA0C9F8;
	mov.f32 	%f1050, 0fBA1268FB;
	fma.rn.f32 	%f1051, %f1050, %f1048, %f1049;
	mov.f32 	%f1052, 0fBCDABFD4;
	fma.rn.f32 	%f1053, %f1051, %f1048, %f1052;
	mov.f32 	%f1054, 0f3DE70331;
	fma.rn.f32 	%f1055, %f1053, %f1048, %f1054;
	mov.f32 	%f1056, 0fBEC09330;
	fma.rn.f32 	%f1057, %f1055, %f1048, %f1056;
	mov.f32 	%f1058, 0f3F906EBA;
	fma.rn.f32 	%f1059, %f1057, %f1048, %f1058;
	mul.f32 	%f3086, %f199, %f1059;
	bra.uni 	BB14_109;

BB14_107:
	mov.f32 	%f1032, 0f3A03BB71;
	mov.f32 	%f1033, 0fB7B730FB;
	fma.rn.f32 	%f1034, %f1033, %f200, %f1032;
	mov.f32 	%f1035, 0fBBACA3B3;
	fma.rn.f32 	%f1036, %f1034, %f200, %f1035;
	mov.f32 	%f1037, 0f3D0A7445;
	fma.rn.f32 	%f1038, %f1036, %f200, %f1037;
	mov.f32 	%f1039, 0fBE1B3B75;
	fma.rn.f32 	%f1040, %f1038, %f200, %f1039;
	mov.f32 	%f1041, 0fBF6B385A;
	fma.rn.f32 	%f1042, %f1040, %f200, %f1041;
	mov.f32 	%f1043, 0fBFD0316E;
	fma.rn.f32 	%f1044, %f1042, %f200, %f1043;
	mov.f32 	%f1045, 0fBA031CCE;
	fma.rn.f32 	%f1031, %f1044, %f200, %f1045;
	// inline asm
	ex2.approx.ftz.f32 %f1030,%f1031;
	// inline asm
	mov.f32 	%f1046, 0f3F800000;
	sub.f32 	%f1047, %f1046, %f1030;
	mov.b32 	 %r258, %f1047;
	setp.ltu.f32	%p73, %f200, 0f407AD445;
	selp.b32	%r259, %r258, 1065353216, %p73;
	mov.b32 	 %r260, %f199;
	and.b32  	%r261, %r260, -2147483648;
	or.b32  	%r262, %r259, %r261;
	mov.b32 	 %f3086, %r262;

BB14_109:
	add.f32 	%f3121, %f196, 0fBF000000;
	mul.f32 	%f205, %f3121, %f198;
	abs.f32 	%f206, %f205;
	setp.ltu.f32	%p74, %f206, 0f3F800000;
	@%p74 bra 	BB14_111;
	bra.uni 	BB14_110;

BB14_111:
	mul.f32 	%f1078, %f205, %f205;
	mov.f32 	%f1079, 0f3BA0C9F8;
	mov.f32 	%f1080, 0fBA1268FB;
	fma.rn.f32 	%f1081, %f1080, %f1078, %f1079;
	mov.f32 	%f1082, 0fBCDABFD4;
	fma.rn.f32 	%f1083, %f1081, %f1078, %f1082;
	mov.f32 	%f1084, 0f3DE70331;
	fma.rn.f32 	%f1085, %f1083, %f1078, %f1084;
	mov.f32 	%f1086, 0fBEC09330;
	fma.rn.f32 	%f1087, %f1085, %f1078, %f1086;
	mov.f32 	%f1088, 0f3F906EBA;
	fma.rn.f32 	%f1089, %f1087, %f1078, %f1088;
	mul.f32 	%f3087, %f205, %f1089;
	bra.uni 	BB14_112;

BB14_110:
	mov.f32 	%f1062, 0f3A03BB71;
	mov.f32 	%f1063, 0fB7B730FB;
	fma.rn.f32 	%f1064, %f1063, %f206, %f1062;
	mov.f32 	%f1065, 0fBBACA3B3;
	fma.rn.f32 	%f1066, %f1064, %f206, %f1065;
	mov.f32 	%f1067, 0f3D0A7445;
	fma.rn.f32 	%f1068, %f1066, %f206, %f1067;
	mov.f32 	%f1069, 0fBE1B3B75;
	fma.rn.f32 	%f1070, %f1068, %f206, %f1069;
	mov.f32 	%f1071, 0fBF6B385A;
	fma.rn.f32 	%f1072, %f1070, %f206, %f1071;
	mov.f32 	%f1073, 0fBFD0316E;
	fma.rn.f32 	%f1074, %f1072, %f206, %f1073;
	mov.f32 	%f1075, 0fBA031CCE;
	fma.rn.f32 	%f1061, %f1074, %f206, %f1075;
	// inline asm
	ex2.approx.ftz.f32 %f1060,%f1061;
	// inline asm
	mov.f32 	%f1076, 0f3F800000;
	sub.f32 	%f1077, %f1076, %f1060;
	mov.b32 	 %r263, %f1077;
	setp.ltu.f32	%p75, %f206, 0f407AD445;
	selp.b32	%r264, %r263, 1065353216, %p75;
	mov.b32 	 %r265, %f205;
	and.b32  	%r266, %r265, -2147483648;
	or.b32  	%r267, %r264, %r266;
	mov.b32 	 %f3087, %r267;

BB14_112:
	sub.f32 	%f1094, %f3086, %f3087;
	mul.f32 	%f210, %f1094, 0f3F000000;
	div.rn.f32 	%f211, %f135, %f180;
	abs.f32 	%f212, %f211;
	setp.lt.f32	%p76, %f212, 0f00800000;
	mul.f32 	%f1095, %f212, 0f4B800000;
	selp.f32	%f1096, 0fC3170000, 0fC2FE0000, %p76;
	selp.f32	%f1097, %f1095, %f212, %p76;
	mov.b32 	 %r268, %f1097;
	and.b32  	%r269, %r268, 8388607;
	or.b32  	%r270, %r269, 1065353216;
	mov.b32 	 %f1098, %r270;
	shr.u32 	%r271, %r268, 23;
	cvt.rn.f32.u32	%f1099, %r271;
	add.f32 	%f1100, %f1096, %f1099;
	setp.gt.f32	%p77, %f1098, 0f3FB504F3;
	mul.f32 	%f1101, %f1098, 0f3F000000;
	add.f32 	%f1102, %f1100, 0f3F800000;
	selp.f32	%f1103, %f1101, %f1098, %p77;
	selp.f32	%f1104, %f1102, %f1100, %p77;
	add.f32 	%f213, %f1103, 0fBF800000;
	add.f32 	%f1091, %f1103, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1090,%f1091;
	// inline asm
	add.f32 	%f215, %f213, %f213;
	mul.f32 	%f1105, %f1090, %f215;
	mul.f32 	%f1106, %f1105, %f1105;
	mov.f32 	%f1107, 0f3C4CAF63;
	mov.f32 	%f1108, 0f3B18F0FE;
	fma.rn.f32 	%f1109, %f1108, %f1106, %f1107;
	mov.f32 	%f1110, 0f3DAAAABD;
	fma.rn.f32 	%f1111, %f1109, %f1106, %f1110;
	mul.rn.f32 	%f1112, %f1111, %f1106;
	mul.rn.f32 	%f1113, %f1112, %f1105;
	sub.f32 	%f1114, %f213, %f1105;
	neg.f32 	%f1115, %f1105;
	add.f32 	%f1116, %f1114, %f1114;
	fma.rn.f32 	%f1117, %f1115, %f213, %f1116;
	mul.rn.f32 	%f1118, %f1090, %f1117;
	add.f32 	%f1119, %f1113, %f1105;
	sub.f32 	%f1120, %f1105, %f1119;
	add.f32 	%f1121, %f1113, %f1120;
	add.f32 	%f1122, %f1118, %f1121;
	add.f32 	%f1123, %f1119, %f1122;
	sub.f32 	%f1124, %f1119, %f1123;
	add.f32 	%f1125, %f1122, %f1124;
	mov.f32 	%f1126, 0f3F317200;
	mul.rn.f32 	%f216, %f1104, %f1126;
	mov.f32 	%f1127, 0f35BFBE8E;
	mul.rn.f32 	%f217, %f1104, %f1127;
	add.f32 	%f1128, %f216, %f1123;
	sub.f32 	%f1129, %f216, %f1128;
	add.f32 	%f1130, %f1123, %f1129;
	add.f32 	%f1131, %f1125, %f1130;
	add.f32 	%f1132, %f217, %f1131;
	add.f32 	%f1133, %f1128, %f1132;
	sub.f32 	%f1134, %f1128, %f1133;
	add.f32 	%f1135, %f1132, %f1134;
	mul.rn.f32 	%f1136, %f138, %f1133;
	neg.f32 	%f1137, %f1136;
	fma.rn.f32 	%f1138, %f138, %f1133, %f1137;
	fma.rn.f32 	%f1139, %f138, %f1135, %f1138;
	mov.f32 	%f1140, 0f00000000;
	fma.rn.f32 	%f1141, %f1140, %f1133, %f1139;
	add.rn.f32 	%f1142, %f1136, %f1141;
	neg.f32 	%f1143, %f1142;
	add.rn.f32 	%f1144, %f1136, %f1143;
	add.rn.f32 	%f1145, %f1144, %f1141;
	mov.b32 	 %r272, %f1142;
	setp.eq.s32	%p78, %r272, 1118925336;
	add.s32 	%r273, %r272, -1;
	mov.b32 	 %f1146, %r273;
	add.f32 	%f1147, %f1145, 0f37000000;
	selp.f32	%f1148, %f1146, %f1142, %p78;
	selp.f32	%f218, %f1147, %f1145, %p78;
	mul.f32 	%f1149, %f1148, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1150, %f1149;
	mov.f32 	%f1151, 0fBF317200;
	fma.rn.f32 	%f1152, %f1150, %f1151, %f1148;
	mov.f32 	%f1153, 0fB5BFBE8E;
	fma.rn.f32 	%f1154, %f1150, %f1153, %f1152;
	mul.f32 	%f1093, %f1154, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1092,%f1093;
	// inline asm
	add.f32 	%f1155, %f1150, 0f00000000;
	ex2.approx.f32 	%f1156, %f1155;
	mul.f32 	%f1157, %f1092, %f1156;
	setp.lt.f32	%p79, %f1148, 0fC2D20000;
	selp.f32	%f1158, 0f00000000, %f1157, %p79;
	setp.gt.f32	%p80, %f1148, 0f42D20000;
	selp.f32	%f3088, 0f7F800000, %f1158, %p80;
	setp.eq.f32	%p81, %f3088, 0f7F800000;
	@%p81 bra 	BB14_114;

	fma.rn.f32 	%f3088, %f3088, %f218, %f3088;

BB14_114:
	setp.lt.f32	%p82, %f211, 0f00000000;
	setp.eq.f32	%p83, %f136, 0f3F800000;
	and.pred  	%p1, %p82, %p83;
	mov.b32 	 %r274, %f3088;
	xor.b32  	%r275, %r274, -2147483648;
	mov.b32 	 %f1159, %r275;
	selp.f32	%f3089, %f1159, %f3088, %p1;
	setp.eq.f32	%p84, %f211, 0f00000000;
	@%p84 bra 	BB14_117;
	bra.uni 	BB14_115;

BB14_117:
	add.f32 	%f1162, %f211, %f211;
	selp.f32	%f3089, %f1162, 0f00000000, %p83;
	bra.uni 	BB14_118;

BB14_115:
	setp.geu.f32	%p85, %f211, 0f00000000;
	@%p85 bra 	BB14_118;

	cvt.rzi.f32.f32	%f1161, %f901;
	setp.neu.f32	%p86, %f1161, 0f40000000;
	selp.f32	%f3089, 0f7FFFFFFF, %f3089, %p86;

BB14_118:
	add.f32 	%f1163, %f212, %f137;
	mov.b32 	 %r65, %f1163;
	setp.lt.s32	%p88, %r65, 2139095040;
	@%p88 bra 	BB14_125;

	setp.gtu.f32	%p89, %f137, 0f7F800000;
	setp.gtu.f32	%p90, %f212, 0f7F800000;
	or.pred  	%p91, %p90, %p89;
	@%p91 bra 	BB14_124;
	bra.uni 	BB14_120;

BB14_124:
	add.f32 	%f3089, %f211, 0f40000000;
	bra.uni 	BB14_125;

BB14_120:
	setp.eq.f32	%p92, %f137, 0f7F800000;
	@%p92 bra 	BB14_123;
	bra.uni 	BB14_121;

BB14_123:
	setp.gt.f32	%p94, %f212, 0f3F800000;
	selp.f32	%f1164, 0f7F800000, 0f00000000, %p94;
	setp.eq.f32	%p95, %f211, 0fBF800000;
	selp.f32	%f3089, 0f3F800000, %f1164, %p95;
	bra.uni 	BB14_125;

BB14_121:
	setp.neu.f32	%p93, %f212, 0f7F800000;
	@%p93 bra 	BB14_125;

	selp.f32	%f3089, 0fFF800000, 0f7F800000, %p1;

BB14_125:
	mul.f32 	%f1171, %f3089, 0fBF000000;
	setp.eq.f32	%p96, %f211, 0f3F800000;
	selp.f32	%f1172, 0fBF000000, %f1171, %p96;
	mul.f32 	%f1173, %f1172, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1174, %f1173;
	fma.rn.f32 	%f1176, %f1174, %f1151, %f1172;
	fma.rn.f32 	%f1178, %f1174, %f1153, %f1176;
	mul.f32 	%f1166, %f1178, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1165,%f1166;
	// inline asm
	add.f32 	%f1179, %f1174, 0f00000000;
	ex2.approx.f32 	%f1180, %f1179;
	mul.f32 	%f1181, %f1165, %f1180;
	setp.lt.f32	%p97, %f1172, 0fC2D20000;
	selp.f32	%f1182, 0f00000000, %f1181, %p97;
	setp.gt.f32	%p98, %f1172, 0f42D20000;
	selp.f32	%f230, 0f7F800000, %f1182, %p98;
	div.rn.f32 	%f231, %f139, %f180;
	abs.f32 	%f232, %f231;
	setp.lt.f32	%p99, %f232, 0f00800000;
	mul.f32 	%f1183, %f232, 0f4B800000;
	selp.f32	%f1184, 0fC3170000, 0fC2FE0000, %p99;
	selp.f32	%f1185, %f1183, %f232, %p99;
	mov.b32 	 %r276, %f1185;
	and.b32  	%r277, %r276, 8388607;
	or.b32  	%r278, %r277, 1065353216;
	mov.b32 	 %f1186, %r278;
	shr.u32 	%r279, %r276, 23;
	cvt.rn.f32.u32	%f1187, %r279;
	add.f32 	%f1188, %f1184, %f1187;
	setp.gt.f32	%p100, %f1186, 0f3FB504F3;
	mul.f32 	%f1189, %f1186, 0f3F000000;
	add.f32 	%f1190, %f1188, 0f3F800000;
	selp.f32	%f1191, %f1189, %f1186, %p100;
	selp.f32	%f1192, %f1190, %f1188, %p100;
	add.f32 	%f233, %f1191, 0fBF800000;
	add.f32 	%f1168, %f1191, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1167,%f1168;
	// inline asm
	add.f32 	%f235, %f233, %f233;
	mul.f32 	%f1193, %f1167, %f235;
	mul.f32 	%f1194, %f1193, %f1193;
	fma.rn.f32 	%f1197, %f1108, %f1194, %f1107;
	fma.rn.f32 	%f1199, %f1197, %f1194, %f1110;
	mul.rn.f32 	%f1200, %f1199, %f1194;
	mul.rn.f32 	%f1201, %f1200, %f1193;
	sub.f32 	%f1202, %f233, %f1193;
	neg.f32 	%f1203, %f1193;
	add.f32 	%f1204, %f1202, %f1202;
	fma.rn.f32 	%f1205, %f1203, %f233, %f1204;
	mul.rn.f32 	%f1206, %f1167, %f1205;
	add.f32 	%f1207, %f1201, %f1193;
	sub.f32 	%f1208, %f1193, %f1207;
	add.f32 	%f1209, %f1201, %f1208;
	add.f32 	%f1210, %f1206, %f1209;
	add.f32 	%f1211, %f1207, %f1210;
	sub.f32 	%f1212, %f1207, %f1211;
	add.f32 	%f1213, %f1210, %f1212;
	mul.rn.f32 	%f236, %f1192, %f1126;
	mul.rn.f32 	%f237, %f1192, %f1127;
	add.f32 	%f1216, %f236, %f1211;
	sub.f32 	%f1217, %f236, %f1216;
	add.f32 	%f1218, %f1211, %f1217;
	add.f32 	%f1219, %f1213, %f1218;
	add.f32 	%f1220, %f237, %f1219;
	add.f32 	%f1221, %f1216, %f1220;
	sub.f32 	%f1222, %f1216, %f1221;
	add.f32 	%f1223, %f1220, %f1222;
	mul.rn.f32 	%f1224, %f138, %f1221;
	neg.f32 	%f1225, %f1224;
	fma.rn.f32 	%f1226, %f138, %f1221, %f1225;
	fma.rn.f32 	%f1227, %f138, %f1223, %f1226;
	fma.rn.f32 	%f1229, %f1140, %f1221, %f1227;
	add.rn.f32 	%f1230, %f1224, %f1229;
	neg.f32 	%f1231, %f1230;
	add.rn.f32 	%f1232, %f1224, %f1231;
	add.rn.f32 	%f1233, %f1232, %f1229;
	mov.b32 	 %r280, %f1230;
	setp.eq.s32	%p101, %r280, 1118925336;
	add.s32 	%r281, %r280, -1;
	mov.b32 	 %f1234, %r281;
	add.f32 	%f1235, %f1233, 0f37000000;
	selp.f32	%f1236, %f1234, %f1230, %p101;
	selp.f32	%f238, %f1235, %f1233, %p101;
	mul.f32 	%f1237, %f1236, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1238, %f1237;
	fma.rn.f32 	%f1239, %f1238, %f1151, %f1236;
	fma.rn.f32 	%f1240, %f1238, %f1153, %f1239;
	mul.f32 	%f1170, %f1240, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1169,%f1170;
	// inline asm
	add.f32 	%f1241, %f1238, 0f00000000;
	ex2.approx.f32 	%f1242, %f1241;
	mul.f32 	%f1243, %f1169, %f1242;
	setp.lt.f32	%p102, %f1236, 0fC2D20000;
	selp.f32	%f1244, 0f00000000, %f1243, %p102;
	setp.gt.f32	%p103, %f1236, 0f42D20000;
	selp.f32	%f3090, 0f7F800000, %f1244, %p103;
	setp.eq.f32	%p104, %f3090, 0f7F800000;
	@%p104 bra 	BB14_127;

	fma.rn.f32 	%f3090, %f3090, %f238, %f3090;

BB14_127:
	setp.lt.f32	%p105, %f231, 0f00000000;
	and.pred  	%p2, %p105, %p83;
	mov.b32 	 %r282, %f3090;
	xor.b32  	%r283, %r282, -2147483648;
	mov.b32 	 %f1245, %r283;
	selp.f32	%f3091, %f1245, %f3090, %p2;
	setp.eq.f32	%p107, %f231, 0f00000000;
	@%p107 bra 	BB14_130;
	bra.uni 	BB14_128;

BB14_130:
	add.f32 	%f1248, %f231, %f231;
	selp.f32	%f3091, %f1248, 0f00000000, %p83;
	bra.uni 	BB14_131;

BB14_128:
	setp.geu.f32	%p108, %f231, 0f00000000;
	@%p108 bra 	BB14_131;

	cvt.rzi.f32.f32	%f1247, %f901;
	setp.neu.f32	%p109, %f1247, 0f40000000;
	selp.f32	%f3091, 0f7FFFFFFF, %f3091, %p109;

BB14_131:
	add.f32 	%f1249, %f232, %f137;
	mov.b32 	 %r66, %f1249;
	setp.lt.s32	%p111, %r66, 2139095040;
	@%p111 bra 	BB14_138;

	setp.gtu.f32	%p112, %f137, 0f7F800000;
	setp.gtu.f32	%p113, %f232, 0f7F800000;
	or.pred  	%p114, %p113, %p112;
	@%p114 bra 	BB14_137;
	bra.uni 	BB14_133;

BB14_137:
	add.f32 	%f3091, %f231, 0f40000000;
	bra.uni 	BB14_138;

BB14_133:
	setp.eq.f32	%p115, %f137, 0f7F800000;
	@%p115 bra 	BB14_136;
	bra.uni 	BB14_134;

BB14_136:
	setp.gt.f32	%p117, %f232, 0f3F800000;
	selp.f32	%f1250, 0f7F800000, 0f00000000, %p117;
	setp.eq.f32	%p118, %f231, 0fBF800000;
	selp.f32	%f3091, 0f3F800000, %f1250, %p118;
	bra.uni 	BB14_138;

BB14_134:
	setp.neu.f32	%p116, %f232, 0f7F800000;
	@%p116 bra 	BB14_138;

	selp.f32	%f3091, 0fFF800000, 0f7F800000, %p2;

BB14_138:
	mul.f32 	%f1254, %f3091, 0fBF000000;
	setp.eq.f32	%p119, %f231, 0f3F800000;
	selp.f32	%f1255, 0fBF000000, %f1254, %p119;
	mul.f32 	%f1256, %f1255, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1257, %f1256;
	fma.rn.f32 	%f1259, %f1257, %f1151, %f1255;
	fma.rn.f32 	%f1261, %f1257, %f1153, %f1259;
	mul.f32 	%f1252, %f1261, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1251,%f1252;
	// inline asm
	add.f32 	%f1262, %f1257, 0f00000000;
	ex2.approx.f32 	%f1263, %f1262;
	mul.f32 	%f1264, %f1251, %f1263;
	setp.lt.f32	%p120, %f1255, 0fC2D20000;
	selp.f32	%f1265, 0f00000000, %f1264, %p120;
	setp.gt.f32	%p121, %f1255, 0f42D20000;
	selp.f32	%f250, 0f7F800000, %f1265, %p121;
	sub.f32 	%f1266, %f230, %f250;
	div.rn.f32 	%f251, %f127, %f180;
	mul.f32 	%f1267, %f251, %f1266;
	mul.f32 	%f3157, %f210, %f1267;
	st.local.f32 	[%rd5], %f3157;
	mov.f32 	%f3092, 0f3F800000;
	mov.u32 	%r554, 3;
	mov.f32 	%f3105, %f180;
	bra.uni 	BB14_139;

BB14_142:
	mul.rn.f32 	%f257, %f254, %f254;
	mov.f32 	%f3105, %f257;

BB14_139:
	mov.f32 	%f254, %f3105;
	and.b32  	%r285, %r554, 1;
	setp.eq.b32	%p122, %r285, 1;
	@!%p122 bra 	BB14_141;
	bra.uni 	BB14_140;

BB14_140:
	mul.rn.f32 	%f3092, %f3092, %f254;

BB14_141:
	shr.u32 	%r554, %r554, 1;
	setp.eq.s32	%p123, %r554, 0;
	@%p123 bra 	BB14_143;
	bra.uni 	BB14_142;

BB14_143:
	div.rn.f32 	%f1272, %f127, %f3092;
	mul.f32 	%f1273, %f139, %f250;
	mul.f32 	%f1274, %f135, %f230;
	sub.f32 	%f1275, %f1274, %f1273;
	mul.f32 	%f1276, %f1275, %f1272;
	mul.f32 	%f3155, %f210, %f1276;
	add.f32 	%f1277, %f195, 0f3F000000;
	sub.f32 	%f259, %f1277, %f3162;
	div.rn.f32 	%f260, %f259, %f182;
	abs.f32 	%f261, %f260;
	setp.lt.f32	%p124, %f261, 0f00800000;
	mul.f32 	%f1278, %f261, 0f4B800000;
	selp.f32	%f1279, 0fC3170000, 0fC2FE0000, %p124;
	selp.f32	%f1280, %f1278, %f261, %p124;
	mov.b32 	 %r286, %f1280;
	and.b32  	%r287, %r286, 8388607;
	or.b32  	%r288, %r287, 1065353216;
	mov.b32 	 %f1281, %r288;
	shr.u32 	%r289, %r286, 23;
	cvt.rn.f32.u32	%f1282, %r289;
	add.f32 	%f1283, %f1279, %f1282;
	setp.gt.f32	%p125, %f1281, 0f3FB504F3;
	mul.f32 	%f1284, %f1281, 0f3F000000;
	add.f32 	%f1285, %f1283, 0f3F800000;
	selp.f32	%f1286, %f1284, %f1281, %p125;
	selp.f32	%f1287, %f1285, %f1283, %p125;
	add.f32 	%f262, %f1286, 0fBF800000;
	add.f32 	%f1269, %f1286, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1268,%f1269;
	// inline asm
	add.f32 	%f264, %f262, %f262;
	mul.f32 	%f1288, %f1268, %f264;
	mul.f32 	%f1289, %f1288, %f1288;
	fma.rn.f32 	%f1292, %f1108, %f1289, %f1107;
	fma.rn.f32 	%f1294, %f1292, %f1289, %f1110;
	mul.rn.f32 	%f1295, %f1294, %f1289;
	mul.rn.f32 	%f1296, %f1295, %f1288;
	sub.f32 	%f1297, %f262, %f1288;
	neg.f32 	%f1298, %f1288;
	add.f32 	%f1299, %f1297, %f1297;
	fma.rn.f32 	%f1300, %f1298, %f262, %f1299;
	mul.rn.f32 	%f1301, %f1268, %f1300;
	add.f32 	%f1302, %f1296, %f1288;
	sub.f32 	%f1303, %f1288, %f1302;
	add.f32 	%f1304, %f1296, %f1303;
	add.f32 	%f1305, %f1301, %f1304;
	add.f32 	%f1306, %f1302, %f1305;
	sub.f32 	%f1307, %f1302, %f1306;
	add.f32 	%f1308, %f1305, %f1307;
	mul.rn.f32 	%f265, %f1287, %f1126;
	mul.rn.f32 	%f266, %f1287, %f1127;
	add.f32 	%f1311, %f265, %f1306;
	sub.f32 	%f1312, %f265, %f1311;
	add.f32 	%f1313, %f1306, %f1312;
	add.f32 	%f1314, %f1308, %f1313;
	add.f32 	%f1315, %f266, %f1314;
	add.f32 	%f1316, %f1311, %f1315;
	sub.f32 	%f1317, %f1311, %f1316;
	add.f32 	%f1318, %f1315, %f1317;
	mul.rn.f32 	%f1319, %f138, %f1316;
	neg.f32 	%f1320, %f1319;
	fma.rn.f32 	%f1321, %f138, %f1316, %f1320;
	fma.rn.f32 	%f1322, %f138, %f1318, %f1321;
	fma.rn.f32 	%f1324, %f1140, %f1316, %f1322;
	add.rn.f32 	%f1325, %f1319, %f1324;
	neg.f32 	%f1326, %f1325;
	add.rn.f32 	%f1327, %f1319, %f1326;
	add.rn.f32 	%f1328, %f1327, %f1324;
	mov.b32 	 %r290, %f1325;
	setp.eq.s32	%p126, %r290, 1118925336;
	add.s32 	%r291, %r290, -1;
	mov.b32 	 %f1329, %r291;
	add.f32 	%f1330, %f1328, 0f37000000;
	selp.f32	%f1331, %f1329, %f1325, %p126;
	selp.f32	%f267, %f1330, %f1328, %p126;
	mul.f32 	%f1332, %f1331, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1333, %f1332;
	fma.rn.f32 	%f1335, %f1333, %f1151, %f1331;
	fma.rn.f32 	%f1337, %f1333, %f1153, %f1335;
	mul.f32 	%f1271, %f1337, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1270,%f1271;
	// inline asm
	add.f32 	%f1338, %f1333, 0f00000000;
	ex2.approx.f32 	%f1339, %f1338;
	mul.f32 	%f1340, %f1270, %f1339;
	setp.lt.f32	%p127, %f1331, 0fC2D20000;
	selp.f32	%f1341, 0f00000000, %f1340, %p127;
	setp.gt.f32	%p128, %f1331, 0f42D20000;
	selp.f32	%f3093, 0f7F800000, %f1341, %p128;
	setp.eq.f32	%p129, %f3093, 0f7F800000;
	@%p129 bra 	BB14_145;

	fma.rn.f32 	%f3093, %f3093, %f267, %f3093;

BB14_145:
	setp.lt.f32	%p130, %f260, 0f00000000;
	and.pred  	%p3, %p130, %p83;
	mov.b32 	 %r292, %f3093;
	xor.b32  	%r293, %r292, -2147483648;
	mov.b32 	 %f1342, %r293;
	selp.f32	%f3094, %f1342, %f3093, %p3;
	setp.eq.f32	%p132, %f260, 0f00000000;
	@%p132 bra 	BB14_148;
	bra.uni 	BB14_146;

BB14_148:
	add.f32 	%f1345, %f260, %f260;
	selp.f32	%f3094, %f1345, 0f00000000, %p83;
	bra.uni 	BB14_149;

BB14_146:
	setp.geu.f32	%p133, %f260, 0f00000000;
	@%p133 bra 	BB14_149;

	cvt.rzi.f32.f32	%f1344, %f901;
	setp.neu.f32	%p134, %f1344, 0f40000000;
	selp.f32	%f3094, 0f7FFFFFFF, %f3094, %p134;

BB14_149:
	add.f32 	%f1346, %f261, %f137;
	mov.b32 	 %r69, %f1346;
	setp.lt.s32	%p136, %r69, 2139095040;
	@%p136 bra 	BB14_156;

	setp.gtu.f32	%p137, %f137, 0f7F800000;
	setp.gtu.f32	%p138, %f261, 0f7F800000;
	or.pred  	%p139, %p138, %p137;
	@%p139 bra 	BB14_155;
	bra.uni 	BB14_151;

BB14_155:
	add.f32 	%f3094, %f260, 0f40000000;
	bra.uni 	BB14_156;

BB14_151:
	setp.eq.f32	%p140, %f137, 0f7F800000;
	@%p140 bra 	BB14_154;
	bra.uni 	BB14_152;

BB14_154:
	setp.gt.f32	%p142, %f261, 0f3F800000;
	selp.f32	%f1347, 0f7F800000, 0f00000000, %p142;
	setp.eq.f32	%p143, %f260, 0fBF800000;
	selp.f32	%f3094, 0f3F800000, %f1347, %p143;
	bra.uni 	BB14_156;

BB14_152:
	setp.neu.f32	%p141, %f261, 0f7F800000;
	@%p141 bra 	BB14_156;

	selp.f32	%f3094, 0fFF800000, 0f7F800000, %p3;

BB14_156:
	cvt.rn.f32.s32	%f2964, %r547;
	mul.f32 	%f1354, %f3094, 0fBF000000;
	setp.eq.f32	%p144, %f260, 0f3F800000;
	selp.f32	%f1355, 0fBF000000, %f1354, %p144;
	mul.f32 	%f1356, %f1355, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1357, %f1356;
	fma.rn.f32 	%f1359, %f1357, %f1151, %f1355;
	fma.rn.f32 	%f1361, %f1357, %f1153, %f1359;
	mul.f32 	%f1349, %f1361, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1348,%f1349;
	// inline asm
	add.f32 	%f1362, %f1357, 0f00000000;
	ex2.approx.f32 	%f1363, %f1362;
	mul.f32 	%f1364, %f1348, %f1363;
	setp.lt.f32	%p145, %f1355, 0fC2D20000;
	selp.f32	%f1365, 0f00000000, %f1364, %p145;
	setp.gt.f32	%p146, %f1355, 0f42D20000;
	selp.f32	%f279, 0f7F800000, %f1365, %p146;
	add.f32 	%f1366, %f2964, 0fBF000000;
	sub.f32 	%f280, %f1366, %f3162;
	div.rn.f32 	%f281, %f280, %f182;
	abs.f32 	%f282, %f281;
	setp.lt.f32	%p147, %f282, 0f00800000;
	mul.f32 	%f1367, %f282, 0f4B800000;
	selp.f32	%f1368, 0fC3170000, 0fC2FE0000, %p147;
	selp.f32	%f1369, %f1367, %f282, %p147;
	mov.b32 	 %r294, %f1369;
	and.b32  	%r295, %r294, 8388607;
	or.b32  	%r296, %r295, 1065353216;
	mov.b32 	 %f1370, %r296;
	shr.u32 	%r297, %r294, 23;
	cvt.rn.f32.u32	%f1371, %r297;
	add.f32 	%f1372, %f1368, %f1371;
	setp.gt.f32	%p148, %f1370, 0f3FB504F3;
	mul.f32 	%f1373, %f1370, 0f3F000000;
	add.f32 	%f1374, %f1372, 0f3F800000;
	selp.f32	%f1375, %f1373, %f1370, %p148;
	selp.f32	%f1376, %f1374, %f1372, %p148;
	add.f32 	%f283, %f1375, 0fBF800000;
	add.f32 	%f1351, %f1375, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1350,%f1351;
	// inline asm
	add.f32 	%f285, %f283, %f283;
	mul.f32 	%f1377, %f1350, %f285;
	mul.f32 	%f1378, %f1377, %f1377;
	fma.rn.f32 	%f1381, %f1108, %f1378, %f1107;
	fma.rn.f32 	%f1383, %f1381, %f1378, %f1110;
	mul.rn.f32 	%f1384, %f1383, %f1378;
	mul.rn.f32 	%f1385, %f1384, %f1377;
	sub.f32 	%f1386, %f283, %f1377;
	neg.f32 	%f1387, %f1377;
	add.f32 	%f1388, %f1386, %f1386;
	fma.rn.f32 	%f1389, %f1387, %f283, %f1388;
	mul.rn.f32 	%f1390, %f1350, %f1389;
	add.f32 	%f1391, %f1385, %f1377;
	sub.f32 	%f1392, %f1377, %f1391;
	add.f32 	%f1393, %f1385, %f1392;
	add.f32 	%f1394, %f1390, %f1393;
	add.f32 	%f1395, %f1391, %f1394;
	sub.f32 	%f1396, %f1391, %f1395;
	add.f32 	%f1397, %f1394, %f1396;
	mul.rn.f32 	%f286, %f1376, %f1126;
	mul.rn.f32 	%f287, %f1376, %f1127;
	add.f32 	%f1400, %f286, %f1395;
	sub.f32 	%f1401, %f286, %f1400;
	add.f32 	%f1402, %f1395, %f1401;
	add.f32 	%f1403, %f1397, %f1402;
	add.f32 	%f1404, %f287, %f1403;
	add.f32 	%f1405, %f1400, %f1404;
	sub.f32 	%f1406, %f1400, %f1405;
	add.f32 	%f1407, %f1404, %f1406;
	mul.rn.f32 	%f1408, %f138, %f1405;
	neg.f32 	%f1409, %f1408;
	fma.rn.f32 	%f1410, %f138, %f1405, %f1409;
	fma.rn.f32 	%f1411, %f138, %f1407, %f1410;
	fma.rn.f32 	%f1413, %f1140, %f1405, %f1411;
	add.rn.f32 	%f1414, %f1408, %f1413;
	neg.f32 	%f1415, %f1414;
	add.rn.f32 	%f1416, %f1408, %f1415;
	add.rn.f32 	%f1417, %f1416, %f1413;
	mov.b32 	 %r298, %f1414;
	setp.eq.s32	%p149, %r298, 1118925336;
	add.s32 	%r299, %r298, -1;
	mov.b32 	 %f1418, %r299;
	add.f32 	%f1419, %f1417, 0f37000000;
	selp.f32	%f1420, %f1418, %f1414, %p149;
	selp.f32	%f288, %f1419, %f1417, %p149;
	mul.f32 	%f1421, %f1420, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1422, %f1421;
	fma.rn.f32 	%f1423, %f1422, %f1151, %f1420;
	fma.rn.f32 	%f1424, %f1422, %f1153, %f1423;
	mul.f32 	%f1353, %f1424, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1352,%f1353;
	// inline asm
	add.f32 	%f1425, %f1422, 0f00000000;
	ex2.approx.f32 	%f1426, %f1425;
	mul.f32 	%f1427, %f1352, %f1426;
	setp.lt.f32	%p150, %f1420, 0fC2D20000;
	selp.f32	%f1428, 0f00000000, %f1427, %p150;
	setp.gt.f32	%p151, %f1420, 0f42D20000;
	selp.f32	%f3095, 0f7F800000, %f1428, %p151;
	setp.eq.f32	%p152, %f3095, 0f7F800000;
	@%p152 bra 	BB14_158;

	fma.rn.f32 	%f3095, %f3095, %f288, %f3095;

BB14_158:
	setp.lt.f32	%p153, %f281, 0f00000000;
	and.pred  	%p4, %p153, %p83;
	mov.b32 	 %r300, %f3095;
	xor.b32  	%r301, %r300, -2147483648;
	mov.b32 	 %f1429, %r301;
	selp.f32	%f3096, %f1429, %f3095, %p4;
	setp.eq.f32	%p155, %f281, 0f00000000;
	@%p155 bra 	BB14_161;
	bra.uni 	BB14_159;

BB14_161:
	add.f32 	%f1432, %f281, %f281;
	selp.f32	%f3096, %f1432, 0f00000000, %p83;
	bra.uni 	BB14_162;

BB14_159:
	setp.geu.f32	%p156, %f281, 0f00000000;
	@%p156 bra 	BB14_162;

	cvt.rzi.f32.f32	%f1431, %f901;
	setp.neu.f32	%p157, %f1431, 0f40000000;
	selp.f32	%f3096, 0f7FFFFFFF, %f3096, %p157;

BB14_162:
	add.f32 	%f1433, %f282, %f137;
	mov.b32 	 %r70, %f1433;
	setp.lt.s32	%p159, %r70, 2139095040;
	@%p159 bra 	BB14_169;

	setp.gtu.f32	%p160, %f137, 0f7F800000;
	setp.gtu.f32	%p161, %f282, 0f7F800000;
	or.pred  	%p162, %p161, %p160;
	@%p162 bra 	BB14_168;
	bra.uni 	BB14_164;

BB14_168:
	add.f32 	%f3096, %f281, 0f40000000;
	bra.uni 	BB14_169;

BB14_164:
	setp.eq.f32	%p163, %f137, 0f7F800000;
	@%p163 bra 	BB14_167;
	bra.uni 	BB14_165;

BB14_167:
	setp.gt.f32	%p165, %f282, 0f3F800000;
	selp.f32	%f1434, 0f7F800000, 0f00000000, %p165;
	setp.eq.f32	%p166, %f281, 0fBF800000;
	selp.f32	%f3096, 0f3F800000, %f1434, %p166;
	bra.uni 	BB14_169;

BB14_165:
	setp.neu.f32	%p164, %f282, 0f7F800000;
	@%p164 bra 	BB14_169;

	selp.f32	%f3096, 0fFF800000, 0f7F800000, %p4;

BB14_169:
	mul.f32 	%f1438, %f3096, 0fBF000000;
	setp.eq.f32	%p167, %f281, 0f3F800000;
	selp.f32	%f1439, 0fBF000000, %f1438, %p167;
	mul.f32 	%f1440, %f1439, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1441, %f1440;
	fma.rn.f32 	%f1443, %f1441, %f1151, %f1439;
	fma.rn.f32 	%f1445, %f1441, %f1153, %f1443;
	mul.f32 	%f1436, %f1445, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1435,%f1436;
	// inline asm
	add.f32 	%f1446, %f1441, 0f00000000;
	ex2.approx.f32 	%f1447, %f1446;
	mul.f32 	%f1448, %f1435, %f1447;
	setp.lt.f32	%p168, %f1439, 0fC2D20000;
	selp.f32	%f1449, 0f00000000, %f1448, %p168;
	setp.gt.f32	%p169, %f1439, 0f42D20000;
	selp.f32	%f300, 0f7F800000, %f1449, %p169;
	sub.f32 	%f1450, %f279, %f300;
	div.rn.f32 	%f301, %f127, %f182;
	mul.f32 	%f1451, %f301, %f1450;
	mul.f32 	%f1452, %f194, %f1451;
	st.local.f32 	[%rd5+4], %f1452;
	mov.f32 	%f3097, 0f3F800000;
	mov.u32 	%r555, 3;
	mov.f32 	%f3117, %f182;
	bra.uni 	BB14_170;

BB14_173:
	mul.rn.f32 	%f306, %f303, %f303;
	mov.f32 	%f3117, %f306;

BB14_170:
	mov.f32 	%f303, %f3117;
	and.b32  	%r303, %r555, 1;
	setp.eq.b32	%p170, %r303, 1;
	@!%p170 bra 	BB14_172;
	bra.uni 	BB14_171;

BB14_171:
	mul.rn.f32 	%f3097, %f3097, %f303;

BB14_172:
	shr.u32 	%r555, %r555, 1;
	setp.eq.s32	%p171, %r555, 0;
	@%p171 bra 	BB14_174;
	bra.uni 	BB14_173;

BB14_174:
	div.rn.f32 	%f1457, %f127, %f3097;
	mul.f32 	%f1458, %f280, %f300;
	mul.f32 	%f1459, %f259, %f279;
	sub.f32 	%f1460, %f1459, %f1458;
	mul.f32 	%f1461, %f1460, %f1457;
	mul.f32 	%f307, %f194, %f1461;
	// inline asm
	rcp.approx.ftz.f32 %f1453,%f1091;
	// inline asm
	mul.f32 	%f1462, %f1453, %f215;
	mul.f32 	%f1463, %f1462, %f1462;
	fma.rn.f32 	%f1466, %f1108, %f1463, %f1107;
	fma.rn.f32 	%f1468, %f1466, %f1463, %f1110;
	mul.rn.f32 	%f1469, %f1468, %f1463;
	mul.rn.f32 	%f1470, %f1469, %f1462;
	sub.f32 	%f1471, %f213, %f1462;
	neg.f32 	%f1472, %f1462;
	add.f32 	%f1473, %f1471, %f1471;
	fma.rn.f32 	%f1474, %f1472, %f213, %f1473;
	mul.rn.f32 	%f1475, %f1453, %f1474;
	add.f32 	%f1476, %f1470, %f1462;
	sub.f32 	%f1477, %f1462, %f1476;
	add.f32 	%f1478, %f1470, %f1477;
	add.f32 	%f1479, %f1475, %f1478;
	add.f32 	%f1480, %f1476, %f1479;
	sub.f32 	%f1481, %f1476, %f1480;
	add.f32 	%f1482, %f1479, %f1481;
	add.f32 	%f1483, %f216, %f1480;
	sub.f32 	%f1484, %f216, %f1483;
	add.f32 	%f1485, %f1480, %f1484;
	add.f32 	%f1486, %f1482, %f1485;
	add.f32 	%f1487, %f217, %f1486;
	add.f32 	%f1488, %f1483, %f1487;
	sub.f32 	%f1489, %f1483, %f1488;
	add.f32 	%f1490, %f1487, %f1489;
	mul.rn.f32 	%f1491, %f138, %f1488;
	neg.f32 	%f1492, %f1491;
	fma.rn.f32 	%f1493, %f138, %f1488, %f1492;
	fma.rn.f32 	%f1494, %f138, %f1490, %f1493;
	fma.rn.f32 	%f1496, %f1140, %f1488, %f1494;
	add.rn.f32 	%f1497, %f1491, %f1496;
	neg.f32 	%f1498, %f1497;
	add.rn.f32 	%f1499, %f1491, %f1498;
	add.rn.f32 	%f1500, %f1499, %f1496;
	mov.b32 	 %r304, %f1497;
	setp.eq.s32	%p172, %r304, 1118925336;
	add.s32 	%r305, %r304, -1;
	mov.b32 	 %f1501, %r305;
	add.f32 	%f1502, %f1500, 0f37000000;
	selp.f32	%f1503, %f1501, %f1497, %p172;
	selp.f32	%f308, %f1502, %f1500, %p172;
	mul.f32 	%f1504, %f1503, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1505, %f1504;
	fma.rn.f32 	%f1507, %f1505, %f1151, %f1503;
	fma.rn.f32 	%f1509, %f1505, %f1153, %f1507;
	mul.f32 	%f1456, %f1509, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1455,%f1456;
	// inline asm
	add.f32 	%f1510, %f1505, 0f00000000;
	ex2.approx.f32 	%f1511, %f1510;
	mul.f32 	%f1512, %f1455, %f1511;
	setp.lt.f32	%p173, %f1503, 0fC2D20000;
	selp.f32	%f1513, 0f00000000, %f1512, %p173;
	setp.gt.f32	%p174, %f1503, 0f42D20000;
	selp.f32	%f3098, 0f7F800000, %f1513, %p174;
	setp.eq.f32	%p175, %f3098, 0f7F800000;
	@%p175 bra 	BB14_176;

	fma.rn.f32 	%f3098, %f3098, %f308, %f3098;

BB14_176:
	mov.b32 	 %r306, %f3098;
	xor.b32  	%r307, %r306, -2147483648;
	mov.b32 	 %f1514, %r307;
	selp.f32	%f3099, %f1514, %f3098, %p1;
	@%p84 bra 	BB14_179;
	bra.uni 	BB14_177;

BB14_179:
	add.f32 	%f1517, %f211, %f211;
	selp.f32	%f3099, %f1517, 0f00000000, %p83;
	bra.uni 	BB14_180;

BB14_177:
	setp.geu.f32	%p177, %f211, 0f00000000;
	@%p177 bra 	BB14_180;

	cvt.rzi.f32.f32	%f1516, %f901;
	setp.neu.f32	%p178, %f1516, 0f40000000;
	selp.f32	%f3099, 0f7FFFFFFF, %f3099, %p178;

BB14_180:
	@%p88 bra 	BB14_187;

	setp.gtu.f32	%p181, %f137, 0f7F800000;
	setp.gtu.f32	%p182, %f212, 0f7F800000;
	or.pred  	%p183, %p182, %p181;
	@%p183 bra 	BB14_186;
	bra.uni 	BB14_182;

BB14_186:
	add.f32 	%f3099, %f211, 0f40000000;
	bra.uni 	BB14_187;

BB14_182:
	setp.eq.f32	%p184, %f137, 0f7F800000;
	@%p184 bra 	BB14_185;
	bra.uni 	BB14_183;

BB14_185:
	setp.gt.f32	%p186, %f212, 0f3F800000;
	selp.f32	%f1518, 0f7F800000, 0f00000000, %p186;
	setp.eq.f32	%p187, %f211, 0fBF800000;
	selp.f32	%f3099, 0f3F800000, %f1518, %p187;
	bra.uni 	BB14_187;

BB14_183:
	setp.neu.f32	%p185, %f212, 0f7F800000;
	@%p185 bra 	BB14_187;

	selp.f32	%f3099, 0fFF800000, 0f7F800000, %p1;

BB14_187:
	mul.f32 	%f1525, %f3099, 0fBF000000;
	selp.f32	%f1526, 0fBF000000, %f1525, %p96;
	mul.f32 	%f1527, %f1526, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1528, %f1527;
	fma.rn.f32 	%f1530, %f1528, %f1151, %f1526;
	fma.rn.f32 	%f1532, %f1528, %f1153, %f1530;
	mul.f32 	%f1520, %f1532, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1519,%f1520;
	// inline asm
	add.f32 	%f1533, %f1528, 0f00000000;
	ex2.approx.f32 	%f1534, %f1533;
	mul.f32 	%f1535, %f1519, %f1534;
	setp.lt.f32	%p189, %f1526, 0fC2D20000;
	selp.f32	%f1536, 0f00000000, %f1535, %p189;
	setp.gt.f32	%p190, %f1526, 0f42D20000;
	selp.f32	%f320, 0f7F800000, %f1536, %p190;
	// inline asm
	rcp.approx.ftz.f32 %f1521,%f1168;
	// inline asm
	mul.f32 	%f1537, %f1521, %f235;
	mul.f32 	%f1538, %f1537, %f1537;
	fma.rn.f32 	%f1541, %f1108, %f1538, %f1107;
	fma.rn.f32 	%f1543, %f1541, %f1538, %f1110;
	mul.rn.f32 	%f1544, %f1543, %f1538;
	mul.rn.f32 	%f1545, %f1544, %f1537;
	sub.f32 	%f1546, %f233, %f1537;
	neg.f32 	%f1547, %f1537;
	add.f32 	%f1548, %f1546, %f1546;
	fma.rn.f32 	%f1549, %f1547, %f233, %f1548;
	mul.rn.f32 	%f1550, %f1521, %f1549;
	add.f32 	%f1551, %f1545, %f1537;
	sub.f32 	%f1552, %f1537, %f1551;
	add.f32 	%f1553, %f1545, %f1552;
	add.f32 	%f1554, %f1550, %f1553;
	add.f32 	%f1555, %f1551, %f1554;
	sub.f32 	%f1556, %f1551, %f1555;
	add.f32 	%f1557, %f1554, %f1556;
	add.f32 	%f1558, %f236, %f1555;
	sub.f32 	%f1559, %f236, %f1558;
	add.f32 	%f1560, %f1555, %f1559;
	add.f32 	%f1561, %f1557, %f1560;
	add.f32 	%f1562, %f237, %f1561;
	add.f32 	%f1563, %f1558, %f1562;
	sub.f32 	%f1564, %f1558, %f1563;
	add.f32 	%f1565, %f1562, %f1564;
	mul.rn.f32 	%f1566, %f138, %f1563;
	neg.f32 	%f1567, %f1566;
	fma.rn.f32 	%f1568, %f138, %f1563, %f1567;
	fma.rn.f32 	%f1569, %f138, %f1565, %f1568;
	fma.rn.f32 	%f1571, %f1140, %f1563, %f1569;
	add.rn.f32 	%f1572, %f1566, %f1571;
	neg.f32 	%f1573, %f1572;
	add.rn.f32 	%f1574, %f1566, %f1573;
	add.rn.f32 	%f1575, %f1574, %f1571;
	mov.b32 	 %r308, %f1572;
	setp.eq.s32	%p191, %r308, 1118925336;
	add.s32 	%r309, %r308, -1;
	mov.b32 	 %f1576, %r309;
	add.f32 	%f1577, %f1575, 0f37000000;
	selp.f32	%f1578, %f1576, %f1572, %p191;
	selp.f32	%f321, %f1577, %f1575, %p191;
	mul.f32 	%f1579, %f1578, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1580, %f1579;
	fma.rn.f32 	%f1581, %f1580, %f1151, %f1578;
	fma.rn.f32 	%f1582, %f1580, %f1153, %f1581;
	mul.f32 	%f1524, %f1582, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1523,%f1524;
	// inline asm
	add.f32 	%f1583, %f1580, 0f00000000;
	ex2.approx.f32 	%f1584, %f1583;
	mul.f32 	%f1585, %f1523, %f1584;
	setp.lt.f32	%p192, %f1578, 0fC2D20000;
	selp.f32	%f1586, 0f00000000, %f1585, %p192;
	setp.gt.f32	%p193, %f1578, 0f42D20000;
	selp.f32	%f3100, 0f7F800000, %f1586, %p193;
	setp.eq.f32	%p194, %f3100, 0f7F800000;
	@%p194 bra 	BB14_189;

	fma.rn.f32 	%f3100, %f3100, %f321, %f3100;

BB14_189:
	mov.b32 	 %r310, %f3100;
	xor.b32  	%r311, %r310, -2147483648;
	mov.b32 	 %f1587, %r311;
	selp.f32	%f3101, %f1587, %f3100, %p2;
	@%p107 bra 	BB14_192;
	bra.uni 	BB14_190;

BB14_192:
	add.f32 	%f1590, %f231, %f231;
	selp.f32	%f3101, %f1590, 0f00000000, %p83;
	bra.uni 	BB14_193;

BB14_190:
	setp.geu.f32	%p196, %f231, 0f00000000;
	@%p196 bra 	BB14_193;

	cvt.rzi.f32.f32	%f1589, %f901;
	setp.neu.f32	%p197, %f1589, 0f40000000;
	selp.f32	%f3101, 0f7FFFFFFF, %f3101, %p197;

BB14_193:
	@%p111 bra 	BB14_200;

	setp.gtu.f32	%p200, %f137, 0f7F800000;
	setp.gtu.f32	%p201, %f232, 0f7F800000;
	or.pred  	%p202, %p201, %p200;
	@%p202 bra 	BB14_199;
	bra.uni 	BB14_195;

BB14_199:
	add.f32 	%f3101, %f231, 0f40000000;
	bra.uni 	BB14_200;

BB14_195:
	setp.eq.f32	%p203, %f137, 0f7F800000;
	@%p203 bra 	BB14_198;
	bra.uni 	BB14_196;

BB14_198:
	setp.gt.f32	%p205, %f232, 0f3F800000;
	selp.f32	%f1591, 0f7F800000, 0f00000000, %p205;
	setp.eq.f32	%p206, %f231, 0fBF800000;
	selp.f32	%f3101, 0f3F800000, %f1591, %p206;
	bra.uni 	BB14_200;

BB14_196:
	setp.neu.f32	%p204, %f232, 0f7F800000;
	@%p204 bra 	BB14_200;

	selp.f32	%f3101, 0fFF800000, 0f7F800000, %p2;

BB14_200:
	mul.f32 	%f1595, %f3101, 0fBF000000;
	selp.f32	%f1596, 0fBF000000, %f1595, %p119;
	mul.f32 	%f1597, %f1596, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1598, %f1597;
	fma.rn.f32 	%f1600, %f1598, %f1151, %f1596;
	fma.rn.f32 	%f1602, %f1598, %f1153, %f1600;
	mul.f32 	%f1593, %f1602, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1592,%f1593;
	// inline asm
	add.f32 	%f1603, %f1598, 0f00000000;
	ex2.approx.f32 	%f1604, %f1603;
	mul.f32 	%f1605, %f1592, %f1604;
	setp.lt.f32	%p208, %f1596, 0fC2D20000;
	selp.f32	%f1606, 0f00000000, %f1605, %p208;
	setp.gt.f32	%p209, %f1596, 0f42D20000;
	selp.f32	%f333, 0f7F800000, %f1606, %p209;
	mul.f32 	%f1607, %f134, %f333;
	mul.f32 	%f1608, %f133, %f320;
	sub.f32 	%f1609, %f1608, %f1607;
	div.rn.f32 	%f1610, %f251, %f180;
	mul.f32 	%f1611, %f1610, %f1609;
	mul.f32 	%f334, %f210, %f1611;
	mov.f32 	%f1612, 0fC0000000;
	div.rn.f32 	%f1613, %f1612, %f180;
	mul.f32 	%f335, %f1613, %f334;
	mov.f32 	%f3102, 0f3F800000;
	mov.u32 	%r556, 5;
	mov.f32 	%f3104, %f180;
	bra.uni 	BB14_201;

BB14_204:
	mul.rn.f32 	%f3104, %f3104, %f3104;

BB14_201:
	and.b32  	%r313, %r556, 1;
	setp.eq.b32	%p210, %r313, 1;
	@!%p210 bra 	BB14_203;
	bra.uni 	BB14_202;

BB14_202:
	mul.rn.f32 	%f3102, %f3102, %f3104;

BB14_203:
	shr.u32 	%r556, %r556, 1;
	setp.eq.s32	%p211, %r556, 0;
	@%p211 bra 	BB14_205;
	bra.uni 	BB14_204;

BB14_205:
	div.rn.f32 	%f341, %f128, %f3102;
	mov.f32 	%f3106, 0f3F800000;
	mov.u32 	%r557, 3;
	mov.f32 	%f3107, %f133;
	bra.uni 	BB14_206;

BB14_209:
	mul.rn.f32 	%f346, %f343, %f343;
	mov.f32 	%f3107, %f346;

BB14_206:
	mov.f32 	%f343, %f3107;
	and.b32  	%r315, %r557, 1;
	setp.eq.b32	%p212, %r315, 1;
	@!%p212 bra 	BB14_208;
	bra.uni 	BB14_207;

BB14_207:
	mul.rn.f32 	%f3106, %f3106, %f343;

BB14_208:
	shr.u32 	%r557, %r557, 1;
	setp.eq.s32	%p213, %r557, 0;
	@%p213 bra 	BB14_210;
	bra.uni 	BB14_209;

BB14_210:
	mul.f32 	%f347, %f320, %f3106;
	mov.f32 	%f3108, 0f3F800000;
	mov.u32 	%r558, 3;
	mov.f32 	%f3109, %f134;
	bra.uni 	BB14_211;

BB14_214:
	mul.rn.f32 	%f352, %f349, %f349;
	mov.f32 	%f3109, %f352;

BB14_211:
	mov.f32 	%f349, %f3109;
	and.b32  	%r317, %r558, 1;
	setp.eq.b32	%p214, %r317, 1;
	@!%p214 bra 	BB14_213;
	bra.uni 	BB14_212;

BB14_212:
	mul.rn.f32 	%f3108, %f3108, %f349;

BB14_213:
	shr.u32 	%r558, %r558, 1;
	setp.eq.s32	%p215, %r558, 0;
	@%p215 bra 	BB14_215;
	bra.uni 	BB14_214;

BB14_215:
	mul.f32 	%f1620, %f333, %f3108;
	sub.f32 	%f1621, %f347, %f1620;
	mul.f32 	%f1622, %f341, %f1621;
	mul.f32 	%f1623, %f210, %f1622;
	sub.f32 	%f353, %f335, %f1623;
	// inline asm
	rcp.approx.ftz.f32 %f1616,%f1269;
	// inline asm
	mul.f32 	%f1624, %f1616, %f264;
	mul.f32 	%f1625, %f1624, %f1624;
	fma.rn.f32 	%f1628, %f1108, %f1625, %f1107;
	fma.rn.f32 	%f1630, %f1628, %f1625, %f1110;
	mul.rn.f32 	%f1631, %f1630, %f1625;
	mul.rn.f32 	%f1632, %f1631, %f1624;
	sub.f32 	%f1633, %f262, %f1624;
	neg.f32 	%f1634, %f1624;
	add.f32 	%f1635, %f1633, %f1633;
	fma.rn.f32 	%f1636, %f1634, %f262, %f1635;
	mul.rn.f32 	%f1637, %f1616, %f1636;
	add.f32 	%f1638, %f1632, %f1624;
	sub.f32 	%f1639, %f1624, %f1638;
	add.f32 	%f1640, %f1632, %f1639;
	add.f32 	%f1641, %f1637, %f1640;
	add.f32 	%f1642, %f1638, %f1641;
	sub.f32 	%f1643, %f1638, %f1642;
	add.f32 	%f1644, %f1641, %f1643;
	add.f32 	%f1645, %f265, %f1642;
	sub.f32 	%f1646, %f265, %f1645;
	add.f32 	%f1647, %f1642, %f1646;
	add.f32 	%f1648, %f1644, %f1647;
	add.f32 	%f1649, %f266, %f1648;
	add.f32 	%f1650, %f1645, %f1649;
	sub.f32 	%f1651, %f1645, %f1650;
	add.f32 	%f1652, %f1649, %f1651;
	mul.rn.f32 	%f1653, %f138, %f1650;
	neg.f32 	%f1654, %f1653;
	fma.rn.f32 	%f1655, %f138, %f1650, %f1654;
	fma.rn.f32 	%f1656, %f138, %f1652, %f1655;
	fma.rn.f32 	%f1658, %f1140, %f1650, %f1656;
	add.rn.f32 	%f1659, %f1653, %f1658;
	neg.f32 	%f1660, %f1659;
	add.rn.f32 	%f1661, %f1653, %f1660;
	add.rn.f32 	%f1662, %f1661, %f1658;
	mov.b32 	 %r318, %f1659;
	setp.eq.s32	%p216, %r318, 1118925336;
	add.s32 	%r319, %r318, -1;
	mov.b32 	 %f1663, %r319;
	add.f32 	%f1664, %f1662, 0f37000000;
	selp.f32	%f1665, %f1663, %f1659, %p216;
	selp.f32	%f354, %f1664, %f1662, %p216;
	mul.f32 	%f1666, %f1665, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1667, %f1666;
	fma.rn.f32 	%f1669, %f1667, %f1151, %f1665;
	fma.rn.f32 	%f1671, %f1667, %f1153, %f1669;
	mul.f32 	%f1619, %f1671, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1618,%f1619;
	// inline asm
	add.f32 	%f1672, %f1667, 0f00000000;
	ex2.approx.f32 	%f1673, %f1672;
	mul.f32 	%f1674, %f1618, %f1673;
	setp.lt.f32	%p217, %f1665, 0fC2D20000;
	selp.f32	%f1675, 0f00000000, %f1674, %p217;
	setp.gt.f32	%p218, %f1665, 0f42D20000;
	selp.f32	%f3110, 0f7F800000, %f1675, %p218;
	setp.eq.f32	%p219, %f3110, 0f7F800000;
	@%p219 bra 	BB14_217;

	fma.rn.f32 	%f3110, %f3110, %f354, %f3110;

BB14_217:
	mov.b32 	 %r320, %f3110;
	xor.b32  	%r321, %r320, -2147483648;
	mov.b32 	 %f1676, %r321;
	selp.f32	%f3111, %f1676, %f3110, %p3;
	@%p132 bra 	BB14_220;
	bra.uni 	BB14_218;

BB14_220:
	add.f32 	%f1679, %f260, %f260;
	selp.f32	%f3111, %f1679, 0f00000000, %p83;
	bra.uni 	BB14_221;

BB14_218:
	setp.geu.f32	%p221, %f260, 0f00000000;
	@%p221 bra 	BB14_221;

	cvt.rzi.f32.f32	%f1678, %f901;
	setp.neu.f32	%p222, %f1678, 0f40000000;
	selp.f32	%f3111, 0f7FFFFFFF, %f3111, %p222;

BB14_221:
	@%p136 bra 	BB14_228;

	setp.gtu.f32	%p225, %f137, 0f7F800000;
	setp.gtu.f32	%p226, %f261, 0f7F800000;
	or.pred  	%p227, %p226, %p225;
	@%p227 bra 	BB14_227;
	bra.uni 	BB14_223;

BB14_227:
	add.f32 	%f3111, %f260, 0f40000000;
	bra.uni 	BB14_228;

BB14_223:
	setp.eq.f32	%p228, %f137, 0f7F800000;
	@%p228 bra 	BB14_226;
	bra.uni 	BB14_224;

BB14_226:
	setp.gt.f32	%p230, %f261, 0f3F800000;
	selp.f32	%f1680, 0f7F800000, 0f00000000, %p230;
	setp.eq.f32	%p231, %f260, 0fBF800000;
	selp.f32	%f3111, 0f3F800000, %f1680, %p231;
	bra.uni 	BB14_228;

BB14_224:
	setp.neu.f32	%p229, %f261, 0f7F800000;
	@%p229 bra 	BB14_228;

	selp.f32	%f3111, 0fFF800000, 0f7F800000, %p3;

BB14_228:
	mul.f32 	%f1687, %f3111, 0fBF000000;
	selp.f32	%f1688, 0fBF000000, %f1687, %p144;
	mul.f32 	%f1689, %f1688, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1690, %f1689;
	fma.rn.f32 	%f1692, %f1690, %f1151, %f1688;
	fma.rn.f32 	%f1694, %f1690, %f1153, %f1692;
	mul.f32 	%f1682, %f1694, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1681,%f1682;
	// inline asm
	add.f32 	%f1695, %f1690, 0f00000000;
	ex2.approx.f32 	%f1696, %f1695;
	mul.f32 	%f1697, %f1681, %f1696;
	setp.lt.f32	%p233, %f1688, 0fC2D20000;
	selp.f32	%f1698, 0f00000000, %f1697, %p233;
	setp.gt.f32	%p234, %f1688, 0f42D20000;
	selp.f32	%f366, 0f7F800000, %f1698, %p234;
	// inline asm
	rcp.approx.ftz.f32 %f1683,%f1351;
	// inline asm
	mul.f32 	%f1699, %f1683, %f285;
	mul.f32 	%f1700, %f1699, %f1699;
	fma.rn.f32 	%f1703, %f1108, %f1700, %f1107;
	fma.rn.f32 	%f1705, %f1703, %f1700, %f1110;
	mul.rn.f32 	%f1706, %f1705, %f1700;
	mul.rn.f32 	%f1707, %f1706, %f1699;
	sub.f32 	%f1708, %f283, %f1699;
	neg.f32 	%f1709, %f1699;
	add.f32 	%f1710, %f1708, %f1708;
	fma.rn.f32 	%f1711, %f1709, %f283, %f1710;
	mul.rn.f32 	%f1712, %f1683, %f1711;
	add.f32 	%f1713, %f1707, %f1699;
	sub.f32 	%f1714, %f1699, %f1713;
	add.f32 	%f1715, %f1707, %f1714;
	add.f32 	%f1716, %f1712, %f1715;
	add.f32 	%f1717, %f1713, %f1716;
	sub.f32 	%f1718, %f1713, %f1717;
	add.f32 	%f1719, %f1716, %f1718;
	add.f32 	%f1720, %f286, %f1717;
	sub.f32 	%f1721, %f286, %f1720;
	add.f32 	%f1722, %f1717, %f1721;
	add.f32 	%f1723, %f1719, %f1722;
	add.f32 	%f1724, %f287, %f1723;
	add.f32 	%f1725, %f1720, %f1724;
	sub.f32 	%f1726, %f1720, %f1725;
	add.f32 	%f1727, %f1724, %f1726;
	mul.rn.f32 	%f1728, %f138, %f1725;
	neg.f32 	%f1729, %f1728;
	fma.rn.f32 	%f1730, %f138, %f1725, %f1729;
	fma.rn.f32 	%f1731, %f138, %f1727, %f1730;
	fma.rn.f32 	%f1733, %f1140, %f1725, %f1731;
	add.rn.f32 	%f1734, %f1728, %f1733;
	neg.f32 	%f1735, %f1734;
	add.rn.f32 	%f1736, %f1728, %f1735;
	add.rn.f32 	%f1737, %f1736, %f1733;
	mov.b32 	 %r322, %f1734;
	setp.eq.s32	%p235, %r322, 1118925336;
	add.s32 	%r323, %r322, -1;
	mov.b32 	 %f1738, %r323;
	add.f32 	%f1739, %f1737, 0f37000000;
	selp.f32	%f1740, %f1738, %f1734, %p235;
	selp.f32	%f367, %f1739, %f1737, %p235;
	mul.f32 	%f1741, %f1740, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1742, %f1741;
	fma.rn.f32 	%f1743, %f1742, %f1151, %f1740;
	fma.rn.f32 	%f1744, %f1742, %f1153, %f1743;
	mul.f32 	%f1686, %f1744, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1685,%f1686;
	// inline asm
	add.f32 	%f1745, %f1742, 0f00000000;
	ex2.approx.f32 	%f1746, %f1745;
	mul.f32 	%f1747, %f1685, %f1746;
	setp.lt.f32	%p236, %f1740, 0fC2D20000;
	selp.f32	%f1748, 0f00000000, %f1747, %p236;
	setp.gt.f32	%p237, %f1740, 0f42D20000;
	selp.f32	%f3112, 0f7F800000, %f1748, %p237;
	setp.eq.f32	%p238, %f3112, 0f7F800000;
	@%p238 bra 	BB14_230;

	fma.rn.f32 	%f3112, %f3112, %f367, %f3112;

BB14_230:
	mov.b32 	 %r324, %f3112;
	xor.b32  	%r325, %r324, -2147483648;
	mov.b32 	 %f1749, %r325;
	selp.f32	%f3113, %f1749, %f3112, %p4;
	@%p155 bra 	BB14_233;
	bra.uni 	BB14_231;

BB14_233:
	add.f32 	%f1752, %f281, %f281;
	selp.f32	%f3113, %f1752, 0f00000000, %p83;
	bra.uni 	BB14_234;

BB14_231:
	setp.geu.f32	%p240, %f281, 0f00000000;
	@%p240 bra 	BB14_234;

	cvt.rzi.f32.f32	%f1751, %f901;
	setp.neu.f32	%p241, %f1751, 0f40000000;
	selp.f32	%f3113, 0f7FFFFFFF, %f3113, %p241;

BB14_234:
	@%p159 bra 	BB14_241;

	setp.gtu.f32	%p244, %f137, 0f7F800000;
	setp.gtu.f32	%p245, %f282, 0f7F800000;
	or.pred  	%p246, %p245, %p244;
	@%p246 bra 	BB14_240;
	bra.uni 	BB14_236;

BB14_240:
	add.f32 	%f3113, %f281, 0f40000000;
	bra.uni 	BB14_241;

BB14_236:
	setp.eq.f32	%p247, %f137, 0f7F800000;
	@%p247 bra 	BB14_239;
	bra.uni 	BB14_237;

BB14_239:
	setp.gt.f32	%p249, %f282, 0f3F800000;
	selp.f32	%f1753, 0f7F800000, 0f00000000, %p249;
	setp.eq.f32	%p250, %f281, 0fBF800000;
	selp.f32	%f3113, 0f3F800000, %f1753, %p250;
	bra.uni 	BB14_241;

BB14_237:
	setp.neu.f32	%p248, %f282, 0f7F800000;
	@%p248 bra 	BB14_241;

	selp.f32	%f3113, 0fFF800000, 0f7F800000, %p4;

BB14_241:
	mul.f32 	%f1757, %f3113, 0fBF000000;
	selp.f32	%f1758, 0fBF000000, %f1757, %p167;
	mul.f32 	%f1759, %f1758, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1760, %f1759;
	fma.rn.f32 	%f1762, %f1760, %f1151, %f1758;
	fma.rn.f32 	%f1764, %f1760, %f1153, %f1762;
	mul.f32 	%f1755, %f1764, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1754,%f1755;
	// inline asm
	add.f32 	%f1765, %f1760, 0f00000000;
	ex2.approx.f32 	%f1766, %f1765;
	mul.f32 	%f1767, %f1754, %f1766;
	setp.lt.f32	%p252, %f1758, 0fC2D20000;
	selp.f32	%f1768, 0f00000000, %f1767, %p252;
	setp.gt.f32	%p253, %f1758, 0f42D20000;
	selp.f32	%f379, 0f7F800000, %f1768, %p253;
	mul.f32 	%f1769, %f3121, %f379;
	mul.f32 	%f1770, %f3119, %f366;
	sub.f32 	%f1771, %f1770, %f1769;
	div.rn.f32 	%f1772, %f301, %f182;
	mul.f32 	%f1773, %f1772, %f1771;
	mul.f32 	%f380, %f194, %f1773;
	div.rn.f32 	%f1775, %f1612, %f182;
	mul.f32 	%f381, %f1775, %f380;
	mov.f32 	%f3114, 0f3F800000;
	mov.u32 	%r559, 5;
	mov.f32 	%f3116, %f182;
	bra.uni 	BB14_242;

BB14_245:
	mul.rn.f32 	%f3116, %f3116, %f3116;

BB14_242:
	and.b32  	%r327, %r559, 1;
	setp.eq.b32	%p254, %r327, 1;
	@!%p254 bra 	BB14_244;
	bra.uni 	BB14_243;

BB14_243:
	mul.rn.f32 	%f3114, %f3114, %f3116;

BB14_244:
	shr.u32 	%r559, %r559, 1;
	setp.eq.s32	%p255, %r559, 0;
	@%p255 bra 	BB14_246;
	bra.uni 	BB14_245;

BB14_246:
	div.rn.f32 	%f387, %f128, %f3114;
	mov.f32 	%f3118, 0f3F800000;
	mov.u32 	%r560, 3;
	bra.uni 	BB14_247;

BB14_250:
	mul.rn.f32 	%f3119, %f3119, %f3119;

BB14_247:
	and.b32  	%r329, %r560, 1;
	setp.eq.b32	%p256, %r329, 1;
	@!%p256 bra 	BB14_249;
	bra.uni 	BB14_248;

BB14_248:
	mul.rn.f32 	%f3118, %f3118, %f3119;

BB14_249:
	shr.u32 	%r560, %r560, 1;
	setp.eq.s32	%p257, %r560, 0;
	@%p257 bra 	BB14_251;
	bra.uni 	BB14_250;

BB14_251:
	mul.f32 	%f393, %f366, %f3118;
	mov.f32 	%f3120, 0f3F800000;
	mov.u32 	%r561, 3;
	bra.uni 	BB14_252;

BB14_255:
	mul.rn.f32 	%f3121, %f3121, %f3121;

BB14_252:
	and.b32  	%r331, %r561, 1;
	setp.eq.b32	%p258, %r331, 1;
	@!%p258 bra 	BB14_254;
	bra.uni 	BB14_253;

BB14_253:
	mul.rn.f32 	%f3120, %f3120, %f3121;

BB14_254:
	shr.u32 	%r561, %r561, 1;
	setp.eq.s32	%p259, %r561, 0;
	@%p259 bra 	BB14_256;
	bra.uni 	BB14_255;

BB14_256:
	sqrt.rn.f32 	%f2960, %f178;
	sqrt.rn.f32 	%f2959, %f160;
	mul.f32 	%f1779, %f379, %f3120;
	sub.f32 	%f1780, %f393, %f1779;
	mul.f32 	%f1781, %f387, %f1780;
	mul.f32 	%f1782, %f194, %f1781;
	sub.f32 	%f399, %f381, %f1782;
	div.rn.f32 	%f400, %f103, %f2959;
	div.rn.f32 	%f401, %f104, %f2960;
	mov.f32 	%f3122, 0f3F800000;
	mov.u32 	%r562, 2;
	mov.f32 	%f3139, %f123;
	bra.uni 	BB14_257;

BB14_260:
	mul.rn.f32 	%f406, %f403, %f403;
	mov.f32 	%f3139, %f406;

BB14_257:
	mov.f32 	%f403, %f3139;
	and.b32  	%r333, %r562, 1;
	setp.eq.b32	%p260, %r333, 1;
	@!%p260 bra 	BB14_259;
	bra.uni 	BB14_258;

BB14_258:
	mul.rn.f32 	%f3122, %f3122, %f403;

BB14_259:
	shr.u32 	%r562, %r562, 1;
	setp.eq.s32	%p261, %r562, 0;
	@%p261 bra 	BB14_261;
	bra.uni 	BB14_260;

BB14_261:
	mul.f32 	%f1784, %f105, %f3122;
	div.rn.f32 	%f1785, %f1784, %f107;
	add.f32 	%f407, %f129, %f1785;
	mov.f32 	%f3123, 0f3F800000;
	mov.u32 	%r563, 3;
	mov.f32 	%f3138, %f123;
	bra.uni 	BB14_262;

BB14_265:
	mul.rn.f32 	%f3138, %f3138, %f3138;

BB14_262:
	and.b32  	%r335, %r563, 1;
	setp.eq.b32	%p262, %r335, 1;
	@!%p262 bra 	BB14_264;
	bra.uni 	BB14_263;

BB14_263:
	mul.rn.f32 	%f3123, %f3123, %f3138;

BB14_264:
	shr.u32 	%r563, %r563, 1;
	setp.eq.s32	%p263, %r563, 0;
	@%p263 bra 	BB14_266;
	bra.uni 	BB14_265;

BB14_266:
	mul.f32 	%f413, %f108, %f3123;
	mov.f32 	%f3124, 0f3F800000;
	mov.u32 	%r564, 4;
	mov.f32 	%f3238, %f841;
	bra.uni 	BB14_267;

BB14_270:
	mul.rn.f32 	%f418, %f415, %f415;
	mov.f32 	%f3238, %f418;

BB14_267:
	mov.f32 	%f415, %f3238;
	and.b32  	%r337, %r564, 1;
	setp.eq.b32	%p264, %r337, 1;
	@!%p264 bra 	BB14_269;
	bra.uni 	BB14_268;

BB14_268:
	mul.rn.f32 	%f3124, %f3124, %f415;

BB14_269:
	shr.u32 	%r564, %r564, 1;
	setp.eq.s32	%p265, %r564, 0;
	@%p265 bra 	BB14_271;
	bra.uni 	BB14_270;

BB14_271:
	div.rn.f32 	%f1788, %f413, %f3124;
	add.f32 	%f3133, %f407, %f1788;
	mul.f32 	%f420, %f400, %f3133;
	mov.f32 	%f3125, 0f3F800000;
	mov.u32 	%r565, 2;
	mov.f32 	%f3148, %f125;
	bra.uni 	BB14_272;

BB14_275:
	mul.rn.f32 	%f425, %f422, %f422;
	mov.f32 	%f3148, %f425;

BB14_272:
	mov.f32 	%f422, %f3148;
	and.b32  	%r339, %r565, 1;
	setp.eq.b32	%p266, %r339, 1;
	@!%p266 bra 	BB14_274;
	bra.uni 	BB14_273;

BB14_273:
	mul.rn.f32 	%f3125, %f3125, %f422;

BB14_274:
	shr.u32 	%r565, %r565, 1;
	setp.eq.s32	%p267, %r565, 0;
	@%p267 bra 	BB14_276;
	bra.uni 	BB14_275;

BB14_276:
	mul.f32 	%f1790, %f109, %f3125;
	div.rn.f32 	%f1791, %f1790, %f107;
	add.f32 	%f426, %f130, %f1791;
	mov.f32 	%f3126, 0f3F800000;
	mov.u32 	%r566, 3;
	mov.f32 	%f3147, %f125;
	bra.uni 	BB14_277;

BB14_280:
	mul.rn.f32 	%f3147, %f3147, %f3147;

BB14_277:
	and.b32  	%r341, %r566, 1;
	setp.eq.b32	%p268, %r341, 1;
	@!%p268 bra 	BB14_279;
	bra.uni 	BB14_278;

BB14_278:
	mul.rn.f32 	%f3126, %f3126, %f3147;

BB14_279:
	shr.u32 	%r566, %r566, 1;
	setp.eq.s32	%p269, %r566, 0;
	@%p269 bra 	BB14_281;
	bra.uni 	BB14_280;

BB14_281:
	mul.f32 	%f432, %f110, %f3126;
	mov.f32 	%f3127, 0f3F800000;
	mov.u32 	%r567, 4;
	mov.f32 	%f3237, %f841;
	bra.uni 	BB14_282;

BB14_285:
	mul.rn.f32 	%f3237, %f3237, %f3237;

BB14_282:
	and.b32  	%r343, %r567, 1;
	setp.eq.b32	%p270, %r343, 1;
	@!%p270 bra 	BB14_284;
	bra.uni 	BB14_283;

BB14_283:
	mul.rn.f32 	%f3127, %f3127, %f3237;

BB14_284:
	shr.u32 	%r567, %r567, 1;
	setp.eq.s32	%p271, %r567, 0;
	@%p271 bra 	BB14_286;
	bra.uni 	BB14_285;

BB14_286:
	div.rn.f32 	%f1797, %f432, %f3127;
	add.f32 	%f3142, %f426, %f1797;
	mul.f32 	%f439, %f401, %f3142;
	mul.f32 	%f1798, %f380, %f439;
	fma.rn.f32 	%f1799, %f334, %f420, %f1798;
	st.local.f32 	[%rd5+16], %f1799;
	st.local.f32 	[%rd6], %f3155;
	st.local.f32 	[%rd6+4], %f307;
	abs.f32 	%f440, %f160;
	setp.lt.f32	%p272, %f440, 0f00800000;
	mul.f32 	%f1800, %f440, 0f4B800000;
	selp.f32	%f1801, 0fC3170000, 0fC2FE0000, %p272;
	selp.f32	%f1802, %f1800, %f440, %p272;
	mov.b32 	 %r344, %f1802;
	and.b32  	%r345, %r344, 8388607;
	or.b32  	%r346, %r345, 1065353216;
	mov.b32 	 %f1803, %r346;
	shr.u32 	%r347, %r344, 23;
	cvt.rn.f32.u32	%f1804, %r347;
	add.f32 	%f1805, %f1801, %f1804;
	setp.gt.f32	%p273, %f1803, 0f3FB504F3;
	mul.f32 	%f1806, %f1803, 0f3F000000;
	add.f32 	%f1807, %f1805, 0f3F800000;
	selp.f32	%f1808, %f1806, %f1803, %p273;
	selp.f32	%f1809, %f1807, %f1805, %p273;
	add.f32 	%f1810, %f1808, 0fBF800000;
	add.f32 	%f1794, %f1808, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1793,%f1794;
	// inline asm
	add.f32 	%f1811, %f1810, %f1810;
	mul.f32 	%f1812, %f1793, %f1811;
	mul.f32 	%f1813, %f1812, %f1812;
	fma.rn.f32 	%f1816, %f1108, %f1813, %f1107;
	fma.rn.f32 	%f1818, %f1816, %f1813, %f1110;
	mul.rn.f32 	%f1819, %f1818, %f1813;
	mul.rn.f32 	%f1820, %f1819, %f1812;
	sub.f32 	%f1821, %f1810, %f1812;
	neg.f32 	%f1822, %f1812;
	add.f32 	%f1823, %f1821, %f1821;
	fma.rn.f32 	%f1824, %f1822, %f1810, %f1823;
	mul.rn.f32 	%f1825, %f1793, %f1824;
	add.f32 	%f1826, %f1820, %f1812;
	sub.f32 	%f1827, %f1812, %f1826;
	add.f32 	%f1828, %f1820, %f1827;
	add.f32 	%f1829, %f1825, %f1828;
	add.f32 	%f1830, %f1826, %f1829;
	sub.f32 	%f1831, %f1826, %f1830;
	add.f32 	%f1832, %f1829, %f1831;
	mul.rn.f32 	%f1834, %f1809, %f1126;
	mul.rn.f32 	%f1836, %f1809, %f1127;
	add.f32 	%f1837, %f1834, %f1830;
	sub.f32 	%f1838, %f1834, %f1837;
	add.f32 	%f1839, %f1830, %f1838;
	add.f32 	%f1840, %f1832, %f1839;
	add.f32 	%f1841, %f1836, %f1840;
	add.f32 	%f1842, %f1837, %f1841;
	sub.f32 	%f1843, %f1837, %f1842;
	add.f32 	%f1844, %f1841, %f1843;
	mul.rn.f32 	%f1845, %f142, %f1842;
	neg.f32 	%f1846, %f1845;
	fma.rn.f32 	%f1847, %f142, %f1842, %f1846;
	fma.rn.f32 	%f1848, %f142, %f1844, %f1847;
	fma.rn.f32 	%f1850, %f1140, %f1842, %f1848;
	add.rn.f32 	%f1851, %f1845, %f1850;
	neg.f32 	%f1852, %f1851;
	add.rn.f32 	%f1853, %f1845, %f1852;
	add.rn.f32 	%f1854, %f1853, %f1850;
	mov.b32 	 %r348, %f1851;
	setp.eq.s32	%p274, %r348, 1118925336;
	add.s32 	%r349, %r348, -1;
	mov.b32 	 %f1855, %r349;
	add.f32 	%f1856, %f1854, 0f37000000;
	selp.f32	%f1857, %f1855, %f1851, %p274;
	selp.f32	%f441, %f1856, %f1854, %p274;
	mul.f32 	%f1858, %f1857, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1859, %f1858;
	fma.rn.f32 	%f1861, %f1859, %f1151, %f1857;
	fma.rn.f32 	%f1863, %f1859, %f1153, %f1861;
	mul.f32 	%f1796, %f1863, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1795,%f1796;
	// inline asm
	add.f32 	%f1864, %f1859, 0f00000000;
	ex2.approx.f32 	%f1865, %f1864;
	mul.f32 	%f1866, %f1795, %f1865;
	setp.lt.f32	%p275, %f1857, 0fC2D20000;
	selp.f32	%f1867, 0f00000000, %f1866, %p275;
	setp.gt.f32	%p276, %f1857, 0f42D20000;
	selp.f32	%f3128, 0f7F800000, %f1867, %p276;
	setp.eq.f32	%p277, %f3128, 0f7F800000;
	@%p277 bra 	BB14_288;

	fma.rn.f32 	%f3128, %f3128, %f441, %f3128;

BB14_288:
	setp.lt.f32	%p278, %f160, 0f00000000;
	setp.eq.f32	%p279, %f140, 0f3F800000;
	and.pred  	%p5, %p278, %p279;
	mov.b32 	 %r350, %f3128;
	xor.b32  	%r351, %r350, -2147483648;
	mov.b32 	 %f1868, %r351;
	selp.f32	%f3129, %f1868, %f3128, %p5;
	setp.eq.f32	%p280, %f160, 0f00000000;
	@%p280 bra 	BB14_291;
	bra.uni 	BB14_289;

BB14_291:
	add.f32 	%f1871, %f160, %f160;
	selp.f32	%f3129, %f1871, 0f00000000, %p279;
	bra.uni 	BB14_292;

BB14_289:
	setp.geu.f32	%p281, %f160, 0f00000000;
	@%p281 bra 	BB14_292;

	mov.f32 	%f2963, 0f3FC00000;
	cvt.rzi.f32.f32	%f1870, %f2963;
	setp.neu.f32	%p282, %f1870, 0f3FC00000;
	selp.f32	%f3129, 0f7FFFFFFF, %f3129, %p282;

BB14_292:
	add.f32 	%f1872, %f440, %f141;
	mov.b32 	 %r352, %f1872;
	setp.lt.s32	%p284, %r352, 2139095040;
	@%p284 bra 	BB14_299;

	setp.gtu.f32	%p285, %f141, 0f7F800000;
	setp.gtu.f32	%p286, %f440, 0f7F800000;
	or.pred  	%p287, %p286, %p285;
	@%p287 bra 	BB14_298;
	bra.uni 	BB14_294;

BB14_298:
	add.f32 	%f3129, %f160, 0f3FC00000;
	bra.uni 	BB14_299;

BB14_294:
	setp.eq.f32	%p288, %f141, 0f7F800000;
	@%p288 bra 	BB14_297;
	bra.uni 	BB14_295;

BB14_297:
	setp.gt.f32	%p290, %f440, 0f3F800000;
	selp.f32	%f1873, 0f7F800000, 0f00000000, %p290;
	setp.eq.f32	%p291, %f160, 0fBF800000;
	selp.f32	%f3129, 0f3F800000, %f1873, %p291;
	bra.uni 	BB14_299;

BB14_295:
	setp.neu.f32	%p289, %f440, 0f7F800000;
	@%p289 bra 	BB14_299;

	selp.f32	%f3129, 0fFF800000, 0f7F800000, %p5;

BB14_299:
	setp.eq.f32	%p292, %f160, 0f3F800000;
	selp.f32	%f1878, 0f3F800000, %f3129, %p292;
	div.rn.f32 	%f453, %f111, %f1878;
	abs.f32 	%f454, %f178;
	setp.lt.f32	%p293, %f454, 0f00800000;
	mul.f32 	%f1879, %f454, 0f4B800000;
	selp.f32	%f1880, 0fC3170000, 0fC2FE0000, %p293;
	selp.f32	%f1881, %f1879, %f454, %p293;
	mov.b32 	 %r353, %f1881;
	and.b32  	%r354, %r353, 8388607;
	or.b32  	%r355, %r354, 1065353216;
	mov.b32 	 %f1882, %r355;
	shr.u32 	%r356, %r353, 23;
	cvt.rn.f32.u32	%f1883, %r356;
	add.f32 	%f1884, %f1880, %f1883;
	setp.gt.f32	%p294, %f1882, 0f3FB504F3;
	mul.f32 	%f1885, %f1882, 0f3F000000;
	add.f32 	%f1886, %f1884, 0f3F800000;
	selp.f32	%f1887, %f1885, %f1882, %p294;
	selp.f32	%f1888, %f1886, %f1884, %p294;
	add.f32 	%f1889, %f1887, 0fBF800000;
	add.f32 	%f1875, %f1887, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1874,%f1875;
	// inline asm
	add.f32 	%f1890, %f1889, %f1889;
	mul.f32 	%f1891, %f1874, %f1890;
	mul.f32 	%f1892, %f1891, %f1891;
	fma.rn.f32 	%f1895, %f1108, %f1892, %f1107;
	fma.rn.f32 	%f1897, %f1895, %f1892, %f1110;
	mul.rn.f32 	%f1898, %f1897, %f1892;
	mul.rn.f32 	%f1899, %f1898, %f1891;
	sub.f32 	%f1900, %f1889, %f1891;
	neg.f32 	%f1901, %f1891;
	add.f32 	%f1902, %f1900, %f1900;
	fma.rn.f32 	%f1903, %f1901, %f1889, %f1902;
	mul.rn.f32 	%f1904, %f1874, %f1903;
	add.f32 	%f1905, %f1899, %f1891;
	sub.f32 	%f1906, %f1891, %f1905;
	add.f32 	%f1907, %f1899, %f1906;
	add.f32 	%f1908, %f1904, %f1907;
	add.f32 	%f1909, %f1905, %f1908;
	sub.f32 	%f1910, %f1905, %f1909;
	add.f32 	%f1911, %f1908, %f1910;
	mul.rn.f32 	%f1913, %f1888, %f1126;
	mul.rn.f32 	%f1915, %f1888, %f1127;
	add.f32 	%f1916, %f1913, %f1909;
	sub.f32 	%f1917, %f1913, %f1916;
	add.f32 	%f1918, %f1909, %f1917;
	add.f32 	%f1919, %f1911, %f1918;
	add.f32 	%f1920, %f1915, %f1919;
	add.f32 	%f1921, %f1916, %f1920;
	sub.f32 	%f1922, %f1916, %f1921;
	add.f32 	%f1923, %f1920, %f1922;
	mul.rn.f32 	%f1924, %f142, %f1921;
	neg.f32 	%f1925, %f1924;
	fma.rn.f32 	%f1926, %f142, %f1921, %f1925;
	fma.rn.f32 	%f1927, %f142, %f1923, %f1926;
	fma.rn.f32 	%f1929, %f1140, %f1921, %f1927;
	add.rn.f32 	%f1930, %f1924, %f1929;
	neg.f32 	%f1931, %f1930;
	add.rn.f32 	%f1932, %f1924, %f1931;
	add.rn.f32 	%f1933, %f1932, %f1929;
	mov.b32 	 %r357, %f1930;
	setp.eq.s32	%p295, %r357, 1118925336;
	add.s32 	%r358, %r357, -1;
	mov.b32 	 %f1934, %r358;
	add.f32 	%f1935, %f1933, 0f37000000;
	selp.f32	%f1936, %f1934, %f1930, %p295;
	selp.f32	%f455, %f1935, %f1933, %p295;
	mul.f32 	%f1937, %f1936, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1938, %f1937;
	fma.rn.f32 	%f1940, %f1938, %f1151, %f1936;
	fma.rn.f32 	%f1942, %f1938, %f1153, %f1940;
	mul.f32 	%f1877, %f1942, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1876,%f1877;
	// inline asm
	add.f32 	%f1943, %f1938, 0f00000000;
	ex2.approx.f32 	%f1944, %f1943;
	mul.f32 	%f1945, %f1876, %f1944;
	setp.lt.f32	%p296, %f1936, 0fC2D20000;
	selp.f32	%f1946, 0f00000000, %f1945, %p296;
	setp.gt.f32	%p297, %f1936, 0f42D20000;
	selp.f32	%f3130, 0f7F800000, %f1946, %p297;
	setp.eq.f32	%p298, %f3130, 0f7F800000;
	@%p298 bra 	BB14_301;

	fma.rn.f32 	%f3130, %f3130, %f455, %f3130;

BB14_301:
	setp.lt.f32	%p299, %f178, 0f00000000;
	and.pred  	%p6, %p299, %p279;
	mov.b32 	 %r359, %f3130;
	xor.b32  	%r360, %r359, -2147483648;
	mov.b32 	 %f1947, %r360;
	selp.f32	%f3131, %f1947, %f3130, %p6;
	setp.eq.f32	%p301, %f178, 0f00000000;
	@%p301 bra 	BB14_304;
	bra.uni 	BB14_302;

BB14_304:
	add.f32 	%f1950, %f178, %f178;
	selp.f32	%f3131, %f1950, 0f00000000, %p279;
	bra.uni 	BB14_305;

BB14_302:
	setp.geu.f32	%p302, %f178, 0f00000000;
	@%p302 bra 	BB14_305;

	mov.f32 	%f2962, 0f3FC00000;
	cvt.rzi.f32.f32	%f1949, %f2962;
	setp.neu.f32	%p303, %f1949, 0f3FC00000;
	selp.f32	%f3131, 0f7FFFFFFF, %f3131, %p303;

BB14_305:
	add.f32 	%f1951, %f454, %f141;
	mov.b32 	 %r361, %f1951;
	setp.lt.s32	%p305, %r361, 2139095040;
	@%p305 bra 	BB14_312;

	setp.gtu.f32	%p306, %f141, 0f7F800000;
	setp.gtu.f32	%p307, %f454, 0f7F800000;
	or.pred  	%p308, %p307, %p306;
	@%p308 bra 	BB14_311;
	bra.uni 	BB14_307;

BB14_311:
	add.f32 	%f3131, %f178, 0f3FC00000;
	bra.uni 	BB14_312;

BB14_307:
	setp.eq.f32	%p309, %f141, 0f7F800000;
	@%p309 bra 	BB14_310;
	bra.uni 	BB14_308;

BB14_310:
	setp.gt.f32	%p311, %f454, 0f3F800000;
	selp.f32	%f1952, 0f7F800000, 0f00000000, %p311;
	setp.eq.f32	%p312, %f178, 0fBF800000;
	selp.f32	%f3131, 0f3F800000, %f1952, %p312;
	bra.uni 	BB14_312;

BB14_308:
	setp.neu.f32	%p310, %f454, 0f7F800000;
	@%p310 bra 	BB14_312;

	selp.f32	%f3131, 0fFF800000, 0f7F800000, %p6;

BB14_312:
	setp.eq.f32	%p313, %f178, 0f3F800000;
	selp.f32	%f1954, 0f3F800000, %f3131, %p313;
	div.rn.f32 	%f467, %f112, %f1954;
	mov.f32 	%f3132, 0f3F800000;
	mov.u32 	%r568, 2;
	bra.uni 	BB14_313;

BB14_316:
	mul.rn.f32 	%f3133, %f3133, %f3133;

BB14_313:
	and.b32  	%r363, %r568, 1;
	setp.eq.b32	%p314, %r363, 1;
	@!%p314 bra 	BB14_315;
	bra.uni 	BB14_314;

BB14_314:
	mul.rn.f32 	%f3132, %f3132, %f3133;

BB14_315:
	shr.u32 	%r568, %r568, 1;
	setp.eq.s32	%p315, %r568, 0;
	@%p315 bra 	BB14_317;
	bra.uni 	BB14_316;

BB14_317:
	mul.f32 	%f473, %f453, %f3132;
	mov.f32 	%f3134, 0f3F800000;
	mov.u32 	%r569, 2;
	mov.f32 	%f3137, %f123;
	bra.uni 	BB14_318;

BB14_321:
	mul.rn.f32 	%f3137, %f3137, %f3137;

BB14_318:
	and.b32  	%r365, %r569, 1;
	setp.eq.b32	%p316, %r365, 1;
	@!%p316 bra 	BB14_320;
	bra.uni 	BB14_319;

BB14_319:
	mul.rn.f32 	%f3134, %f3134, %f3137;

BB14_320:
	shr.u32 	%r569, %r569, 1;
	setp.eq.s32	%p317, %r569, 0;
	@%p317 bra 	BB14_322;
	bra.uni 	BB14_321;

BB14_322:
	mul.f32 	%f479, %f115, %f3134;
	mov.f32 	%f3140, 0f3F800000;
	mov.u32 	%r570, 4;
	mov.f32 	%f3236, %f841;
	bra.uni 	BB14_323;

BB14_326:
	mul.rn.f32 	%f3236, %f3236, %f3236;

BB14_323:
	and.b32  	%r367, %r570, 1;
	setp.eq.b32	%p318, %r367, 1;
	@!%p318 bra 	BB14_325;
	bra.uni 	BB14_324;

BB14_324:
	mul.rn.f32 	%f3140, %f3140, %f3236;

BB14_325:
	shr.u32 	%r570, %r570, 1;
	setp.eq.s32	%p319, %r570, 0;
	@%p319 bra 	BB14_327;
	bra.uni 	BB14_326;

BB14_327:
	div.rn.f32 	%f1958, %f479, %f3140;
	add.f32 	%f1959, %f131, %f1958;
	fma.rn.f32 	%f485, %f400, %f1959, %f473;
	mov.f32 	%f3141, 0f3F800000;
	mov.u32 	%r571, 2;
	bra.uni 	BB14_328;

BB14_331:
	mul.rn.f32 	%f3142, %f3142, %f3142;

BB14_328:
	and.b32  	%r369, %r571, 1;
	setp.eq.b32	%p320, %r369, 1;
	@!%p320 bra 	BB14_330;
	bra.uni 	BB14_329;

BB14_329:
	mul.rn.f32 	%f3141, %f3141, %f3142;

BB14_330:
	shr.u32 	%r571, %r571, 1;
	setp.eq.s32	%p321, %r571, 0;
	@%p321 bra 	BB14_332;
	bra.uni 	BB14_331;

BB14_332:
	mul.f32 	%f491, %f467, %f3141;
	mov.f32 	%f3143, 0f3F800000;
	mov.u32 	%r572, 2;
	mov.f32 	%f3146, %f125;
	bra.uni 	BB14_333;

BB14_336:
	mul.rn.f32 	%f3146, %f3146, %f3146;

BB14_333:
	and.b32  	%r371, %r572, 1;
	setp.eq.b32	%p322, %r371, 1;
	@!%p322 bra 	BB14_335;
	bra.uni 	BB14_334;

BB14_334:
	mul.rn.f32 	%f3143, %f3143, %f3146;

BB14_335:
	shr.u32 	%r572, %r572, 1;
	setp.eq.s32	%p323, %r572, 0;
	@%p323 bra 	BB14_337;
	bra.uni 	BB14_336;

BB14_337:
	mul.f32 	%f497, %f117, %f3143;
	mov.f32 	%f3149, 0f3F800000;
	mov.u32 	%r573, 4;
	mov.f32 	%f3235, %f841;
	bra.uni 	BB14_338;

BB14_341:
	mul.rn.f32 	%f3235, %f3235, %f3235;

BB14_338:
	and.b32  	%r373, %r573, 1;
	setp.eq.b32	%p324, %r373, 1;
	@!%p324 bra 	BB14_340;
	bra.uni 	BB14_339;

BB14_339:
	mul.rn.f32 	%f3149, %f3149, %f3235;

BB14_340:
	shr.u32 	%r573, %r573, 1;
	setp.eq.s32	%p325, %r573, 0;
	@%p325 bra 	BB14_342;
	bra.uni 	BB14_341;

BB14_342:
	mad.lo.s32 	%r510, %r3, %r4, %r546;
	div.rn.f32 	%f1963, %f497, %f3149;
	add.f32 	%f1964, %f132, %f1963;
	fma.rn.f32 	%f1965, %f401, %f1964, %f491;
	mul.f32 	%f1966, %f420, %f420;
	mul.f32 	%f1967, %f334, %f485;
	fma.rn.f32 	%f1968, %f353, %f1966, %f1967;
	mul.f32 	%f1969, %f439, %f439;
	fma.rn.f32 	%f1970, %f399, %f1969, %f1968;
	fma.rn.f32 	%f1971, %f380, %f1965, %f1970;
	st.local.f32 	[%rd6+16], %f1971;
	mul.f32 	%f1972, %f194, %f3163;
	fma.rn.f32 	%f3151, %f210, %f1972, %f3171;
	mad.lo.s32 	%r374, %r547, %r183, %r510;
	mul.wide.s32 	%rd93, %r374, 4;
	add.s64 	%rd94, %rd2, %rd93;
	mov.u32 	%r575, 0;
	st.local.u32 	[%rd6+8], %r575;
	st.local.u32 	[%rd6+12], %r575;
	ld.local.f32 	%f504, [%rd94];
	mul.f32 	%f1973, %f194, %f210;
	st.local.f32 	[%rd5+8], %f1973;
	mov.u32 	%r376, 1065353216;
	st.local.u32 	[%rd5+12], %r376;
	setp.leu.f32	%p326, %f3151, 0f3C23D70A;
	mov.f32 	%f3154, %f1140;
	@%p326 bra 	BB14_344;

	div.rn.f32 	%f1974, %f504, %f3151;
	add.f32 	%f505, %f1974, 0fBF800000;
	mov.f32 	%f3154, %f505;

BB14_344:
	mov.f32 	%f506, %f3154;
	mov.f32 	%f3150, 0f3F800000;
	mov.u32 	%r574, 2;
	mov.f32 	%f3153, %f1140;
	@%p326 bra 	BB14_350;
	bra.uni 	BB14_345;

BB14_348:
	mul.rn.f32 	%f3151, %f3151, %f3151;

BB14_345:
	and.b32  	%r378, %r574, 1;
	setp.eq.b32	%p328, %r378, 1;
	@!%p328 bra 	BB14_347;
	bra.uni 	BB14_346;

BB14_346:
	mul.rn.f32 	%f3150, %f3150, %f3151;

BB14_347:
	shr.u32 	%r574, %r574, 1;
	setp.eq.s32	%p329, %r574, 0;
	@%p329 bra 	BB14_349;
	bra.uni 	BB14_348;

BB14_349:
	div.rn.f32 	%f3153, %f504, %f3150;

BB14_350:
	mov.f32 	%f1977, 0f47C35000;
	min.f32 	%f514, %f506, %f1977;
	min.f32 	%f515, %f3153, %f1977;
	bra.uni 	BB14_351;

BB14_589:
	mul.wide.s32 	%rd158, %r575, 4;
	add.s64 	%rd159, %rd5, %rd158;
	ld.local.f32 	%f3157, [%rd159];
	add.s64 	%rd160, %rd6, %rd158;
	ld.local.f32 	%f3155, [%rd160];

BB14_351:
	mov.f32 	%f516, %f3155;
	cvt.s64.s32	%rd14, %r575;
	mul.wide.s32 	%rd95, %r575, 4;
	add.s64 	%rd96, %rd7, %rd95;
	ld.local.f32 	%f1979, [%rd96];
	fma.rn.f32 	%f1980, %f514, %f3157, %f1979;
	st.local.f32 	[%rd96], %f1980;
	mul.f32 	%f518, %f514, %f516;
	mov.f32 	%f3156, 0f3F800000;
	mov.u32 	%r576, 2;
	bra.uni 	BB14_352;

BB14_355:
	mul.rn.f32 	%f3157, %f3157, %f3157;

BB14_352:
	and.b32  	%r381, %r576, 1;
	setp.eq.b32	%p330, %r381, 1;
	@!%p330 bra 	BB14_354;
	bra.uni 	BB14_353;

BB14_353:
	mul.rn.f32 	%f3156, %f3156, %f3157;

BB14_354:
	shr.u32 	%r576, %r576, 1;
	setp.eq.s32	%p331, %r576, 0;
	@%p331 bra 	BB14_356;
	bra.uni 	BB14_355;

BB14_356:
	mul.f32 	%f1981, %f515, %f3156;
	sub.f32 	%f1982, %f518, %f1981;
	shl.b64 	%rd97, %rd14, 2;
	add.s64 	%rd98, %rd8, %rd97;
	ld.local.f32 	%f1983, [%rd98];
	add.f32 	%f1984, %f1982, %f1983;
	st.local.f32 	[%rd98], %f1984;
	add.s32 	%r575, %r575, 1;
	setp.lt.s32	%p332, %r575, 5;
	@%p332 bra 	BB14_589;

	add.s32 	%r547, %r547, 1;
	setp.lt.s32	%p333, %r547, %r183;
	@%p333 bra 	BB14_70;

	add.s32 	%r546, %r546, 1;
	setp.lt.s32	%p334, %r546, %r183;
	@%p334 bra 	BB14_69;

BB14_359:
	setp.lt.s32	%p335, %r49, 2;
	ld.local.f32 	%f1985, [%rd8];
	ld.local.f32 	%f1986, [%rd7];
	div.rn.f32 	%f1987, %f1986, %f1985;
	mov.f32 	%f1988, 0fBF800000;
	max.f32 	%f1989, %f1987, %f1988;
	mov.f32 	%f1990, 0f3F800000;
	min.f32 	%f524, %f1989, %f1990;
	ld.local.f32 	%f1991, [%rd8+4];
	ld.local.f32 	%f1992, [%rd7+4];
	div.rn.f32 	%f1993, %f1992, %f1991;
	max.f32 	%f1994, %f1993, %f1988;
	min.f32 	%f525, %f1994, %f1990;
	ld.local.f32 	%f1995, [%rd8+8];
	ld.local.f32 	%f1996, [%rd7+8];
	div.rn.f32 	%f1997, %f1996, %f1995;
	mov.f32 	%f1998, 0fC2C80000;
	max.f32 	%f1999, %f1997, %f1998;
	mov.f32 	%f2000, 0f42C80000;
	min.f32 	%f3159, %f1999, %f2000;
	@%p335 bra 	BB14_361;
	bra.uni 	BB14_360;

BB14_361:
	mul.f32 	%f3159, %f3159, 0f3F000000;
	ld.local.f32 	%f2009, [%rd8+12];
	ld.local.f32 	%f2010, [%rd7+12];
	div.rn.f32 	%f2011, %f2010, %f2009;
	mov.f32 	%f2012, 0fC0000000;
	max.f32 	%f2013, %f2011, %f2012;
	min.f32 	%f3160, %f2013, %f901;
	ld.local.f32 	%f2015, [%rd8+16];
	ld.local.f32 	%f2016, [%rd7+16];
	div.rn.f32 	%f3158, %f2016, %f2015;
	bra.uni 	BB14_362;

BB14_360:
	ld.local.f32 	%f2001, [%rd8+12];
	ld.local.f32 	%f2002, [%rd7+12];
	div.rn.f32 	%f2003, %f2002, %f2001;
	mov.f32 	%f2004, 0fC0000000;
	max.f32 	%f2005, %f2003, %f2004;
	min.f32 	%f3160, %f2005, %f901;
	ld.local.f32 	%f2007, [%rd8+16];
	ld.local.f32 	%f2008, [%rd7+16];
	div.rn.f32 	%f3158, %f2008, %f2007;

BB14_362:
	mov.f32 	%f2017, 0fBDCCCCCD;
	max.f32 	%f2018, %f3158, %f2017;
	mov.f32 	%f2019, 0f3DCCCCCD;
	min.f32 	%f2020, %f2018, %f2019;
	sub.f32 	%f3175, %f3175, %f2020;
	sub.f32 	%f3162, %f3162, %f525;
	sub.f32 	%f3161, %f3161, %f524;
	sub.f32 	%f2021, %f3163, %f3159;
	max.f32 	%f3163, %f2021, %f1990;
	sub.f32 	%f2023, %f3171, %f3160;
	mov.f32 	%f2024, 0f3C23D70A;
	max.f32 	%f3171, %f2023, %f2024;
	add.s32 	%r117, %r49, 1;
	setp.lt.s32	%p336, %r117, %r184;
	mov.u32 	%r545, %r117;
	mov.f32 	%f3170, %f3171;
	@%p336 bra 	BB14_67;

BB14_363:
	mov.f32 	%f3243, 0f00000000;
	@%p12 bra 	BB14_559;

	mul.f32 	%f545, %f835, 0f3F000000;
	mul.f32 	%f546, %f842, 0f3F000000;
	mul.f32 	%f547, %f836, 0f40400000;
	mul.f32 	%f2027, %f841, %f841;
	mul.f32 	%f548, %f2027, %f841;
	mul.f32 	%f549, %f838, 0f40800000;
	mul.f32 	%f550, %f837, 0f40400000;
	mul.f32 	%f551, %f839, 0f40800000;
	sub.f32 	%f552, %f3175, %f840;
	div.rn.f32 	%f553, %f552, %f841;
	add.f32 	%f554, %f3175, %f840;
	div.rn.f32 	%f555, %f554, %f841;
	div.rn.f32 	%f556, %f3163, 0fC0206C99;
	add.f32 	%f2028, %f552, %f552;
	div.rn.f32 	%f557, %f2028, %f2027;
	add.f32 	%f2029, %f554, %f554;
	div.rn.f32 	%f558, %f2029, %f2027;
	mov.u32 	%r382, 0;
	mov.f32 	%f3243, 0f00000000;
	mov.u32 	%r579, %r382;

BB14_365:
	mul.lo.s32 	%r515, %r3, %r4;
	cvt.rn.f32.s32	%f2030, %r579;
	sub.f32 	%f2031, %f2030, %f3161;
	add.f32 	%f560, %f2031, 0f3F000000;
	add.f32 	%f561, %f2031, 0fBF000000;
	add.f32 	%f2032, %f2030, 0f3F000000;
	sub.f32 	%f562, %f2032, %f3161;
	mov.f32 	%f2033, 0f3F800000;
	cvt.rzi.f32.f32	%f2034, %f2033;
	add.f32 	%f2035, %f2034, %f2034;
	sub.f32 	%f2037, %f901, %f2035;
	abs.f32 	%f563, %f2037;
	abs.f32 	%f564, %f901;
	setp.gt.f32	%p338, %f564, 0f77F684DF;
	selp.f32	%f565, 0f39800000, 0f40000000, %p338;
	add.f32 	%f2038, %f2030, 0fBF000000;
	sub.f32 	%f566, %f2038, %f3161;
	add.s32 	%r120, %r579, %r515;
	mov.u32 	%r578, %r382;

BB14_366:
	mov.u32 	%r121, %r578;
	mov.u32 	%r580, 2;
	mov.f32 	%f3178, %f2033;
	mov.f32 	%f3186, %f553;
	bra.uni 	BB14_367;

BB14_370:
	mul.rn.f32 	%f572, %f569, %f569;
	mov.f32 	%f3178, %f571;
	mov.f32 	%f3186, %f572;

BB14_367:
	mov.f32 	%f569, %f3186;
	mov.f32 	%f3176, %f3178;
	mov.f32 	%f3179, %f3176;
	and.b32  	%r387, %r580, 1;
	setp.eq.b32	%p339, %r387, 1;
	@!%p339 bra 	BB14_369;
	bra.uni 	BB14_368;

BB14_368:
	mul.rn.f32 	%f3179, %f3179, %f569;

BB14_369:
	mov.f32 	%f571, %f3179;
	shr.u32 	%r580, %r580, 1;
	setp.eq.s32	%p340, %r580, 0;
	@%p340 bra 	BB14_371;
	bra.uni 	BB14_370;

BB14_371:
	add.f32 	%f573, %f571, 0f3F800000;
	mov.f32 	%f3180, 0f3F800000;
	mov.u32 	%r581, 3;
	mov.f32 	%f3185, %f553;
	bra.uni 	BB14_372;

BB14_375:
	mul.rn.f32 	%f3185, %f3185, %f3185;

BB14_372:
	and.b32  	%r389, %r581, 1;
	setp.eq.b32	%p341, %r389, 1;
	@!%p341 bra 	BB14_374;
	bra.uni 	BB14_373;

BB14_373:
	mul.rn.f32 	%f3180, %f3180, %f3185;

BB14_374:
	shr.u32 	%r581, %r581, 1;
	setp.eq.s32	%p342, %r581, 0;
	@%p342 bra 	BB14_376;
	bra.uni 	BB14_375;

BB14_376:
	fma.rn.f32 	%f579, %f3180, %f836, %f573;
	mov.f32 	%f3181, 0f3F800000;
	mov.u32 	%r582, 4;
	mov.f32 	%f3184, %f553;
	bra.uni 	BB14_377;

BB14_380:
	mul.rn.f32 	%f3184, %f3184, %f3184;

BB14_377:
	and.b32  	%r391, %r582, 1;
	setp.eq.b32	%p343, %r391, 1;
	@!%p343 bra 	BB14_379;
	bra.uni 	BB14_378;

BB14_378:
	mul.rn.f32 	%f3181, %f3181, %f3184;

BB14_379:
	shr.u32 	%r582, %r582, 1;
	setp.eq.s32	%p344, %r582, 0;
	@%p344 bra 	BB14_381;
	bra.uni 	BB14_380;

BB14_381:
	fma.rn.f32 	%f585, %f3181, %f838, %f579;
	mov.f32 	%f3187, 0f3F800000;
	mov.u32 	%r583, 2;
	mov.f32 	%f3194, %f555;
	bra.uni 	BB14_382;

BB14_385:
	mul.rn.f32 	%f590, %f587, %f587;
	mov.f32 	%f3194, %f590;

BB14_382:
	mov.f32 	%f587, %f3194;
	and.b32  	%r393, %r583, 1;
	setp.eq.b32	%p345, %r393, 1;
	@!%p345 bra 	BB14_384;
	bra.uni 	BB14_383;

BB14_383:
	mul.rn.f32 	%f3187, %f3187, %f587;

BB14_384:
	shr.u32 	%r583, %r583, 1;
	setp.eq.s32	%p346, %r583, 0;
	@%p346 bra 	BB14_386;
	bra.uni 	BB14_385;

BB14_386:
	add.f32 	%f591, %f3187, 0f3F800000;
	mov.f32 	%f3188, 0f3F800000;
	mov.u32 	%r584, 3;
	mov.f32 	%f3193, %f555;
	bra.uni 	BB14_387;

BB14_390:
	mul.rn.f32 	%f3193, %f3193, %f3193;

BB14_387:
	and.b32  	%r395, %r584, 1;
	setp.eq.b32	%p347, %r395, 1;
	@!%p347 bra 	BB14_389;
	bra.uni 	BB14_388;

BB14_388:
	mul.rn.f32 	%f3188, %f3188, %f3193;

BB14_389:
	shr.u32 	%r584, %r584, 1;
	setp.eq.s32	%p348, %r584, 0;
	@%p348 bra 	BB14_391;
	bra.uni 	BB14_390;

BB14_391:
	fma.rn.f32 	%f597, %f3188, %f837, %f591;
	mov.f32 	%f3189, 0f3F800000;
	mov.u32 	%r585, 4;
	mov.f32 	%f3192, %f555;
	bra.uni 	BB14_392;

BB14_395:
	mul.rn.f32 	%f3192, %f3192, %f3192;

BB14_392:
	and.b32  	%r397, %r585, 1;
	setp.eq.b32	%p349, %r397, 1;
	@!%p349 bra 	BB14_394;
	bra.uni 	BB14_393;

BB14_393:
	mul.rn.f32 	%f3189, %f3189, %f3192;

BB14_394:
	shr.u32 	%r585, %r585, 1;
	setp.eq.s32	%p350, %r585, 0;
	@%p350 bra 	BB14_396;
	bra.uni 	BB14_395;

BB14_396:
	fma.rn.f32 	%f2045, %f3189, %f839, %f597;
	sqrt.rn.f32 	%f603, %f585;
	mul.f32 	%f604, %f603, %f835;
	sqrt.rn.f32 	%f605, %f2045;
	mul.f32 	%f606, %f605, %f842;
	div.rn.f32 	%f2047, %f856, %f604;
	div.rn.f32 	%f2048, %f2047, %f604;
	sqrt.rn.f32 	%f607, %f2048;
	mul.f32 	%f608, %f560, %f607;
	abs.f32 	%f609, %f608;
	setp.ltu.f32	%p351, %f609, 0f3F800000;
	@%p351 bra 	BB14_398;
	bra.uni 	BB14_397;

BB14_398:
	mul.f32 	%f2067, %f608, %f608;
	mov.f32 	%f2068, 0f3BA0C9F8;
	mov.f32 	%f2069, 0fBA1268FB;
	fma.rn.f32 	%f2070, %f2069, %f2067, %f2068;
	mov.f32 	%f2071, 0fBCDABFD4;
	fma.rn.f32 	%f2072, %f2070, %f2067, %f2071;
	mov.f32 	%f2073, 0f3DE70331;
	fma.rn.f32 	%f2074, %f2072, %f2067, %f2073;
	mov.f32 	%f2075, 0fBEC09330;
	fma.rn.f32 	%f2076, %f2074, %f2067, %f2075;
	mov.f32 	%f2077, 0f3F906EBA;
	fma.rn.f32 	%f2078, %f2076, %f2067, %f2077;
	mul.f32 	%f3195, %f608, %f2078;
	bra.uni 	BB14_399;

BB14_397:
	mov.f32 	%f2051, 0f3A03BB71;
	mov.f32 	%f2052, 0fB7B730FB;
	fma.rn.f32 	%f2053, %f2052, %f609, %f2051;
	mov.f32 	%f2054, 0fBBACA3B3;
	fma.rn.f32 	%f2055, %f2053, %f609, %f2054;
	mov.f32 	%f2056, 0f3D0A7445;
	fma.rn.f32 	%f2057, %f2055, %f609, %f2056;
	mov.f32 	%f2058, 0fBE1B3B75;
	fma.rn.f32 	%f2059, %f2057, %f609, %f2058;
	mov.f32 	%f2060, 0fBF6B385A;
	fma.rn.f32 	%f2061, %f2059, %f609, %f2060;
	mov.f32 	%f2062, 0fBFD0316E;
	fma.rn.f32 	%f2063, %f2061, %f609, %f2062;
	mov.f32 	%f2064, 0fBA031CCE;
	fma.rn.f32 	%f2050, %f2063, %f609, %f2064;
	// inline asm
	ex2.approx.ftz.f32 %f2049,%f2050;
	// inline asm
	mov.f32 	%f2065, 0f3F800000;
	sub.f32 	%f2066, %f2065, %f2049;
	mov.b32 	 %r398, %f2066;
	setp.ltu.f32	%p352, %f609, 0f407AD445;
	selp.b32	%r399, %r398, 1065353216, %p352;
	mov.b32 	 %r400, %f608;
	and.b32  	%r401, %r400, -2147483648;
	or.b32  	%r402, %r399, %r401;
	mov.b32 	 %f3195, %r402;

BB14_399:
	mul.f32 	%f613, %f561, %f607;
	abs.f32 	%f614, %f613;
	setp.ltu.f32	%p353, %f614, 0f3F800000;
	@%p353 bra 	BB14_401;
	bra.uni 	BB14_400;

BB14_401:
	mul.f32 	%f2097, %f613, %f613;
	mov.f32 	%f2098, 0f3BA0C9F8;
	mov.f32 	%f2099, 0fBA1268FB;
	fma.rn.f32 	%f2100, %f2099, %f2097, %f2098;
	mov.f32 	%f2101, 0fBCDABFD4;
	fma.rn.f32 	%f2102, %f2100, %f2097, %f2101;
	mov.f32 	%f2103, 0f3DE70331;
	fma.rn.f32 	%f2104, %f2102, %f2097, %f2103;
	mov.f32 	%f2105, 0fBEC09330;
	fma.rn.f32 	%f2106, %f2104, %f2097, %f2105;
	mov.f32 	%f2107, 0f3F906EBA;
	fma.rn.f32 	%f2108, %f2106, %f2097, %f2107;
	mul.f32 	%f3196, %f613, %f2108;
	bra.uni 	BB14_402;

BB14_400:
	mov.f32 	%f2081, 0f3A03BB71;
	mov.f32 	%f2082, 0fB7B730FB;
	fma.rn.f32 	%f2083, %f2082, %f614, %f2081;
	mov.f32 	%f2084, 0fBBACA3B3;
	fma.rn.f32 	%f2085, %f2083, %f614, %f2084;
	mov.f32 	%f2086, 0f3D0A7445;
	fma.rn.f32 	%f2087, %f2085, %f614, %f2086;
	mov.f32 	%f2088, 0fBE1B3B75;
	fma.rn.f32 	%f2089, %f2087, %f614, %f2088;
	mov.f32 	%f2090, 0fBF6B385A;
	fma.rn.f32 	%f2091, %f2089, %f614, %f2090;
	mov.f32 	%f2092, 0fBFD0316E;
	fma.rn.f32 	%f2093, %f2091, %f614, %f2092;
	mov.f32 	%f2094, 0fBA031CCE;
	fma.rn.f32 	%f2080, %f2093, %f614, %f2094;
	// inline asm
	ex2.approx.ftz.f32 %f2079,%f2080;
	// inline asm
	mov.f32 	%f2095, 0f3F800000;
	sub.f32 	%f2096, %f2095, %f2079;
	mov.b32 	 %r403, %f2096;
	setp.ltu.f32	%p354, %f614, 0f407AD445;
	selp.b32	%r404, %r403, 1065353216, %p354;
	mov.b32 	 %r405, %f613;
	and.b32  	%r406, %r405, -2147483648;
	or.b32  	%r407, %r404, %r406;
	mov.b32 	 %f3196, %r407;

BB14_402:
	sub.f32 	%f2109, %f3195, %f3196;
	mul.f32 	%f618, %f2109, 0f3F000000;
	div.rn.f32 	%f2111, %f856, %f606;
	div.rn.f32 	%f2112, %f2111, %f606;
	cvt.rn.f32.s32	%f619, %r121;
	sub.f32 	%f620, %f619, %f3162;
	add.f32 	%f621, %f620, 0f3F000000;
	sqrt.rn.f32 	%f622, %f2112;
	mul.f32 	%f623, %f621, %f622;
	abs.f32 	%f624, %f623;
	setp.ltu.f32	%p355, %f624, 0f3F800000;
	@%p355 bra 	BB14_404;
	bra.uni 	BB14_403;

BB14_404:
	mul.f32 	%f2131, %f623, %f623;
	mov.f32 	%f2132, 0f3BA0C9F8;
	mov.f32 	%f2133, 0fBA1268FB;
	fma.rn.f32 	%f2134, %f2133, %f2131, %f2132;
	mov.f32 	%f2135, 0fBCDABFD4;
	fma.rn.f32 	%f2136, %f2134, %f2131, %f2135;
	mov.f32 	%f2137, 0f3DE70331;
	fma.rn.f32 	%f2138, %f2136, %f2131, %f2137;
	mov.f32 	%f2139, 0fBEC09330;
	fma.rn.f32 	%f2140, %f2138, %f2131, %f2139;
	mov.f32 	%f2141, 0f3F906EBA;
	fma.rn.f32 	%f2142, %f2140, %f2131, %f2141;
	mul.f32 	%f3197, %f623, %f2142;
	bra.uni 	BB14_405;

BB14_403:
	mov.f32 	%f2115, 0f3A03BB71;
	mov.f32 	%f2116, 0fB7B730FB;
	fma.rn.f32 	%f2117, %f2116, %f624, %f2115;
	mov.f32 	%f2118, 0fBBACA3B3;
	fma.rn.f32 	%f2119, %f2117, %f624, %f2118;
	mov.f32 	%f2120, 0f3D0A7445;
	fma.rn.f32 	%f2121, %f2119, %f624, %f2120;
	mov.f32 	%f2122, 0fBE1B3B75;
	fma.rn.f32 	%f2123, %f2121, %f624, %f2122;
	mov.f32 	%f2124, 0fBF6B385A;
	fma.rn.f32 	%f2125, %f2123, %f624, %f2124;
	mov.f32 	%f2126, 0fBFD0316E;
	fma.rn.f32 	%f2127, %f2125, %f624, %f2126;
	mov.f32 	%f2128, 0fBA031CCE;
	fma.rn.f32 	%f2114, %f2127, %f624, %f2128;
	// inline asm
	ex2.approx.ftz.f32 %f2113,%f2114;
	// inline asm
	mov.f32 	%f2129, 0f3F800000;
	sub.f32 	%f2130, %f2129, %f2113;
	mov.b32 	 %r408, %f2130;
	setp.ltu.f32	%p356, %f624, 0f407AD445;
	selp.b32	%r409, %r408, 1065353216, %p356;
	mov.b32 	 %r410, %f623;
	and.b32  	%r411, %r410, -2147483648;
	or.b32  	%r412, %r409, %r411;
	mov.b32 	 %f3197, %r412;

BB14_405:
	add.f32 	%f628, %f620, 0fBF000000;
	mul.f32 	%f629, %f628, %f622;
	abs.f32 	%f630, %f629;
	setp.ltu.f32	%p357, %f630, 0f3F800000;
	@%p357 bra 	BB14_407;
	bra.uni 	BB14_406;

BB14_407:
	mul.f32 	%f2161, %f629, %f629;
	mov.f32 	%f2162, 0f3BA0C9F8;
	mov.f32 	%f2163, 0fBA1268FB;
	fma.rn.f32 	%f2164, %f2163, %f2161, %f2162;
	mov.f32 	%f2165, 0fBCDABFD4;
	fma.rn.f32 	%f2166, %f2164, %f2161, %f2165;
	mov.f32 	%f2167, 0f3DE70331;
	fma.rn.f32 	%f2168, %f2166, %f2161, %f2167;
	mov.f32 	%f2169, 0fBEC09330;
	fma.rn.f32 	%f2170, %f2168, %f2161, %f2169;
	mov.f32 	%f2171, 0f3F906EBA;
	fma.rn.f32 	%f2172, %f2170, %f2161, %f2171;
	mul.f32 	%f3198, %f629, %f2172;
	bra.uni 	BB14_408;

BB14_406:
	mov.f32 	%f2145, 0f3A03BB71;
	mov.f32 	%f2146, 0fB7B730FB;
	fma.rn.f32 	%f2147, %f2146, %f630, %f2145;
	mov.f32 	%f2148, 0fBBACA3B3;
	fma.rn.f32 	%f2149, %f2147, %f630, %f2148;
	mov.f32 	%f2150, 0f3D0A7445;
	fma.rn.f32 	%f2151, %f2149, %f630, %f2150;
	mov.f32 	%f2152, 0fBE1B3B75;
	fma.rn.f32 	%f2153, %f2151, %f630, %f2152;
	mov.f32 	%f2154, 0fBF6B385A;
	fma.rn.f32 	%f2155, %f2153, %f630, %f2154;
	mov.f32 	%f2156, 0fBFD0316E;
	fma.rn.f32 	%f2157, %f2155, %f630, %f2156;
	mov.f32 	%f2158, 0fBA031CCE;
	fma.rn.f32 	%f2144, %f2157, %f630, %f2158;
	// inline asm
	ex2.approx.ftz.f32 %f2143,%f2144;
	// inline asm
	mov.f32 	%f2159, 0f3F800000;
	sub.f32 	%f2160, %f2159, %f2143;
	mov.b32 	 %r413, %f2160;
	setp.ltu.f32	%p358, %f630, 0f407AD445;
	selp.b32	%r414, %r413, 1065353216, %p358;
	mov.b32 	 %r415, %f629;
	and.b32  	%r416, %r415, -2147483648;
	or.b32  	%r417, %r414, %r416;
	mov.b32 	 %f3198, %r417;

BB14_408:
	sub.f32 	%f2177, %f3197, %f3198;
	mul.f32 	%f634, %f2177, 0f3F000000;
	div.rn.f32 	%f635, %f562, %f604;
	abs.f32 	%f636, %f635;
	setp.lt.f32	%p359, %f636, 0f00800000;
	mul.f32 	%f2178, %f636, 0f4B800000;
	selp.f32	%f2179, 0fC3170000, 0fC2FE0000, %p359;
	selp.f32	%f2180, %f2178, %f636, %p359;
	mov.b32 	 %r418, %f2180;
	and.b32  	%r419, %r418, 8388607;
	or.b32  	%r420, %r419, 1065353216;
	mov.b32 	 %f2181, %r420;
	shr.u32 	%r421, %r418, 23;
	cvt.rn.f32.u32	%f2182, %r421;
	add.f32 	%f2183, %f2179, %f2182;
	setp.gt.f32	%p360, %f2181, 0f3FB504F3;
	mul.f32 	%f2184, %f2181, 0f3F000000;
	add.f32 	%f2185, %f2183, 0f3F800000;
	selp.f32	%f2186, %f2184, %f2181, %p360;
	selp.f32	%f2187, %f2185, %f2183, %p360;
	add.f32 	%f637, %f2186, 0fBF800000;
	add.f32 	%f2174, %f2186, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2173,%f2174;
	// inline asm
	add.f32 	%f639, %f637, %f637;
	mul.f32 	%f2188, %f2173, %f639;
	mul.f32 	%f2189, %f2188, %f2188;
	mov.f32 	%f2190, 0f3C4CAF63;
	mov.f32 	%f2191, 0f3B18F0FE;
	fma.rn.f32 	%f2192, %f2191, %f2189, %f2190;
	mov.f32 	%f2193, 0f3DAAAABD;
	fma.rn.f32 	%f2194, %f2192, %f2189, %f2193;
	mul.rn.f32 	%f2195, %f2194, %f2189;
	mul.rn.f32 	%f2196, %f2195, %f2188;
	sub.f32 	%f2197, %f637, %f2188;
	neg.f32 	%f2198, %f2188;
	add.f32 	%f2199, %f2197, %f2197;
	fma.rn.f32 	%f2200, %f2198, %f637, %f2199;
	mul.rn.f32 	%f2201, %f2173, %f2200;
	add.f32 	%f2202, %f2196, %f2188;
	sub.f32 	%f2203, %f2188, %f2202;
	add.f32 	%f2204, %f2196, %f2203;
	add.f32 	%f2205, %f2201, %f2204;
	add.f32 	%f2206, %f2202, %f2205;
	sub.f32 	%f2207, %f2202, %f2206;
	add.f32 	%f2208, %f2205, %f2207;
	mov.f32 	%f2209, 0f3F317200;
	mul.rn.f32 	%f640, %f2187, %f2209;
	mov.f32 	%f2210, 0f35BFBE8E;
	mul.rn.f32 	%f641, %f2187, %f2210;
	add.f32 	%f2211, %f640, %f2206;
	sub.f32 	%f2212, %f640, %f2211;
	add.f32 	%f2213, %f2206, %f2212;
	add.f32 	%f2214, %f2208, %f2213;
	add.f32 	%f2215, %f641, %f2214;
	add.f32 	%f2216, %f2211, %f2215;
	sub.f32 	%f2217, %f2211, %f2216;
	add.f32 	%f2218, %f2215, %f2217;
	mul.rn.f32 	%f2219, %f565, %f2216;
	neg.f32 	%f2220, %f2219;
	fma.rn.f32 	%f2221, %f565, %f2216, %f2220;
	fma.rn.f32 	%f2222, %f565, %f2218, %f2221;
	mov.f32 	%f2223, 0f00000000;
	fma.rn.f32 	%f2224, %f2223, %f2216, %f2222;
	add.rn.f32 	%f2225, %f2219, %f2224;
	neg.f32 	%f2226, %f2225;
	add.rn.f32 	%f2227, %f2219, %f2226;
	add.rn.f32 	%f2228, %f2227, %f2224;
	mov.b32 	 %r422, %f2225;
	setp.eq.s32	%p361, %r422, 1118925336;
	add.s32 	%r423, %r422, -1;
	mov.b32 	 %f2229, %r423;
	add.f32 	%f2230, %f2228, 0f37000000;
	selp.f32	%f2231, %f2229, %f2225, %p361;
	selp.f32	%f642, %f2230, %f2228, %p361;
	mul.f32 	%f2232, %f2231, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2233, %f2232;
	mov.f32 	%f2234, 0fBF317200;
	fma.rn.f32 	%f2235, %f2233, %f2234, %f2231;
	mov.f32 	%f2236, 0fB5BFBE8E;
	fma.rn.f32 	%f2237, %f2233, %f2236, %f2235;
	mul.f32 	%f2176, %f2237, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2175,%f2176;
	// inline asm
	add.f32 	%f2238, %f2233, 0f00000000;
	ex2.approx.f32 	%f2239, %f2238;
	mul.f32 	%f2240, %f2175, %f2239;
	setp.lt.f32	%p362, %f2231, 0fC2D20000;
	selp.f32	%f2241, 0f00000000, %f2240, %p362;
	setp.gt.f32	%p363, %f2231, 0f42D20000;
	selp.f32	%f3199, 0f7F800000, %f2241, %p363;
	setp.eq.f32	%p364, %f3199, 0f7F800000;
	@%p364 bra 	BB14_410;

	fma.rn.f32 	%f3199, %f3199, %f642, %f3199;

BB14_410:
	setp.lt.f32	%p365, %f635, 0f00000000;
	setp.eq.f32	%p366, %f563, 0f3F800000;
	and.pred  	%p7, %p365, %p366;
	mov.b32 	 %r424, %f3199;
	xor.b32  	%r425, %r424, -2147483648;
	mov.b32 	 %f2242, %r425;
	selp.f32	%f3200, %f2242, %f3199, %p7;
	setp.eq.f32	%p367, %f635, 0f00000000;
	@%p367 bra 	BB14_413;
	bra.uni 	BB14_411;

BB14_413:
	add.f32 	%f2245, %f635, %f635;
	selp.f32	%f3200, %f2245, 0f00000000, %p366;
	bra.uni 	BB14_414;

BB14_411:
	setp.geu.f32	%p368, %f635, 0f00000000;
	@%p368 bra 	BB14_414;

	cvt.rzi.f32.f32	%f2244, %f901;
	setp.neu.f32	%p369, %f2244, 0f40000000;
	selp.f32	%f3200, 0f7FFFFFFF, %f3200, %p369;

BB14_414:
	add.f32 	%f2246, %f636, %f564;
	mov.b32 	 %r134, %f2246;
	setp.lt.s32	%p371, %r134, 2139095040;
	@%p371 bra 	BB14_421;

	setp.gtu.f32	%p372, %f564, 0f7F800000;
	setp.gtu.f32	%p373, %f636, 0f7F800000;
	or.pred  	%p374, %p373, %p372;
	@%p374 bra 	BB14_420;
	bra.uni 	BB14_416;

BB14_420:
	add.f32 	%f3200, %f635, 0f40000000;
	bra.uni 	BB14_421;

BB14_416:
	setp.eq.f32	%p375, %f564, 0f7F800000;
	@%p375 bra 	BB14_419;
	bra.uni 	BB14_417;

BB14_419:
	setp.gt.f32	%p377, %f636, 0f3F800000;
	selp.f32	%f2247, 0f7F800000, 0f00000000, %p377;
	setp.eq.f32	%p378, %f635, 0fBF800000;
	selp.f32	%f3200, 0f3F800000, %f2247, %p378;
	bra.uni 	BB14_421;

BB14_417:
	setp.neu.f32	%p376, %f636, 0f7F800000;
	@%p376 bra 	BB14_421;

	selp.f32	%f3200, 0fFF800000, 0f7F800000, %p7;

BB14_421:
	mul.f32 	%f2254, %f3200, 0fBF000000;
	setp.eq.f32	%p379, %f635, 0f3F800000;
	selp.f32	%f2255, 0fBF000000, %f2254, %p379;
	mul.f32 	%f2256, %f2255, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2257, %f2256;
	fma.rn.f32 	%f2259, %f2257, %f2234, %f2255;
	fma.rn.f32 	%f2261, %f2257, %f2236, %f2259;
	mul.f32 	%f2249, %f2261, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2248,%f2249;
	// inline asm
	add.f32 	%f2262, %f2257, 0f00000000;
	ex2.approx.f32 	%f2263, %f2262;
	mul.f32 	%f2264, %f2248, %f2263;
	setp.lt.f32	%p380, %f2255, 0fC2D20000;
	selp.f32	%f2265, 0f00000000, %f2264, %p380;
	setp.gt.f32	%p381, %f2255, 0f42D20000;
	selp.f32	%f654, 0f7F800000, %f2265, %p381;
	div.rn.f32 	%f655, %f566, %f604;
	abs.f32 	%f656, %f655;
	setp.lt.f32	%p382, %f656, 0f00800000;
	mul.f32 	%f2266, %f656, 0f4B800000;
	selp.f32	%f2267, 0fC3170000, 0fC2FE0000, %p382;
	selp.f32	%f2268, %f2266, %f656, %p382;
	mov.b32 	 %r426, %f2268;
	and.b32  	%r427, %r426, 8388607;
	or.b32  	%r428, %r427, 1065353216;
	mov.b32 	 %f2269, %r428;
	shr.u32 	%r429, %r426, 23;
	cvt.rn.f32.u32	%f2270, %r429;
	add.f32 	%f2271, %f2267, %f2270;
	setp.gt.f32	%p383, %f2269, 0f3FB504F3;
	mul.f32 	%f2272, %f2269, 0f3F000000;
	add.f32 	%f2273, %f2271, 0f3F800000;
	selp.f32	%f2274, %f2272, %f2269, %p383;
	selp.f32	%f2275, %f2273, %f2271, %p383;
	add.f32 	%f657, %f2274, 0fBF800000;
	add.f32 	%f2251, %f2274, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2250,%f2251;
	// inline asm
	add.f32 	%f659, %f657, %f657;
	mul.f32 	%f2276, %f2250, %f659;
	mul.f32 	%f2277, %f2276, %f2276;
	fma.rn.f32 	%f2280, %f2191, %f2277, %f2190;
	fma.rn.f32 	%f2282, %f2280, %f2277, %f2193;
	mul.rn.f32 	%f2283, %f2282, %f2277;
	mul.rn.f32 	%f2284, %f2283, %f2276;
	sub.f32 	%f2285, %f657, %f2276;
	neg.f32 	%f2286, %f2276;
	add.f32 	%f2287, %f2285, %f2285;
	fma.rn.f32 	%f2288, %f2286, %f657, %f2287;
	mul.rn.f32 	%f2289, %f2250, %f2288;
	add.f32 	%f2290, %f2284, %f2276;
	sub.f32 	%f2291, %f2276, %f2290;
	add.f32 	%f2292, %f2284, %f2291;
	add.f32 	%f2293, %f2289, %f2292;
	add.f32 	%f2294, %f2290, %f2293;
	sub.f32 	%f2295, %f2290, %f2294;
	add.f32 	%f2296, %f2293, %f2295;
	mul.rn.f32 	%f660, %f2275, %f2209;
	mul.rn.f32 	%f661, %f2275, %f2210;
	add.f32 	%f2299, %f660, %f2294;
	sub.f32 	%f2300, %f660, %f2299;
	add.f32 	%f2301, %f2294, %f2300;
	add.f32 	%f2302, %f2296, %f2301;
	add.f32 	%f2303, %f661, %f2302;
	add.f32 	%f2304, %f2299, %f2303;
	sub.f32 	%f2305, %f2299, %f2304;
	add.f32 	%f2306, %f2303, %f2305;
	mul.rn.f32 	%f2307, %f565, %f2304;
	neg.f32 	%f2308, %f2307;
	fma.rn.f32 	%f2309, %f565, %f2304, %f2308;
	fma.rn.f32 	%f2310, %f565, %f2306, %f2309;
	fma.rn.f32 	%f2312, %f2223, %f2304, %f2310;
	add.rn.f32 	%f2313, %f2307, %f2312;
	neg.f32 	%f2314, %f2313;
	add.rn.f32 	%f2315, %f2307, %f2314;
	add.rn.f32 	%f2316, %f2315, %f2312;
	mov.b32 	 %r430, %f2313;
	setp.eq.s32	%p384, %r430, 1118925336;
	add.s32 	%r431, %r430, -1;
	mov.b32 	 %f2317, %r431;
	add.f32 	%f2318, %f2316, 0f37000000;
	selp.f32	%f2319, %f2317, %f2313, %p384;
	selp.f32	%f662, %f2318, %f2316, %p384;
	mul.f32 	%f2320, %f2319, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2321, %f2320;
	fma.rn.f32 	%f2322, %f2321, %f2234, %f2319;
	fma.rn.f32 	%f2323, %f2321, %f2236, %f2322;
	mul.f32 	%f2253, %f2323, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2252,%f2253;
	// inline asm
	add.f32 	%f2324, %f2321, 0f00000000;
	ex2.approx.f32 	%f2325, %f2324;
	mul.f32 	%f2326, %f2252, %f2325;
	setp.lt.f32	%p385, %f2319, 0fC2D20000;
	selp.f32	%f2327, 0f00000000, %f2326, %p385;
	setp.gt.f32	%p386, %f2319, 0f42D20000;
	selp.f32	%f3201, 0f7F800000, %f2327, %p386;
	setp.eq.f32	%p387, %f3201, 0f7F800000;
	@%p387 bra 	BB14_423;

	fma.rn.f32 	%f3201, %f3201, %f662, %f3201;

BB14_423:
	setp.lt.f32	%p388, %f655, 0f00000000;
	and.pred  	%p8, %p388, %p366;
	mov.b32 	 %r432, %f3201;
	xor.b32  	%r433, %r432, -2147483648;
	mov.b32 	 %f2328, %r433;
	selp.f32	%f3202, %f2328, %f3201, %p8;
	setp.eq.f32	%p390, %f655, 0f00000000;
	@%p390 bra 	BB14_426;
	bra.uni 	BB14_424;

BB14_426:
	add.f32 	%f2331, %f655, %f655;
	selp.f32	%f3202, %f2331, 0f00000000, %p366;
	bra.uni 	BB14_427;

BB14_424:
	setp.geu.f32	%p391, %f655, 0f00000000;
	@%p391 bra 	BB14_427;

	cvt.rzi.f32.f32	%f2330, %f901;
	setp.neu.f32	%p392, %f2330, 0f40000000;
	selp.f32	%f3202, 0f7FFFFFFF, %f3202, %p392;

BB14_427:
	add.f32 	%f2332, %f656, %f564;
	mov.b32 	 %r135, %f2332;
	setp.lt.s32	%p394, %r135, 2139095040;
	@%p394 bra 	BB14_434;

	setp.gtu.f32	%p395, %f564, 0f7F800000;
	setp.gtu.f32	%p396, %f656, 0f7F800000;
	or.pred  	%p397, %p396, %p395;
	@%p397 bra 	BB14_433;
	bra.uni 	BB14_429;

BB14_433:
	add.f32 	%f3202, %f655, 0f40000000;
	bra.uni 	BB14_434;

BB14_429:
	setp.eq.f32	%p398, %f564, 0f7F800000;
	@%p398 bra 	BB14_432;
	bra.uni 	BB14_430;

BB14_432:
	setp.gt.f32	%p400, %f656, 0f3F800000;
	selp.f32	%f2333, 0f7F800000, 0f00000000, %p400;
	setp.eq.f32	%p401, %f655, 0fBF800000;
	selp.f32	%f3202, 0f3F800000, %f2333, %p401;
	bra.uni 	BB14_434;

BB14_430:
	setp.neu.f32	%p399, %f656, 0f7F800000;
	@%p399 bra 	BB14_434;

	selp.f32	%f3202, 0fFF800000, 0f7F800000, %p8;

BB14_434:
	mul.f32 	%f2340, %f3202, 0fBF000000;
	setp.eq.f32	%p402, %f655, 0f3F800000;
	selp.f32	%f2341, 0fBF000000, %f2340, %p402;
	mul.f32 	%f2342, %f2341, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2343, %f2342;
	fma.rn.f32 	%f2345, %f2343, %f2234, %f2341;
	fma.rn.f32 	%f2347, %f2343, %f2236, %f2345;
	mul.f32 	%f2335, %f2347, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2334,%f2335;
	// inline asm
	add.f32 	%f2348, %f2343, 0f00000000;
	ex2.approx.f32 	%f2349, %f2348;
	mul.f32 	%f2350, %f2334, %f2349;
	setp.lt.f32	%p403, %f2341, 0fC2D20000;
	selp.f32	%f2351, 0f00000000, %f2350, %p403;
	setp.gt.f32	%p404, %f2341, 0f42D20000;
	selp.f32	%f2352, 0f7F800000, %f2351, %p404;
	sub.f32 	%f2353, %f654, %f2352;
	div.rn.f32 	%f674, %f556, %f604;
	mul.f32 	%f2354, %f674, %f2353;
	mul.f32 	%f2355, %f634, %f2354;
	st.local.f32 	[%rd5], %f2355;
	add.f32 	%f2356, %f619, 0f3F000000;
	sub.f32 	%f2357, %f2356, %f3162;
	div.rn.f32 	%f675, %f2357, %f606;
	abs.f32 	%f676, %f675;
	setp.lt.f32	%p405, %f676, 0f00800000;
	mul.f32 	%f2358, %f676, 0f4B800000;
	selp.f32	%f2359, 0fC3170000, 0fC2FE0000, %p405;
	selp.f32	%f2360, %f2358, %f676, %p405;
	mov.b32 	 %r434, %f2360;
	and.b32  	%r435, %r434, 8388607;
	or.b32  	%r436, %r435, 1065353216;
	mov.b32 	 %f2361, %r436;
	shr.u32 	%r437, %r434, 23;
	cvt.rn.f32.u32	%f2362, %r437;
	add.f32 	%f2363, %f2359, %f2362;
	setp.gt.f32	%p406, %f2361, 0f3FB504F3;
	mul.f32 	%f2364, %f2361, 0f3F000000;
	add.f32 	%f2365, %f2363, 0f3F800000;
	selp.f32	%f2366, %f2364, %f2361, %p406;
	selp.f32	%f2367, %f2365, %f2363, %p406;
	add.f32 	%f677, %f2366, 0fBF800000;
	add.f32 	%f2337, %f2366, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2336,%f2337;
	// inline asm
	add.f32 	%f679, %f677, %f677;
	mul.f32 	%f2368, %f2336, %f679;
	mul.f32 	%f2369, %f2368, %f2368;
	fma.rn.f32 	%f2372, %f2191, %f2369, %f2190;
	fma.rn.f32 	%f2374, %f2372, %f2369, %f2193;
	mul.rn.f32 	%f2375, %f2374, %f2369;
	mul.rn.f32 	%f2376, %f2375, %f2368;
	sub.f32 	%f2377, %f677, %f2368;
	neg.f32 	%f2378, %f2368;
	add.f32 	%f2379, %f2377, %f2377;
	fma.rn.f32 	%f2380, %f2378, %f677, %f2379;
	mul.rn.f32 	%f2381, %f2336, %f2380;
	add.f32 	%f2382, %f2376, %f2368;
	sub.f32 	%f2383, %f2368, %f2382;
	add.f32 	%f2384, %f2376, %f2383;
	add.f32 	%f2385, %f2381, %f2384;
	add.f32 	%f2386, %f2382, %f2385;
	sub.f32 	%f2387, %f2382, %f2386;
	add.f32 	%f2388, %f2385, %f2387;
	mul.rn.f32 	%f680, %f2367, %f2209;
	mul.rn.f32 	%f681, %f2367, %f2210;
	add.f32 	%f2391, %f680, %f2386;
	sub.f32 	%f2392, %f680, %f2391;
	add.f32 	%f2393, %f2386, %f2392;
	add.f32 	%f2394, %f2388, %f2393;
	add.f32 	%f2395, %f681, %f2394;
	add.f32 	%f2396, %f2391, %f2395;
	sub.f32 	%f2397, %f2391, %f2396;
	add.f32 	%f2398, %f2395, %f2397;
	mul.rn.f32 	%f2399, %f565, %f2396;
	neg.f32 	%f2400, %f2399;
	fma.rn.f32 	%f2401, %f565, %f2396, %f2400;
	fma.rn.f32 	%f2402, %f565, %f2398, %f2401;
	fma.rn.f32 	%f2404, %f2223, %f2396, %f2402;
	add.rn.f32 	%f2405, %f2399, %f2404;
	neg.f32 	%f2406, %f2405;
	add.rn.f32 	%f2407, %f2399, %f2406;
	add.rn.f32 	%f2408, %f2407, %f2404;
	mov.b32 	 %r438, %f2405;
	setp.eq.s32	%p407, %r438, 1118925336;
	add.s32 	%r439, %r438, -1;
	mov.b32 	 %f2409, %r439;
	add.f32 	%f2410, %f2408, 0f37000000;
	selp.f32	%f2411, %f2409, %f2405, %p407;
	selp.f32	%f682, %f2410, %f2408, %p407;
	mul.f32 	%f2412, %f2411, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2413, %f2412;
	fma.rn.f32 	%f2414, %f2413, %f2234, %f2411;
	fma.rn.f32 	%f2415, %f2413, %f2236, %f2414;
	mul.f32 	%f2339, %f2415, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2338,%f2339;
	// inline asm
	add.f32 	%f2416, %f2413, 0f00000000;
	ex2.approx.f32 	%f2417, %f2416;
	mul.f32 	%f2418, %f2338, %f2417;
	setp.lt.f32	%p408, %f2411, 0fC2D20000;
	selp.f32	%f2419, 0f00000000, %f2418, %p408;
	setp.gt.f32	%p409, %f2411, 0f42D20000;
	selp.f32	%f3203, 0f7F800000, %f2419, %p409;
	setp.eq.f32	%p410, %f3203, 0f7F800000;
	@%p410 bra 	BB14_436;

	fma.rn.f32 	%f3203, %f3203, %f682, %f3203;

BB14_436:
	setp.lt.f32	%p411, %f675, 0f00000000;
	and.pred  	%p9, %p411, %p366;
	mov.b32 	 %r440, %f3203;
	xor.b32  	%r441, %r440, -2147483648;
	mov.b32 	 %f2420, %r441;
	selp.f32	%f3204, %f2420, %f3203, %p9;
	setp.eq.f32	%p413, %f675, 0f00000000;
	@%p413 bra 	BB14_439;
	bra.uni 	BB14_437;

BB14_439:
	add.f32 	%f2423, %f675, %f675;
	selp.f32	%f3204, %f2423, 0f00000000, %p366;
	bra.uni 	BB14_440;

BB14_437:
	setp.geu.f32	%p414, %f675, 0f00000000;
	@%p414 bra 	BB14_440;

	cvt.rzi.f32.f32	%f2422, %f901;
	setp.neu.f32	%p415, %f2422, 0f40000000;
	selp.f32	%f3204, 0f7FFFFFFF, %f3204, %p415;

BB14_440:
	add.f32 	%f2424, %f676, %f564;
	mov.b32 	 %r136, %f2424;
	setp.lt.s32	%p417, %r136, 2139095040;
	@%p417 bra 	BB14_447;

	setp.gtu.f32	%p418, %f564, 0f7F800000;
	setp.gtu.f32	%p419, %f676, 0f7F800000;
	or.pred  	%p420, %p419, %p418;
	@%p420 bra 	BB14_446;
	bra.uni 	BB14_442;

BB14_446:
	add.f32 	%f3204, %f675, 0f40000000;
	bra.uni 	BB14_447;

BB14_442:
	setp.eq.f32	%p421, %f564, 0f7F800000;
	@%p421 bra 	BB14_445;
	bra.uni 	BB14_443;

BB14_445:
	setp.gt.f32	%p423, %f676, 0f3F800000;
	selp.f32	%f2425, 0f7F800000, 0f00000000, %p423;
	setp.eq.f32	%p424, %f675, 0fBF800000;
	selp.f32	%f3204, 0f3F800000, %f2425, %p424;
	bra.uni 	BB14_447;

BB14_443:
	setp.neu.f32	%p422, %f676, 0f7F800000;
	@%p422 bra 	BB14_447;

	selp.f32	%f3204, 0fFF800000, 0f7F800000, %p9;

BB14_447:
	mul.f32 	%f2432, %f3204, 0fBF000000;
	setp.eq.f32	%p425, %f675, 0f3F800000;
	selp.f32	%f2433, 0fBF000000, %f2432, %p425;
	mul.f32 	%f2434, %f2433, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2435, %f2434;
	fma.rn.f32 	%f2437, %f2435, %f2234, %f2433;
	fma.rn.f32 	%f2439, %f2435, %f2236, %f2437;
	mul.f32 	%f2427, %f2439, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2426,%f2427;
	// inline asm
	add.f32 	%f2440, %f2435, 0f00000000;
	ex2.approx.f32 	%f2441, %f2440;
	mul.f32 	%f2442, %f2426, %f2441;
	setp.lt.f32	%p426, %f2433, 0fC2D20000;
	selp.f32	%f2443, 0f00000000, %f2442, %p426;
	setp.gt.f32	%p427, %f2433, 0f42D20000;
	selp.f32	%f694, 0f7F800000, %f2443, %p427;
	add.f32 	%f2444, %f619, 0fBF000000;
	sub.f32 	%f2445, %f2444, %f3162;
	div.rn.f32 	%f695, %f2445, %f606;
	abs.f32 	%f696, %f695;
	setp.lt.f32	%p428, %f696, 0f00800000;
	mul.f32 	%f2446, %f696, 0f4B800000;
	selp.f32	%f2447, 0fC3170000, 0fC2FE0000, %p428;
	selp.f32	%f2448, %f2446, %f696, %p428;
	mov.b32 	 %r442, %f2448;
	and.b32  	%r443, %r442, 8388607;
	or.b32  	%r444, %r443, 1065353216;
	mov.b32 	 %f2449, %r444;
	shr.u32 	%r445, %r442, 23;
	cvt.rn.f32.u32	%f2450, %r445;
	add.f32 	%f2451, %f2447, %f2450;
	setp.gt.f32	%p429, %f2449, 0f3FB504F3;
	mul.f32 	%f2452, %f2449, 0f3F000000;
	add.f32 	%f2453, %f2451, 0f3F800000;
	selp.f32	%f2454, %f2452, %f2449, %p429;
	selp.f32	%f2455, %f2453, %f2451, %p429;
	add.f32 	%f697, %f2454, 0fBF800000;
	add.f32 	%f2429, %f2454, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2428,%f2429;
	// inline asm
	add.f32 	%f699, %f697, %f697;
	mul.f32 	%f2456, %f2428, %f699;
	mul.f32 	%f2457, %f2456, %f2456;
	fma.rn.f32 	%f2460, %f2191, %f2457, %f2190;
	fma.rn.f32 	%f2462, %f2460, %f2457, %f2193;
	mul.rn.f32 	%f2463, %f2462, %f2457;
	mul.rn.f32 	%f2464, %f2463, %f2456;
	sub.f32 	%f2465, %f697, %f2456;
	neg.f32 	%f2466, %f2456;
	add.f32 	%f2467, %f2465, %f2465;
	fma.rn.f32 	%f2468, %f2466, %f697, %f2467;
	mul.rn.f32 	%f2469, %f2428, %f2468;
	add.f32 	%f2470, %f2464, %f2456;
	sub.f32 	%f2471, %f2456, %f2470;
	add.f32 	%f2472, %f2464, %f2471;
	add.f32 	%f2473, %f2469, %f2472;
	add.f32 	%f2474, %f2470, %f2473;
	sub.f32 	%f2475, %f2470, %f2474;
	add.f32 	%f2476, %f2473, %f2475;
	mul.rn.f32 	%f700, %f2455, %f2209;
	mul.rn.f32 	%f701, %f2455, %f2210;
	add.f32 	%f2479, %f700, %f2474;
	sub.f32 	%f2480, %f700, %f2479;
	add.f32 	%f2481, %f2474, %f2480;
	add.f32 	%f2482, %f2476, %f2481;
	add.f32 	%f2483, %f701, %f2482;
	add.f32 	%f2484, %f2479, %f2483;
	sub.f32 	%f2485, %f2479, %f2484;
	add.f32 	%f2486, %f2483, %f2485;
	mul.rn.f32 	%f2487, %f565, %f2484;
	neg.f32 	%f2488, %f2487;
	fma.rn.f32 	%f2489, %f565, %f2484, %f2488;
	fma.rn.f32 	%f2490, %f565, %f2486, %f2489;
	fma.rn.f32 	%f2492, %f2223, %f2484, %f2490;
	add.rn.f32 	%f2493, %f2487, %f2492;
	neg.f32 	%f2494, %f2493;
	add.rn.f32 	%f2495, %f2487, %f2494;
	add.rn.f32 	%f2496, %f2495, %f2492;
	mov.b32 	 %r446, %f2493;
	setp.eq.s32	%p430, %r446, 1118925336;
	add.s32 	%r447, %r446, -1;
	mov.b32 	 %f2497, %r447;
	add.f32 	%f2498, %f2496, 0f37000000;
	selp.f32	%f2499, %f2497, %f2493, %p430;
	selp.f32	%f702, %f2498, %f2496, %p430;
	mul.f32 	%f2500, %f2499, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2501, %f2500;
	fma.rn.f32 	%f2502, %f2501, %f2234, %f2499;
	fma.rn.f32 	%f2503, %f2501, %f2236, %f2502;
	mul.f32 	%f2431, %f2503, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2430,%f2431;
	// inline asm
	add.f32 	%f2504, %f2501, 0f00000000;
	ex2.approx.f32 	%f2505, %f2504;
	mul.f32 	%f2506, %f2430, %f2505;
	setp.lt.f32	%p431, %f2499, 0fC2D20000;
	selp.f32	%f2507, 0f00000000, %f2506, %p431;
	setp.gt.f32	%p432, %f2499, 0f42D20000;
	selp.f32	%f3205, 0f7F800000, %f2507, %p432;
	setp.eq.f32	%p433, %f3205, 0f7F800000;
	@%p433 bra 	BB14_449;

	fma.rn.f32 	%f3205, %f3205, %f702, %f3205;

BB14_449:
	setp.lt.f32	%p434, %f695, 0f00000000;
	and.pred  	%p10, %p434, %p366;
	mov.b32 	 %r448, %f3205;
	xor.b32  	%r449, %r448, -2147483648;
	mov.b32 	 %f2508, %r449;
	selp.f32	%f3206, %f2508, %f3205, %p10;
	setp.eq.f32	%p436, %f695, 0f00000000;
	@%p436 bra 	BB14_452;
	bra.uni 	BB14_450;

BB14_452:
	add.f32 	%f2511, %f695, %f695;
	selp.f32	%f3206, %f2511, 0f00000000, %p366;
	bra.uni 	BB14_453;

BB14_450:
	setp.geu.f32	%p437, %f695, 0f00000000;
	@%p437 bra 	BB14_453;

	cvt.rzi.f32.f32	%f2510, %f901;
	setp.neu.f32	%p438, %f2510, 0f40000000;
	selp.f32	%f3206, 0f7FFFFFFF, %f3206, %p438;

BB14_453:
	add.f32 	%f2512, %f696, %f564;
	mov.b32 	 %r137, %f2512;
	setp.lt.s32	%p440, %r137, 2139095040;
	@%p440 bra 	BB14_460;

	setp.gtu.f32	%p441, %f564, 0f7F800000;
	setp.gtu.f32	%p442, %f696, 0f7F800000;
	or.pred  	%p443, %p442, %p441;
	@%p443 bra 	BB14_459;
	bra.uni 	BB14_455;

BB14_459:
	add.f32 	%f3206, %f695, 0f40000000;
	bra.uni 	BB14_460;

BB14_455:
	setp.eq.f32	%p444, %f564, 0f7F800000;
	@%p444 bra 	BB14_458;
	bra.uni 	BB14_456;

BB14_458:
	setp.gt.f32	%p446, %f696, 0f3F800000;
	selp.f32	%f2513, 0f7F800000, 0f00000000, %p446;
	setp.eq.f32	%p447, %f695, 0fBF800000;
	selp.f32	%f3206, 0f3F800000, %f2513, %p447;
	bra.uni 	BB14_460;

BB14_456:
	setp.neu.f32	%p445, %f696, 0f7F800000;
	@%p445 bra 	BB14_460;

	selp.f32	%f3206, 0fFF800000, 0f7F800000, %p10;

BB14_460:
	mul.f32 	%f2520, %f3206, 0fBF000000;
	setp.eq.f32	%p448, %f695, 0f3F800000;
	selp.f32	%f2521, 0fBF000000, %f2520, %p448;
	mul.f32 	%f2522, %f2521, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2523, %f2522;
	fma.rn.f32 	%f2525, %f2523, %f2234, %f2521;
	fma.rn.f32 	%f2527, %f2523, %f2236, %f2525;
	mul.f32 	%f2515, %f2527, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2514,%f2515;
	// inline asm
	add.f32 	%f2528, %f2523, 0f00000000;
	ex2.approx.f32 	%f2529, %f2528;
	mul.f32 	%f2530, %f2514, %f2529;
	setp.lt.f32	%p449, %f2521, 0fC2D20000;
	selp.f32	%f2531, 0f00000000, %f2530, %p449;
	setp.gt.f32	%p450, %f2521, 0f42D20000;
	selp.f32	%f2532, 0f7F800000, %f2531, %p450;
	sub.f32 	%f2533, %f694, %f2532;
	div.rn.f32 	%f714, %f556, %f606;
	mul.f32 	%f2534, %f714, %f2533;
	mul.f32 	%f2535, %f618, %f2534;
	st.local.f32 	[%rd5+4], %f2535;
	// inline asm
	rcp.approx.ftz.f32 %f2516,%f2174;
	// inline asm
	mul.f32 	%f2536, %f2516, %f639;
	mul.f32 	%f2537, %f2536, %f2536;
	fma.rn.f32 	%f2540, %f2191, %f2537, %f2190;
	fma.rn.f32 	%f2542, %f2540, %f2537, %f2193;
	mul.rn.f32 	%f2543, %f2542, %f2537;
	mul.rn.f32 	%f2544, %f2543, %f2536;
	sub.f32 	%f2545, %f637, %f2536;
	neg.f32 	%f2546, %f2536;
	add.f32 	%f2547, %f2545, %f2545;
	fma.rn.f32 	%f2548, %f2546, %f637, %f2547;
	mul.rn.f32 	%f2549, %f2516, %f2548;
	add.f32 	%f2550, %f2544, %f2536;
	sub.f32 	%f2551, %f2536, %f2550;
	add.f32 	%f2552, %f2544, %f2551;
	add.f32 	%f2553, %f2549, %f2552;
	add.f32 	%f2554, %f2550, %f2553;
	sub.f32 	%f2555, %f2550, %f2554;
	add.f32 	%f2556, %f2553, %f2555;
	add.f32 	%f2557, %f640, %f2554;
	sub.f32 	%f2558, %f640, %f2557;
	add.f32 	%f2559, %f2554, %f2558;
	add.f32 	%f2560, %f2556, %f2559;
	add.f32 	%f2561, %f641, %f2560;
	add.f32 	%f2562, %f2557, %f2561;
	sub.f32 	%f2563, %f2557, %f2562;
	add.f32 	%f2564, %f2561, %f2563;
	mul.rn.f32 	%f2565, %f565, %f2562;
	neg.f32 	%f2566, %f2565;
	fma.rn.f32 	%f2567, %f565, %f2562, %f2566;
	fma.rn.f32 	%f2568, %f565, %f2564, %f2567;
	fma.rn.f32 	%f2570, %f2223, %f2562, %f2568;
	add.rn.f32 	%f2571, %f2565, %f2570;
	neg.f32 	%f2572, %f2571;
	add.rn.f32 	%f2573, %f2565, %f2572;
	add.rn.f32 	%f2574, %f2573, %f2570;
	mov.b32 	 %r450, %f2571;
	setp.eq.s32	%p451, %r450, 1118925336;
	add.s32 	%r451, %r450, -1;
	mov.b32 	 %f2575, %r451;
	add.f32 	%f2576, %f2574, 0f37000000;
	selp.f32	%f2577, %f2575, %f2571, %p451;
	selp.f32	%f715, %f2576, %f2574, %p451;
	mul.f32 	%f2578, %f2577, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2579, %f2578;
	fma.rn.f32 	%f2580, %f2579, %f2234, %f2577;
	fma.rn.f32 	%f2581, %f2579, %f2236, %f2580;
	mul.f32 	%f2519, %f2581, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2518,%f2519;
	// inline asm
	add.f32 	%f2582, %f2579, 0f00000000;
	ex2.approx.f32 	%f2583, %f2582;
	mul.f32 	%f2584, %f2518, %f2583;
	setp.lt.f32	%p452, %f2577, 0fC2D20000;
	selp.f32	%f2585, 0f00000000, %f2584, %p452;
	setp.gt.f32	%p453, %f2577, 0f42D20000;
	selp.f32	%f3207, 0f7F800000, %f2585, %p453;
	setp.eq.f32	%p454, %f3207, 0f7F800000;
	@%p454 bra 	BB14_462;

	fma.rn.f32 	%f3207, %f3207, %f715, %f3207;

BB14_462:
	mov.b32 	 %r452, %f3207;
	xor.b32  	%r453, %r452, -2147483648;
	mov.b32 	 %f2586, %r453;
	selp.f32	%f3208, %f2586, %f3207, %p7;
	@%p367 bra 	BB14_465;
	bra.uni 	BB14_463;

BB14_465:
	add.f32 	%f2589, %f635, %f635;
	selp.f32	%f3208, %f2589, 0f00000000, %p366;
	bra.uni 	BB14_466;

BB14_463:
	setp.geu.f32	%p456, %f635, 0f00000000;
	@%p456 bra 	BB14_466;

	cvt.rzi.f32.f32	%f2588, %f901;
	setp.neu.f32	%p457, %f2588, 0f40000000;
	selp.f32	%f3208, 0f7FFFFFFF, %f3208, %p457;

BB14_466:
	@%p371 bra 	BB14_473;

	setp.gtu.f32	%p460, %f564, 0f7F800000;
	setp.gtu.f32	%p461, %f636, 0f7F800000;
	or.pred  	%p462, %p461, %p460;
	@%p462 bra 	BB14_472;
	bra.uni 	BB14_468;

BB14_472:
	add.f32 	%f3208, %f635, 0f40000000;
	bra.uni 	BB14_473;

BB14_468:
	setp.eq.f32	%p463, %f564, 0f7F800000;
	@%p463 bra 	BB14_471;
	bra.uni 	BB14_469;

BB14_471:
	setp.gt.f32	%p465, %f636, 0f3F800000;
	selp.f32	%f2590, 0f7F800000, 0f00000000, %p465;
	setp.eq.f32	%p466, %f635, 0fBF800000;
	selp.f32	%f3208, 0f3F800000, %f2590, %p466;
	bra.uni 	BB14_473;

BB14_469:
	setp.neu.f32	%p464, %f636, 0f7F800000;
	@%p464 bra 	BB14_473;

	selp.f32	%f3208, 0fFF800000, 0f7F800000, %p7;

BB14_473:
	mul.f32 	%f2597, %f3208, 0fBF000000;
	selp.f32	%f2598, 0fBF000000, %f2597, %p379;
	mul.f32 	%f2599, %f2598, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2600, %f2599;
	fma.rn.f32 	%f2602, %f2600, %f2234, %f2598;
	fma.rn.f32 	%f2604, %f2600, %f2236, %f2602;
	mul.f32 	%f2592, %f2604, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2591,%f2592;
	// inline asm
	add.f32 	%f2605, %f2600, 0f00000000;
	ex2.approx.f32 	%f2606, %f2605;
	mul.f32 	%f2607, %f2591, %f2606;
	setp.lt.f32	%p468, %f2598, 0fC2D20000;
	selp.f32	%f2608, 0f00000000, %f2607, %p468;
	setp.gt.f32	%p469, %f2598, 0f42D20000;
	selp.f32	%f727, 0f7F800000, %f2608, %p469;
	// inline asm
	rcp.approx.ftz.f32 %f2593,%f2251;
	// inline asm
	mul.f32 	%f2609, %f2593, %f659;
	mul.f32 	%f2610, %f2609, %f2609;
	fma.rn.f32 	%f2613, %f2191, %f2610, %f2190;
	fma.rn.f32 	%f2615, %f2613, %f2610, %f2193;
	mul.rn.f32 	%f2616, %f2615, %f2610;
	mul.rn.f32 	%f2617, %f2616, %f2609;
	sub.f32 	%f2618, %f657, %f2609;
	neg.f32 	%f2619, %f2609;
	add.f32 	%f2620, %f2618, %f2618;
	fma.rn.f32 	%f2621, %f2619, %f657, %f2620;
	mul.rn.f32 	%f2622, %f2593, %f2621;
	add.f32 	%f2623, %f2617, %f2609;
	sub.f32 	%f2624, %f2609, %f2623;
	add.f32 	%f2625, %f2617, %f2624;
	add.f32 	%f2626, %f2622, %f2625;
	add.f32 	%f2627, %f2623, %f2626;
	sub.f32 	%f2628, %f2623, %f2627;
	add.f32 	%f2629, %f2626, %f2628;
	add.f32 	%f2630, %f660, %f2627;
	sub.f32 	%f2631, %f660, %f2630;
	add.f32 	%f2632, %f2627, %f2631;
	add.f32 	%f2633, %f2629, %f2632;
	add.f32 	%f2634, %f661, %f2633;
	add.f32 	%f2635, %f2630, %f2634;
	sub.f32 	%f2636, %f2630, %f2635;
	add.f32 	%f2637, %f2634, %f2636;
	mul.rn.f32 	%f2638, %f565, %f2635;
	neg.f32 	%f2639, %f2638;
	fma.rn.f32 	%f2640, %f565, %f2635, %f2639;
	fma.rn.f32 	%f2641, %f565, %f2637, %f2640;
	fma.rn.f32 	%f2643, %f2223, %f2635, %f2641;
	add.rn.f32 	%f2644, %f2638, %f2643;
	neg.f32 	%f2645, %f2644;
	add.rn.f32 	%f2646, %f2638, %f2645;
	add.rn.f32 	%f2647, %f2646, %f2643;
	mov.b32 	 %r454, %f2644;
	setp.eq.s32	%p470, %r454, 1118925336;
	add.s32 	%r455, %r454, -1;
	mov.b32 	 %f2648, %r455;
	add.f32 	%f2649, %f2647, 0f37000000;
	selp.f32	%f2650, %f2648, %f2644, %p470;
	selp.f32	%f728, %f2649, %f2647, %p470;
	mul.f32 	%f2651, %f2650, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2652, %f2651;
	fma.rn.f32 	%f2653, %f2652, %f2234, %f2650;
	fma.rn.f32 	%f2654, %f2652, %f2236, %f2653;
	mul.f32 	%f2596, %f2654, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2595,%f2596;
	// inline asm
	add.f32 	%f2655, %f2652, 0f00000000;
	ex2.approx.f32 	%f2656, %f2655;
	mul.f32 	%f2657, %f2595, %f2656;
	setp.lt.f32	%p471, %f2650, 0fC2D20000;
	selp.f32	%f2658, 0f00000000, %f2657, %p471;
	setp.gt.f32	%p472, %f2650, 0f42D20000;
	selp.f32	%f3209, 0f7F800000, %f2658, %p472;
	setp.eq.f32	%p473, %f3209, 0f7F800000;
	@%p473 bra 	BB14_475;

	fma.rn.f32 	%f3209, %f3209, %f728, %f3209;

BB14_475:
	mov.b32 	 %r456, %f3209;
	xor.b32  	%r457, %r456, -2147483648;
	mov.b32 	 %f2659, %r457;
	selp.f32	%f3210, %f2659, %f3209, %p8;
	@%p390 bra 	BB14_478;
	bra.uni 	BB14_476;

BB14_478:
	add.f32 	%f2662, %f655, %f655;
	selp.f32	%f3210, %f2662, 0f00000000, %p366;
	bra.uni 	BB14_479;

BB14_476:
	setp.geu.f32	%p475, %f655, 0f00000000;
	@%p475 bra 	BB14_479;

	cvt.rzi.f32.f32	%f2661, %f901;
	setp.neu.f32	%p476, %f2661, 0f40000000;
	selp.f32	%f3210, 0f7FFFFFFF, %f3210, %p476;

BB14_479:
	@%p394 bra 	BB14_486;

	setp.gtu.f32	%p479, %f564, 0f7F800000;
	setp.gtu.f32	%p480, %f656, 0f7F800000;
	or.pred  	%p481, %p480, %p479;
	@%p481 bra 	BB14_485;
	bra.uni 	BB14_481;

BB14_485:
	add.f32 	%f3210, %f655, 0f40000000;
	bra.uni 	BB14_486;

BB14_481:
	setp.eq.f32	%p482, %f564, 0f7F800000;
	@%p482 bra 	BB14_484;
	bra.uni 	BB14_482;

BB14_484:
	setp.gt.f32	%p484, %f656, 0f3F800000;
	selp.f32	%f2663, 0f7F800000, 0f00000000, %p484;
	setp.eq.f32	%p485, %f655, 0fBF800000;
	selp.f32	%f3210, 0f3F800000, %f2663, %p485;
	bra.uni 	BB14_486;

BB14_482:
	setp.neu.f32	%p483, %f656, 0f7F800000;
	@%p483 bra 	BB14_486;

	selp.f32	%f3210, 0fFF800000, 0f7F800000, %p8;

BB14_486:
	mul.f32 	%f2670, %f3210, 0fBF000000;
	selp.f32	%f2671, 0fBF000000, %f2670, %p402;
	mul.f32 	%f2672, %f2671, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2673, %f2672;
	fma.rn.f32 	%f2675, %f2673, %f2234, %f2671;
	fma.rn.f32 	%f2677, %f2673, %f2236, %f2675;
	mul.f32 	%f2665, %f2677, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2664,%f2665;
	// inline asm
	add.f32 	%f2678, %f2673, 0f00000000;
	ex2.approx.f32 	%f2679, %f2678;
	mul.f32 	%f2680, %f2664, %f2679;
	setp.lt.f32	%p487, %f2671, 0fC2D20000;
	selp.f32	%f2681, 0f00000000, %f2680, %p487;
	setp.gt.f32	%p488, %f2671, 0f42D20000;
	selp.f32	%f2682, 0f7F800000, %f2681, %p488;
	mul.f32 	%f2683, %f561, %f2682;
	mul.f32 	%f2684, %f560, %f727;
	sub.f32 	%f2685, %f2684, %f2683;
	div.rn.f32 	%f2686, %f674, %f604;
	mul.f32 	%f2687, %f2686, %f2685;
	mul.f32 	%f740, %f634, %f2687;
	// inline asm
	rcp.approx.ftz.f32 %f2666,%f2337;
	// inline asm
	mul.f32 	%f2688, %f2666, %f679;
	mul.f32 	%f2689, %f2688, %f2688;
	fma.rn.f32 	%f2692, %f2191, %f2689, %f2190;
	fma.rn.f32 	%f2694, %f2692, %f2689, %f2193;
	mul.rn.f32 	%f2695, %f2694, %f2689;
	mul.rn.f32 	%f2696, %f2695, %f2688;
	sub.f32 	%f2697, %f677, %f2688;
	neg.f32 	%f2698, %f2688;
	add.f32 	%f2699, %f2697, %f2697;
	fma.rn.f32 	%f2700, %f2698, %f677, %f2699;
	mul.rn.f32 	%f2701, %f2666, %f2700;
	add.f32 	%f2702, %f2696, %f2688;
	sub.f32 	%f2703, %f2688, %f2702;
	add.f32 	%f2704, %f2696, %f2703;
	add.f32 	%f2705, %f2701, %f2704;
	add.f32 	%f2706, %f2702, %f2705;
	sub.f32 	%f2707, %f2702, %f2706;
	add.f32 	%f2708, %f2705, %f2707;
	add.f32 	%f2709, %f680, %f2706;
	sub.f32 	%f2710, %f680, %f2709;
	add.f32 	%f2711, %f2706, %f2710;
	add.f32 	%f2712, %f2708, %f2711;
	add.f32 	%f2713, %f681, %f2712;
	add.f32 	%f2714, %f2709, %f2713;
	sub.f32 	%f2715, %f2709, %f2714;
	add.f32 	%f2716, %f2713, %f2715;
	mul.rn.f32 	%f2717, %f565, %f2714;
	neg.f32 	%f2718, %f2717;
	fma.rn.f32 	%f2719, %f565, %f2714, %f2718;
	fma.rn.f32 	%f2720, %f565, %f2716, %f2719;
	fma.rn.f32 	%f2722, %f2223, %f2714, %f2720;
	add.rn.f32 	%f2723, %f2717, %f2722;
	neg.f32 	%f2724, %f2723;
	add.rn.f32 	%f2725, %f2717, %f2724;
	add.rn.f32 	%f2726, %f2725, %f2722;
	mov.b32 	 %r458, %f2723;
	setp.eq.s32	%p489, %r458, 1118925336;
	add.s32 	%r459, %r458, -1;
	mov.b32 	 %f2727, %r459;
	add.f32 	%f2728, %f2726, 0f37000000;
	selp.f32	%f2729, %f2727, %f2723, %p489;
	selp.f32	%f741, %f2728, %f2726, %p489;
	mul.f32 	%f2730, %f2729, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2731, %f2730;
	fma.rn.f32 	%f2732, %f2731, %f2234, %f2729;
	fma.rn.f32 	%f2733, %f2731, %f2236, %f2732;
	mul.f32 	%f2669, %f2733, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2668,%f2669;
	// inline asm
	add.f32 	%f2734, %f2731, 0f00000000;
	ex2.approx.f32 	%f2735, %f2734;
	mul.f32 	%f2736, %f2668, %f2735;
	setp.lt.f32	%p490, %f2729, 0fC2D20000;
	selp.f32	%f2737, 0f00000000, %f2736, %p490;
	setp.gt.f32	%p491, %f2729, 0f42D20000;
	selp.f32	%f3211, 0f7F800000, %f2737, %p491;
	setp.eq.f32	%p492, %f3211, 0f7F800000;
	@%p492 bra 	BB14_488;

	fma.rn.f32 	%f3211, %f3211, %f741, %f3211;

BB14_488:
	mov.b32 	 %r460, %f3211;
	xor.b32  	%r461, %r460, -2147483648;
	mov.b32 	 %f2738, %r461;
	selp.f32	%f3212, %f2738, %f3211, %p9;
	@%p413 bra 	BB14_491;
	bra.uni 	BB14_489;

BB14_491:
	add.f32 	%f2741, %f675, %f675;
	selp.f32	%f3212, %f2741, 0f00000000, %p366;
	bra.uni 	BB14_492;

BB14_489:
	setp.geu.f32	%p494, %f675, 0f00000000;
	@%p494 bra 	BB14_492;

	cvt.rzi.f32.f32	%f2740, %f901;
	setp.neu.f32	%p495, %f2740, 0f40000000;
	selp.f32	%f3212, 0f7FFFFFFF, %f3212, %p495;

BB14_492:
	@%p417 bra 	BB14_499;

	setp.gtu.f32	%p498, %f564, 0f7F800000;
	setp.gtu.f32	%p499, %f676, 0f7F800000;
	or.pred  	%p500, %p499, %p498;
	@%p500 bra 	BB14_498;
	bra.uni 	BB14_494;

BB14_498:
	add.f32 	%f3212, %f675, 0f40000000;
	bra.uni 	BB14_499;

BB14_494:
	setp.eq.f32	%p501, %f564, 0f7F800000;
	@%p501 bra 	BB14_497;
	bra.uni 	BB14_495;

BB14_497:
	setp.gt.f32	%p503, %f676, 0f3F800000;
	selp.f32	%f2742, 0f7F800000, 0f00000000, %p503;
	setp.eq.f32	%p504, %f675, 0fBF800000;
	selp.f32	%f3212, 0f3F800000, %f2742, %p504;
	bra.uni 	BB14_499;

BB14_495:
	setp.neu.f32	%p502, %f676, 0f7F800000;
	@%p502 bra 	BB14_499;

	selp.f32	%f3212, 0fFF800000, 0f7F800000, %p9;

BB14_499:
	mul.f32 	%f2749, %f3212, 0fBF000000;
	selp.f32	%f2750, 0fBF000000, %f2749, %p425;
	mul.f32 	%f2751, %f2750, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2752, %f2751;
	fma.rn.f32 	%f2754, %f2752, %f2234, %f2750;
	fma.rn.f32 	%f2756, %f2752, %f2236, %f2754;
	mul.f32 	%f2744, %f2756, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2743,%f2744;
	// inline asm
	add.f32 	%f2757, %f2752, 0f00000000;
	ex2.approx.f32 	%f2758, %f2757;
	mul.f32 	%f2759, %f2743, %f2758;
	setp.lt.f32	%p506, %f2750, 0fC2D20000;
	selp.f32	%f2760, 0f00000000, %f2759, %p506;
	setp.gt.f32	%p507, %f2750, 0f42D20000;
	selp.f32	%f753, 0f7F800000, %f2760, %p507;
	// inline asm
	rcp.approx.ftz.f32 %f2745,%f2429;
	// inline asm
	mul.f32 	%f2761, %f2745, %f699;
	mul.f32 	%f2762, %f2761, %f2761;
	fma.rn.f32 	%f2765, %f2191, %f2762, %f2190;
	fma.rn.f32 	%f2767, %f2765, %f2762, %f2193;
	mul.rn.f32 	%f2768, %f2767, %f2762;
	mul.rn.f32 	%f2769, %f2768, %f2761;
	sub.f32 	%f2770, %f697, %f2761;
	neg.f32 	%f2771, %f2761;
	add.f32 	%f2772, %f2770, %f2770;
	fma.rn.f32 	%f2773, %f2771, %f697, %f2772;
	mul.rn.f32 	%f2774, %f2745, %f2773;
	add.f32 	%f2775, %f2769, %f2761;
	sub.f32 	%f2776, %f2761, %f2775;
	add.f32 	%f2777, %f2769, %f2776;
	add.f32 	%f2778, %f2774, %f2777;
	add.f32 	%f2779, %f2775, %f2778;
	sub.f32 	%f2780, %f2775, %f2779;
	add.f32 	%f2781, %f2778, %f2780;
	add.f32 	%f2782, %f700, %f2779;
	sub.f32 	%f2783, %f700, %f2782;
	add.f32 	%f2784, %f2779, %f2783;
	add.f32 	%f2785, %f2781, %f2784;
	add.f32 	%f2786, %f701, %f2785;
	add.f32 	%f2787, %f2782, %f2786;
	sub.f32 	%f2788, %f2782, %f2787;
	add.f32 	%f2789, %f2786, %f2788;
	mul.rn.f32 	%f2790, %f565, %f2787;
	neg.f32 	%f2791, %f2790;
	fma.rn.f32 	%f2792, %f565, %f2787, %f2791;
	fma.rn.f32 	%f2793, %f565, %f2789, %f2792;
	fma.rn.f32 	%f2795, %f2223, %f2787, %f2793;
	add.rn.f32 	%f2796, %f2790, %f2795;
	neg.f32 	%f2797, %f2796;
	add.rn.f32 	%f2798, %f2790, %f2797;
	add.rn.f32 	%f2799, %f2798, %f2795;
	mov.b32 	 %r462, %f2796;
	setp.eq.s32	%p508, %r462, 1118925336;
	add.s32 	%r463, %r462, -1;
	mov.b32 	 %f2800, %r463;
	add.f32 	%f2801, %f2799, 0f37000000;
	selp.f32	%f2802, %f2800, %f2796, %p508;
	selp.f32	%f754, %f2801, %f2799, %p508;
	mul.f32 	%f2803, %f2802, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2804, %f2803;
	fma.rn.f32 	%f2805, %f2804, %f2234, %f2802;
	fma.rn.f32 	%f2806, %f2804, %f2236, %f2805;
	mul.f32 	%f2748, %f2806, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2747,%f2748;
	// inline asm
	add.f32 	%f2807, %f2804, 0f00000000;
	ex2.approx.f32 	%f2808, %f2807;
	mul.f32 	%f2809, %f2747, %f2808;
	setp.lt.f32	%p509, %f2802, 0fC2D20000;
	selp.f32	%f2810, 0f00000000, %f2809, %p509;
	setp.gt.f32	%p510, %f2802, 0f42D20000;
	selp.f32	%f3213, 0f7F800000, %f2810, %p510;
	setp.eq.f32	%p511, %f3213, 0f7F800000;
	@%p511 bra 	BB14_501;

	fma.rn.f32 	%f3213, %f3213, %f754, %f3213;

BB14_501:
	mov.b32 	 %r464, %f3213;
	xor.b32  	%r465, %r464, -2147483648;
	mov.b32 	 %f2811, %r465;
	selp.f32	%f3214, %f2811, %f3213, %p10;
	@%p436 bra 	BB14_504;
	bra.uni 	BB14_502;

BB14_504:
	add.f32 	%f2814, %f695, %f695;
	selp.f32	%f3214, %f2814, 0f00000000, %p366;
	bra.uni 	BB14_505;

BB14_502:
	setp.geu.f32	%p513, %f695, 0f00000000;
	@%p513 bra 	BB14_505;

	cvt.rzi.f32.f32	%f2813, %f901;
	setp.neu.f32	%p514, %f2813, 0f40000000;
	selp.f32	%f3214, 0f7FFFFFFF, %f3214, %p514;

BB14_505:
	@%p440 bra 	BB14_512;

	setp.gtu.f32	%p517, %f564, 0f7F800000;
	setp.gtu.f32	%p518, %f696, 0f7F800000;
	or.pred  	%p519, %p518, %p517;
	@%p519 bra 	BB14_511;
	bra.uni 	BB14_507;

BB14_511:
	add.f32 	%f3214, %f695, 0f40000000;
	bra.uni 	BB14_512;

BB14_507:
	setp.eq.f32	%p520, %f564, 0f7F800000;
	@%p520 bra 	BB14_510;
	bra.uni 	BB14_508;

BB14_510:
	setp.gt.f32	%p522, %f696, 0f3F800000;
	selp.f32	%f2815, 0f7F800000, 0f00000000, %p522;
	setp.eq.f32	%p523, %f695, 0fBF800000;
	selp.f32	%f3214, 0f3F800000, %f2815, %p523;
	bra.uni 	BB14_512;

BB14_508:
	setp.neu.f32	%p521, %f696, 0f7F800000;
	@%p521 bra 	BB14_512;

	selp.f32	%f3214, 0fFF800000, 0f7F800000, %p10;

BB14_512:
	mul.f32 	%f2819, %f3214, 0fBF000000;
	selp.f32	%f2820, 0fBF000000, %f2819, %p448;
	mul.f32 	%f2821, %f2820, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2822, %f2821;
	fma.rn.f32 	%f2824, %f2822, %f2234, %f2820;
	fma.rn.f32 	%f2826, %f2822, %f2236, %f2824;
	mul.f32 	%f2817, %f2826, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2816,%f2817;
	// inline asm
	add.f32 	%f2827, %f2822, 0f00000000;
	ex2.approx.f32 	%f2828, %f2827;
	mul.f32 	%f2829, %f2816, %f2828;
	setp.lt.f32	%p525, %f2820, 0fC2D20000;
	selp.f32	%f2830, 0f00000000, %f2829, %p525;
	setp.gt.f32	%p526, %f2820, 0f42D20000;
	selp.f32	%f2831, 0f7F800000, %f2830, %p526;
	mul.f32 	%f2832, %f628, %f2831;
	mul.f32 	%f2833, %f621, %f753;
	sub.f32 	%f2834, %f2833, %f2832;
	div.rn.f32 	%f2835, %f714, %f606;
	mul.f32 	%f2836, %f2835, %f2834;
	mul.f32 	%f766, %f618, %f2836;
	div.rn.f32 	%f767, %f545, %f603;
	div.rn.f32 	%f768, %f546, %f605;
	mov.f32 	%f3215, 0f3F800000;
	mov.u32 	%r586, 2;
	mov.f32 	%f3219, %f552;
	bra.uni 	BB14_513;

BB14_516:
	mul.rn.f32 	%f773, %f770, %f770;
	mov.f32 	%f3219, %f773;

BB14_513:
	mov.f32 	%f770, %f3219;
	and.b32  	%r467, %r586, 1;
	setp.eq.b32	%p527, %r467, 1;
	@!%p527 bra 	BB14_515;
	bra.uni 	BB14_514;

BB14_514:
	mul.rn.f32 	%f3215, %f3215, %f770;

BB14_515:
	shr.u32 	%r586, %r586, 1;
	setp.eq.s32	%p528, %r586, 0;
	@%p528 bra 	BB14_517;
	bra.uni 	BB14_516;

BB14_517:
	mul.f32 	%f2838, %f547, %f3215;
	div.rn.f32 	%f2839, %f2838, %f548;
	add.f32 	%f774, %f557, %f2839;
	mov.f32 	%f3216, 0f3F800000;
	mov.u32 	%r587, 3;
	mov.f32 	%f3218, %f552;
	bra.uni 	BB14_518;

BB14_521:
	mul.rn.f32 	%f3218, %f3218, %f3218;

BB14_518:
	and.b32  	%r469, %r587, 1;
	setp.eq.b32	%p529, %r469, 1;
	@!%p529 bra 	BB14_520;
	bra.uni 	BB14_519;

BB14_519:
	mul.rn.f32 	%f3216, %f3216, %f3218;

BB14_520:
	shr.u32 	%r587, %r587, 1;
	setp.eq.s32	%p530, %r587, 0;
	@%p530 bra 	BB14_522;
	bra.uni 	BB14_521;

BB14_522:
	mul.f32 	%f780, %f549, %f3216;
	mov.f32 	%f3220, 0f3F800000;
	mov.u32 	%r588, 4;
	mov.f32 	%f3234, %f841;
	bra.uni 	BB14_523;

BB14_526:
	mul.rn.f32 	%f3234, %f3234, %f3234;

BB14_523:
	and.b32  	%r471, %r588, 1;
	setp.eq.b32	%p531, %r471, 1;
	@!%p531 bra 	BB14_525;
	bra.uni 	BB14_524;

BB14_524:
	mul.rn.f32 	%f3220, %f3220, %f3234;

BB14_525:
	shr.u32 	%r588, %r588, 1;
	setp.eq.s32	%p532, %r588, 0;
	@%p532 bra 	BB14_527;
	bra.uni 	BB14_526;

BB14_527:
	div.rn.f32 	%f2842, %f780, %f3220;
	add.f32 	%f2843, %f774, %f2842;
	mul.f32 	%f786, %f767, %f2843;
	mov.f32 	%f3221, 0f3F800000;
	mov.u32 	%r589, 2;
	mov.f32 	%f3225, %f554;
	bra.uni 	BB14_528;

BB14_531:
	mul.rn.f32 	%f791, %f788, %f788;
	mov.f32 	%f3225, %f791;

BB14_528:
	mov.f32 	%f788, %f3225;
	and.b32  	%r473, %r589, 1;
	setp.eq.b32	%p533, %r473, 1;
	@!%p533 bra 	BB14_530;
	bra.uni 	BB14_529;

BB14_529:
	mul.rn.f32 	%f3221, %f3221, %f788;

BB14_530:
	shr.u32 	%r589, %r589, 1;
	setp.eq.s32	%p534, %r589, 0;
	@%p534 bra 	BB14_532;
	bra.uni 	BB14_531;

BB14_532:
	mul.f32 	%f2845, %f550, %f3221;
	div.rn.f32 	%f2846, %f2845, %f548;
	add.f32 	%f792, %f558, %f2846;
	mov.f32 	%f3222, 0f3F800000;
	mov.u32 	%r590, 3;
	mov.f32 	%f3224, %f554;
	bra.uni 	BB14_533;

BB14_536:
	mul.rn.f32 	%f3224, %f3224, %f3224;

BB14_533:
	and.b32  	%r475, %r590, 1;
	setp.eq.b32	%p535, %r475, 1;
	@!%p535 bra 	BB14_535;
	bra.uni 	BB14_534;

BB14_534:
	mul.rn.f32 	%f3222, %f3222, %f3224;

BB14_535:
	shr.u32 	%r590, %r590, 1;
	setp.eq.s32	%p536, %r590, 0;
	@%p536 bra 	BB14_537;
	bra.uni 	BB14_536;

BB14_537:
	mul.f32 	%f798, %f551, %f3222;
	mov.f32 	%f3226, 0f3F800000;
	mov.u32 	%r591, 4;
	mov.f32 	%f3233, %f841;
	bra.uni 	BB14_538;

BB14_541:
	mul.rn.f32 	%f3233, %f3233, %f3233;

BB14_538:
	and.b32  	%r477, %r591, 1;
	setp.eq.b32	%p537, %r477, 1;
	@!%p537 bra 	BB14_540;
	bra.uni 	BB14_539;

BB14_539:
	mul.rn.f32 	%f3226, %f3226, %f3233;

BB14_540:
	shr.u32 	%r591, %r591, 1;
	setp.eq.s32	%p538, %r591, 0;
	@%p538 bra 	BB14_542;
	bra.uni 	BB14_541;

BB14_542:
	div.rn.f32 	%f2848, %f798, %f3226;
	add.f32 	%f2849, %f792, %f2848;
	mul.f32 	%f2850, %f768, %f2849;
	mul.f32 	%f2851, %f766, %f2850;
	fma.rn.f32 	%f2852, %f740, %f786, %f2851;
	st.local.f32 	[%rd5+16], %f2852;
	mul.f32 	%f2853, %f618, %f3163;
	fma.rn.f32 	%f804, %f634, %f2853, %f3170;
	mad.lo.s32 	%r479, %r121, %r183, %r120;
	mul.wide.s32 	%rd99, %r479, 4;
	add.s64 	%rd100, %rd2, %rd99;
	mul.f32 	%f2854, %f618, %f634;
	st.local.f32 	[%rd5+8], %f2854;
	mov.u32 	%r480, 1065353216;
	st.local.u32 	[%rd5+12], %r480;
	ld.local.f32 	%f805, [%rd100];
	mov.u32 	%r594, 0;

BB14_543:
	mov.u32 	%r592, %r594;
	mov.u32 	%r150, %r592;
	setp.gt.s32	%p539, %r150, 4;
	@%p539 bra 	BB14_546;

	mul.wide.s32 	%rd101, %r150, 4;
	add.s64 	%rd102, %rd5, %rd101;
	ld.local.f32 	%f806, [%rd102];
	mul.lo.s32 	%r151, %r150, 5;
	mov.f32 	%f3240, %f806;
	mov.u32 	%r593, %r150;
	bra.uni 	BB14_545;

BB14_588:
	mul.wide.s32 	%rd156, %r153, 4;
	add.s64 	%rd157, %rd5, %rd156;
	ld.local.f32 	%f832, [%rd157];
	mov.f32 	%f3240, %f832;
	mov.u32 	%r593, %r153;

BB14_545:
	mov.u32 	%r152, %r593;
	mov.f32 	%f807, %f3240;
	mul.f32 	%f2855, %f807, %f806;
	div.rn.f32 	%f2856, %f2855, %f804;
	add.s32 	%r481, %r152, %r151;
	mul.wide.s32 	%rd103, %r481, 4;
	add.s64 	%rd104, %rd3, %rd103;
	ld.local.f32 	%f2857, [%rd104];
	add.f32 	%f2858, %f2856, %f2857;
	st.local.f32 	[%rd104], %f2858;
	mad.lo.s32 	%r482, %r152, 5, %r150;
	mul.wide.s32 	%rd105, %r482, 4;
	add.s64 	%rd106, %rd3, %rd105;
	st.local.f32 	[%rd106], %f2858;
	add.s32 	%r153, %r152, 1;
	setp.lt.s32	%p540, %r153, 5;
	@%p540 bra 	BB14_588;

BB14_546:
	add.s32 	%r594, %r150, 1;
	setp.lt.s32	%p541, %r594, 5;
	@%p541 bra 	BB14_543;

	setp.leu.f32	%p542, %f804, 0f00000000;
	@%p542 bra 	BB14_557;

	setp.gt.f32	%p543, %f805, 0f00000000;
	@%p543 bra 	BB14_550;
	bra.uni 	BB14_549;

BB14_550:
	setp.lt.f32	%p544, %f804, 0f7F800000;
	@%p544 bra 	BB14_552;
	bra.uni 	BB14_551;

BB14_552:
	setp.lt.f32	%p545, %f804, 0f00800000;
	mul.f32 	%f2861, %f804, 0f4B800000;
	selp.f32	%f2862, %f2861, %f804, %p545;
	selp.f32	%f2863, 0fC3170000, 0fC2FE0000, %p545;
	mov.b32 	 %r483, %f2862;
	and.b32  	%r484, %r483, 8388607;
	or.b32  	%r485, %r484, 1065353216;
	mov.b32 	 %f2864, %r485;
	shr.u32 	%r486, %r483, 23;
	cvt.rn.f32.u32	%f2865, %r486;
	add.f32 	%f2866, %f2863, %f2865;
	setp.gt.f32	%p546, %f2864, 0f3FAE147B;
	mul.f32 	%f2867, %f2864, 0f3F000000;
	add.f32 	%f2868, %f2866, 0f3F800000;
	selp.f32	%f2869, %f2867, %f2864, %p546;
	selp.f32	%f2870, %f2868, %f2866, %p546;
	add.f32 	%f2860, %f2869, 0f3F800000;
	add.f32 	%f2871, %f2869, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f2859,%f2860;
	// inline asm
	mul.f32 	%f2872, %f2871, %f2871;
	neg.f32 	%f2873, %f2872;
	mul.rn.f32 	%f2874, %f2859, %f2873;
	add.rn.f32 	%f2875, %f2871, %f2874;
	mul.f32 	%f2876, %f2875, %f2875;
	mov.f32 	%f2877, 0f3C4C6A36;
	mov.f32 	%f2878, 0f3B1E94E6;
	fma.rn.f32 	%f2879, %f2878, %f2876, %f2877;
	mov.f32 	%f2880, 0f3DAAAB1A;
	fma.rn.f32 	%f2881, %f2879, %f2876, %f2880;
	mul.f32 	%f2882, %f2876, %f2881;
	fma.rn.f32 	%f2883, %f2882, %f2875, %f2874;
	add.f32 	%f2884, %f2871, %f2883;
	mov.f32 	%f2885, 0f3F317218;
	fma.rn.f32 	%f3241, %f2870, %f2885, %f2884;
	bra.uni 	BB14_553;

BB14_549:
	sub.f32 	%f3243, %f3243, %f804;
	bra.uni 	BB14_557;

BB14_551:
	lg2.approx.f32 	%f3241, %f804;

BB14_553:
	mul.f32 	%f2886, %f805, %f3241;
	sub.f32 	%f812, %f2886, %f804;
	setp.lt.f32	%p547, %f805, 0f7F800000;
	@%p547 bra 	BB14_555;
	bra.uni 	BB14_554;

BB14_555:
	setp.lt.f32	%p548, %f805, 0f00800000;
	mul.f32 	%f2889, %f805, 0f4B800000;
	selp.f32	%f2890, %f2889, %f805, %p548;
	selp.f32	%f2891, 0fC3170000, 0fC2FE0000, %p548;
	mov.b32 	 %r487, %f2890;
	and.b32  	%r488, %r487, 8388607;
	or.b32  	%r489, %r488, 1065353216;
	mov.b32 	 %f2892, %r489;
	shr.u32 	%r490, %r487, 23;
	cvt.rn.f32.u32	%f2893, %r490;
	add.f32 	%f2894, %f2891, %f2893;
	setp.gt.f32	%p549, %f2892, 0f3FAE147B;
	mul.f32 	%f2895, %f2892, 0f3F000000;
	add.f32 	%f2896, %f2894, 0f3F800000;
	selp.f32	%f2897, %f2895, %f2892, %p549;
	selp.f32	%f2898, %f2896, %f2894, %p549;
	add.f32 	%f2888, %f2897, 0f3F800000;
	add.f32 	%f2899, %f2897, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f2887,%f2888;
	// inline asm
	mul.f32 	%f2900, %f2899, %f2899;
	neg.f32 	%f2901, %f2900;
	mul.rn.f32 	%f2902, %f2887, %f2901;
	add.rn.f32 	%f2903, %f2899, %f2902;
	mul.f32 	%f2904, %f2903, %f2903;
	mov.f32 	%f2905, 0f3C4C6A36;
	mov.f32 	%f2906, 0f3B1E94E6;
	fma.rn.f32 	%f2907, %f2906, %f2904, %f2905;
	mov.f32 	%f2908, 0f3DAAAB1A;
	fma.rn.f32 	%f2909, %f2907, %f2904, %f2908;
	mul.f32 	%f2910, %f2904, %f2909;
	fma.rn.f32 	%f2911, %f2910, %f2903, %f2902;
	add.f32 	%f2912, %f2899, %f2911;
	mov.f32 	%f2913, 0f3F317218;
	fma.rn.f32 	%f3242, %f2898, %f2913, %f2912;
	bra.uni 	BB14_556;

BB14_554:
	lg2.approx.f32 	%f3242, %f805;

BB14_556:
	mul.f32 	%f2914, %f805, %f3242;
	sub.f32 	%f2915, %f812, %f2914;
	add.f32 	%f2916, %f805, %f2915;
	add.f32 	%f3243, %f3243, %f2916;

BB14_557:
	add.s32 	%r155, %r121, 1;
	setp.lt.s32	%p550, %r155, %r183;
	mov.u32 	%r578, %r155;
	@%p550 bra 	BB14_366;

	add.s32 	%r579, %r579, 1;
	setp.lt.s32	%p551, %r579, %r183;
	@%p551 bra 	BB14_365;

BB14_559:
	mov.u32 	%r599, 0;

BB14_560:
	mov.u32 	%r157, %r599;
	mul.wide.s32 	%rd107, %r157, 5;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd15, %rd3, %rd108;
	setp.lt.s32	%p552, %r157, 0;
	@%p552 bra 	BB14_567;

	mul.lo.s32 	%r158, %r157, 5;
	mov.u32 	%r595, 0;

BB14_562:
	mov.u32 	%r159, %r595;
	setp.lt.s32	%p553, %r159, 1;
	@%p553 bra 	BB14_566;

	mul.wide.s32 	%rd111, %r159, 4;
	add.s64 	%rd166, %rd3, %rd111;
	mov.u64 	%rd165, %rd15;
	add.s32 	%r160, %r159, -1;
	mov.f32 	%f3246, 0f00000000;
	mov.u32 	%r596, -1;
	mov.f32 	%f3245, %f3246;
	@%p553 bra 	BB14_565;

BB14_564:
	ld.local.f32 	%f2919, [%rd165];
	ld.local.f32 	%f2920, [%rd166];
	fma.rn.f32 	%f3246, %f2920, %f2919, %f3246;
	add.s64 	%rd166, %rd166, 20;
	add.s64 	%rd165, %rd165, 4;
	add.s32 	%r596, %r596, 1;
	setp.lt.s32	%p555, %r596, %r160;
	mov.f32 	%f3245, %f3246;
	@%p555 bra 	BB14_564;

BB14_565:
	add.s32 	%r494, %r159, %r158;
	mul.wide.s32 	%rd112, %r494, 4;
	add.s64 	%rd113, %rd3, %rd112;
	ld.local.f32 	%f2921, [%rd113];
	sub.f32 	%f2922, %f2921, %f3245;
	st.local.f32 	[%rd113], %f2922;

BB14_566:
	add.s32 	%r595, %r159, 1;
	setp.lt.s32	%p556, %r159, %r157;
	@%p556 bra 	BB14_562;

BB14_567:
	add.s32 	%r599, %r157, 1;
	setp.gt.s32	%p557, %r599, 4;
	@%p557 bra 	BB14_575;

	cvt.s64.s32	%rd115, %r157;
	add.s64 	%rd23, %rd115, 1;
	add.s32 	%r165, %r157, -1;
	mul.lo.s32 	%r166, %r157, 5;
	mul.lo.s32 	%r495, %r157, 6;
	mul.wide.s32 	%rd116, %r495, 4;
	add.s64 	%rd24, %rd3, %rd116;
	mov.u64 	%rd167, 0;
	mov.u32 	%r598, %r599;

BB14_569:
	add.s64 	%rd117, %rd23, %rd167;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd26, %rd3, %rd118;
	add.s32 	%r496, %r598, %r166;
	mul.wide.s32 	%rd119, %r496, 4;
	add.s64 	%rd27, %rd3, %rd119;
	setp.gt.s32	%p558, %r157, 0;
	@%p558 bra 	BB14_571;
	bra.uni 	BB14_570;

BB14_571:
	mov.u64 	%rd169, %rd26;
	mov.u64 	%rd168, %rd15;
	setp.lt.s32	%p559, %r157, 1;
	mov.f32 	%f3249, 0f00000000;
	mov.u32 	%r600, -1;
	mov.f32 	%f3248, %f3249;
	@%p559 bra 	BB14_573;

BB14_572:
	ld.local.f32 	%f2929, [%rd168];
	ld.local.f32 	%f2930, [%rd169];
	fma.rn.f32 	%f3249, %f2930, %f2929, %f3249;
	add.s64 	%rd169, %rd169, 20;
	add.s64 	%rd168, %rd168, 4;
	add.s32 	%r600, %r600, 1;
	setp.lt.s32	%p560, %r600, %r165;
	mov.f32 	%f3248, %f3249;
	@%p560 bra 	BB14_572;

BB14_573:
	ld.local.f32 	%f2931, [%rd24];
	rcp.rn.f32 	%f2932, %f2931;
	ld.local.f32 	%f2933, [%rd27];
	sub.f32 	%f2934, %f2933, %f3248;
	mul.f32 	%f2935, %f2932, %f2934;
	st.local.f32 	[%rd27], %f2935;
	bra.uni 	BB14_574;

BB14_570:
	ld.local.f32 	%f2923, [%rd24];
	rcp.rn.f32 	%f2924, %f2923;
	ld.local.f32 	%f2925, [%rd27];
	mul.f32 	%f2926, %f2924, %f2925;
	st.local.f32 	[%rd27], %f2926;

BB14_574:
	add.s32 	%r598, %r598, 1;
	setp.lt.s32	%p561, %r598, 5;
	add.s64 	%rd167, %rd167, 1;
	@%p561 bra 	BB14_569;

BB14_575:
	setp.lt.s32	%p562, %r599, 5;
	@%p562 bra 	BB14_560;

	ld.local.f32 	%f825, [%rd3+96];
	mov.u32 	%r601, 0;

BB14_577:
	mov.u64 	%rd170, 0;
	mul.wide.s32 	%rd121, %r601, 5;
	add.s64 	%rd35, %rd121, 4;
	setp.eq.s32	%p563, %r601, 0;
	selp.f32	%f2936, 0f3F800000, 0f00000000, %p563;
	st.local.f32 	[%rd1], %f2936;
	mov.u32 	%r602, 1;

BB14_578:
	shl.b64 	%rd122, %rd170, 2;
	add.s64 	%rd123, %rd122, %rd3;
	add.s64 	%rd172, %rd123, 4;
	setp.lt.s32	%p564, %r602, 1;
	mov.f32 	%f3252, 0f00000000;
	mov.u32 	%r603, -1;
	mov.f32 	%f3251, %f3252;
	mov.u64 	%rd171, %rd1;
	@%p564 bra 	BB14_580;

BB14_579:
	mov.u64 	%rd39, %rd171;
	ld.local.f32 	%f2939, [%rd39];
	ld.local.f32 	%f2940, [%rd172];
	fma.rn.f32 	%f3252, %f2940, %f2939, %f3252;
	add.s64 	%rd172, %rd172, 20;
	add.s64 	%rd42, %rd39, 4;
	add.s32 	%r501, %r602, -1;
	add.s32 	%r603, %r603, 1;
	setp.lt.s32	%p565, %r603, %r501;
	mov.u64 	%rd171, %rd42;
	mov.f32 	%f3251, %f3252;
	@%p565 bra 	BB14_579;

BB14_580:
	setp.eq.s32	%p566, %r602, %r601;
	selp.f32	%f2941, 0f3F800000, 0f00000000, %p566;
	mul.wide.s32 	%rd124, %r602, 4;
	add.s64 	%rd125, %rd1, %rd124;
	sub.f32 	%f2942, %f2941, %f3251;
	st.local.f32 	[%rd125], %f2942;
	add.s32 	%r602, %r602, 1;
	setp.lt.s32	%p567, %r602, 5;
	add.s64 	%rd170, %rd170, 1;
	@%p567 bra 	BB14_578;

	ld.local.f32 	%f2943, [%rd1+16];
	div.rn.f32 	%f2944, %f2943, %f825;
	mul.lo.s32 	%r176, %r601, 5;
	add.s32 	%r503, %r176, 4;
	mul.wide.s32 	%rd127, %r503, 4;
	add.s64 	%rd128, %rd4, %rd127;
	st.local.f32 	[%rd128], %f2944;
	mov.u32 	%r604, 3;
	mov.u64 	%rd173, 0;

BB14_582:
	mov.u32 	%r177, %r604;
	sub.s64 	%rd129, %rd35, %rd173;
	shl.b64 	%rd130, %rd129, 2;
	add.s64 	%rd175, %rd4, %rd130;
	mul.lo.s64 	%rd131, %rd173, -6;
	shl.b64 	%rd132, %rd131, 2;
	add.s64 	%rd133, %rd132, %rd3;
	add.s64 	%rd174, %rd133, 92;
	add.s32 	%r605, %r177, 1;
	mov.f32 	%f3254, 0f00000000;
	mov.f32 	%f3255, %f3254;
	setp.gt.s32	%p568, %r605, 4;
	@%p568 bra 	BB14_584;

BB14_583:
	ld.local.f32 	%f2947, [%rd175];
	ld.local.f32 	%f2948, [%rd174];
	fma.rn.f32 	%f3255, %f2948, %f2947, %f3255;
	add.s64 	%rd175, %rd175, 4;
	add.s64 	%rd174, %rd174, 20;
	add.s32 	%r605, %r605, 1;
	setp.lt.s32	%p569, %r605, 5;
	mov.f32 	%f3254, %f3255;
	@%p569 bra 	BB14_583;

BB14_584:
	mul.lo.s32 	%r504, %r177, 6;
	mul.wide.s32 	%rd134, %r504, 4;
	add.s64 	%rd135, %rd3, %rd134;
	ld.local.f32 	%f2949, [%rd135];
	rcp.rn.f32 	%f2950, %f2949;
	mul.wide.s32 	%rd136, %r177, 4;
	add.s64 	%rd137, %rd1, %rd136;
	ld.local.f32 	%f2951, [%rd137];
	sub.f32 	%f2952, %f2951, %f3254;
	mul.f32 	%f2953, %f2950, %f2952;
	add.s32 	%r505, %r177, %r176;
	mul.wide.s32 	%rd138, %r505, 4;
	add.s64 	%rd139, %rd4, %rd138;
	st.local.f32 	[%rd139], %f2953;
	add.s32 	%r604, %r177, -1;
	add.s64 	%rd173, %rd173, 1;
	setp.gt.s32	%p570, %r177, 0;
	@%p570 bra 	BB14_582;

	add.s32 	%r601, %r601, 1;
	setp.lt.s32	%p571, %r601, 5;
	@%p571 bra 	BB14_577;

	ld.param.u64 	%rd164, [kernel_MLEFit_z_param_13];
	ld.param.u64 	%rd163, [kernel_MLEFit_z_param_12];
	ld.param.u32 	%r514, [kernel_MLEFit_z_param_14];
	mov.u32 	%r513, %ctaid.x;
	mov.u32 	%r512, %ntid.x;
	mad.lo.s32 	%r511, %r512, %r513, %r3;
	ld.param.u64 	%rd162, [kernel_MLEFit_z_param_11];
	ld.local.f32 	%f2954, [%rd4];
	ld.local.f32 	%f2955, [%rd4+24];
	ld.local.f32 	%f2956, [%rd4+48];
	ld.local.f32 	%f2957, [%rd4+72];
	ld.local.f32 	%f2958, [%rd4+96];
	cvta.to.global.u64 	%rd140, %rd162;
	mul.wide.s32 	%rd141, %r511, 4;
	add.s64 	%rd142, %rd140, %rd141;
	st.global.f32 	[%rd142], %f3161;
	mul.wide.s32 	%rd143, %r514, 4;
	add.s64 	%rd144, %rd142, %rd143;
	st.global.f32 	[%rd144], %f3162;
	add.s64 	%rd145, %rd144, %rd143;
	st.global.f32 	[%rd145], %f3163;
	add.s64 	%rd146, %rd145, %rd143;
	st.global.f32 	[%rd146], %f3170;
	add.s64 	%rd147, %rd146, %rd143;
	st.global.f32 	[%rd147], %f3175;
	cvta.to.global.u64 	%rd148, %rd163;
	add.s64 	%rd149, %rd148, %rd141;
	st.global.f32 	[%rd149], %f2954;
	add.s64 	%rd150, %rd149, %rd143;
	st.global.f32 	[%rd150], %f2955;
	add.s64 	%rd151, %rd150, %rd143;
	st.global.f32 	[%rd151], %f2956;
	add.s64 	%rd152, %rd151, %rd143;
	st.global.f32 	[%rd152], %f2957;
	add.s64 	%rd153, %rd152, %rd143;
	st.global.f32 	[%rd153], %f2958;
	cvta.to.global.u64 	%rd154, %rd164;
	add.s64 	%rd155, %rd154, %rd141;
	st.global.f32 	[%rd155], %f3243;

BB14_587:
	ret;
}

	// .globl	kernel_MLEFit_sigmaxy
.visible .entry kernel_MLEFit_sigmaxy(
	.param .u64 kernel_MLEFit_sigmaxy_param_0,
	.param .f32 kernel_MLEFit_sigmaxy_param_1,
	.param .u32 kernel_MLEFit_sigmaxy_param_2,
	.param .u32 kernel_MLEFit_sigmaxy_param_3,
	.param .u64 kernel_MLEFit_sigmaxy_param_4,
	.param .u64 kernel_MLEFit_sigmaxy_param_5,
	.param .u64 kernel_MLEFit_sigmaxy_param_6,
	.param .u32 kernel_MLEFit_sigmaxy_param_7
)
{
	.local .align 4 .b8 	__local_depot15[262628];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<437>;
	.reg .f32 	%f<2577>;
	.reg .b32 	%r<385>;
	.reg .b64 	%rd<160>;


	mov.u64 	%rd159, __local_depot15;
	cvta.local.u64 	%SP, %rd159;
	ld.param.u64 	%rd51, [kernel_MLEFit_sigmaxy_param_0];
	ld.param.f32 	%f2530, [kernel_MLEFit_sigmaxy_param_1];
	ld.param.u32 	%r106, [kernel_MLEFit_sigmaxy_param_2];
	ld.param.u32 	%r107, [kernel_MLEFit_sigmaxy_param_3];
	ld.param.u32 	%r108, [kernel_MLEFit_sigmaxy_param_7];
	add.u64 	%rd55, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd55;
	add.u64 	%rd56, %SP, 100;
	cvta.to.local.u64 	%rd2, %rd56;
	add.u64 	%rd57, %SP, 262244;
	cvta.to.local.u64 	%rd3, %rd57;
	add.u64 	%rd58, %SP, 262388;
	cvta.to.local.u64 	%rd4, %rd58;
	add.u64 	%rd59, %SP, 262532;
	cvta.to.local.u64 	%rd5, %rd59;
	add.u64 	%rd60, %SP, 262556;
	cvta.to.local.u64 	%rd6, %rd60;
	add.u64 	%rd61, %SP, 262580;
	cvta.to.local.u64 	%rd7, %rd61;
	add.u64 	%rd62, %SP, 262604;
	cvta.to.local.u64 	%rd8, %rd62;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r109, %r1, %r2, %r3;
	setp.ge.s32	%p13, %r109, %r108;
	@%p13 bra 	BB15_318;

	mov.u32 	%r110, 0;
	st.local.u32 	[%rd3], %r110;
	st.local.u32 	[%rd3+4], %r110;
	st.local.u32 	[%rd3+8], %r110;
	st.local.u32 	[%rd3+12], %r110;
	st.local.u32 	[%rd3+16], %r110;
	st.local.u32 	[%rd3+20], %r110;
	st.local.u32 	[%rd3+24], %r110;
	st.local.u32 	[%rd3+28], %r110;
	st.local.u32 	[%rd3+32], %r110;
	st.local.u32 	[%rd3+36], %r110;
	st.local.u32 	[%rd3+40], %r110;
	st.local.u32 	[%rd3+44], %r110;
	st.local.u32 	[%rd3+48], %r110;
	st.local.u32 	[%rd3+52], %r110;
	st.local.u32 	[%rd3+56], %r110;
	st.local.u32 	[%rd3+60], %r110;
	st.local.u32 	[%rd3+64], %r110;
	st.local.u32 	[%rd3+68], %r110;
	st.local.u32 	[%rd3+72], %r110;
	st.local.u32 	[%rd3+76], %r110;
	st.local.u32 	[%rd3+80], %r110;
	st.local.u32 	[%rd3+84], %r110;
	st.local.u32 	[%rd3+88], %r110;
	st.local.u32 	[%rd3+92], %r110;
	st.local.u32 	[%rd3+96], %r110;
	st.local.u32 	[%rd3+100], %r110;
	st.local.u32 	[%rd3+104], %r110;
	st.local.u32 	[%rd3+108], %r110;
	st.local.u32 	[%rd3+112], %r110;
	st.local.u32 	[%rd3+116], %r110;
	st.local.u32 	[%rd3+120], %r110;
	st.local.u32 	[%rd3+124], %r110;
	st.local.u32 	[%rd3+128], %r110;
	st.local.u32 	[%rd3+132], %r110;
	st.local.u32 	[%rd3+136], %r110;
	st.local.u32 	[%rd3+140], %r110;
	mov.u64 	%rd63, 0;
	st.local.u32 	[%rd4+4], %rd63;
	st.local.u32 	[%rd4], %rd63;
	st.local.u32 	[%rd4+12], %rd63;
	st.local.u32 	[%rd4+8], %rd63;
	st.local.u32 	[%rd4+20], %rd63;
	st.local.u32 	[%rd4+16], %rd63;
	st.local.u32 	[%rd4+28], %rd63;
	st.local.u32 	[%rd4+24], %rd63;
	st.local.u32 	[%rd4+36], %rd63;
	st.local.u32 	[%rd4+32], %rd63;
	st.local.u32 	[%rd4+44], %rd63;
	st.local.u32 	[%rd4+40], %rd63;
	st.local.u32 	[%rd4+52], %rd63;
	st.local.u32 	[%rd4+48], %rd63;
	st.local.u32 	[%rd4+60], %rd63;
	st.local.u32 	[%rd4+56], %rd63;
	st.local.u32 	[%rd4+68], %rd63;
	st.local.u32 	[%rd4+64], %rd63;
	st.local.u32 	[%rd4+76], %rd63;
	st.local.u32 	[%rd4+72], %rd63;
	st.local.u32 	[%rd4+84], %rd63;
	st.local.u32 	[%rd4+80], %rd63;
	st.local.u32 	[%rd4+92], %rd63;
	st.local.u32 	[%rd4+88], %rd63;
	st.local.u32 	[%rd4+100], %rd63;
	st.local.u32 	[%rd4+96], %rd63;
	st.local.u32 	[%rd4+108], %rd63;
	st.local.u32 	[%rd4+104], %rd63;
	st.local.u32 	[%rd4+116], %rd63;
	st.local.u32 	[%rd4+112], %rd63;
	st.local.u32 	[%rd4+124], %rd63;
	st.local.u32 	[%rd4+120], %rd63;
	st.local.u32 	[%rd4+132], %rd63;
	st.local.u32 	[%rd4+128], %rd63;
	st.local.u32 	[%rd4+140], %rd63;
	st.local.u32 	[%rd4+136], %rd63;
	mul.lo.s32 	%r4, %r106, %r106;
	mul.lo.s32 	%r5, %r3, %r4;
	setp.lt.s32	%p14, %r106, 1;
	@%p14 bra 	BB15_6;

	cvta.to.global.u64 	%rd10, %rd51;
	mul.lo.s32 	%r112, %r2, %r4;
	mad.lo.s32 	%r6, %r112, %r1, %r5;
	mov.u32 	%r111, 0;
	mov.u32 	%r341, %r111;

BB15_3:
	add.s32 	%r8, %r6, %r341;
	add.s32 	%r9, %r341, %r5;
	mov.u32 	%r340, %r111;

BB15_4:
	mov.u32 	%r10, %r340;
	mul.lo.s32 	%r114, %r10, %r106;
	add.s32 	%r115, %r8, %r114;
	mul.wide.s32 	%rd64, %r115, 4;
	add.s64 	%rd65, %rd10, %rd64;
	ld.global.f32 	%f543, [%rd65];
	add.s32 	%r116, %r9, %r114;
	mul.wide.s32 	%rd66, %r116, 4;
	add.s64 	%rd67, %rd2, %rd66;
	st.local.f32 	[%rd67], %f543;
	add.s32 	%r11, %r10, 1;
	setp.lt.s32	%p15, %r11, %r106;
	mov.u32 	%r340, %r11;
	@%p15 bra 	BB15_4;

	add.s32 	%r341, %r341, 1;
	setp.lt.s32	%p16, %r341, %r106;
	@%p16 bra 	BB15_3;

BB15_6:
	cvt.s64.s32	%rd11, %r5;
	mov.f32 	%f549, 0f00000000;
	mov.f32 	%f2425, %f549;
	mov.f32 	%f2419, %f549;
	mov.f32 	%f2446, %f549;
	mov.f32 	%f2427, %f549;
	mov.f32 	%f2421, %f549;
	mov.f32 	%f2444, %f549;
	@%p14 bra 	BB15_11;

	mov.u32 	%r344, %r110;

BB15_8:
	mov.f32 	%f2436, %f2446;
	mov.f32 	%f2445, %f2436;
	mov.f32 	%f2424, %f2427;
	mov.f32 	%f2426, %f2424;
	mov.f32 	%f2418, %f2421;
	mov.f32 	%f2420, %f2418;
	cvt.rn.f32.s32	%f4, %r344;
	mov.u32 	%r343, %r110;

BB15_9:
	mov.u32 	%r14, %r343;
	mad.lo.s32 	%r120, %r14, %r106, %r344;
	cvt.s64.s32	%rd68, %r120;
	add.s64 	%rd69, %rd68, %rd11;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd2, %rd70;
	ld.local.f32 	%f550, [%rd71];
	fma.rn.f32 	%f2445, %f4, %f550, %f2445;
	cvt.rn.f32.s32	%f551, %r14;
	fma.rn.f32 	%f2426, %f551, %f550, %f2426;
	add.f32 	%f2420, %f2420, %f550;
	add.s32 	%r15, %r14, 1;
	setp.lt.s32	%p18, %r15, %r106;
	mov.u32 	%r343, %r15;
	@%p18 bra 	BB15_9;

	add.s32 	%r344, %r344, 1;
	setp.lt.s32	%p19, %r344, %r106;
	mov.f32 	%f2421, %f2420;
	mov.f32 	%f2419, %f2420;
	mov.f32 	%f2427, %f2426;
	mov.f32 	%f2425, %f2426;
	mov.f32 	%f2446, %f2445;
	mov.f32 	%f2435, %f2445;
	mov.f32 	%f2444, %f2435;
	@%p19 bra 	BB15_8;

BB15_11:
	mov.f32 	%f13, %f2444;
	div.rn.f32 	%f2506, %f13, %f2419;
	div.rn.f32 	%f2507, %f2425, %f2419;
	mov.f32 	%f556, 0f3F000000;
	div.rn.f32 	%f557, %f556, %f2530;
	div.rn.f32 	%f16, %f557, %f2530;
	mov.f32 	%f2517, 0f51BA43B7;
	mov.f32 	%f2443, %f549;
	mov.u32 	%r121, 0;
	mov.f32 	%f2519, %f2517;
	mov.f32 	%f2441, %f549;
	@%p14 bra 	BB15_30;

	mov.u32 	%r351, %r121;

BB15_13:
	mov.f32 	%f2511, %f2519;
	mov.f32 	%f2518, %f2511;
	mov.f32 	%f2440, %f2443;
	mov.f32 	%f2442, %f2440;
	mov.u32 	%r350, %r121;

BB15_14:
	mov.f32 	%f2429, 0f00000000;
	mov.f32 	%f2428, %f2429;
	mov.u32 	%r349, %r121;

BB15_15:
	sub.s32 	%r125, %r349, %r351;
	cvt.rn.f32.s32	%f23, %r125;
	mul.lo.s32 	%r20, %r349, %r106;
	mov.u32 	%r348, %r121;

BB15_16:
	mov.u32 	%r21, %r348;
	mov.f32 	%f2430, 0f3F800000;
	mov.u32 	%r352, 2;
	mov.f32 	%f2431, %f23;
	bra.uni 	BB15_17;

BB15_20:
	mul.rn.f32 	%f30, %f27, %f27;
	mov.f32 	%f2431, %f30;

BB15_17:
	mov.f32 	%f27, %f2431;
	and.b32  	%r127, %r352, 1;
	setp.eq.b32	%p21, %r127, 1;
	@!%p21 bra 	BB15_19;
	bra.uni 	BB15_18;

BB15_18:
	mul.rn.f32 	%f2430, %f2430, %f27;

BB15_19:
	shr.u32 	%r352, %r352, 1;
	setp.eq.s32	%p22, %r352, 0;
	@%p22 bra 	BB15_21;
	bra.uni 	BB15_20;

BB15_21:
	mul.f32 	%f564, %f16, %f2430;
	neg.f32 	%f565, %f564;
	mul.f32 	%f566, %f564, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f567, %f566;
	mov.f32 	%f568, 0fBF317200;
	fma.rn.f32 	%f569, %f567, %f568, %f565;
	mov.f32 	%f570, 0fB5BFBE8E;
	fma.rn.f32 	%f571, %f567, %f570, %f569;
	mul.f32 	%f562, %f571, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f561,%f562;
	// inline asm
	add.f32 	%f572, %f567, 0f00000000;
	ex2.approx.f32 	%f573, %f572;
	mul.f32 	%f574, %f561, %f573;
	setp.gt.f32	%p23, %f564, 0f42D20000;
	selp.f32	%f575, 0f00000000, %f574, %p23;
	setp.lt.f32	%p24, %f564, 0fC2D20000;
	selp.f32	%f31, 0f7F800000, %f575, %p24;
	sub.s32 	%r129, %r350, %r21;
	cvt.rn.f32.s32	%f2433, %r129;
	mov.f32 	%f2432, 0f3F800000;
	mov.u32 	%r353, 2;
	bra.uni 	BB15_22;

BB15_25:
	mul.rn.f32 	%f2433, %f2433, %f2433;

BB15_22:
	and.b32  	%r130, %r353, 1;
	setp.eq.b32	%p25, %r130, 1;
	@!%p25 bra 	BB15_24;
	bra.uni 	BB15_23;

BB15_23:
	mul.rn.f32 	%f2432, %f2432, %f2433;

BB15_24:
	shr.u32 	%r353, %r353, 1;
	setp.eq.s32	%p26, %r353, 0;
	@%p26 bra 	BB15_26;
	bra.uni 	BB15_25;

BB15_26:
	mul.f32 	%f578, %f16, %f2432;
	neg.f32 	%f579, %f578;
	mul.f32 	%f580, %f578, 0fBFB8AA3B;
	cvt.rzi.f32.f32	%f581, %f580;
	fma.rn.f32 	%f583, %f581, %f568, %f579;
	fma.rn.f32 	%f585, %f581, %f570, %f583;
	mul.f32 	%f577, %f585, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f576,%f577;
	// inline asm
	add.f32 	%f586, %f581, 0f00000000;
	ex2.approx.f32 	%f587, %f586;
	mul.f32 	%f588, %f576, %f587;
	setp.gt.f32	%p27, %f578, 0f42D20000;
	selp.f32	%f589, 0f00000000, %f588, %p27;
	setp.lt.f32	%p28, %f578, 0fC2D20000;
	selp.f32	%f590, 0f7F800000, %f589, %p28;
	mul.f32 	%f591, %f31, %f590;
	add.s32 	%r131, %r21, %r20;
	cvt.s64.s32	%rd72, %r131;
	add.s64 	%rd73, %rd72, %rd11;
	shl.b64 	%rd74, %rd73, 2;
	add.s64 	%rd75, %rd2, %rd74;
	ld.local.f32 	%f592, [%rd75];
	fma.rn.f32 	%f2429, %f592, %f591, %f2429;
	add.f32 	%f2428, %f2428, %f591;
	add.s32 	%r26, %r21, 1;
	setp.lt.s32	%p29, %r26, %r106;
	mov.u32 	%r348, %r26;
	@%p29 bra 	BB15_16;

	add.s32 	%r349, %r349, 1;
	setp.lt.s32	%p30, %r349, %r106;
	@%p30 bra 	BB15_15;

	div.rn.f32 	%f593, %f2429, %f2428;
	max.f32 	%f2442, %f2442, %f593;
	min.f32 	%f2518, %f2518, %f593;
	add.s32 	%r350, %r350, 1;
	setp.lt.s32	%p31, %r350, %r106;
	@%p31 bra 	BB15_14;

	add.s32 	%r351, %r351, 1;
	setp.lt.s32	%p32, %r351, %r106;
	mov.f32 	%f2443, %f2442;
	mov.f32 	%f2441, %f2442;
	mov.f32 	%f2519, %f2518;
	mov.f32 	%f2517, %f2518;
	@%p32 bra 	BB15_13;

BB15_30:
	mov.f32 	%f2515, %f2517;
	sub.f32 	%f594, %f2441, %f2515;
	add.f32 	%f595, %f594, %f594;
	mul.f32 	%f596, %f595, 0f40490FDB;
	mul.f32 	%f597, %f596, %f2530;
	mul.f32 	%f598, %f597, %f2530;
	max.f32 	%f2508, %f549, %f598;
	setp.lt.s32	%p33, %r107, 1;
	mov.f32 	%f2529, %f2530;
	@%p33 bra 	BB15_182;

	div.rn.f32 	%f45, %f2530, 0f41200000;
	mov.u32 	%r132, 0;
	mov.u32 	%r354, %r132;
	mov.f32 	%f2516, %f2515;
	mov.f32 	%f2536, %f2530;
	mov.f32 	%f2535, %f2530;

BB15_32:
	mov.f32 	%f2524, %f2536;
	mov.f32 	%f2527, %f2535;
	mov.f32 	%f51, %f2527;
	mov.f32 	%f50, %f2524;
	mov.u32 	%r30, %r354;
	st.local.u32 	[%rd7], %r132;
	st.local.u32 	[%rd7+4], %r132;
	st.local.u32 	[%rd7+8], %r132;
	st.local.u32 	[%rd7+12], %r132;
	st.local.u32 	[%rd7+16], %r132;
	st.local.u32 	[%rd7+20], %r132;
	st.local.u32 	[%rd8], %r132;
	st.local.u32 	[%rd8+4], %r132;
	st.local.u32 	[%rd8+8], %r132;
	st.local.u32 	[%rd8+12], %r132;
	st.local.u32 	[%rd8+16], %r132;
	st.local.u32 	[%rd8+20], %r132;
	mov.f32 	%f2505, 0f00000000;
	mov.f32 	%f2504, %f2505;
	mov.f32 	%f2503, %f2505;
	mov.f32 	%f2502, %f2505;
	mov.f32 	%f2501, %f2505;
	mov.f32 	%f2500, %f2505;
	mov.f32 	%f2499, %f2505;
	mov.f32 	%f2498, %f2505;
	mov.f32 	%f2497, %f2505;
	mov.f32 	%f2496, %f2505;
	mov.f32 	%f2495, %f2505;
	mov.f32 	%f2494, %f2505;
	@%p14 bra 	BB15_181;

	div.rn.f32 	%f613, %f556, %f50;
	div.rn.f32 	%f52, %f613, %f50;
	div.rn.f32 	%f614, %f556, %f51;
	div.rn.f32 	%f53, %f614, %f51;
	neg.f32 	%f615, %f2508;
	div.rn.f32 	%f54, %f615, 0f40206C99;
	div.rn.f32 	%f55, %f54, %f50;
	div.rn.f32 	%f56, %f54, %f51;
	div.rn.f32 	%f57, %f55, %f50;
	mov.f32 	%f616, 0fC0000000;
	div.rn.f32 	%f58, %f616, %f50;
	div.rn.f32 	%f59, %f2508, 0f40206C99;
	div.rn.f32 	%f60, %f56, %f51;
	div.rn.f32 	%f61, %f616, %f51;
	mov.u32 	%r355, 0;

BB15_34:
	mov.u32 	%r356, 0;
	cvt.rn.f32.s32	%f62, %r355;
	sub.f32 	%f63, %f62, %f2506;
	add.f32 	%f617, %f63, 0f3F000000;
	sqrt.rn.f32 	%f618, %f52;
	mul.f32 	%f64, %f617, %f618;
	abs.f32 	%f65, %f64;
	add.f32 	%f619, %f63, 0fBF000000;
	mul.f32 	%f67, %f619, %f618;
	abs.f32 	%f68, %f67;
	add.f32 	%f620, %f62, 0f3F000000;
	sub.f32 	%f621, %f620, %f2506;
	div.rn.f32 	%f71, %f621, %f50;
	mov.f32 	%f622, 0f3F800000;
	cvt.rzi.f32.f32	%f623, %f622;
	add.f32 	%f624, %f623, %f623;
	mov.f32 	%f625, 0f40000000;
	sub.f32 	%f626, %f625, %f624;
	abs.f32 	%f72, %f626;
	setp.eq.f32	%p35, %f72, 0f3F800000;
	abs.f32 	%f73, %f71;
	setp.lt.f32	%p36, %f73, 0f00800000;
	mul.f32 	%f627, %f73, 0f4B800000;
	selp.f32	%f628, 0fC3170000, 0fC2FE0000, %p36;
	selp.f32	%f629, %f627, %f73, %p36;
	mov.b32 	 %r138, %f629;
	and.b32  	%r139, %r138, 8388607;
	or.b32  	%r140, %r139, 1065353216;
	mov.b32 	 %f630, %r140;
	shr.u32 	%r141, %r138, 23;
	cvt.rn.f32.u32	%f631, %r141;
	add.f32 	%f632, %f628, %f631;
	setp.gt.f32	%p37, %f630, 0f3FB504F3;
	mul.f32 	%f633, %f630, 0f3F000000;
	add.f32 	%f634, %f632, 0f3F800000;
	selp.f32	%f635, %f633, %f630, %p37;
	selp.f32	%f636, %f634, %f632, %p37;
	add.f32 	%f74, %f635, 0fBF800000;
	add.f32 	%f75, %f635, 0f3F800000;
	add.f32 	%f76, %f74, %f74;
	mov.f32 	%f637, 0f3F317200;
	mul.rn.f32 	%f77, %f636, %f637;
	mov.f32 	%f638, 0f35BFBE8E;
	mul.rn.f32 	%f78, %f636, %f638;
	abs.f32 	%f79, %f625;
	setp.gt.f32	%p38, %f79, 0f77F684DF;
	selp.f32	%f80, 0f39800000, 0f40000000, %p38;
	setp.lt.f32	%p39, %f71, 0f00000000;
	and.pred  	%p1, %p39, %p35;
	add.f32 	%f639, %f71, %f71;
	selp.f32	%f81, %f639, 0f00000000, %p35;
	add.f32 	%f640, %f73, %f79;
	mov.b32 	 %r33, %f640;
	setp.gtu.f32	%p40, %f73, 0f7F800000;
	setp.gtu.f32	%p41, %f79, 0f7F800000;
	or.pred  	%p2, %p40, %p41;
	setp.gt.f32	%p42, %f73, 0f3F800000;
	setp.eq.f32	%p43, %f71, 0fBF800000;
	selp.f32	%f641, 0f7F800000, 0f00000000, %p42;
	selp.f32	%f82, 0f3F800000, %f641, %p43;
	add.f32 	%f642, %f62, 0fBF000000;
	sub.f32 	%f643, %f642, %f2506;
	div.rn.f32 	%f83, %f643, %f50;
	abs.f32 	%f84, %f83;
	setp.lt.f32	%p44, %f84, 0f00800000;
	mul.f32 	%f644, %f84, 0f4B800000;
	selp.f32	%f645, 0fC3170000, 0fC2FE0000, %p44;
	selp.f32	%f646, %f644, %f84, %p44;
	mov.b32 	 %r142, %f646;
	and.b32  	%r143, %r142, 8388607;
	or.b32  	%r144, %r143, 1065353216;
	mov.b32 	 %f647, %r144;
	shr.u32 	%r145, %r142, 23;
	cvt.rn.f32.u32	%f648, %r145;
	add.f32 	%f649, %f645, %f648;
	setp.gt.f32	%p45, %f647, 0f3FB504F3;
	mul.f32 	%f650, %f647, 0f3F000000;
	add.f32 	%f651, %f649, 0f3F800000;
	selp.f32	%f652, %f650, %f647, %p45;
	selp.f32	%f653, %f651, %f649, %p45;
	add.f32 	%f85, %f652, 0fBF800000;
	add.f32 	%f86, %f652, 0f3F800000;
	add.f32 	%f87, %f85, %f85;
	mul.rn.f32 	%f88, %f653, %f637;
	mul.rn.f32 	%f89, %f653, %f638;
	setp.lt.f32	%p46, %f83, 0f00000000;
	and.pred  	%p3, %p46, %p35;
	add.f32 	%f654, %f83, %f83;
	selp.f32	%f90, %f654, 0f00000000, %p35;
	add.f32 	%f655, %f84, %f79;
	mov.b32 	 %r34, %f655;
	setp.gtu.f32	%p47, %f84, 0f7F800000;
	or.pred  	%p4, %p47, %p41;
	setp.gt.f32	%p48, %f84, 0f3F800000;
	setp.eq.f32	%p49, %f83, 0fBF800000;
	selp.f32	%f656, 0f7F800000, 0f00000000, %p48;
	selp.f32	%f91, 0f3F800000, %f656, %p49;

BB15_35:
	setp.ltu.f32	%p50, %f65, 0f3F800000;
	@%p50 bra 	BB15_37;
	bra.uni 	BB15_36;

BB15_37:
	mul.f32 	%f2414, %f64, %f64;
	mov.f32 	%f675, 0f3BA0C9F8;
	mov.f32 	%f676, 0fBA1268FB;
	fma.rn.f32 	%f677, %f676, %f2414, %f675;
	mov.f32 	%f678, 0fBCDABFD4;
	fma.rn.f32 	%f679, %f677, %f2414, %f678;
	mov.f32 	%f680, 0f3DE70331;
	fma.rn.f32 	%f681, %f679, %f2414, %f680;
	mov.f32 	%f682, 0fBEC09330;
	fma.rn.f32 	%f683, %f681, %f2414, %f682;
	mov.f32 	%f684, 0f3F906EBA;
	fma.rn.f32 	%f685, %f683, %f2414, %f684;
	mul.f32 	%f2447, %f64, %f685;
	bra.uni 	BB15_38;

BB15_36:
	setp.ltu.f32	%p51, %f65, 0f407AD445;
	mov.f32 	%f659, 0f3A03BB71;
	mov.f32 	%f660, 0fB7B730FB;
	fma.rn.f32 	%f661, %f660, %f65, %f659;
	mov.f32 	%f662, 0fBBACA3B3;
	fma.rn.f32 	%f663, %f661, %f65, %f662;
	mov.f32 	%f664, 0f3D0A7445;
	fma.rn.f32 	%f665, %f663, %f65, %f664;
	mov.f32 	%f666, 0fBE1B3B75;
	fma.rn.f32 	%f667, %f665, %f65, %f666;
	mov.f32 	%f668, 0fBF6B385A;
	fma.rn.f32 	%f669, %f667, %f65, %f668;
	mov.f32 	%f670, 0fBFD0316E;
	fma.rn.f32 	%f671, %f669, %f65, %f670;
	mov.f32 	%f672, 0fBA031CCE;
	fma.rn.f32 	%f658, %f671, %f65, %f672;
	// inline asm
	ex2.approx.ftz.f32 %f657,%f658;
	// inline asm
	sub.f32 	%f674, %f622, %f657;
	mov.b32 	 %r146, %f674;
	selp.b32	%r147, %r146, 1065353216, %p51;
	mov.b32 	 %r148, %f64;
	and.b32  	%r149, %r148, -2147483648;
	or.b32  	%r150, %r147, %r149;
	mov.b32 	 %f2447, %r150;

BB15_38:
	setp.ltu.f32	%p52, %f68, 0f3F800000;
	@%p52 bra 	BB15_40;
	bra.uni 	BB15_39;

BB15_40:
	mul.f32 	%f2413, %f67, %f67;
	mov.f32 	%f704, 0f3BA0C9F8;
	mov.f32 	%f705, 0fBA1268FB;
	fma.rn.f32 	%f706, %f705, %f2413, %f704;
	mov.f32 	%f707, 0fBCDABFD4;
	fma.rn.f32 	%f708, %f706, %f2413, %f707;
	mov.f32 	%f709, 0f3DE70331;
	fma.rn.f32 	%f710, %f708, %f2413, %f709;
	mov.f32 	%f711, 0fBEC09330;
	fma.rn.f32 	%f712, %f710, %f2413, %f711;
	mov.f32 	%f713, 0f3F906EBA;
	fma.rn.f32 	%f714, %f712, %f2413, %f713;
	mul.f32 	%f2448, %f67, %f714;
	bra.uni 	BB15_41;

BB15_39:
	setp.ltu.f32	%p53, %f68, 0f407AD445;
	mov.f32 	%f688, 0f3A03BB71;
	mov.f32 	%f689, 0fB7B730FB;
	fma.rn.f32 	%f690, %f689, %f68, %f688;
	mov.f32 	%f691, 0fBBACA3B3;
	fma.rn.f32 	%f692, %f690, %f68, %f691;
	mov.f32 	%f693, 0f3D0A7445;
	fma.rn.f32 	%f694, %f692, %f68, %f693;
	mov.f32 	%f695, 0fBE1B3B75;
	fma.rn.f32 	%f696, %f694, %f68, %f695;
	mov.f32 	%f697, 0fBF6B385A;
	fma.rn.f32 	%f698, %f696, %f68, %f697;
	mov.f32 	%f699, 0fBFD0316E;
	fma.rn.f32 	%f700, %f698, %f68, %f699;
	mov.f32 	%f701, 0fBA031CCE;
	fma.rn.f32 	%f687, %f700, %f68, %f701;
	// inline asm
	ex2.approx.ftz.f32 %f686,%f687;
	// inline asm
	sub.f32 	%f703, %f622, %f686;
	mov.b32 	 %r151, %f703;
	selp.b32	%r152, %r151, 1065353216, %p53;
	mov.b32 	 %r153, %f67;
	and.b32  	%r154, %r153, -2147483648;
	or.b32  	%r155, %r152, %r154;
	mov.b32 	 %f2448, %r155;

BB15_41:
	sqrt.rn.f32 	%f2405, %f53;
	sub.f32 	%f715, %f2447, %f2448;
	mul.f32 	%f98, %f715, 0f3F000000;
	cvt.rn.f32.s32	%f99, %r356;
	sub.f32 	%f100, %f99, %f2507;
	add.f32 	%f2483, %f100, 0f3F000000;
	mul.f32 	%f102, %f2483, %f2405;
	abs.f32 	%f103, %f102;
	setp.ltu.f32	%p54, %f103, 0f3F800000;
	@%p54 bra 	BB15_43;
	bra.uni 	BB15_42;

BB15_43:
	mul.f32 	%f734, %f102, %f102;
	mov.f32 	%f735, 0f3BA0C9F8;
	mov.f32 	%f736, 0fBA1268FB;
	fma.rn.f32 	%f737, %f736, %f734, %f735;
	mov.f32 	%f738, 0fBCDABFD4;
	fma.rn.f32 	%f739, %f737, %f734, %f738;
	mov.f32 	%f740, 0f3DE70331;
	fma.rn.f32 	%f741, %f739, %f734, %f740;
	mov.f32 	%f742, 0fBEC09330;
	fma.rn.f32 	%f743, %f741, %f734, %f742;
	mov.f32 	%f744, 0f3F906EBA;
	fma.rn.f32 	%f745, %f743, %f734, %f744;
	mul.f32 	%f2449, %f102, %f745;
	bra.uni 	BB15_44;

BB15_42:
	mov.f32 	%f718, 0f3A03BB71;
	mov.f32 	%f719, 0fB7B730FB;
	fma.rn.f32 	%f720, %f719, %f103, %f718;
	mov.f32 	%f721, 0fBBACA3B3;
	fma.rn.f32 	%f722, %f720, %f103, %f721;
	mov.f32 	%f723, 0f3D0A7445;
	fma.rn.f32 	%f724, %f722, %f103, %f723;
	mov.f32 	%f725, 0fBE1B3B75;
	fma.rn.f32 	%f726, %f724, %f103, %f725;
	mov.f32 	%f727, 0fBF6B385A;
	fma.rn.f32 	%f728, %f726, %f103, %f727;
	mov.f32 	%f729, 0fBFD0316E;
	fma.rn.f32 	%f730, %f728, %f103, %f729;
	mov.f32 	%f731, 0fBA031CCE;
	fma.rn.f32 	%f717, %f730, %f103, %f731;
	// inline asm
	ex2.approx.ftz.f32 %f716,%f717;
	// inline asm
	sub.f32 	%f733, %f622, %f716;
	mov.b32 	 %r156, %f733;
	setp.ltu.f32	%p55, %f103, 0f407AD445;
	selp.b32	%r157, %r156, 1065353216, %p55;
	mov.b32 	 %r158, %f102;
	and.b32  	%r159, %r158, -2147483648;
	or.b32  	%r160, %r157, %r159;
	mov.b32 	 %f2449, %r160;

BB15_44:
	sqrt.rn.f32 	%f2406, %f53;
	add.f32 	%f2485, %f100, 0fBF000000;
	mul.f32 	%f108, %f2485, %f2406;
	abs.f32 	%f109, %f108;
	setp.ltu.f32	%p56, %f109, 0f3F800000;
	@%p56 bra 	BB15_46;
	bra.uni 	BB15_45;

BB15_46:
	mul.f32 	%f764, %f108, %f108;
	mov.f32 	%f765, 0f3BA0C9F8;
	mov.f32 	%f766, 0fBA1268FB;
	fma.rn.f32 	%f767, %f766, %f764, %f765;
	mov.f32 	%f768, 0fBCDABFD4;
	fma.rn.f32 	%f769, %f767, %f764, %f768;
	mov.f32 	%f770, 0f3DE70331;
	fma.rn.f32 	%f771, %f769, %f764, %f770;
	mov.f32 	%f772, 0fBEC09330;
	fma.rn.f32 	%f773, %f771, %f764, %f772;
	mov.f32 	%f774, 0f3F906EBA;
	fma.rn.f32 	%f775, %f773, %f764, %f774;
	mul.f32 	%f2450, %f108, %f775;
	bra.uni 	BB15_47;

BB15_45:
	mov.f32 	%f748, 0f3A03BB71;
	mov.f32 	%f749, 0fB7B730FB;
	fma.rn.f32 	%f750, %f749, %f109, %f748;
	mov.f32 	%f751, 0fBBACA3B3;
	fma.rn.f32 	%f752, %f750, %f109, %f751;
	mov.f32 	%f753, 0f3D0A7445;
	fma.rn.f32 	%f754, %f752, %f109, %f753;
	mov.f32 	%f755, 0fBE1B3B75;
	fma.rn.f32 	%f756, %f754, %f109, %f755;
	mov.f32 	%f757, 0fBF6B385A;
	fma.rn.f32 	%f758, %f756, %f109, %f757;
	mov.f32 	%f759, 0fBFD0316E;
	fma.rn.f32 	%f760, %f758, %f109, %f759;
	mov.f32 	%f761, 0fBA031CCE;
	fma.rn.f32 	%f747, %f760, %f109, %f761;
	// inline asm
	ex2.approx.ftz.f32 %f746,%f747;
	// inline asm
	sub.f32 	%f763, %f622, %f746;
	mov.b32 	 %r161, %f763;
	setp.ltu.f32	%p57, %f109, 0f407AD445;
	selp.b32	%r162, %r161, 1065353216, %p57;
	mov.b32 	 %r163, %f108;
	and.b32  	%r164, %r163, -2147483648;
	or.b32  	%r165, %r162, %r164;
	mov.b32 	 %f2450, %r165;

BB15_47:
	mad.lo.s32 	%r338, %r3, %r4, %r355;
	sub.f32 	%f780, %f2449, %f2450;
	mul.f32 	%f113, %f780, 0f3F000000;
	mul.f32 	%f781, %f98, %f2508;
	fma.rn.f32 	%f2487, %f113, %f781, %f2516;
	mad.lo.s32 	%r166, %r356, %r106, %r338;
	mul.wide.s32 	%rd76, %r166, 4;
	add.s64 	%rd77, %rd2, %rd76;
	ld.local.f32 	%f115, [%rd77];
	// inline asm
	rcp.approx.ftz.f32 %f776,%f75;
	// inline asm
	mul.f32 	%f782, %f776, %f76;
	mul.f32 	%f783, %f782, %f782;
	mov.f32 	%f784, 0f3C4CAF63;
	mov.f32 	%f785, 0f3B18F0FE;
	fma.rn.f32 	%f786, %f785, %f783, %f784;
	mov.f32 	%f787, 0f3DAAAABD;
	fma.rn.f32 	%f788, %f786, %f783, %f787;
	mul.rn.f32 	%f789, %f788, %f783;
	mul.rn.f32 	%f790, %f789, %f782;
	sub.f32 	%f791, %f74, %f782;
	neg.f32 	%f792, %f782;
	add.f32 	%f793, %f791, %f791;
	fma.rn.f32 	%f794, %f792, %f74, %f793;
	mul.rn.f32 	%f795, %f776, %f794;
	add.f32 	%f796, %f790, %f782;
	sub.f32 	%f797, %f782, %f796;
	add.f32 	%f798, %f790, %f797;
	add.f32 	%f799, %f795, %f798;
	add.f32 	%f800, %f796, %f799;
	sub.f32 	%f801, %f796, %f800;
	add.f32 	%f802, %f799, %f801;
	add.f32 	%f803, %f77, %f800;
	sub.f32 	%f804, %f77, %f803;
	add.f32 	%f805, %f800, %f804;
	add.f32 	%f806, %f802, %f805;
	add.f32 	%f807, %f78, %f806;
	add.f32 	%f808, %f803, %f807;
	sub.f32 	%f809, %f803, %f808;
	add.f32 	%f810, %f807, %f809;
	mul.rn.f32 	%f811, %f80, %f808;
	neg.f32 	%f812, %f811;
	fma.rn.f32 	%f813, %f80, %f808, %f812;
	fma.rn.f32 	%f814, %f80, %f810, %f813;
	mov.f32 	%f815, 0f00000000;
	fma.rn.f32 	%f816, %f815, %f808, %f814;
	add.rn.f32 	%f817, %f811, %f816;
	neg.f32 	%f818, %f817;
	add.rn.f32 	%f819, %f811, %f818;
	add.rn.f32 	%f820, %f819, %f816;
	mov.b32 	 %r167, %f817;
	setp.eq.s32	%p58, %r167, 1118925336;
	add.s32 	%r168, %r167, -1;
	mov.b32 	 %f821, %r168;
	add.f32 	%f822, %f820, 0f37000000;
	selp.f32	%f823, %f821, %f817, %p58;
	selp.f32	%f116, %f822, %f820, %p58;
	mul.f32 	%f824, %f823, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f825, %f824;
	mov.f32 	%f826, 0fBF317200;
	fma.rn.f32 	%f827, %f825, %f826, %f823;
	mov.f32 	%f828, 0fB5BFBE8E;
	fma.rn.f32 	%f829, %f825, %f828, %f827;
	mul.f32 	%f779, %f829, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f778,%f779;
	// inline asm
	add.f32 	%f830, %f825, 0f00000000;
	ex2.approx.f32 	%f831, %f830;
	mul.f32 	%f832, %f778, %f831;
	setp.lt.f32	%p59, %f823, 0fC2D20000;
	selp.f32	%f833, 0f00000000, %f832, %p59;
	setp.gt.f32	%p60, %f823, 0f42D20000;
	selp.f32	%f2451, 0f7F800000, %f833, %p60;
	setp.eq.f32	%p61, %f2451, 0f7F800000;
	@%p61 bra 	BB15_49;

	fma.rn.f32 	%f2451, %f2451, %f116, %f2451;

BB15_49:
	mov.b32 	 %r169, %f2451;
	xor.b32  	%r170, %r169, -2147483648;
	mov.b32 	 %f834, %r170;
	selp.f32	%f120, %f834, %f2451, %p1;
	setp.eq.f32	%p62, %f71, 0f00000000;
	setp.geu.f32	%p63, %f71, 0f00000000;
	selp.f32	%f2452, %f81, %f120, %p62;
	@%p63 bra 	BB15_51;

	cvt.rzi.f32.f32	%f836, %f625;
	setp.neu.f32	%p64, %f836, 0f40000000;
	selp.f32	%f2452, 0f7FFFFFFF, %f120, %p64;

BB15_51:
	setp.gt.s32	%p65, %r33, 2139095039;
	setp.lt.s32	%p66, %r33, 2139095040;
	or.pred  	%p67, %p2, %p66;
	add.f32 	%f837, %f71, 0f40000000;
	selp.f32	%f2453, %f837, %f2452, %p65;
	@%p67 bra 	BB15_53;

	abs.f32 	%f2407, %f71;
	setp.neu.f32	%p68, %f2407, 0f7F800000;
	setp.eq.f32	%p69, %f79, 0f7F800000;
	or.pred  	%p70, %p69, %p68;
	selp.f32	%f838, %f82, %f2452, %p69;
	selp.f32	%f839, 0fFF800000, 0f7F800000, %p1;
	selp.f32	%f2453, %f838, %f839, %p70;

BB15_53:
	mul.f32 	%f846, %f2453, 0fBF000000;
	setp.eq.f32	%p71, %f71, 0f3F800000;
	selp.f32	%f847, 0fBF000000, %f846, %p71;
	mul.f32 	%f848, %f847, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f849, %f848;
	fma.rn.f32 	%f851, %f849, %f826, %f847;
	fma.rn.f32 	%f853, %f849, %f828, %f851;
	mul.f32 	%f841, %f853, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f840,%f841;
	// inline asm
	add.f32 	%f854, %f849, 0f00000000;
	ex2.approx.f32 	%f855, %f854;
	mul.f32 	%f856, %f840, %f855;
	setp.lt.f32	%p72, %f847, 0fC2D20000;
	selp.f32	%f857, 0f00000000, %f856, %p72;
	setp.gt.f32	%p73, %f847, 0f42D20000;
	selp.f32	%f127, 0f7F800000, %f857, %p73;
	// inline asm
	rcp.approx.ftz.f32 %f842,%f86;
	// inline asm
	mul.f32 	%f858, %f842, %f87;
	mul.f32 	%f859, %f858, %f858;
	fma.rn.f32 	%f862, %f785, %f859, %f784;
	fma.rn.f32 	%f864, %f862, %f859, %f787;
	mul.rn.f32 	%f865, %f864, %f859;
	mul.rn.f32 	%f866, %f865, %f858;
	sub.f32 	%f867, %f85, %f858;
	neg.f32 	%f868, %f858;
	add.f32 	%f869, %f867, %f867;
	fma.rn.f32 	%f870, %f868, %f85, %f869;
	mul.rn.f32 	%f871, %f842, %f870;
	add.f32 	%f872, %f866, %f858;
	sub.f32 	%f873, %f858, %f872;
	add.f32 	%f874, %f866, %f873;
	add.f32 	%f875, %f871, %f874;
	add.f32 	%f876, %f872, %f875;
	sub.f32 	%f877, %f872, %f876;
	add.f32 	%f878, %f875, %f877;
	add.f32 	%f879, %f88, %f876;
	sub.f32 	%f880, %f88, %f879;
	add.f32 	%f881, %f876, %f880;
	add.f32 	%f882, %f878, %f881;
	add.f32 	%f883, %f89, %f882;
	add.f32 	%f884, %f879, %f883;
	sub.f32 	%f885, %f879, %f884;
	add.f32 	%f886, %f883, %f885;
	mul.rn.f32 	%f887, %f80, %f884;
	neg.f32 	%f888, %f887;
	fma.rn.f32 	%f889, %f80, %f884, %f888;
	fma.rn.f32 	%f890, %f80, %f886, %f889;
	fma.rn.f32 	%f892, %f815, %f884, %f890;
	add.rn.f32 	%f893, %f887, %f892;
	neg.f32 	%f894, %f893;
	add.rn.f32 	%f895, %f887, %f894;
	add.rn.f32 	%f896, %f895, %f892;
	mov.b32 	 %r171, %f893;
	setp.eq.s32	%p74, %r171, 1118925336;
	add.s32 	%r172, %r171, -1;
	mov.b32 	 %f897, %r172;
	add.f32 	%f898, %f896, 0f37000000;
	selp.f32	%f899, %f897, %f893, %p74;
	selp.f32	%f128, %f898, %f896, %p74;
	mul.f32 	%f900, %f899, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f901, %f900;
	fma.rn.f32 	%f902, %f901, %f826, %f899;
	fma.rn.f32 	%f903, %f901, %f828, %f902;
	mul.f32 	%f845, %f903, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f844,%f845;
	// inline asm
	add.f32 	%f904, %f901, 0f00000000;
	ex2.approx.f32 	%f905, %f904;
	mul.f32 	%f906, %f844, %f905;
	setp.lt.f32	%p75, %f899, 0fC2D20000;
	selp.f32	%f907, 0f00000000, %f906, %p75;
	setp.gt.f32	%p76, %f899, 0f42D20000;
	selp.f32	%f2454, 0f7F800000, %f907, %p76;
	setp.eq.f32	%p77, %f2454, 0f7F800000;
	@%p77 bra 	BB15_55;

	fma.rn.f32 	%f2454, %f2454, %f128, %f2454;

BB15_55:
	mov.b32 	 %r173, %f2454;
	xor.b32  	%r174, %r173, -2147483648;
	mov.b32 	 %f908, %r174;
	selp.f32	%f132, %f908, %f2454, %p3;
	setp.eq.f32	%p78, %f83, 0f00000000;
	setp.geu.f32	%p79, %f83, 0f00000000;
	selp.f32	%f2455, %f90, %f132, %p78;
	@%p79 bra 	BB15_57;

	cvt.rzi.f32.f32	%f910, %f625;
	setp.neu.f32	%p80, %f910, 0f40000000;
	selp.f32	%f2455, 0f7FFFFFFF, %f132, %p80;

BB15_57:
	setp.gt.s32	%p81, %r34, 2139095039;
	setp.lt.s32	%p82, %r34, 2139095040;
	or.pred  	%p83, %p4, %p82;
	add.f32 	%f911, %f83, 0f40000000;
	selp.f32	%f2456, %f911, %f2455, %p81;
	@%p83 bra 	BB15_59;

	abs.f32 	%f2408, %f83;
	setp.neu.f32	%p84, %f2408, 0f7F800000;
	setp.eq.f32	%p85, %f79, 0f7F800000;
	or.pred  	%p86, %p85, %p84;
	selp.f32	%f912, %f91, %f2455, %p85;
	selp.f32	%f913, 0fFF800000, 0f7F800000, %p3;
	selp.f32	%f2456, %f912, %f913, %p86;

BB15_59:
	mul.f32 	%f917, %f2456, 0fBF000000;
	setp.eq.f32	%p87, %f83, 0f3F800000;
	selp.f32	%f918, 0fBF000000, %f917, %p87;
	mul.f32 	%f919, %f918, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f920, %f919;
	fma.rn.f32 	%f922, %f920, %f826, %f918;
	fma.rn.f32 	%f924, %f920, %f828, %f922;
	mul.f32 	%f915, %f924, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f914,%f915;
	// inline asm
	add.f32 	%f925, %f920, 0f00000000;
	ex2.approx.f32 	%f926, %f925;
	mul.f32 	%f927, %f914, %f926;
	setp.lt.f32	%p88, %f918, 0fC2D20000;
	selp.f32	%f928, 0f00000000, %f927, %p88;
	setp.gt.f32	%p89, %f918, 0f42D20000;
	selp.f32	%f139, 0f7F800000, %f928, %p89;
	sub.f32 	%f929, %f127, %f139;
	mul.f32 	%f930, %f55, %f929;
	mul.f32 	%f2493, %f113, %f930;
	st.local.f32 	[%rd5], %f2493;
	mov.u32 	%r357, 3;
	mov.f32 	%f2459, %f622;
	mov.f32 	%f2534, %f50;
	bra.uni 	BB15_60;

BB15_63:
	mul.rn.f32 	%f145, %f142, %f142;
	mov.f32 	%f2459, %f144;
	mov.f32 	%f2534, %f145;

BB15_60:
	mov.f32 	%f142, %f2534;
	mov.f32 	%f2457, %f2459;
	mov.f32 	%f2460, %f2457;
	and.b32  	%r176, %r357, 1;
	setp.eq.b32	%p90, %r176, 1;
	@!%p90 bra 	BB15_62;
	bra.uni 	BB15_61;

BB15_61:
	mul.rn.f32 	%f2460, %f2460, %f142;

BB15_62:
	mov.f32 	%f144, %f2460;
	shr.u32 	%r357, %r357, 1;
	setp.eq.s32	%p91, %r357, 0;
	@%p91 bra 	BB15_64;
	bra.uni 	BB15_63;

BB15_64:
	mov.f32 	%f2410, 0f35BFBE8E;
	mov.f32 	%f2409, 0f3F317200;
	mul.f32 	%f937, %f621, %f127;
	mul.f32 	%f940, %f643, %f139;
	sub.f32 	%f941, %f937, %f940;
	div.rn.f32 	%f942, %f54, %f144;
	mul.f32 	%f943, %f941, %f942;
	mul.f32 	%f2491, %f113, %f943;
	st.local.f32 	[%rd6], %f2491;
	add.f32 	%f944, %f99, 0f3F000000;
	sub.f32 	%f147, %f944, %f2507;
	div.rn.f32 	%f148, %f147, %f51;
	abs.f32 	%f149, %f148;
	setp.lt.f32	%p92, %f149, 0f00800000;
	mul.f32 	%f945, %f149, 0f4B800000;
	selp.f32	%f946, 0fC3170000, 0fC2FE0000, %p92;
	selp.f32	%f947, %f945, %f149, %p92;
	mov.b32 	 %r177, %f947;
	and.b32  	%r178, %r177, 8388607;
	or.b32  	%r179, %r178, 1065353216;
	mov.b32 	 %f948, %r179;
	shr.u32 	%r180, %r177, 23;
	cvt.rn.f32.u32	%f949, %r180;
	add.f32 	%f950, %f946, %f949;
	setp.gt.f32	%p93, %f948, 0f3FB504F3;
	mul.f32 	%f951, %f948, 0f3F000000;
	add.f32 	%f952, %f950, 0f3F800000;
	selp.f32	%f953, %f951, %f948, %p93;
	selp.f32	%f954, %f952, %f950, %p93;
	add.f32 	%f150, %f953, 0fBF800000;
	add.f32 	%f932, %f953, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f931,%f932;
	// inline asm
	add.f32 	%f152, %f150, %f150;
	mul.f32 	%f955, %f931, %f152;
	mul.f32 	%f956, %f955, %f955;
	fma.rn.f32 	%f959, %f785, %f956, %f784;
	fma.rn.f32 	%f961, %f959, %f956, %f787;
	mul.rn.f32 	%f962, %f961, %f956;
	mul.rn.f32 	%f963, %f962, %f955;
	sub.f32 	%f964, %f150, %f955;
	neg.f32 	%f965, %f955;
	add.f32 	%f966, %f964, %f964;
	fma.rn.f32 	%f967, %f965, %f150, %f966;
	mul.rn.f32 	%f968, %f931, %f967;
	add.f32 	%f969, %f963, %f955;
	sub.f32 	%f970, %f955, %f969;
	add.f32 	%f971, %f963, %f970;
	add.f32 	%f972, %f968, %f971;
	add.f32 	%f973, %f969, %f972;
	sub.f32 	%f974, %f969, %f973;
	add.f32 	%f975, %f972, %f974;
	mul.rn.f32 	%f153, %f954, %f2409;
	mul.rn.f32 	%f154, %f954, %f2410;
	add.f32 	%f978, %f153, %f973;
	sub.f32 	%f979, %f153, %f978;
	add.f32 	%f980, %f973, %f979;
	add.f32 	%f981, %f975, %f980;
	add.f32 	%f982, %f154, %f981;
	add.f32 	%f983, %f978, %f982;
	sub.f32 	%f984, %f978, %f983;
	add.f32 	%f985, %f982, %f984;
	mul.rn.f32 	%f986, %f80, %f983;
	neg.f32 	%f987, %f986;
	fma.rn.f32 	%f988, %f80, %f983, %f987;
	fma.rn.f32 	%f989, %f80, %f985, %f988;
	fma.rn.f32 	%f991, %f815, %f983, %f989;
	add.rn.f32 	%f992, %f986, %f991;
	neg.f32 	%f993, %f992;
	add.rn.f32 	%f994, %f986, %f993;
	add.rn.f32 	%f995, %f994, %f991;
	mov.b32 	 %r181, %f992;
	setp.eq.s32	%p94, %r181, 1118925336;
	add.s32 	%r182, %r181, -1;
	mov.b32 	 %f996, %r182;
	add.f32 	%f997, %f995, 0f37000000;
	selp.f32	%f998, %f996, %f992, %p94;
	selp.f32	%f155, %f997, %f995, %p94;
	mul.f32 	%f999, %f998, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1000, %f999;
	fma.rn.f32 	%f1002, %f1000, %f826, %f998;
	fma.rn.f32 	%f1004, %f1000, %f828, %f1002;
	mul.f32 	%f934, %f1004, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f933,%f934;
	// inline asm
	add.f32 	%f1005, %f1000, 0f00000000;
	ex2.approx.f32 	%f1006, %f1005;
	mul.f32 	%f1007, %f933, %f1006;
	setp.lt.f32	%p95, %f998, 0fC2D20000;
	selp.f32	%f1008, 0f00000000, %f1007, %p95;
	setp.gt.f32	%p96, %f998, 0f42D20000;
	selp.f32	%f2461, 0f7F800000, %f1008, %p96;
	setp.eq.f32	%p97, %f2461, 0f7F800000;
	@%p97 bra 	BB15_66;

	fma.rn.f32 	%f2461, %f2461, %f155, %f2461;

BB15_66:
	setp.lt.f32	%p98, %f148, 0f00000000;
	and.pred  	%p5, %p98, %p35;
	mov.b32 	 %r183, %f2461;
	xor.b32  	%r184, %r183, -2147483648;
	mov.b32 	 %f1009, %r184;
	selp.f32	%f2462, %f1009, %f2461, %p5;
	setp.eq.f32	%p100, %f148, 0f00000000;
	@%p100 bra 	BB15_69;
	bra.uni 	BB15_67;

BB15_69:
	add.f32 	%f1012, %f148, %f148;
	selp.f32	%f2462, %f1012, 0f00000000, %p35;
	bra.uni 	BB15_70;

BB15_67:
	setp.geu.f32	%p101, %f148, 0f00000000;
	@%p101 bra 	BB15_70;

	cvt.rzi.f32.f32	%f1011, %f625;
	setp.neu.f32	%p102, %f1011, 0f40000000;
	selp.f32	%f2462, 0f7FFFFFFF, %f2462, %p102;

BB15_70:
	add.f32 	%f1013, %f149, %f79;
	mov.b32 	 %r38, %f1013;
	setp.lt.s32	%p104, %r38, 2139095040;
	@%p104 bra 	BB15_77;

	setp.gtu.f32	%p106, %f149, 0f7F800000;
	or.pred  	%p107, %p106, %p41;
	@%p107 bra 	BB15_76;
	bra.uni 	BB15_72;

BB15_76:
	add.f32 	%f2462, %f148, 0f40000000;
	bra.uni 	BB15_77;

BB15_72:
	setp.eq.f32	%p108, %f79, 0f7F800000;
	@%p108 bra 	BB15_75;
	bra.uni 	BB15_73;

BB15_75:
	setp.gt.f32	%p110, %f149, 0f3F800000;
	selp.f32	%f1014, 0f7F800000, 0f00000000, %p110;
	setp.eq.f32	%p111, %f148, 0fBF800000;
	selp.f32	%f2462, 0f3F800000, %f1014, %p111;
	bra.uni 	BB15_77;

BB15_73:
	setp.neu.f32	%p109, %f149, 0f7F800000;
	@%p109 bra 	BB15_77;

	selp.f32	%f2462, 0fFF800000, 0f7F800000, %p5;

BB15_77:
	cvt.rn.f32.s32	%f2415, %r356;
	mov.f32 	%f2412, 0f35BFBE8E;
	mov.f32 	%f2411, 0f3F317200;
	mul.f32 	%f1021, %f2462, 0fBF000000;
	setp.eq.f32	%p112, %f148, 0f3F800000;
	selp.f32	%f1022, 0fBF000000, %f1021, %p112;
	mul.f32 	%f1023, %f1022, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1024, %f1023;
	fma.rn.f32 	%f1026, %f1024, %f826, %f1022;
	fma.rn.f32 	%f1028, %f1024, %f828, %f1026;
	mul.f32 	%f1016, %f1028, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1015,%f1016;
	// inline asm
	add.f32 	%f1029, %f1024, 0f00000000;
	ex2.approx.f32 	%f1030, %f1029;
	mul.f32 	%f1031, %f1015, %f1030;
	setp.lt.f32	%p113, %f1022, 0fC2D20000;
	selp.f32	%f1032, 0f00000000, %f1031, %p113;
	setp.gt.f32	%p114, %f1022, 0f42D20000;
	selp.f32	%f167, 0f7F800000, %f1032, %p114;
	add.f32 	%f1033, %f2415, 0fBF000000;
	sub.f32 	%f168, %f1033, %f2507;
	div.rn.f32 	%f169, %f168, %f51;
	abs.f32 	%f170, %f169;
	setp.lt.f32	%p115, %f170, 0f00800000;
	mul.f32 	%f1034, %f170, 0f4B800000;
	selp.f32	%f1035, 0fC3170000, 0fC2FE0000, %p115;
	selp.f32	%f1036, %f1034, %f170, %p115;
	mov.b32 	 %r185, %f1036;
	and.b32  	%r186, %r185, 8388607;
	or.b32  	%r187, %r186, 1065353216;
	mov.b32 	 %f1037, %r187;
	shr.u32 	%r188, %r185, 23;
	cvt.rn.f32.u32	%f1038, %r188;
	add.f32 	%f1039, %f1035, %f1038;
	setp.gt.f32	%p116, %f1037, 0f3FB504F3;
	mul.f32 	%f1040, %f1037, 0f3F000000;
	add.f32 	%f1041, %f1039, 0f3F800000;
	selp.f32	%f1042, %f1040, %f1037, %p116;
	selp.f32	%f1043, %f1041, %f1039, %p116;
	add.f32 	%f171, %f1042, 0fBF800000;
	add.f32 	%f1018, %f1042, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1017,%f1018;
	// inline asm
	add.f32 	%f173, %f171, %f171;
	mul.f32 	%f1044, %f1017, %f173;
	mul.f32 	%f1045, %f1044, %f1044;
	fma.rn.f32 	%f1048, %f785, %f1045, %f784;
	fma.rn.f32 	%f1050, %f1048, %f1045, %f787;
	mul.rn.f32 	%f1051, %f1050, %f1045;
	mul.rn.f32 	%f1052, %f1051, %f1044;
	sub.f32 	%f1053, %f171, %f1044;
	neg.f32 	%f1054, %f1044;
	add.f32 	%f1055, %f1053, %f1053;
	fma.rn.f32 	%f1056, %f1054, %f171, %f1055;
	mul.rn.f32 	%f1057, %f1017, %f1056;
	add.f32 	%f1058, %f1052, %f1044;
	sub.f32 	%f1059, %f1044, %f1058;
	add.f32 	%f1060, %f1052, %f1059;
	add.f32 	%f1061, %f1057, %f1060;
	add.f32 	%f1062, %f1058, %f1061;
	sub.f32 	%f1063, %f1058, %f1062;
	add.f32 	%f1064, %f1061, %f1063;
	mul.rn.f32 	%f174, %f1043, %f2411;
	mul.rn.f32 	%f175, %f1043, %f2412;
	add.f32 	%f1067, %f174, %f1062;
	sub.f32 	%f1068, %f174, %f1067;
	add.f32 	%f1069, %f1062, %f1068;
	add.f32 	%f1070, %f1064, %f1069;
	add.f32 	%f1071, %f175, %f1070;
	add.f32 	%f1072, %f1067, %f1071;
	sub.f32 	%f1073, %f1067, %f1072;
	add.f32 	%f1074, %f1071, %f1073;
	mul.rn.f32 	%f1075, %f80, %f1072;
	neg.f32 	%f1076, %f1075;
	fma.rn.f32 	%f1077, %f80, %f1072, %f1076;
	fma.rn.f32 	%f1078, %f80, %f1074, %f1077;
	fma.rn.f32 	%f1080, %f815, %f1072, %f1078;
	add.rn.f32 	%f1081, %f1075, %f1080;
	neg.f32 	%f1082, %f1081;
	add.rn.f32 	%f1083, %f1075, %f1082;
	add.rn.f32 	%f1084, %f1083, %f1080;
	mov.b32 	 %r189, %f1081;
	setp.eq.s32	%p117, %r189, 1118925336;
	add.s32 	%r190, %r189, -1;
	mov.b32 	 %f1085, %r190;
	add.f32 	%f1086, %f1084, 0f37000000;
	selp.f32	%f1087, %f1085, %f1081, %p117;
	selp.f32	%f176, %f1086, %f1084, %p117;
	mul.f32 	%f1088, %f1087, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1089, %f1088;
	fma.rn.f32 	%f1090, %f1089, %f826, %f1087;
	fma.rn.f32 	%f1091, %f1089, %f828, %f1090;
	mul.f32 	%f1020, %f1091, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1019,%f1020;
	// inline asm
	add.f32 	%f1092, %f1089, 0f00000000;
	ex2.approx.f32 	%f1093, %f1092;
	mul.f32 	%f1094, %f1019, %f1093;
	setp.lt.f32	%p118, %f1087, 0fC2D20000;
	selp.f32	%f1095, 0f00000000, %f1094, %p118;
	setp.gt.f32	%p119, %f1087, 0f42D20000;
	selp.f32	%f2463, 0f7F800000, %f1095, %p119;
	setp.eq.f32	%p120, %f2463, 0f7F800000;
	@%p120 bra 	BB15_79;

	fma.rn.f32 	%f2463, %f2463, %f176, %f2463;

BB15_79:
	setp.lt.f32	%p121, %f169, 0f00000000;
	and.pred  	%p6, %p121, %p35;
	mov.b32 	 %r191, %f2463;
	xor.b32  	%r192, %r191, -2147483648;
	mov.b32 	 %f1096, %r192;
	selp.f32	%f2464, %f1096, %f2463, %p6;
	setp.eq.f32	%p123, %f169, 0f00000000;
	@%p123 bra 	BB15_82;
	bra.uni 	BB15_80;

BB15_82:
	add.f32 	%f1099, %f169, %f169;
	selp.f32	%f2464, %f1099, 0f00000000, %p35;
	bra.uni 	BB15_83;

BB15_80:
	setp.geu.f32	%p124, %f169, 0f00000000;
	@%p124 bra 	BB15_83;

	cvt.rzi.f32.f32	%f1098, %f625;
	setp.neu.f32	%p125, %f1098, 0f40000000;
	selp.f32	%f2464, 0f7FFFFFFF, %f2464, %p125;

BB15_83:
	add.f32 	%f1100, %f170, %f79;
	mov.b32 	 %r39, %f1100;
	setp.lt.s32	%p127, %r39, 2139095040;
	@%p127 bra 	BB15_90;

	setp.gtu.f32	%p129, %f170, 0f7F800000;
	or.pred  	%p130, %p129, %p41;
	@%p130 bra 	BB15_89;
	bra.uni 	BB15_85;

BB15_89:
	add.f32 	%f2464, %f169, 0f40000000;
	bra.uni 	BB15_90;

BB15_85:
	setp.eq.f32	%p131, %f79, 0f7F800000;
	@%p131 bra 	BB15_88;
	bra.uni 	BB15_86;

BB15_88:
	setp.gt.f32	%p133, %f170, 0f3F800000;
	selp.f32	%f1101, 0f7F800000, 0f00000000, %p133;
	setp.eq.f32	%p134, %f169, 0fBF800000;
	selp.f32	%f2464, 0f3F800000, %f1101, %p134;
	bra.uni 	BB15_90;

BB15_86:
	setp.neu.f32	%p132, %f170, 0f7F800000;
	@%p132 bra 	BB15_90;

	selp.f32	%f2464, 0fFF800000, 0f7F800000, %p6;

BB15_90:
	mul.f32 	%f1105, %f2464, 0fBF000000;
	setp.eq.f32	%p135, %f169, 0f3F800000;
	selp.f32	%f1106, 0fBF000000, %f1105, %p135;
	mul.f32 	%f1107, %f1106, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1108, %f1107;
	fma.rn.f32 	%f1110, %f1108, %f826, %f1106;
	fma.rn.f32 	%f1112, %f1108, %f828, %f1110;
	mul.f32 	%f1103, %f1112, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1102,%f1103;
	// inline asm
	add.f32 	%f1113, %f1108, 0f00000000;
	ex2.approx.f32 	%f1114, %f1113;
	mul.f32 	%f1115, %f1102, %f1114;
	setp.lt.f32	%p136, %f1106, 0fC2D20000;
	selp.f32	%f1116, 0f00000000, %f1115, %p136;
	setp.gt.f32	%p137, %f1106, 0f42D20000;
	selp.f32	%f188, 0f7F800000, %f1116, %p137;
	sub.f32 	%f1117, %f167, %f188;
	mul.f32 	%f1118, %f56, %f1117;
	mul.f32 	%f1119, %f98, %f1118;
	st.local.f32 	[%rd5+4], %f1119;
	mov.f32 	%f2465, 0f3F800000;
	mov.u32 	%r358, 3;
	mov.f32 	%f2533, %f51;
	bra.uni 	BB15_91;

BB15_94:
	mul.rn.f32 	%f193, %f190, %f190;
	mov.f32 	%f2533, %f193;

BB15_91:
	mov.f32 	%f190, %f2533;
	and.b32  	%r194, %r358, 1;
	setp.eq.b32	%p138, %r194, 1;
	@!%p138 bra 	BB15_93;
	bra.uni 	BB15_92;

BB15_92:
	mul.rn.f32 	%f2465, %f2465, %f190;

BB15_93:
	shr.u32 	%r358, %r358, 1;
	setp.eq.s32	%p139, %r358, 0;
	@%p139 bra 	BB15_95;
	bra.uni 	BB15_94;

BB15_95:
	div.rn.f32 	%f1124, %f54, %f2465;
	mul.f32 	%f1125, %f168, %f188;
	mul.f32 	%f1126, %f147, %f167;
	sub.f32 	%f1127, %f1126, %f1125;
	mul.f32 	%f1128, %f1127, %f1124;
	mul.f32 	%f1129, %f98, %f1128;
	st.local.f32 	[%rd6+4], %f1129;
	// inline asm
	rcp.approx.ftz.f32 %f1120,%f75;
	// inline asm
	mul.f32 	%f1130, %f1120, %f76;
	mul.f32 	%f1131, %f1130, %f1130;
	fma.rn.f32 	%f1134, %f785, %f1131, %f784;
	fma.rn.f32 	%f1136, %f1134, %f1131, %f787;
	mul.rn.f32 	%f1137, %f1136, %f1131;
	mul.rn.f32 	%f1138, %f1137, %f1130;
	sub.f32 	%f1139, %f74, %f1130;
	neg.f32 	%f1140, %f1130;
	add.f32 	%f1141, %f1139, %f1139;
	fma.rn.f32 	%f1142, %f1140, %f74, %f1141;
	mul.rn.f32 	%f1143, %f1120, %f1142;
	add.f32 	%f1144, %f1138, %f1130;
	sub.f32 	%f1145, %f1130, %f1144;
	add.f32 	%f1146, %f1138, %f1145;
	add.f32 	%f1147, %f1143, %f1146;
	add.f32 	%f1148, %f1144, %f1147;
	sub.f32 	%f1149, %f1144, %f1148;
	add.f32 	%f1150, %f1147, %f1149;
	add.f32 	%f1151, %f77, %f1148;
	sub.f32 	%f1152, %f77, %f1151;
	add.f32 	%f1153, %f1148, %f1152;
	add.f32 	%f1154, %f1150, %f1153;
	add.f32 	%f1155, %f78, %f1154;
	add.f32 	%f1156, %f1151, %f1155;
	sub.f32 	%f1157, %f1151, %f1156;
	add.f32 	%f1158, %f1155, %f1157;
	mul.rn.f32 	%f1159, %f80, %f1156;
	neg.f32 	%f1160, %f1159;
	fma.rn.f32 	%f1161, %f80, %f1156, %f1160;
	fma.rn.f32 	%f1162, %f80, %f1158, %f1161;
	fma.rn.f32 	%f1164, %f815, %f1156, %f1162;
	add.rn.f32 	%f1165, %f1159, %f1164;
	neg.f32 	%f1166, %f1165;
	add.rn.f32 	%f1167, %f1159, %f1166;
	add.rn.f32 	%f1168, %f1167, %f1164;
	mov.b32 	 %r195, %f1165;
	setp.eq.s32	%p140, %r195, 1118925336;
	add.s32 	%r196, %r195, -1;
	mov.b32 	 %f1169, %r196;
	add.f32 	%f1170, %f1168, 0f37000000;
	selp.f32	%f1171, %f1169, %f1165, %p140;
	selp.f32	%f194, %f1170, %f1168, %p140;
	mul.f32 	%f1172, %f1171, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1173, %f1172;
	fma.rn.f32 	%f1175, %f1173, %f826, %f1171;
	fma.rn.f32 	%f1177, %f1173, %f828, %f1175;
	mul.f32 	%f1123, %f1177, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1122,%f1123;
	// inline asm
	add.f32 	%f1178, %f1173, 0f00000000;
	ex2.approx.f32 	%f1179, %f1178;
	mul.f32 	%f1180, %f1122, %f1179;
	setp.lt.f32	%p141, %f1171, 0fC2D20000;
	selp.f32	%f1181, 0f00000000, %f1180, %p141;
	setp.gt.f32	%p142, %f1171, 0f42D20000;
	selp.f32	%f2466, 0f7F800000, %f1181, %p142;
	setp.eq.f32	%p143, %f2466, 0f7F800000;
	@%p143 bra 	BB15_97;

	fma.rn.f32 	%f2466, %f2466, %f194, %f2466;

BB15_97:
	mov.b32 	 %r197, %f2466;
	xor.b32  	%r198, %r197, -2147483648;
	mov.b32 	 %f1182, %r198;
	selp.f32	%f198, %f1182, %f2466, %p1;
	selp.f32	%f2467, %f81, %f198, %p62;
	@%p63 bra 	BB15_99;

	cvt.rzi.f32.f32	%f1184, %f625;
	setp.neu.f32	%p146, %f1184, 0f40000000;
	selp.f32	%f2467, 0f7FFFFFFF, %f198, %p146;

BB15_99:
	add.f32 	%f2401, %f71, 0f40000000;
	selp.f32	%f2468, %f2401, %f2467, %p65;
	@%p67 bra 	BB15_101;

	abs.f32 	%f2402, %f71;
	setp.neu.f32	%p150, %f2402, 0f7F800000;
	setp.eq.f32	%p151, %f79, 0f7F800000;
	or.pred  	%p152, %p151, %p150;
	selp.f32	%f1186, %f82, %f2467, %p151;
	selp.f32	%f1187, 0fFF800000, 0f7F800000, %p1;
	selp.f32	%f2468, %f1186, %f1187, %p152;

BB15_101:
	mul.f32 	%f1194, %f2468, 0fBF000000;
	selp.f32	%f1195, 0fBF000000, %f1194, %p71;
	mul.f32 	%f1196, %f1195, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1197, %f1196;
	fma.rn.f32 	%f1199, %f1197, %f826, %f1195;
	fma.rn.f32 	%f1201, %f1197, %f828, %f1199;
	mul.f32 	%f1189, %f1201, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1188,%f1189;
	// inline asm
	add.f32 	%f1202, %f1197, 0f00000000;
	ex2.approx.f32 	%f1203, %f1202;
	mul.f32 	%f1204, %f1188, %f1203;
	setp.lt.f32	%p154, %f1195, 0fC2D20000;
	selp.f32	%f1205, 0f00000000, %f1204, %p154;
	setp.gt.f32	%p155, %f1195, 0f42D20000;
	selp.f32	%f205, 0f7F800000, %f1205, %p155;
	// inline asm
	rcp.approx.ftz.f32 %f1190,%f86;
	// inline asm
	mul.f32 	%f1206, %f1190, %f87;
	mul.f32 	%f1207, %f1206, %f1206;
	fma.rn.f32 	%f1210, %f785, %f1207, %f784;
	fma.rn.f32 	%f1212, %f1210, %f1207, %f787;
	mul.rn.f32 	%f1213, %f1212, %f1207;
	mul.rn.f32 	%f1214, %f1213, %f1206;
	sub.f32 	%f1215, %f85, %f1206;
	neg.f32 	%f1216, %f1206;
	add.f32 	%f1217, %f1215, %f1215;
	fma.rn.f32 	%f1218, %f1216, %f85, %f1217;
	mul.rn.f32 	%f1219, %f1190, %f1218;
	add.f32 	%f1220, %f1214, %f1206;
	sub.f32 	%f1221, %f1206, %f1220;
	add.f32 	%f1222, %f1214, %f1221;
	add.f32 	%f1223, %f1219, %f1222;
	add.f32 	%f1224, %f1220, %f1223;
	sub.f32 	%f1225, %f1220, %f1224;
	add.f32 	%f1226, %f1223, %f1225;
	add.f32 	%f1227, %f88, %f1224;
	sub.f32 	%f1228, %f88, %f1227;
	add.f32 	%f1229, %f1224, %f1228;
	add.f32 	%f1230, %f1226, %f1229;
	add.f32 	%f1231, %f89, %f1230;
	add.f32 	%f1232, %f1227, %f1231;
	sub.f32 	%f1233, %f1227, %f1232;
	add.f32 	%f1234, %f1231, %f1233;
	mul.rn.f32 	%f1235, %f80, %f1232;
	neg.f32 	%f1236, %f1235;
	fma.rn.f32 	%f1237, %f80, %f1232, %f1236;
	fma.rn.f32 	%f1238, %f80, %f1234, %f1237;
	fma.rn.f32 	%f1240, %f815, %f1232, %f1238;
	add.rn.f32 	%f1241, %f1235, %f1240;
	neg.f32 	%f1242, %f1241;
	add.rn.f32 	%f1243, %f1235, %f1242;
	add.rn.f32 	%f1244, %f1243, %f1240;
	mov.b32 	 %r199, %f1241;
	setp.eq.s32	%p156, %r199, 1118925336;
	add.s32 	%r200, %r199, -1;
	mov.b32 	 %f1245, %r200;
	add.f32 	%f1246, %f1244, 0f37000000;
	selp.f32	%f1247, %f1245, %f1241, %p156;
	selp.f32	%f206, %f1246, %f1244, %p156;
	mul.f32 	%f1248, %f1247, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1249, %f1248;
	fma.rn.f32 	%f1250, %f1249, %f826, %f1247;
	fma.rn.f32 	%f1251, %f1249, %f828, %f1250;
	mul.f32 	%f1193, %f1251, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1192,%f1193;
	// inline asm
	add.f32 	%f1252, %f1249, 0f00000000;
	ex2.approx.f32 	%f1253, %f1252;
	mul.f32 	%f1254, %f1192, %f1253;
	setp.lt.f32	%p157, %f1247, 0fC2D20000;
	selp.f32	%f1255, 0f00000000, %f1254, %p157;
	setp.gt.f32	%p158, %f1247, 0f42D20000;
	selp.f32	%f2469, 0f7F800000, %f1255, %p158;
	setp.eq.f32	%p159, %f2469, 0f7F800000;
	@%p159 bra 	BB15_103;

	fma.rn.f32 	%f2469, %f2469, %f206, %f2469;

BB15_103:
	mov.b32 	 %r201, %f2469;
	xor.b32  	%r202, %r201, -2147483648;
	mov.b32 	 %f1256, %r202;
	selp.f32	%f210, %f1256, %f2469, %p3;
	selp.f32	%f2470, %f90, %f210, %p78;
	@%p79 bra 	BB15_105;

	cvt.rzi.f32.f32	%f1258, %f625;
	setp.neu.f32	%p162, %f1258, 0f40000000;
	selp.f32	%f2470, 0f7FFFFFFF, %f210, %p162;

BB15_105:
	add.f32 	%f2403, %f83, 0f40000000;
	selp.f32	%f2471, %f2403, %f2470, %p81;
	@%p83 bra 	BB15_107;

	abs.f32 	%f2404, %f83;
	setp.neu.f32	%p166, %f2404, 0f7F800000;
	setp.eq.f32	%p167, %f79, 0f7F800000;
	or.pred  	%p168, %p167, %p166;
	selp.f32	%f1260, %f91, %f2470, %p167;
	selp.f32	%f1261, 0fFF800000, 0f7F800000, %p3;
	selp.f32	%f2471, %f1260, %f1261, %p168;

BB15_107:
	mul.f32 	%f1265, %f2471, 0fBF000000;
	selp.f32	%f1266, 0fBF000000, %f1265, %p87;
	mul.f32 	%f1267, %f1266, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1268, %f1267;
	fma.rn.f32 	%f1270, %f1268, %f826, %f1266;
	fma.rn.f32 	%f1272, %f1268, %f828, %f1270;
	mul.f32 	%f1263, %f1272, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1262,%f1263;
	// inline asm
	add.f32 	%f1273, %f1268, 0f00000000;
	ex2.approx.f32 	%f1274, %f1273;
	mul.f32 	%f1275, %f1262, %f1274;
	setp.lt.f32	%p170, %f1266, 0fC2D20000;
	selp.f32	%f1276, 0f00000000, %f1275, %p170;
	setp.gt.f32	%p171, %f1266, 0f42D20000;
	selp.f32	%f217, 0f7F800000, %f1276, %p171;
	mul.f32 	%f1278, %f617, %f205;
	mul.f32 	%f1280, %f619, %f217;
	sub.f32 	%f1281, %f1278, %f1280;
	mul.f32 	%f1282, %f57, %f1281;
	mul.f32 	%f1283, %f113, %f1282;
	st.local.f32 	[%rd5+16], %f1283;
	mul.f32 	%f218, %f58, %f1283;
	mov.f32 	%f2472, 0f3F800000;
	mov.u32 	%r359, 5;
	mov.f32 	%f2532, %f50;
	bra.uni 	BB15_108;

BB15_111:
	mul.rn.f32 	%f2532, %f2532, %f2532;

BB15_108:
	and.b32  	%r204, %r359, 1;
	setp.eq.b32	%p172, %r204, 1;
	@!%p172 bra 	BB15_110;
	bra.uni 	BB15_109;

BB15_109:
	mul.rn.f32 	%f2472, %f2472, %f2532;

BB15_110:
	shr.u32 	%r359, %r359, 1;
	setp.eq.s32	%p173, %r359, 0;
	@%p173 bra 	BB15_112;
	bra.uni 	BB15_111;

BB15_112:
	div.rn.f32 	%f224, %f59, %f2472;
	mov.f32 	%f2473, 0f3F800000;
	mov.u32 	%r360, 3;
	mov.f32 	%f2474, %f617;
	bra.uni 	BB15_113;

BB15_116:
	mul.rn.f32 	%f230, %f227, %f227;
	mov.f32 	%f2474, %f230;

BB15_113:
	mov.f32 	%f227, %f2474;
	and.b32  	%r206, %r360, 1;
	setp.eq.b32	%p174, %r206, 1;
	@!%p174 bra 	BB15_115;
	bra.uni 	BB15_114;

BB15_114:
	mul.rn.f32 	%f2473, %f2473, %f227;

BB15_115:
	shr.u32 	%r360, %r360, 1;
	setp.eq.s32	%p175, %r360, 0;
	@%p175 bra 	BB15_117;
	bra.uni 	BB15_116;

BB15_117:
	mul.f32 	%f231, %f205, %f2473;
	mov.f32 	%f2475, 0f3F800000;
	mov.u32 	%r361, 3;
	mov.f32 	%f2476, %f619;
	bra.uni 	BB15_118;

BB15_121:
	mul.rn.f32 	%f237, %f234, %f234;
	mov.f32 	%f2476, %f237;

BB15_118:
	mov.f32 	%f234, %f2476;
	and.b32  	%r208, %r361, 1;
	setp.eq.b32	%p176, %r208, 1;
	@!%p176 bra 	BB15_120;
	bra.uni 	BB15_119;

BB15_119:
	mul.rn.f32 	%f2475, %f2475, %f234;

BB15_120:
	shr.u32 	%r361, %r361, 1;
	setp.eq.s32	%p177, %r361, 0;
	@%p177 bra 	BB15_122;
	bra.uni 	BB15_121;

BB15_122:
	mul.f32 	%f1290, %f217, %f2475;
	sub.f32 	%f1291, %f231, %f1290;
	mul.f32 	%f1292, %f224, %f1291;
	mul.f32 	%f1293, %f113, %f1292;
	sub.f32 	%f1294, %f218, %f1293;
	st.local.f32 	[%rd6+16], %f1294;
	// inline asm
	rcp.approx.ftz.f32 %f1286,%f932;
	// inline asm
	mul.f32 	%f1295, %f1286, %f152;
	mul.f32 	%f1296, %f1295, %f1295;
	fma.rn.f32 	%f1299, %f785, %f1296, %f784;
	fma.rn.f32 	%f1301, %f1299, %f1296, %f787;
	mul.rn.f32 	%f1302, %f1301, %f1296;
	mul.rn.f32 	%f1303, %f1302, %f1295;
	sub.f32 	%f1304, %f150, %f1295;
	neg.f32 	%f1305, %f1295;
	add.f32 	%f1306, %f1304, %f1304;
	fma.rn.f32 	%f1307, %f1305, %f150, %f1306;
	mul.rn.f32 	%f1308, %f1286, %f1307;
	add.f32 	%f1309, %f1303, %f1295;
	sub.f32 	%f1310, %f1295, %f1309;
	add.f32 	%f1311, %f1303, %f1310;
	add.f32 	%f1312, %f1308, %f1311;
	add.f32 	%f1313, %f1309, %f1312;
	sub.f32 	%f1314, %f1309, %f1313;
	add.f32 	%f1315, %f1312, %f1314;
	add.f32 	%f1316, %f153, %f1313;
	sub.f32 	%f1317, %f153, %f1316;
	add.f32 	%f1318, %f1313, %f1317;
	add.f32 	%f1319, %f1315, %f1318;
	add.f32 	%f1320, %f154, %f1319;
	add.f32 	%f1321, %f1316, %f1320;
	sub.f32 	%f1322, %f1316, %f1321;
	add.f32 	%f1323, %f1320, %f1322;
	mul.rn.f32 	%f1324, %f80, %f1321;
	neg.f32 	%f1325, %f1324;
	fma.rn.f32 	%f1326, %f80, %f1321, %f1325;
	fma.rn.f32 	%f1327, %f80, %f1323, %f1326;
	fma.rn.f32 	%f1329, %f815, %f1321, %f1327;
	add.rn.f32 	%f1330, %f1324, %f1329;
	neg.f32 	%f1331, %f1330;
	add.rn.f32 	%f1332, %f1324, %f1331;
	add.rn.f32 	%f1333, %f1332, %f1329;
	mov.b32 	 %r209, %f1330;
	setp.eq.s32	%p178, %r209, 1118925336;
	add.s32 	%r210, %r209, -1;
	mov.b32 	 %f1334, %r210;
	add.f32 	%f1335, %f1333, 0f37000000;
	selp.f32	%f1336, %f1334, %f1330, %p178;
	selp.f32	%f238, %f1335, %f1333, %p178;
	mul.f32 	%f1337, %f1336, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1338, %f1337;
	fma.rn.f32 	%f1340, %f1338, %f826, %f1336;
	fma.rn.f32 	%f1342, %f1338, %f828, %f1340;
	mul.f32 	%f1289, %f1342, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1288,%f1289;
	// inline asm
	add.f32 	%f1343, %f1338, 0f00000000;
	ex2.approx.f32 	%f1344, %f1343;
	mul.f32 	%f1345, %f1288, %f1344;
	setp.lt.f32	%p179, %f1336, 0fC2D20000;
	selp.f32	%f1346, 0f00000000, %f1345, %p179;
	setp.gt.f32	%p180, %f1336, 0f42D20000;
	selp.f32	%f2477, 0f7F800000, %f1346, %p180;
	setp.eq.f32	%p181, %f2477, 0f7F800000;
	@%p181 bra 	BB15_124;

	fma.rn.f32 	%f2477, %f2477, %f238, %f2477;

BB15_124:
	mov.b32 	 %r211, %f2477;
	xor.b32  	%r212, %r211, -2147483648;
	mov.b32 	 %f1347, %r212;
	selp.f32	%f2478, %f1347, %f2477, %p5;
	@%p100 bra 	BB15_127;
	bra.uni 	BB15_125;

BB15_127:
	add.f32 	%f1350, %f148, %f148;
	selp.f32	%f2478, %f1350, 0f00000000, %p35;
	bra.uni 	BB15_128;

BB15_125:
	setp.geu.f32	%p183, %f148, 0f00000000;
	@%p183 bra 	BB15_128;

	cvt.rzi.f32.f32	%f1349, %f625;
	setp.neu.f32	%p184, %f1349, 0f40000000;
	selp.f32	%f2478, 0f7FFFFFFF, %f2478, %p184;

BB15_128:
	@%p104 bra 	BB15_135;

	setp.gtu.f32	%p188, %f149, 0f7F800000;
	or.pred  	%p189, %p188, %p41;
	@%p189 bra 	BB15_134;
	bra.uni 	BB15_130;

BB15_134:
	add.f32 	%f2478, %f148, 0f40000000;
	bra.uni 	BB15_135;

BB15_130:
	setp.eq.f32	%p190, %f79, 0f7F800000;
	@%p190 bra 	BB15_133;
	bra.uni 	BB15_131;

BB15_133:
	setp.gt.f32	%p192, %f149, 0f3F800000;
	selp.f32	%f1351, 0f7F800000, 0f00000000, %p192;
	setp.eq.f32	%p193, %f148, 0fBF800000;
	selp.f32	%f2478, 0f3F800000, %f1351, %p193;
	bra.uni 	BB15_135;

BB15_131:
	setp.neu.f32	%p191, %f149, 0f7F800000;
	@%p191 bra 	BB15_135;

	selp.f32	%f2478, 0fFF800000, 0f7F800000, %p5;

BB15_135:
	mul.f32 	%f1358, %f2478, 0fBF000000;
	selp.f32	%f1359, 0fBF000000, %f1358, %p112;
	mul.f32 	%f1360, %f1359, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1361, %f1360;
	fma.rn.f32 	%f1363, %f1361, %f826, %f1359;
	fma.rn.f32 	%f1365, %f1361, %f828, %f1363;
	mul.f32 	%f1353, %f1365, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1352,%f1353;
	// inline asm
	add.f32 	%f1366, %f1361, 0f00000000;
	ex2.approx.f32 	%f1367, %f1366;
	mul.f32 	%f1368, %f1352, %f1367;
	setp.lt.f32	%p195, %f1359, 0fC2D20000;
	selp.f32	%f1369, 0f00000000, %f1368, %p195;
	setp.gt.f32	%p196, %f1359, 0f42D20000;
	selp.f32	%f250, 0f7F800000, %f1369, %p196;
	// inline asm
	rcp.approx.ftz.f32 %f1354,%f1018;
	// inline asm
	mul.f32 	%f1370, %f1354, %f173;
	mul.f32 	%f1371, %f1370, %f1370;
	fma.rn.f32 	%f1374, %f785, %f1371, %f784;
	fma.rn.f32 	%f1376, %f1374, %f1371, %f787;
	mul.rn.f32 	%f1377, %f1376, %f1371;
	mul.rn.f32 	%f1378, %f1377, %f1370;
	sub.f32 	%f1379, %f171, %f1370;
	neg.f32 	%f1380, %f1370;
	add.f32 	%f1381, %f1379, %f1379;
	fma.rn.f32 	%f1382, %f1380, %f171, %f1381;
	mul.rn.f32 	%f1383, %f1354, %f1382;
	add.f32 	%f1384, %f1378, %f1370;
	sub.f32 	%f1385, %f1370, %f1384;
	add.f32 	%f1386, %f1378, %f1385;
	add.f32 	%f1387, %f1383, %f1386;
	add.f32 	%f1388, %f1384, %f1387;
	sub.f32 	%f1389, %f1384, %f1388;
	add.f32 	%f1390, %f1387, %f1389;
	add.f32 	%f1391, %f174, %f1388;
	sub.f32 	%f1392, %f174, %f1391;
	add.f32 	%f1393, %f1388, %f1392;
	add.f32 	%f1394, %f1390, %f1393;
	add.f32 	%f1395, %f175, %f1394;
	add.f32 	%f1396, %f1391, %f1395;
	sub.f32 	%f1397, %f1391, %f1396;
	add.f32 	%f1398, %f1395, %f1397;
	mul.rn.f32 	%f1399, %f80, %f1396;
	neg.f32 	%f1400, %f1399;
	fma.rn.f32 	%f1401, %f80, %f1396, %f1400;
	fma.rn.f32 	%f1402, %f80, %f1398, %f1401;
	fma.rn.f32 	%f1404, %f815, %f1396, %f1402;
	add.rn.f32 	%f1405, %f1399, %f1404;
	neg.f32 	%f1406, %f1405;
	add.rn.f32 	%f1407, %f1399, %f1406;
	add.rn.f32 	%f1408, %f1407, %f1404;
	mov.b32 	 %r213, %f1405;
	setp.eq.s32	%p197, %r213, 1118925336;
	add.s32 	%r214, %r213, -1;
	mov.b32 	 %f1409, %r214;
	add.f32 	%f1410, %f1408, 0f37000000;
	selp.f32	%f1411, %f1409, %f1405, %p197;
	selp.f32	%f251, %f1410, %f1408, %p197;
	mul.f32 	%f1412, %f1411, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1413, %f1412;
	fma.rn.f32 	%f1414, %f1413, %f826, %f1411;
	fma.rn.f32 	%f1415, %f1413, %f828, %f1414;
	mul.f32 	%f1357, %f1415, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1356,%f1357;
	// inline asm
	add.f32 	%f1416, %f1413, 0f00000000;
	ex2.approx.f32 	%f1417, %f1416;
	mul.f32 	%f1418, %f1356, %f1417;
	setp.lt.f32	%p198, %f1411, 0fC2D20000;
	selp.f32	%f1419, 0f00000000, %f1418, %p198;
	setp.gt.f32	%p199, %f1411, 0f42D20000;
	selp.f32	%f2479, 0f7F800000, %f1419, %p199;
	setp.eq.f32	%p200, %f2479, 0f7F800000;
	@%p200 bra 	BB15_137;

	fma.rn.f32 	%f2479, %f2479, %f251, %f2479;

BB15_137:
	mov.b32 	 %r215, %f2479;
	xor.b32  	%r216, %r215, -2147483648;
	mov.b32 	 %f1420, %r216;
	selp.f32	%f2480, %f1420, %f2479, %p6;
	@%p123 bra 	BB15_140;
	bra.uni 	BB15_138;

BB15_140:
	add.f32 	%f1423, %f169, %f169;
	selp.f32	%f2480, %f1423, 0f00000000, %p35;
	bra.uni 	BB15_141;

BB15_138:
	setp.geu.f32	%p202, %f169, 0f00000000;
	@%p202 bra 	BB15_141;

	cvt.rzi.f32.f32	%f1422, %f625;
	setp.neu.f32	%p203, %f1422, 0f40000000;
	selp.f32	%f2480, 0f7FFFFFFF, %f2480, %p203;

BB15_141:
	@%p127 bra 	BB15_148;

	setp.gtu.f32	%p207, %f170, 0f7F800000;
	or.pred  	%p208, %p207, %p41;
	@%p208 bra 	BB15_147;
	bra.uni 	BB15_143;

BB15_147:
	add.f32 	%f2480, %f169, 0f40000000;
	bra.uni 	BB15_148;

BB15_143:
	setp.eq.f32	%p209, %f79, 0f7F800000;
	@%p209 bra 	BB15_146;
	bra.uni 	BB15_144;

BB15_146:
	setp.gt.f32	%p211, %f170, 0f3F800000;
	selp.f32	%f1424, 0f7F800000, 0f00000000, %p211;
	setp.eq.f32	%p212, %f169, 0fBF800000;
	selp.f32	%f2480, 0f3F800000, %f1424, %p212;
	bra.uni 	BB15_148;

BB15_144:
	setp.neu.f32	%p210, %f170, 0f7F800000;
	@%p210 bra 	BB15_148;

	selp.f32	%f2480, 0fFF800000, 0f7F800000, %p6;

BB15_148:
	mul.f32 	%f1428, %f2480, 0fBF000000;
	selp.f32	%f1429, 0fBF000000, %f1428, %p135;
	mul.f32 	%f1430, %f1429, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1431, %f1430;
	fma.rn.f32 	%f1433, %f1431, %f826, %f1429;
	fma.rn.f32 	%f1435, %f1431, %f828, %f1433;
	mul.f32 	%f1426, %f1435, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1425,%f1426;
	// inline asm
	add.f32 	%f1436, %f1431, 0f00000000;
	ex2.approx.f32 	%f1437, %f1436;
	mul.f32 	%f1438, %f1425, %f1437;
	setp.lt.f32	%p214, %f1429, 0fC2D20000;
	selp.f32	%f1439, 0f00000000, %f1438, %p214;
	setp.gt.f32	%p215, %f1429, 0f42D20000;
	selp.f32	%f263, 0f7F800000, %f1439, %p215;
	mul.f32 	%f1440, %f2485, %f263;
	mul.f32 	%f1441, %f2483, %f250;
	sub.f32 	%f1442, %f1441, %f1440;
	mul.f32 	%f1443, %f60, %f1442;
	mul.f32 	%f1444, %f98, %f1443;
	st.local.f32 	[%rd5+20], %f1444;
	mul.f32 	%f264, %f61, %f1444;
	mov.f32 	%f2481, 0f3F800000;
	mov.u32 	%r362, 5;
	mov.f32 	%f2531, %f51;
	bra.uni 	BB15_149;

BB15_152:
	mul.rn.f32 	%f2531, %f2531, %f2531;

BB15_149:
	and.b32  	%r218, %r362, 1;
	setp.eq.b32	%p216, %r218, 1;
	@!%p216 bra 	BB15_151;
	bra.uni 	BB15_150;

BB15_150:
	mul.rn.f32 	%f2481, %f2481, %f2531;

BB15_151:
	shr.u32 	%r362, %r362, 1;
	setp.eq.s32	%p217, %r362, 0;
	@%p217 bra 	BB15_153;
	bra.uni 	BB15_152;

BB15_153:
	div.rn.f32 	%f270, %f59, %f2481;
	mov.f32 	%f2482, 0f3F800000;
	mov.u32 	%r363, 3;
	bra.uni 	BB15_154;

BB15_157:
	mul.rn.f32 	%f2483, %f2483, %f2483;

BB15_154:
	and.b32  	%r220, %r363, 1;
	setp.eq.b32	%p218, %r220, 1;
	@!%p218 bra 	BB15_156;
	bra.uni 	BB15_155;

BB15_155:
	mul.rn.f32 	%f2482, %f2482, %f2483;

BB15_156:
	shr.u32 	%r363, %r363, 1;
	setp.eq.s32	%p219, %r363, 0;
	@%p219 bra 	BB15_158;
	bra.uni 	BB15_157;

BB15_158:
	mul.f32 	%f276, %f250, %f2482;
	mov.f32 	%f2484, 0f3F800000;
	mov.u32 	%r364, 3;
	bra.uni 	BB15_159;

BB15_162:
	mul.rn.f32 	%f2485, %f2485, %f2485;

BB15_159:
	and.b32  	%r222, %r364, 1;
	setp.eq.b32	%p220, %r222, 1;
	@!%p220 bra 	BB15_161;
	bra.uni 	BB15_160;

BB15_160:
	mul.rn.f32 	%f2484, %f2484, %f2485;

BB15_161:
	shr.u32 	%r364, %r364, 1;
	setp.eq.s32	%p221, %r364, 0;
	@%p221 bra 	BB15_163;
	bra.uni 	BB15_162;

BB15_163:
	mul.f32 	%f1448, %f263, %f2484;
	sub.f32 	%f1449, %f276, %f1448;
	mul.f32 	%f1450, %f270, %f1449;
	mul.f32 	%f1451, %f98, %f1450;
	sub.f32 	%f1452, %f264, %f1451;
	st.local.f32 	[%rd6+20], %f1452;
	mul.f32 	%f1453, %f98, %f113;
	mov.u32 	%r366, 0;
	st.local.u32 	[%rd6+8], %r366;
	st.local.u32 	[%rd6+12], %r366;
	st.local.f32 	[%rd5+8], %f1453;
	mov.u32 	%r224, 1065353216;
	st.local.u32 	[%rd5+12], %r224;
	setp.leu.f32	%p222, %f2487, 0f3C23D70A;
	mov.f32 	%f2490, %f815;
	@%p222 bra 	BB15_165;

	div.rn.f32 	%f1454, %f115, %f2487;
	add.f32 	%f282, %f1454, 0fBF800000;
	mov.f32 	%f2490, %f282;

BB15_165:
	mov.f32 	%f283, %f2490;
	mov.f32 	%f2486, 0f3F800000;
	mov.u32 	%r365, 2;
	mov.f32 	%f2489, %f815;
	@%p222 bra 	BB15_171;
	bra.uni 	BB15_166;

BB15_169:
	mul.rn.f32 	%f2487, %f2487, %f2487;

BB15_166:
	and.b32  	%r226, %r365, 1;
	setp.eq.b32	%p224, %r226, 1;
	@!%p224 bra 	BB15_168;
	bra.uni 	BB15_167;

BB15_167:
	mul.rn.f32 	%f2486, %f2486, %f2487;

BB15_168:
	shr.u32 	%r365, %r365, 1;
	setp.eq.s32	%p225, %r365, 0;
	@%p225 bra 	BB15_170;
	bra.uni 	BB15_169;

BB15_170:
	div.rn.f32 	%f2489, %f115, %f2486;

BB15_171:
	mov.f32 	%f1457, 0f47C35000;
	min.f32 	%f291, %f283, %f1457;
	min.f32 	%f292, %f2489, %f1457;
	bra.uni 	BB15_172;

BB15_320:
	mul.wide.s32 	%rd141, %r366, 4;
	add.s64 	%rd142, %rd5, %rd141;
	ld.local.f32 	%f2493, [%rd142];
	add.s64 	%rd143, %rd6, %rd141;
	ld.local.f32 	%f2491, [%rd143];

BB15_172:
	mov.f32 	%f293, %f2491;
	cvt.s64.s32	%rd14, %r366;
	mul.wide.s32 	%rd78, %r366, 4;
	add.s64 	%rd79, %rd7, %rd78;
	ld.local.f32 	%f1459, [%rd79];
	fma.rn.f32 	%f1460, %f291, %f2493, %f1459;
	st.local.f32 	[%rd79], %f1460;
	mul.f32 	%f295, %f291, %f293;
	mov.f32 	%f2492, 0f3F800000;
	mov.u32 	%r367, 2;
	bra.uni 	BB15_173;

BB15_176:
	mul.rn.f32 	%f2493, %f2493, %f2493;

BB15_173:
	and.b32  	%r229, %r367, 1;
	setp.eq.b32	%p226, %r229, 1;
	@!%p226 bra 	BB15_175;
	bra.uni 	BB15_174;

BB15_174:
	mul.rn.f32 	%f2492, %f2492, %f2493;

BB15_175:
	shr.u32 	%r367, %r367, 1;
	setp.eq.s32	%p227, %r367, 0;
	@%p227 bra 	BB15_177;
	bra.uni 	BB15_176;

BB15_177:
	mul.f32 	%f1461, %f292, %f2492;
	sub.f32 	%f1462, %f295, %f1461;
	shl.b64 	%rd80, %rd14, 2;
	add.s64 	%rd81, %rd8, %rd80;
	ld.local.f32 	%f1463, [%rd81];
	add.f32 	%f1464, %f1462, %f1463;
	st.local.f32 	[%rd81], %f1464;
	add.s32 	%r366, %r366, 1;
	setp.lt.s32	%p228, %r366, 6;
	@%p228 bra 	BB15_320;

	add.s32 	%r356, %r356, 1;
	setp.lt.s32	%p229, %r356, %r106;
	@%p229 bra 	BB15_35;

	add.s32 	%r355, %r355, 1;
	setp.lt.s32	%p230, %r355, %r106;
	@%p230 bra 	BB15_34;

	ld.local.f32 	%f2505, [%rd7];
	ld.local.f32 	%f2504, [%rd8];
	ld.local.f32 	%f2503, [%rd7+4];
	ld.local.f32 	%f2502, [%rd8+4];
	ld.local.f32 	%f2501, [%rd7+8];
	ld.local.f32 	%f2500, [%rd8+8];
	ld.local.f32 	%f2499, [%rd7+12];
	ld.local.f32 	%f2498, [%rd8+12];
	ld.local.f32 	%f2497, [%rd7+16];
	ld.local.f32 	%f2496, [%rd8+16];
	ld.local.f32 	%f2495, [%rd7+20];
	ld.local.f32 	%f2494, [%rd8+20];

BB15_181:
	div.rn.f32 	%f1465, %f2505, %f2504;
	mov.f32 	%f1466, 0fBF800000;
	max.f32 	%f1467, %f1465, %f1466;
	mov.f32 	%f1468, 0f3F800000;
	min.f32 	%f1469, %f1467, %f1468;
	sub.f32 	%f2506, %f2506, %f1469;
	div.rn.f32 	%f1470, %f2503, %f2502;
	max.f32 	%f1471, %f1470, %f1466;
	min.f32 	%f1472, %f1471, %f1468;
	sub.f32 	%f2507, %f2507, %f1472;
	div.rn.f32 	%f1473, %f2501, %f2500;
	mov.f32 	%f1474, 0fC2C80000;
	max.f32 	%f1475, %f1473, %f1474;
	mov.f32 	%f1476, 0f42C80000;
	min.f32 	%f1477, %f1475, %f1476;
	fma.rn.f32 	%f1478, %f1477, 0fBF000000, %f2508;
	div.rn.f32 	%f1479, %f2499, %f2498;
	mov.f32 	%f1480, 0fC0000000;
	max.f32 	%f1481, %f1479, %f1480;
	mov.f32 	%f1482, 0f40000000;
	min.f32 	%f1483, %f1481, %f1482;
	sub.f32 	%f1484, %f2516, %f1483;
	div.rn.f32 	%f1485, %f2497, %f2496;
	mov.f32 	%f1486, 0fBDCCCCCD;
	max.f32 	%f1487, %f1485, %f1486;
	mov.f32 	%f1488, 0f3DCCCCCD;
	min.f32 	%f1489, %f1487, %f1488;
	sub.f32 	%f1490, %f50, %f1489;
	div.rn.f32 	%f1491, %f2495, %f2494;
	max.f32 	%f1492, %f1491, %f1486;
	min.f32 	%f1493, %f1492, %f1488;
	sub.f32 	%f1494, %f51, %f1493;
	max.f32 	%f2508, %f1478, %f1468;
	mov.f32 	%f1495, 0f3C23D70A;
	max.f32 	%f2516, %f1484, %f1495;
	max.f32 	%f2536, %f1490, %f45;
	max.f32 	%f2535, %f1494, %f45;
	add.s32 	%r62, %r30, 1;
	setp.lt.s32	%p231, %r62, %r107;
	mov.u32 	%r354, %r62;
	mov.f32 	%f2515, %f2516;
	mov.f32 	%f2530, %f2536;
	mov.f32 	%f2529, %f2535;
	@%p231 bra 	BB15_32;

BB15_182:
	mov.f32 	%f2564, 0f00000000;
	@%p14 bra 	BB15_290;

	div.rn.f32 	%f1499, %f556, %f2530;
	div.rn.f32 	%f337, %f1499, %f2530;
	div.rn.f32 	%f1500, %f556, %f2529;
	div.rn.f32 	%f338, %f1500, %f2529;
	div.rn.f32 	%f1501, %f2508, 0fC0206C99;
	div.rn.f32 	%f339, %f1501, %f2530;
	div.rn.f32 	%f340, %f1501, %f2529;
	div.rn.f32 	%f341, %f339, %f2530;
	div.rn.f32 	%f342, %f340, %f2529;
	mov.u32 	%r230, 0;
	mov.f32 	%f2564, 0f00000000;
	sqrt.rn.f32 	%f1504, %f337;
	sqrt.rn.f32 	%f352, %f338;
	mov.u32 	%r370, %r230;

BB15_184:
	mul.lo.s32 	%r336, %r3, %r4;
	cvt.rn.f32.s32	%f1502, %r370;
	sub.f32 	%f1503, %f1502, %f2506;
	add.f32 	%f344, %f1503, 0f3F000000;
	mul.f32 	%f345, %f344, %f1504;
	abs.f32 	%f346, %f345;
	mul.f32 	%f347, %f345, %f345;
	add.f32 	%f348, %f1503, 0fBF000000;
	mul.f32 	%f349, %f348, %f1504;
	abs.f32 	%f350, %f349;
	mul.f32 	%f351, %f349, %f349;
	add.s32 	%r65, %r370, %r336;
	add.f32 	%f1505, %f1502, 0f3F000000;
	sub.f32 	%f1506, %f1505, %f2506;
	div.rn.f32 	%f353, %f1506, %f2530;
	mov.f32 	%f1507, 0f3F800000;
	cvt.rzi.f32.f32	%f1508, %f1507;
	add.f32 	%f1509, %f1508, %f1508;
	mov.f32 	%f1510, 0f40000000;
	sub.f32 	%f1511, %f1510, %f1509;
	abs.f32 	%f354, %f1511;
	setp.eq.f32	%p233, %f354, 0f3F800000;
	abs.f32 	%f355, %f353;
	setp.lt.f32	%p234, %f355, 0f00800000;
	mul.f32 	%f1512, %f355, 0f4B800000;
	selp.f32	%f1513, 0fC3170000, 0fC2FE0000, %p234;
	selp.f32	%f1514, %f1512, %f355, %p234;
	mov.b32 	 %r234, %f1514;
	and.b32  	%r235, %r234, 8388607;
	or.b32  	%r236, %r235, 1065353216;
	mov.b32 	 %f1515, %r236;
	shr.u32 	%r237, %r234, 23;
	cvt.rn.f32.u32	%f1516, %r237;
	add.f32 	%f1517, %f1513, %f1516;
	setp.gt.f32	%p235, %f1515, 0f3FB504F3;
	mul.f32 	%f1518, %f1515, 0f3F000000;
	add.f32 	%f1519, %f1517, 0f3F800000;
	selp.f32	%f1520, %f1518, %f1515, %p235;
	selp.f32	%f1521, %f1519, %f1517, %p235;
	add.f32 	%f356, %f1520, 0fBF800000;
	add.f32 	%f357, %f1520, 0f3F800000;
	add.f32 	%f358, %f356, %f356;
	mov.f32 	%f1522, 0f3F317200;
	mul.rn.f32 	%f359, %f1521, %f1522;
	mov.f32 	%f1523, 0f35BFBE8E;
	mul.rn.f32 	%f360, %f1521, %f1523;
	abs.f32 	%f361, %f1510;
	setp.gt.f32	%p236, %f361, 0f77F684DF;
	selp.f32	%f362, 0f39800000, 0f40000000, %p236;
	setp.lt.f32	%p237, %f353, 0f00000000;
	and.pred  	%p7, %p237, %p233;
	add.f32 	%f1524, %f353, %f353;
	selp.f32	%f363, %f1524, 0f00000000, %p233;
	add.f32 	%f1525, %f355, %f361;
	mov.b32 	 %r66, %f1525;
	setp.gtu.f32	%p238, %f355, 0f7F800000;
	setp.gtu.f32	%p239, %f361, 0f7F800000;
	or.pred  	%p8, %p238, %p239;
	add.f32 	%f364, %f353, 0f40000000;
	setp.gt.f32	%p240, %f355, 0f3F800000;
	setp.eq.f32	%p241, %f353, 0fBF800000;
	selp.f32	%f1526, 0f7F800000, 0f00000000, %p240;
	selp.f32	%f365, 0f3F800000, %f1526, %p241;
	selp.f32	%f366, 0fFF800000, 0f7F800000, %p7;
	add.f32 	%f1527, %f1502, 0fBF000000;
	sub.f32 	%f1528, %f1527, %f2506;
	div.rn.f32 	%f367, %f1528, %f2530;
	abs.f32 	%f368, %f367;
	setp.lt.f32	%p242, %f368, 0f00800000;
	mul.f32 	%f1529, %f368, 0f4B800000;
	selp.f32	%f1530, 0fC3170000, 0fC2FE0000, %p242;
	selp.f32	%f1531, %f1529, %f368, %p242;
	mov.b32 	 %r238, %f1531;
	and.b32  	%r239, %r238, 8388607;
	or.b32  	%r240, %r239, 1065353216;
	mov.b32 	 %f1532, %r240;
	shr.u32 	%r241, %r238, 23;
	cvt.rn.f32.u32	%f1533, %r241;
	add.f32 	%f1534, %f1530, %f1533;
	setp.gt.f32	%p243, %f1532, 0f3FB504F3;
	mul.f32 	%f1535, %f1532, 0f3F000000;
	add.f32 	%f1536, %f1534, 0f3F800000;
	selp.f32	%f1537, %f1535, %f1532, %p243;
	selp.f32	%f1538, %f1536, %f1534, %p243;
	add.f32 	%f369, %f1537, 0fBF800000;
	add.f32 	%f370, %f1537, 0f3F800000;
	add.f32 	%f371, %f369, %f369;
	mul.rn.f32 	%f372, %f1538, %f1522;
	mul.rn.f32 	%f373, %f1538, %f1523;
	setp.lt.f32	%p244, %f367, 0f00000000;
	and.pred  	%p9, %p244, %p233;
	add.f32 	%f1539, %f367, %f367;
	selp.f32	%f374, %f1539, 0f00000000, %p233;
	add.f32 	%f1540, %f368, %f361;
	mov.b32 	 %r67, %f1540;
	setp.gtu.f32	%p245, %f368, 0f7F800000;
	or.pred  	%p10, %p245, %p239;
	add.f32 	%f375, %f367, 0f40000000;
	setp.gt.f32	%p246, %f368, 0f3F800000;
	setp.eq.f32	%p247, %f367, 0fBF800000;
	selp.f32	%f1541, 0f7F800000, 0f00000000, %p246;
	selp.f32	%f376, 0f3F800000, %f1541, %p247;
	selp.f32	%f377, 0fFF800000, 0f7F800000, %p9;
	mov.b32 	 %r242, %f349;
	and.b32  	%r68, %r242, -2147483648;
	mov.b32 	 %r243, %f345;
	and.b32  	%r69, %r243, -2147483648;
	mov.u32 	%r369, %r230;

BB15_185:
	mov.u32 	%r70, %r369;
	setp.ltu.f32	%p248, %f346, 0f3F800000;
	@%p248 bra 	BB15_187;
	bra.uni 	BB15_186;

BB15_187:
	mov.f32 	%f1560, 0f3BA0C9F8;
	mov.f32 	%f1561, 0fBA1268FB;
	fma.rn.f32 	%f1562, %f1561, %f347, %f1560;
	mov.f32 	%f1563, 0fBCDABFD4;
	fma.rn.f32 	%f1564, %f1562, %f347, %f1563;
	mov.f32 	%f1565, 0f3DE70331;
	fma.rn.f32 	%f1566, %f1564, %f347, %f1565;
	mov.f32 	%f1567, 0fBEC09330;
	fma.rn.f32 	%f1568, %f1566, %f347, %f1567;
	mov.f32 	%f1569, 0f3F906EBA;
	fma.rn.f32 	%f1570, %f1568, %f347, %f1569;
	mul.f32 	%f2537, %f345, %f1570;
	bra.uni 	BB15_188;

BB15_186:
	setp.ltu.f32	%p249, %f346, 0f407AD445;
	mov.f32 	%f1544, 0f3A03BB71;
	mov.f32 	%f1545, 0fB7B730FB;
	fma.rn.f32 	%f1546, %f1545, %f346, %f1544;
	mov.f32 	%f1547, 0fBBACA3B3;
	fma.rn.f32 	%f1548, %f1546, %f346, %f1547;
	mov.f32 	%f1549, 0f3D0A7445;
	fma.rn.f32 	%f1550, %f1548, %f346, %f1549;
	mov.f32 	%f1551, 0fBE1B3B75;
	fma.rn.f32 	%f1552, %f1550, %f346, %f1551;
	mov.f32 	%f1553, 0fBF6B385A;
	fma.rn.f32 	%f1554, %f1552, %f346, %f1553;
	mov.f32 	%f1555, 0fBFD0316E;
	fma.rn.f32 	%f1556, %f1554, %f346, %f1555;
	mov.f32 	%f1557, 0fBA031CCE;
	fma.rn.f32 	%f1543, %f1556, %f346, %f1557;
	// inline asm
	ex2.approx.ftz.f32 %f1542,%f1543;
	// inline asm
	sub.f32 	%f1559, %f1507, %f1542;
	mov.b32 	 %r244, %f1559;
	selp.b32	%r245, %r244, 1065353216, %p249;
	or.b32  	%r246, %r245, %r69;
	mov.b32 	 %f2537, %r246;

BB15_188:
	setp.ltu.f32	%p250, %f350, 0f3F800000;
	@%p250 bra 	BB15_190;
	bra.uni 	BB15_189;

BB15_190:
	mov.f32 	%f1589, 0f3BA0C9F8;
	mov.f32 	%f1590, 0fBA1268FB;
	fma.rn.f32 	%f1591, %f1590, %f351, %f1589;
	mov.f32 	%f1592, 0fBCDABFD4;
	fma.rn.f32 	%f1593, %f1591, %f351, %f1592;
	mov.f32 	%f1594, 0f3DE70331;
	fma.rn.f32 	%f1595, %f1593, %f351, %f1594;
	mov.f32 	%f1596, 0fBEC09330;
	fma.rn.f32 	%f1597, %f1595, %f351, %f1596;
	mov.f32 	%f1598, 0f3F906EBA;
	fma.rn.f32 	%f1599, %f1597, %f351, %f1598;
	mul.f32 	%f2538, %f349, %f1599;
	bra.uni 	BB15_191;

BB15_189:
	setp.ltu.f32	%p251, %f350, 0f407AD445;
	mov.f32 	%f1573, 0f3A03BB71;
	mov.f32 	%f1574, 0fB7B730FB;
	fma.rn.f32 	%f1575, %f1574, %f350, %f1573;
	mov.f32 	%f1576, 0fBBACA3B3;
	fma.rn.f32 	%f1577, %f1575, %f350, %f1576;
	mov.f32 	%f1578, 0f3D0A7445;
	fma.rn.f32 	%f1579, %f1577, %f350, %f1578;
	mov.f32 	%f1580, 0fBE1B3B75;
	fma.rn.f32 	%f1581, %f1579, %f350, %f1580;
	mov.f32 	%f1582, 0fBF6B385A;
	fma.rn.f32 	%f1583, %f1581, %f350, %f1582;
	mov.f32 	%f1584, 0fBFD0316E;
	fma.rn.f32 	%f1585, %f1583, %f350, %f1584;
	mov.f32 	%f1586, 0fBA031CCE;
	fma.rn.f32 	%f1572, %f1585, %f350, %f1586;
	// inline asm
	ex2.approx.ftz.f32 %f1571,%f1572;
	// inline asm
	sub.f32 	%f1588, %f1507, %f1571;
	mov.b32 	 %r247, %f1588;
	selp.b32	%r248, %r247, 1065353216, %p251;
	or.b32  	%r249, %r248, %r68;
	mov.b32 	 %f2538, %r249;

BB15_191:
	sub.f32 	%f1600, %f2537, %f2538;
	mul.f32 	%f385, %f1600, 0f3F000000;
	cvt.rn.f32.s32	%f386, %r70;
	sub.f32 	%f387, %f386, %f2507;
	add.f32 	%f388, %f387, 0f3F000000;
	mul.f32 	%f389, %f388, %f352;
	abs.f32 	%f390, %f389;
	setp.ltu.f32	%p252, %f390, 0f3F800000;
	@%p252 bra 	BB15_193;
	bra.uni 	BB15_192;

BB15_193:
	mul.f32 	%f1619, %f389, %f389;
	mov.f32 	%f1620, 0f3BA0C9F8;
	mov.f32 	%f1621, 0fBA1268FB;
	fma.rn.f32 	%f1622, %f1621, %f1619, %f1620;
	mov.f32 	%f1623, 0fBCDABFD4;
	fma.rn.f32 	%f1624, %f1622, %f1619, %f1623;
	mov.f32 	%f1625, 0f3DE70331;
	fma.rn.f32 	%f1626, %f1624, %f1619, %f1625;
	mov.f32 	%f1627, 0fBEC09330;
	fma.rn.f32 	%f1628, %f1626, %f1619, %f1627;
	mov.f32 	%f1629, 0f3F906EBA;
	fma.rn.f32 	%f1630, %f1628, %f1619, %f1629;
	mul.f32 	%f2539, %f389, %f1630;
	bra.uni 	BB15_194;

BB15_192:
	mov.f32 	%f1603, 0f3A03BB71;
	mov.f32 	%f1604, 0fB7B730FB;
	fma.rn.f32 	%f1605, %f1604, %f390, %f1603;
	mov.f32 	%f1606, 0fBBACA3B3;
	fma.rn.f32 	%f1607, %f1605, %f390, %f1606;
	mov.f32 	%f1608, 0f3D0A7445;
	fma.rn.f32 	%f1609, %f1607, %f390, %f1608;
	mov.f32 	%f1610, 0fBE1B3B75;
	fma.rn.f32 	%f1611, %f1609, %f390, %f1610;
	mov.f32 	%f1612, 0fBF6B385A;
	fma.rn.f32 	%f1613, %f1611, %f390, %f1612;
	mov.f32 	%f1614, 0fBFD0316E;
	fma.rn.f32 	%f1615, %f1613, %f390, %f1614;
	mov.f32 	%f1616, 0fBA031CCE;
	fma.rn.f32 	%f1602, %f1615, %f390, %f1616;
	// inline asm
	ex2.approx.ftz.f32 %f1601,%f1602;
	// inline asm
	sub.f32 	%f1618, %f1507, %f1601;
	mov.b32 	 %r250, %f1618;
	setp.ltu.f32	%p253, %f390, 0f407AD445;
	selp.b32	%r251, %r250, 1065353216, %p253;
	mov.b32 	 %r252, %f389;
	and.b32  	%r253, %r252, -2147483648;
	or.b32  	%r254, %r251, %r253;
	mov.b32 	 %f2539, %r254;

BB15_194:
	add.f32 	%f394, %f387, 0fBF000000;
	mul.f32 	%f395, %f394, %f352;
	abs.f32 	%f396, %f395;
	setp.ltu.f32	%p254, %f396, 0f3F800000;
	@%p254 bra 	BB15_196;
	bra.uni 	BB15_195;

BB15_196:
	mul.f32 	%f1649, %f395, %f395;
	mov.f32 	%f1650, 0f3BA0C9F8;
	mov.f32 	%f1651, 0fBA1268FB;
	fma.rn.f32 	%f1652, %f1651, %f1649, %f1650;
	mov.f32 	%f1653, 0fBCDABFD4;
	fma.rn.f32 	%f1654, %f1652, %f1649, %f1653;
	mov.f32 	%f1655, 0f3DE70331;
	fma.rn.f32 	%f1656, %f1654, %f1649, %f1655;
	mov.f32 	%f1657, 0fBEC09330;
	fma.rn.f32 	%f1658, %f1656, %f1649, %f1657;
	mov.f32 	%f1659, 0f3F906EBA;
	fma.rn.f32 	%f1660, %f1658, %f1649, %f1659;
	mul.f32 	%f2540, %f395, %f1660;
	bra.uni 	BB15_197;

BB15_195:
	mov.f32 	%f1633, 0f3A03BB71;
	mov.f32 	%f1634, 0fB7B730FB;
	fma.rn.f32 	%f1635, %f1634, %f396, %f1633;
	mov.f32 	%f1636, 0fBBACA3B3;
	fma.rn.f32 	%f1637, %f1635, %f396, %f1636;
	mov.f32 	%f1638, 0f3D0A7445;
	fma.rn.f32 	%f1639, %f1637, %f396, %f1638;
	mov.f32 	%f1640, 0fBE1B3B75;
	fma.rn.f32 	%f1641, %f1639, %f396, %f1640;
	mov.f32 	%f1642, 0fBF6B385A;
	fma.rn.f32 	%f1643, %f1641, %f396, %f1642;
	mov.f32 	%f1644, 0fBFD0316E;
	fma.rn.f32 	%f1645, %f1643, %f396, %f1644;
	mov.f32 	%f1646, 0fBA031CCE;
	fma.rn.f32 	%f1632, %f1645, %f396, %f1646;
	// inline asm
	ex2.approx.ftz.f32 %f1631,%f1632;
	// inline asm
	sub.f32 	%f1648, %f1507, %f1631;
	mov.b32 	 %r255, %f1648;
	setp.ltu.f32	%p255, %f396, 0f407AD445;
	selp.b32	%r256, %r255, 1065353216, %p255;
	mov.b32 	 %r257, %f395;
	and.b32  	%r258, %r257, -2147483648;
	or.b32  	%r259, %r256, %r258;
	mov.b32 	 %f2540, %r259;

BB15_197:
	sub.f32 	%f1665, %f2539, %f2540;
	mul.f32 	%f400, %f1665, 0f3F000000;
	mul.f32 	%f1666, %f385, %f2508;
	fma.rn.f32 	%f401, %f400, %f1666, %f2515;
	mad.lo.s32 	%r260, %r70, %r106, %r65;
	mul.wide.s32 	%rd82, %r260, 4;
	add.s64 	%rd83, %rd2, %rd82;
	ld.local.f32 	%f402, [%rd83];
	// inline asm
	rcp.approx.ftz.f32 %f1661,%f357;
	// inline asm
	mul.f32 	%f1667, %f1661, %f358;
	mul.f32 	%f1668, %f1667, %f1667;
	mov.f32 	%f1669, 0f3C4CAF63;
	mov.f32 	%f1670, 0f3B18F0FE;
	fma.rn.f32 	%f1671, %f1670, %f1668, %f1669;
	mov.f32 	%f1672, 0f3DAAAABD;
	fma.rn.f32 	%f1673, %f1671, %f1668, %f1672;
	mul.rn.f32 	%f1674, %f1673, %f1668;
	mul.rn.f32 	%f1675, %f1674, %f1667;
	sub.f32 	%f1676, %f356, %f1667;
	neg.f32 	%f1677, %f1667;
	add.f32 	%f1678, %f1676, %f1676;
	fma.rn.f32 	%f1679, %f1677, %f356, %f1678;
	mul.rn.f32 	%f1680, %f1661, %f1679;
	add.f32 	%f1681, %f1675, %f1667;
	sub.f32 	%f1682, %f1667, %f1681;
	add.f32 	%f1683, %f1675, %f1682;
	add.f32 	%f1684, %f1680, %f1683;
	add.f32 	%f1685, %f1681, %f1684;
	sub.f32 	%f1686, %f1681, %f1685;
	add.f32 	%f1687, %f1684, %f1686;
	add.f32 	%f1688, %f359, %f1685;
	sub.f32 	%f1689, %f359, %f1688;
	add.f32 	%f1690, %f1685, %f1689;
	add.f32 	%f1691, %f1687, %f1690;
	add.f32 	%f1692, %f360, %f1691;
	add.f32 	%f1693, %f1688, %f1692;
	sub.f32 	%f1694, %f1688, %f1693;
	add.f32 	%f1695, %f1692, %f1694;
	mul.rn.f32 	%f1696, %f362, %f1693;
	neg.f32 	%f1697, %f1696;
	fma.rn.f32 	%f1698, %f362, %f1693, %f1697;
	fma.rn.f32 	%f1699, %f362, %f1695, %f1698;
	mov.f32 	%f1700, 0f00000000;
	fma.rn.f32 	%f1701, %f1700, %f1693, %f1699;
	add.rn.f32 	%f1702, %f1696, %f1701;
	neg.f32 	%f1703, %f1702;
	add.rn.f32 	%f1704, %f1696, %f1703;
	add.rn.f32 	%f1705, %f1704, %f1701;
	mov.b32 	 %r261, %f1702;
	setp.eq.s32	%p256, %r261, 1118925336;
	add.s32 	%r262, %r261, -1;
	mov.b32 	 %f1706, %r262;
	add.f32 	%f1707, %f1705, 0f37000000;
	selp.f32	%f1708, %f1706, %f1702, %p256;
	selp.f32	%f403, %f1707, %f1705, %p256;
	mul.f32 	%f1709, %f1708, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1710, %f1709;
	mov.f32 	%f1711, 0fBF317200;
	fma.rn.f32 	%f1712, %f1710, %f1711, %f1708;
	mov.f32 	%f1713, 0fB5BFBE8E;
	fma.rn.f32 	%f1714, %f1710, %f1713, %f1712;
	mul.f32 	%f1664, %f1714, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1663,%f1664;
	// inline asm
	add.f32 	%f1715, %f1710, 0f00000000;
	ex2.approx.f32 	%f1716, %f1715;
	mul.f32 	%f1717, %f1663, %f1716;
	setp.lt.f32	%p257, %f1708, 0fC2D20000;
	selp.f32	%f1718, 0f00000000, %f1717, %p257;
	setp.gt.f32	%p258, %f1708, 0f42D20000;
	selp.f32	%f2541, 0f7F800000, %f1718, %p258;
	setp.eq.f32	%p259, %f2541, 0f7F800000;
	@%p259 bra 	BB15_199;

	fma.rn.f32 	%f2541, %f2541, %f403, %f2541;

BB15_199:
	mov.b32 	 %r263, %f2541;
	xor.b32  	%r264, %r263, -2147483648;
	mov.b32 	 %f1719, %r264;
	selp.f32	%f407, %f1719, %f2541, %p7;
	setp.eq.f32	%p260, %f353, 0f00000000;
	setp.geu.f32	%p261, %f353, 0f00000000;
	selp.f32	%f2542, %f363, %f407, %p260;
	@%p261 bra 	BB15_201;

	cvt.rzi.f32.f32	%f1721, %f1510;
	setp.neu.f32	%p262, %f1721, 0f40000000;
	selp.f32	%f2542, 0f7FFFFFFF, %f407, %p262;

BB15_201:
	setp.gt.s32	%p263, %r66, 2139095039;
	setp.lt.s32	%p264, %r66, 2139095040;
	or.pred  	%p265, %p8, %p264;
	selp.f32	%f2543, %f364, %f2542, %p263;
	@%p265 bra 	BB15_203;

	setp.neu.f32	%p266, %f355, 0f7F800000;
	setp.eq.f32	%p267, %f361, 0f7F800000;
	or.pred  	%p268, %p267, %p266;
	selp.f32	%f1722, %f365, %f2542, %p267;
	selp.f32	%f2543, %f1722, %f366, %p268;

BB15_203:
	mul.f32 	%f1729, %f2543, 0fBF000000;
	setp.eq.f32	%p269, %f353, 0f3F800000;
	selp.f32	%f1730, 0fBF000000, %f1729, %p269;
	mul.f32 	%f1731, %f1730, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1732, %f1731;
	fma.rn.f32 	%f1734, %f1732, %f1711, %f1730;
	fma.rn.f32 	%f1736, %f1732, %f1713, %f1734;
	mul.f32 	%f1724, %f1736, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1723,%f1724;
	// inline asm
	add.f32 	%f1737, %f1732, 0f00000000;
	ex2.approx.f32 	%f1738, %f1737;
	mul.f32 	%f1739, %f1723, %f1738;
	setp.lt.f32	%p270, %f1730, 0fC2D20000;
	selp.f32	%f1740, 0f00000000, %f1739, %p270;
	setp.gt.f32	%p271, %f1730, 0f42D20000;
	selp.f32	%f414, 0f7F800000, %f1740, %p271;
	// inline asm
	rcp.approx.ftz.f32 %f1725,%f370;
	// inline asm
	mul.f32 	%f1741, %f1725, %f371;
	mul.f32 	%f1742, %f1741, %f1741;
	fma.rn.f32 	%f1745, %f1670, %f1742, %f1669;
	fma.rn.f32 	%f1747, %f1745, %f1742, %f1672;
	mul.rn.f32 	%f1748, %f1747, %f1742;
	mul.rn.f32 	%f1749, %f1748, %f1741;
	sub.f32 	%f1750, %f369, %f1741;
	neg.f32 	%f1751, %f1741;
	add.f32 	%f1752, %f1750, %f1750;
	fma.rn.f32 	%f1753, %f1751, %f369, %f1752;
	mul.rn.f32 	%f1754, %f1725, %f1753;
	add.f32 	%f1755, %f1749, %f1741;
	sub.f32 	%f1756, %f1741, %f1755;
	add.f32 	%f1757, %f1749, %f1756;
	add.f32 	%f1758, %f1754, %f1757;
	add.f32 	%f1759, %f1755, %f1758;
	sub.f32 	%f1760, %f1755, %f1759;
	add.f32 	%f1761, %f1758, %f1760;
	add.f32 	%f1762, %f372, %f1759;
	sub.f32 	%f1763, %f372, %f1762;
	add.f32 	%f1764, %f1759, %f1763;
	add.f32 	%f1765, %f1761, %f1764;
	add.f32 	%f1766, %f373, %f1765;
	add.f32 	%f1767, %f1762, %f1766;
	sub.f32 	%f1768, %f1762, %f1767;
	add.f32 	%f1769, %f1766, %f1768;
	mul.rn.f32 	%f1770, %f362, %f1767;
	neg.f32 	%f1771, %f1770;
	fma.rn.f32 	%f1772, %f362, %f1767, %f1771;
	fma.rn.f32 	%f1773, %f362, %f1769, %f1772;
	fma.rn.f32 	%f1775, %f1700, %f1767, %f1773;
	add.rn.f32 	%f1776, %f1770, %f1775;
	neg.f32 	%f1777, %f1776;
	add.rn.f32 	%f1778, %f1770, %f1777;
	add.rn.f32 	%f1779, %f1778, %f1775;
	mov.b32 	 %r265, %f1776;
	setp.eq.s32	%p272, %r265, 1118925336;
	add.s32 	%r266, %r265, -1;
	mov.b32 	 %f1780, %r266;
	add.f32 	%f1781, %f1779, 0f37000000;
	selp.f32	%f1782, %f1780, %f1776, %p272;
	selp.f32	%f415, %f1781, %f1779, %p272;
	mul.f32 	%f1783, %f1782, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1784, %f1783;
	fma.rn.f32 	%f1785, %f1784, %f1711, %f1782;
	fma.rn.f32 	%f1786, %f1784, %f1713, %f1785;
	mul.f32 	%f1728, %f1786, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1727,%f1728;
	// inline asm
	add.f32 	%f1787, %f1784, 0f00000000;
	ex2.approx.f32 	%f1788, %f1787;
	mul.f32 	%f1789, %f1727, %f1788;
	setp.lt.f32	%p273, %f1782, 0fC2D20000;
	selp.f32	%f1790, 0f00000000, %f1789, %p273;
	setp.gt.f32	%p274, %f1782, 0f42D20000;
	selp.f32	%f2544, 0f7F800000, %f1790, %p274;
	setp.eq.f32	%p275, %f2544, 0f7F800000;
	@%p275 bra 	BB15_205;

	fma.rn.f32 	%f2544, %f2544, %f415, %f2544;

BB15_205:
	mov.b32 	 %r267, %f2544;
	xor.b32  	%r268, %r267, -2147483648;
	mov.b32 	 %f1791, %r268;
	selp.f32	%f419, %f1791, %f2544, %p9;
	setp.eq.f32	%p276, %f367, 0f00000000;
	setp.geu.f32	%p277, %f367, 0f00000000;
	selp.f32	%f2545, %f374, %f419, %p276;
	@%p277 bra 	BB15_207;

	cvt.rzi.f32.f32	%f1793, %f1510;
	setp.neu.f32	%p278, %f1793, 0f40000000;
	selp.f32	%f2545, 0f7FFFFFFF, %f419, %p278;

BB15_207:
	setp.gt.s32	%p279, %r67, 2139095039;
	setp.lt.s32	%p280, %r67, 2139095040;
	or.pred  	%p281, %p10, %p280;
	selp.f32	%f2546, %f375, %f2545, %p279;
	@%p281 bra 	BB15_209;

	setp.neu.f32	%p282, %f368, 0f7F800000;
	setp.eq.f32	%p283, %f361, 0f7F800000;
	or.pred  	%p284, %p283, %p282;
	selp.f32	%f1794, %f376, %f2545, %p283;
	selp.f32	%f2546, %f1794, %f377, %p284;

BB15_209:
	mul.f32 	%f1801, %f2546, 0fBF000000;
	setp.eq.f32	%p285, %f367, 0f3F800000;
	selp.f32	%f1802, 0fBF000000, %f1801, %p285;
	mul.f32 	%f1803, %f1802, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1804, %f1803;
	fma.rn.f32 	%f1806, %f1804, %f1711, %f1802;
	fma.rn.f32 	%f1808, %f1804, %f1713, %f1806;
	mul.f32 	%f1796, %f1808, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1795,%f1796;
	// inline asm
	add.f32 	%f1809, %f1804, 0f00000000;
	ex2.approx.f32 	%f1810, %f1809;
	mul.f32 	%f1811, %f1795, %f1810;
	setp.lt.f32	%p286, %f1802, 0fC2D20000;
	selp.f32	%f1812, 0f00000000, %f1811, %p286;
	setp.gt.f32	%p287, %f1802, 0f42D20000;
	selp.f32	%f1813, 0f7F800000, %f1812, %p287;
	sub.f32 	%f1814, %f414, %f1813;
	mul.f32 	%f1815, %f339, %f1814;
	mul.f32 	%f1816, %f400, %f1815;
	st.local.f32 	[%rd5], %f1816;
	add.f32 	%f1817, %f386, 0f3F000000;
	sub.f32 	%f1818, %f1817, %f2507;
	div.rn.f32 	%f426, %f1818, %f2529;
	abs.f32 	%f427, %f426;
	setp.lt.f32	%p288, %f427, 0f00800000;
	mul.f32 	%f1819, %f427, 0f4B800000;
	selp.f32	%f1820, 0fC3170000, 0fC2FE0000, %p288;
	selp.f32	%f1821, %f1819, %f427, %p288;
	mov.b32 	 %r269, %f1821;
	and.b32  	%r270, %r269, 8388607;
	or.b32  	%r271, %r270, 1065353216;
	mov.b32 	 %f1822, %r271;
	shr.u32 	%r272, %r269, 23;
	cvt.rn.f32.u32	%f1823, %r272;
	add.f32 	%f1824, %f1820, %f1823;
	setp.gt.f32	%p289, %f1822, 0f3FB504F3;
	mul.f32 	%f1825, %f1822, 0f3F000000;
	add.f32 	%f1826, %f1824, 0f3F800000;
	selp.f32	%f1827, %f1825, %f1822, %p289;
	selp.f32	%f1828, %f1826, %f1824, %p289;
	add.f32 	%f428, %f1827, 0fBF800000;
	add.f32 	%f1798, %f1827, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1797,%f1798;
	// inline asm
	add.f32 	%f430, %f428, %f428;
	mul.f32 	%f1829, %f1797, %f430;
	mul.f32 	%f1830, %f1829, %f1829;
	fma.rn.f32 	%f1833, %f1670, %f1830, %f1669;
	fma.rn.f32 	%f1835, %f1833, %f1830, %f1672;
	mul.rn.f32 	%f1836, %f1835, %f1830;
	mul.rn.f32 	%f1837, %f1836, %f1829;
	sub.f32 	%f1838, %f428, %f1829;
	neg.f32 	%f1839, %f1829;
	add.f32 	%f1840, %f1838, %f1838;
	fma.rn.f32 	%f1841, %f1839, %f428, %f1840;
	mul.rn.f32 	%f1842, %f1797, %f1841;
	add.f32 	%f1843, %f1837, %f1829;
	sub.f32 	%f1844, %f1829, %f1843;
	add.f32 	%f1845, %f1837, %f1844;
	add.f32 	%f1846, %f1842, %f1845;
	add.f32 	%f1847, %f1843, %f1846;
	sub.f32 	%f1848, %f1843, %f1847;
	add.f32 	%f1849, %f1846, %f1848;
	mul.rn.f32 	%f431, %f1828, %f1522;
	mul.rn.f32 	%f432, %f1828, %f1523;
	add.f32 	%f1852, %f431, %f1847;
	sub.f32 	%f1853, %f431, %f1852;
	add.f32 	%f1854, %f1847, %f1853;
	add.f32 	%f1855, %f1849, %f1854;
	add.f32 	%f1856, %f432, %f1855;
	add.f32 	%f1857, %f1852, %f1856;
	sub.f32 	%f1858, %f1852, %f1857;
	add.f32 	%f1859, %f1856, %f1858;
	mul.rn.f32 	%f1860, %f362, %f1857;
	neg.f32 	%f1861, %f1860;
	fma.rn.f32 	%f1862, %f362, %f1857, %f1861;
	fma.rn.f32 	%f1863, %f362, %f1859, %f1862;
	fma.rn.f32 	%f1865, %f1700, %f1857, %f1863;
	add.rn.f32 	%f1866, %f1860, %f1865;
	neg.f32 	%f1867, %f1866;
	add.rn.f32 	%f1868, %f1860, %f1867;
	add.rn.f32 	%f1869, %f1868, %f1865;
	mov.b32 	 %r273, %f1866;
	setp.eq.s32	%p290, %r273, 1118925336;
	add.s32 	%r274, %r273, -1;
	mov.b32 	 %f1870, %r274;
	add.f32 	%f1871, %f1869, 0f37000000;
	selp.f32	%f1872, %f1870, %f1866, %p290;
	selp.f32	%f433, %f1871, %f1869, %p290;
	mul.f32 	%f1873, %f1872, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1874, %f1873;
	fma.rn.f32 	%f1875, %f1874, %f1711, %f1872;
	fma.rn.f32 	%f1876, %f1874, %f1713, %f1875;
	mul.f32 	%f1800, %f1876, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1799,%f1800;
	// inline asm
	add.f32 	%f1877, %f1874, 0f00000000;
	ex2.approx.f32 	%f1878, %f1877;
	mul.f32 	%f1879, %f1799, %f1878;
	setp.lt.f32	%p291, %f1872, 0fC2D20000;
	selp.f32	%f1880, 0f00000000, %f1879, %p291;
	setp.gt.f32	%p292, %f1872, 0f42D20000;
	selp.f32	%f2547, 0f7F800000, %f1880, %p292;
	setp.eq.f32	%p293, %f2547, 0f7F800000;
	@%p293 bra 	BB15_211;

	fma.rn.f32 	%f2547, %f2547, %f433, %f2547;

BB15_211:
	setp.lt.f32	%p294, %f426, 0f00000000;
	and.pred  	%p11, %p294, %p233;
	mov.b32 	 %r275, %f2547;
	xor.b32  	%r276, %r275, -2147483648;
	mov.b32 	 %f1881, %r276;
	selp.f32	%f2548, %f1881, %f2547, %p11;
	setp.eq.f32	%p296, %f426, 0f00000000;
	@%p296 bra 	BB15_214;
	bra.uni 	BB15_212;

BB15_214:
	add.f32 	%f1884, %f426, %f426;
	selp.f32	%f2548, %f1884, 0f00000000, %p233;
	bra.uni 	BB15_215;

BB15_212:
	setp.geu.f32	%p297, %f426, 0f00000000;
	@%p297 bra 	BB15_215;

	cvt.rzi.f32.f32	%f1883, %f1510;
	setp.neu.f32	%p298, %f1883, 0f40000000;
	selp.f32	%f2548, 0f7FFFFFFF, %f2548, %p298;

BB15_215:
	add.f32 	%f1885, %f427, %f361;
	mov.b32 	 %r71, %f1885;
	setp.lt.s32	%p300, %r71, 2139095040;
	@%p300 bra 	BB15_222;

	setp.gtu.f32	%p302, %f427, 0f7F800000;
	or.pred  	%p303, %p302, %p239;
	@%p303 bra 	BB15_221;
	bra.uni 	BB15_217;

BB15_221:
	add.f32 	%f2548, %f426, 0f40000000;
	bra.uni 	BB15_222;

BB15_217:
	setp.eq.f32	%p304, %f361, 0f7F800000;
	@%p304 bra 	BB15_220;
	bra.uni 	BB15_218;

BB15_220:
	setp.gt.f32	%p306, %f427, 0f3F800000;
	selp.f32	%f1886, 0f7F800000, 0f00000000, %p306;
	setp.eq.f32	%p307, %f426, 0fBF800000;
	selp.f32	%f2548, 0f3F800000, %f1886, %p307;
	bra.uni 	BB15_222;

BB15_218:
	setp.neu.f32	%p305, %f427, 0f7F800000;
	@%p305 bra 	BB15_222;

	selp.f32	%f2548, 0fFF800000, 0f7F800000, %p11;

BB15_222:
	mul.f32 	%f1893, %f2548, 0fBF000000;
	setp.eq.f32	%p308, %f426, 0f3F800000;
	selp.f32	%f1894, 0fBF000000, %f1893, %p308;
	mul.f32 	%f1895, %f1894, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1896, %f1895;
	fma.rn.f32 	%f1898, %f1896, %f1711, %f1894;
	fma.rn.f32 	%f1900, %f1896, %f1713, %f1898;
	mul.f32 	%f1888, %f1900, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1887,%f1888;
	// inline asm
	add.f32 	%f1901, %f1896, 0f00000000;
	ex2.approx.f32 	%f1902, %f1901;
	mul.f32 	%f1903, %f1887, %f1902;
	setp.lt.f32	%p309, %f1894, 0fC2D20000;
	selp.f32	%f1904, 0f00000000, %f1903, %p309;
	setp.gt.f32	%p310, %f1894, 0f42D20000;
	selp.f32	%f445, 0f7F800000, %f1904, %p310;
	add.f32 	%f1905, %f386, 0fBF000000;
	sub.f32 	%f1906, %f1905, %f2507;
	div.rn.f32 	%f446, %f1906, %f2529;
	abs.f32 	%f447, %f446;
	setp.lt.f32	%p311, %f447, 0f00800000;
	mul.f32 	%f1907, %f447, 0f4B800000;
	selp.f32	%f1908, 0fC3170000, 0fC2FE0000, %p311;
	selp.f32	%f1909, %f1907, %f447, %p311;
	mov.b32 	 %r277, %f1909;
	and.b32  	%r278, %r277, 8388607;
	or.b32  	%r279, %r278, 1065353216;
	mov.b32 	 %f1910, %r279;
	shr.u32 	%r280, %r277, 23;
	cvt.rn.f32.u32	%f1911, %r280;
	add.f32 	%f1912, %f1908, %f1911;
	setp.gt.f32	%p312, %f1910, 0f3FB504F3;
	mul.f32 	%f1913, %f1910, 0f3F000000;
	add.f32 	%f1914, %f1912, 0f3F800000;
	selp.f32	%f1915, %f1913, %f1910, %p312;
	selp.f32	%f1916, %f1914, %f1912, %p312;
	add.f32 	%f448, %f1915, 0fBF800000;
	add.f32 	%f1890, %f1915, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1889,%f1890;
	// inline asm
	add.f32 	%f450, %f448, %f448;
	mul.f32 	%f1917, %f1889, %f450;
	mul.f32 	%f1918, %f1917, %f1917;
	fma.rn.f32 	%f1921, %f1670, %f1918, %f1669;
	fma.rn.f32 	%f1923, %f1921, %f1918, %f1672;
	mul.rn.f32 	%f1924, %f1923, %f1918;
	mul.rn.f32 	%f1925, %f1924, %f1917;
	sub.f32 	%f1926, %f448, %f1917;
	neg.f32 	%f1927, %f1917;
	add.f32 	%f1928, %f1926, %f1926;
	fma.rn.f32 	%f1929, %f1927, %f448, %f1928;
	mul.rn.f32 	%f1930, %f1889, %f1929;
	add.f32 	%f1931, %f1925, %f1917;
	sub.f32 	%f1932, %f1917, %f1931;
	add.f32 	%f1933, %f1925, %f1932;
	add.f32 	%f1934, %f1930, %f1933;
	add.f32 	%f1935, %f1931, %f1934;
	sub.f32 	%f1936, %f1931, %f1935;
	add.f32 	%f1937, %f1934, %f1936;
	mul.rn.f32 	%f451, %f1916, %f1522;
	mul.rn.f32 	%f452, %f1916, %f1523;
	add.f32 	%f1940, %f451, %f1935;
	sub.f32 	%f1941, %f451, %f1940;
	add.f32 	%f1942, %f1935, %f1941;
	add.f32 	%f1943, %f1937, %f1942;
	add.f32 	%f1944, %f452, %f1943;
	add.f32 	%f1945, %f1940, %f1944;
	sub.f32 	%f1946, %f1940, %f1945;
	add.f32 	%f1947, %f1944, %f1946;
	mul.rn.f32 	%f1948, %f362, %f1945;
	neg.f32 	%f1949, %f1948;
	fma.rn.f32 	%f1950, %f362, %f1945, %f1949;
	fma.rn.f32 	%f1951, %f362, %f1947, %f1950;
	fma.rn.f32 	%f1953, %f1700, %f1945, %f1951;
	add.rn.f32 	%f1954, %f1948, %f1953;
	neg.f32 	%f1955, %f1954;
	add.rn.f32 	%f1956, %f1948, %f1955;
	add.rn.f32 	%f1957, %f1956, %f1953;
	mov.b32 	 %r281, %f1954;
	setp.eq.s32	%p313, %r281, 1118925336;
	add.s32 	%r282, %r281, -1;
	mov.b32 	 %f1958, %r282;
	add.f32 	%f1959, %f1957, 0f37000000;
	selp.f32	%f1960, %f1958, %f1954, %p313;
	selp.f32	%f453, %f1959, %f1957, %p313;
	mul.f32 	%f1961, %f1960, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1962, %f1961;
	fma.rn.f32 	%f1963, %f1962, %f1711, %f1960;
	fma.rn.f32 	%f1964, %f1962, %f1713, %f1963;
	mul.f32 	%f1892, %f1964, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1891,%f1892;
	// inline asm
	add.f32 	%f1965, %f1962, 0f00000000;
	ex2.approx.f32 	%f1966, %f1965;
	mul.f32 	%f1967, %f1891, %f1966;
	setp.lt.f32	%p314, %f1960, 0fC2D20000;
	selp.f32	%f1968, 0f00000000, %f1967, %p314;
	setp.gt.f32	%p315, %f1960, 0f42D20000;
	selp.f32	%f2549, 0f7F800000, %f1968, %p315;
	setp.eq.f32	%p316, %f2549, 0f7F800000;
	@%p316 bra 	BB15_224;

	fma.rn.f32 	%f2549, %f2549, %f453, %f2549;

BB15_224:
	setp.lt.f32	%p317, %f446, 0f00000000;
	and.pred  	%p12, %p317, %p233;
	mov.b32 	 %r283, %f2549;
	xor.b32  	%r284, %r283, -2147483648;
	mov.b32 	 %f1969, %r284;
	selp.f32	%f2550, %f1969, %f2549, %p12;
	setp.eq.f32	%p319, %f446, 0f00000000;
	@%p319 bra 	BB15_227;
	bra.uni 	BB15_225;

BB15_227:
	add.f32 	%f1972, %f446, %f446;
	selp.f32	%f2550, %f1972, 0f00000000, %p233;
	bra.uni 	BB15_228;

BB15_225:
	setp.geu.f32	%p320, %f446, 0f00000000;
	@%p320 bra 	BB15_228;

	cvt.rzi.f32.f32	%f1971, %f1510;
	setp.neu.f32	%p321, %f1971, 0f40000000;
	selp.f32	%f2550, 0f7FFFFFFF, %f2550, %p321;

BB15_228:
	add.f32 	%f1973, %f447, %f361;
	mov.b32 	 %r72, %f1973;
	setp.lt.s32	%p323, %r72, 2139095040;
	@%p323 bra 	BB15_235;

	setp.gtu.f32	%p325, %f447, 0f7F800000;
	or.pred  	%p326, %p325, %p239;
	@%p326 bra 	BB15_234;
	bra.uni 	BB15_230;

BB15_234:
	add.f32 	%f2550, %f446, 0f40000000;
	bra.uni 	BB15_235;

BB15_230:
	setp.eq.f32	%p327, %f361, 0f7F800000;
	@%p327 bra 	BB15_233;
	bra.uni 	BB15_231;

BB15_233:
	setp.gt.f32	%p329, %f447, 0f3F800000;
	selp.f32	%f1974, 0f7F800000, 0f00000000, %p329;
	setp.eq.f32	%p330, %f446, 0fBF800000;
	selp.f32	%f2550, 0f3F800000, %f1974, %p330;
	bra.uni 	BB15_235;

BB15_231:
	setp.neu.f32	%p328, %f447, 0f7F800000;
	@%p328 bra 	BB15_235;

	selp.f32	%f2550, 0fFF800000, 0f7F800000, %p12;

BB15_235:
	mul.f32 	%f1981, %f2550, 0fBF000000;
	setp.eq.f32	%p331, %f446, 0f3F800000;
	selp.f32	%f1982, 0fBF000000, %f1981, %p331;
	mul.f32 	%f1983, %f1982, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1984, %f1983;
	fma.rn.f32 	%f1986, %f1984, %f1711, %f1982;
	fma.rn.f32 	%f1988, %f1984, %f1713, %f1986;
	mul.f32 	%f1976, %f1988, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1975,%f1976;
	// inline asm
	add.f32 	%f1989, %f1984, 0f00000000;
	ex2.approx.f32 	%f1990, %f1989;
	mul.f32 	%f1991, %f1975, %f1990;
	setp.lt.f32	%p332, %f1982, 0fC2D20000;
	selp.f32	%f1992, 0f00000000, %f1991, %p332;
	setp.gt.f32	%p333, %f1982, 0f42D20000;
	selp.f32	%f1993, 0f7F800000, %f1992, %p333;
	sub.f32 	%f1994, %f445, %f1993;
	mul.f32 	%f1995, %f340, %f1994;
	mul.f32 	%f1996, %f385, %f1995;
	st.local.f32 	[%rd5+4], %f1996;
	// inline asm
	rcp.approx.ftz.f32 %f1977,%f357;
	// inline asm
	mul.f32 	%f1997, %f1977, %f358;
	mul.f32 	%f1998, %f1997, %f1997;
	fma.rn.f32 	%f2001, %f1670, %f1998, %f1669;
	fma.rn.f32 	%f2003, %f2001, %f1998, %f1672;
	mul.rn.f32 	%f2004, %f2003, %f1998;
	mul.rn.f32 	%f2005, %f2004, %f1997;
	sub.f32 	%f2006, %f356, %f1997;
	neg.f32 	%f2007, %f1997;
	add.f32 	%f2008, %f2006, %f2006;
	fma.rn.f32 	%f2009, %f2007, %f356, %f2008;
	mul.rn.f32 	%f2010, %f1977, %f2009;
	add.f32 	%f2011, %f2005, %f1997;
	sub.f32 	%f2012, %f1997, %f2011;
	add.f32 	%f2013, %f2005, %f2012;
	add.f32 	%f2014, %f2010, %f2013;
	add.f32 	%f2015, %f2011, %f2014;
	sub.f32 	%f2016, %f2011, %f2015;
	add.f32 	%f2017, %f2014, %f2016;
	add.f32 	%f2018, %f359, %f2015;
	sub.f32 	%f2019, %f359, %f2018;
	add.f32 	%f2020, %f2015, %f2019;
	add.f32 	%f2021, %f2017, %f2020;
	add.f32 	%f2022, %f360, %f2021;
	add.f32 	%f2023, %f2018, %f2022;
	sub.f32 	%f2024, %f2018, %f2023;
	add.f32 	%f2025, %f2022, %f2024;
	mul.rn.f32 	%f2026, %f362, %f2023;
	neg.f32 	%f2027, %f2026;
	fma.rn.f32 	%f2028, %f362, %f2023, %f2027;
	fma.rn.f32 	%f2029, %f362, %f2025, %f2028;
	fma.rn.f32 	%f2031, %f1700, %f2023, %f2029;
	add.rn.f32 	%f2032, %f2026, %f2031;
	neg.f32 	%f2033, %f2032;
	add.rn.f32 	%f2034, %f2026, %f2033;
	add.rn.f32 	%f2035, %f2034, %f2031;
	mov.b32 	 %r285, %f2032;
	setp.eq.s32	%p334, %r285, 1118925336;
	add.s32 	%r286, %r285, -1;
	mov.b32 	 %f2036, %r286;
	add.f32 	%f2037, %f2035, 0f37000000;
	selp.f32	%f2038, %f2036, %f2032, %p334;
	selp.f32	%f465, %f2037, %f2035, %p334;
	mul.f32 	%f2039, %f2038, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2040, %f2039;
	fma.rn.f32 	%f2041, %f2040, %f1711, %f2038;
	fma.rn.f32 	%f2042, %f2040, %f1713, %f2041;
	mul.f32 	%f1980, %f2042, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1979,%f1980;
	// inline asm
	add.f32 	%f2043, %f2040, 0f00000000;
	ex2.approx.f32 	%f2044, %f2043;
	mul.f32 	%f2045, %f1979, %f2044;
	setp.lt.f32	%p335, %f2038, 0fC2D20000;
	selp.f32	%f2046, 0f00000000, %f2045, %p335;
	setp.gt.f32	%p336, %f2038, 0f42D20000;
	selp.f32	%f2551, 0f7F800000, %f2046, %p336;
	setp.eq.f32	%p337, %f2551, 0f7F800000;
	@%p337 bra 	BB15_237;

	fma.rn.f32 	%f2551, %f2551, %f465, %f2551;

BB15_237:
	mov.b32 	 %r287, %f2551;
	xor.b32  	%r288, %r287, -2147483648;
	mov.b32 	 %f2047, %r288;
	selp.f32	%f469, %f2047, %f2551, %p7;
	selp.f32	%f2552, %f363, %f469, %p260;
	@%p261 bra 	BB15_239;

	cvt.rzi.f32.f32	%f2049, %f1510;
	setp.neu.f32	%p340, %f2049, 0f40000000;
	selp.f32	%f2552, 0f7FFFFFFF, %f469, %p340;

BB15_239:
	selp.f32	%f2553, %f364, %f2552, %p263;
	@%p265 bra 	BB15_241;

	setp.neu.f32	%p344, %f355, 0f7F800000;
	setp.eq.f32	%p345, %f361, 0f7F800000;
	or.pred  	%p346, %p345, %p344;
	selp.f32	%f2050, %f365, %f2552, %p345;
	selp.f32	%f2553, %f2050, %f366, %p346;

BB15_241:
	mul.f32 	%f2057, %f2553, 0fBF000000;
	selp.f32	%f2058, 0fBF000000, %f2057, %p269;
	mul.f32 	%f2059, %f2058, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2060, %f2059;
	fma.rn.f32 	%f2062, %f2060, %f1711, %f2058;
	fma.rn.f32 	%f2064, %f2060, %f1713, %f2062;
	mul.f32 	%f2052, %f2064, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2051,%f2052;
	// inline asm
	add.f32 	%f2065, %f2060, 0f00000000;
	ex2.approx.f32 	%f2066, %f2065;
	mul.f32 	%f2067, %f2051, %f2066;
	setp.lt.f32	%p348, %f2058, 0fC2D20000;
	selp.f32	%f2068, 0f00000000, %f2067, %p348;
	setp.gt.f32	%p349, %f2058, 0f42D20000;
	selp.f32	%f476, 0f7F800000, %f2068, %p349;
	// inline asm
	rcp.approx.ftz.f32 %f2053,%f370;
	// inline asm
	mul.f32 	%f2069, %f2053, %f371;
	mul.f32 	%f2070, %f2069, %f2069;
	fma.rn.f32 	%f2073, %f1670, %f2070, %f1669;
	fma.rn.f32 	%f2075, %f2073, %f2070, %f1672;
	mul.rn.f32 	%f2076, %f2075, %f2070;
	mul.rn.f32 	%f2077, %f2076, %f2069;
	sub.f32 	%f2078, %f369, %f2069;
	neg.f32 	%f2079, %f2069;
	add.f32 	%f2080, %f2078, %f2078;
	fma.rn.f32 	%f2081, %f2079, %f369, %f2080;
	mul.rn.f32 	%f2082, %f2053, %f2081;
	add.f32 	%f2083, %f2077, %f2069;
	sub.f32 	%f2084, %f2069, %f2083;
	add.f32 	%f2085, %f2077, %f2084;
	add.f32 	%f2086, %f2082, %f2085;
	add.f32 	%f2087, %f2083, %f2086;
	sub.f32 	%f2088, %f2083, %f2087;
	add.f32 	%f2089, %f2086, %f2088;
	add.f32 	%f2090, %f372, %f2087;
	sub.f32 	%f2091, %f372, %f2090;
	add.f32 	%f2092, %f2087, %f2091;
	add.f32 	%f2093, %f2089, %f2092;
	add.f32 	%f2094, %f373, %f2093;
	add.f32 	%f2095, %f2090, %f2094;
	sub.f32 	%f2096, %f2090, %f2095;
	add.f32 	%f2097, %f2094, %f2096;
	mul.rn.f32 	%f2098, %f362, %f2095;
	neg.f32 	%f2099, %f2098;
	fma.rn.f32 	%f2100, %f362, %f2095, %f2099;
	fma.rn.f32 	%f2101, %f362, %f2097, %f2100;
	fma.rn.f32 	%f2103, %f1700, %f2095, %f2101;
	add.rn.f32 	%f2104, %f2098, %f2103;
	neg.f32 	%f2105, %f2104;
	add.rn.f32 	%f2106, %f2098, %f2105;
	add.rn.f32 	%f2107, %f2106, %f2103;
	mov.b32 	 %r289, %f2104;
	setp.eq.s32	%p350, %r289, 1118925336;
	add.s32 	%r290, %r289, -1;
	mov.b32 	 %f2108, %r290;
	add.f32 	%f2109, %f2107, 0f37000000;
	selp.f32	%f2110, %f2108, %f2104, %p350;
	selp.f32	%f477, %f2109, %f2107, %p350;
	mul.f32 	%f2111, %f2110, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2112, %f2111;
	fma.rn.f32 	%f2113, %f2112, %f1711, %f2110;
	fma.rn.f32 	%f2114, %f2112, %f1713, %f2113;
	mul.f32 	%f2056, %f2114, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2055,%f2056;
	// inline asm
	add.f32 	%f2115, %f2112, 0f00000000;
	ex2.approx.f32 	%f2116, %f2115;
	mul.f32 	%f2117, %f2055, %f2116;
	setp.lt.f32	%p351, %f2110, 0fC2D20000;
	selp.f32	%f2118, 0f00000000, %f2117, %p351;
	setp.gt.f32	%p352, %f2110, 0f42D20000;
	selp.f32	%f2554, 0f7F800000, %f2118, %p352;
	setp.eq.f32	%p353, %f2554, 0f7F800000;
	@%p353 bra 	BB15_243;

	fma.rn.f32 	%f2554, %f2554, %f477, %f2554;

BB15_243:
	mov.b32 	 %r291, %f2554;
	xor.b32  	%r292, %r291, -2147483648;
	mov.b32 	 %f2119, %r292;
	selp.f32	%f481, %f2119, %f2554, %p9;
	selp.f32	%f2555, %f374, %f481, %p276;
	@%p277 bra 	BB15_245;

	cvt.rzi.f32.f32	%f2121, %f1510;
	setp.neu.f32	%p356, %f2121, 0f40000000;
	selp.f32	%f2555, 0f7FFFFFFF, %f481, %p356;

BB15_245:
	selp.f32	%f2556, %f375, %f2555, %p279;
	@%p281 bra 	BB15_247;

	setp.neu.f32	%p360, %f368, 0f7F800000;
	setp.eq.f32	%p361, %f361, 0f7F800000;
	or.pred  	%p362, %p361, %p360;
	selp.f32	%f2122, %f376, %f2555, %p361;
	selp.f32	%f2556, %f2122, %f377, %p362;

BB15_247:
	mul.f32 	%f2129, %f2556, 0fBF000000;
	selp.f32	%f2130, 0fBF000000, %f2129, %p285;
	mul.f32 	%f2131, %f2130, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2132, %f2131;
	fma.rn.f32 	%f2134, %f2132, %f1711, %f2130;
	fma.rn.f32 	%f2136, %f2132, %f1713, %f2134;
	mul.f32 	%f2124, %f2136, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2123,%f2124;
	// inline asm
	add.f32 	%f2137, %f2132, 0f00000000;
	ex2.approx.f32 	%f2138, %f2137;
	mul.f32 	%f2139, %f2123, %f2138;
	setp.lt.f32	%p364, %f2130, 0fC2D20000;
	selp.f32	%f2140, 0f00000000, %f2139, %p364;
	setp.gt.f32	%p365, %f2130, 0f42D20000;
	selp.f32	%f2141, 0f7F800000, %f2140, %p365;
	mul.f32 	%f2142, %f348, %f2141;
	mul.f32 	%f2143, %f344, %f476;
	sub.f32 	%f2144, %f2143, %f2142;
	mul.f32 	%f2145, %f341, %f2144;
	mul.f32 	%f2146, %f400, %f2145;
	st.local.f32 	[%rd5+16], %f2146;
	// inline asm
	rcp.approx.ftz.f32 %f2125,%f1798;
	// inline asm
	mul.f32 	%f2147, %f2125, %f430;
	mul.f32 	%f2148, %f2147, %f2147;
	fma.rn.f32 	%f2151, %f1670, %f2148, %f1669;
	fma.rn.f32 	%f2153, %f2151, %f2148, %f1672;
	mul.rn.f32 	%f2154, %f2153, %f2148;
	mul.rn.f32 	%f2155, %f2154, %f2147;
	sub.f32 	%f2156, %f428, %f2147;
	neg.f32 	%f2157, %f2147;
	add.f32 	%f2158, %f2156, %f2156;
	fma.rn.f32 	%f2159, %f2157, %f428, %f2158;
	mul.rn.f32 	%f2160, %f2125, %f2159;
	add.f32 	%f2161, %f2155, %f2147;
	sub.f32 	%f2162, %f2147, %f2161;
	add.f32 	%f2163, %f2155, %f2162;
	add.f32 	%f2164, %f2160, %f2163;
	add.f32 	%f2165, %f2161, %f2164;
	sub.f32 	%f2166, %f2161, %f2165;
	add.f32 	%f2167, %f2164, %f2166;
	add.f32 	%f2168, %f431, %f2165;
	sub.f32 	%f2169, %f431, %f2168;
	add.f32 	%f2170, %f2165, %f2169;
	add.f32 	%f2171, %f2167, %f2170;
	add.f32 	%f2172, %f432, %f2171;
	add.f32 	%f2173, %f2168, %f2172;
	sub.f32 	%f2174, %f2168, %f2173;
	add.f32 	%f2175, %f2172, %f2174;
	mul.rn.f32 	%f2176, %f362, %f2173;
	neg.f32 	%f2177, %f2176;
	fma.rn.f32 	%f2178, %f362, %f2173, %f2177;
	fma.rn.f32 	%f2179, %f362, %f2175, %f2178;
	fma.rn.f32 	%f2181, %f1700, %f2173, %f2179;
	add.rn.f32 	%f2182, %f2176, %f2181;
	neg.f32 	%f2183, %f2182;
	add.rn.f32 	%f2184, %f2176, %f2183;
	add.rn.f32 	%f2185, %f2184, %f2181;
	mov.b32 	 %r293, %f2182;
	setp.eq.s32	%p366, %r293, 1118925336;
	add.s32 	%r294, %r293, -1;
	mov.b32 	 %f2186, %r294;
	add.f32 	%f2187, %f2185, 0f37000000;
	selp.f32	%f2188, %f2186, %f2182, %p366;
	selp.f32	%f488, %f2187, %f2185, %p366;
	mul.f32 	%f2189, %f2188, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2190, %f2189;
	fma.rn.f32 	%f2191, %f2190, %f1711, %f2188;
	fma.rn.f32 	%f2192, %f2190, %f1713, %f2191;
	mul.f32 	%f2128, %f2192, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2127,%f2128;
	// inline asm
	add.f32 	%f2193, %f2190, 0f00000000;
	ex2.approx.f32 	%f2194, %f2193;
	mul.f32 	%f2195, %f2127, %f2194;
	setp.lt.f32	%p367, %f2188, 0fC2D20000;
	selp.f32	%f2196, 0f00000000, %f2195, %p367;
	setp.gt.f32	%p368, %f2188, 0f42D20000;
	selp.f32	%f2557, 0f7F800000, %f2196, %p368;
	setp.eq.f32	%p369, %f2557, 0f7F800000;
	@%p369 bra 	BB15_249;

	fma.rn.f32 	%f2557, %f2557, %f488, %f2557;

BB15_249:
	mov.b32 	 %r295, %f2557;
	xor.b32  	%r296, %r295, -2147483648;
	mov.b32 	 %f2197, %r296;
	selp.f32	%f2558, %f2197, %f2557, %p11;
	@%p296 bra 	BB15_252;
	bra.uni 	BB15_250;

BB15_252:
	add.f32 	%f2200, %f426, %f426;
	selp.f32	%f2558, %f2200, 0f00000000, %p233;
	bra.uni 	BB15_253;

BB15_250:
	setp.geu.f32	%p371, %f426, 0f00000000;
	@%p371 bra 	BB15_253;

	cvt.rzi.f32.f32	%f2199, %f1510;
	setp.neu.f32	%p372, %f2199, 0f40000000;
	selp.f32	%f2558, 0f7FFFFFFF, %f2558, %p372;

BB15_253:
	@%p300 bra 	BB15_260;

	setp.gtu.f32	%p376, %f427, 0f7F800000;
	or.pred  	%p377, %p376, %p239;
	@%p377 bra 	BB15_259;
	bra.uni 	BB15_255;

BB15_259:
	add.f32 	%f2558, %f426, 0f40000000;
	bra.uni 	BB15_260;

BB15_255:
	setp.eq.f32	%p378, %f361, 0f7F800000;
	@%p378 bra 	BB15_258;
	bra.uni 	BB15_256;

BB15_258:
	setp.gt.f32	%p380, %f427, 0f3F800000;
	selp.f32	%f2201, 0f7F800000, 0f00000000, %p380;
	setp.eq.f32	%p381, %f426, 0fBF800000;
	selp.f32	%f2558, 0f3F800000, %f2201, %p381;
	bra.uni 	BB15_260;

BB15_256:
	setp.neu.f32	%p379, %f427, 0f7F800000;
	@%p379 bra 	BB15_260;

	selp.f32	%f2558, 0fFF800000, 0f7F800000, %p11;

BB15_260:
	mul.f32 	%f2208, %f2558, 0fBF000000;
	selp.f32	%f2209, 0fBF000000, %f2208, %p308;
	mul.f32 	%f2210, %f2209, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2211, %f2210;
	fma.rn.f32 	%f2213, %f2211, %f1711, %f2209;
	fma.rn.f32 	%f2215, %f2211, %f1713, %f2213;
	mul.f32 	%f2203, %f2215, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2202,%f2203;
	// inline asm
	add.f32 	%f2216, %f2211, 0f00000000;
	ex2.approx.f32 	%f2217, %f2216;
	mul.f32 	%f2218, %f2202, %f2217;
	setp.lt.f32	%p383, %f2209, 0fC2D20000;
	selp.f32	%f2219, 0f00000000, %f2218, %p383;
	setp.gt.f32	%p384, %f2209, 0f42D20000;
	selp.f32	%f500, 0f7F800000, %f2219, %p384;
	// inline asm
	rcp.approx.ftz.f32 %f2204,%f1890;
	// inline asm
	mul.f32 	%f2220, %f2204, %f450;
	mul.f32 	%f2221, %f2220, %f2220;
	fma.rn.f32 	%f2224, %f1670, %f2221, %f1669;
	fma.rn.f32 	%f2226, %f2224, %f2221, %f1672;
	mul.rn.f32 	%f2227, %f2226, %f2221;
	mul.rn.f32 	%f2228, %f2227, %f2220;
	sub.f32 	%f2229, %f448, %f2220;
	neg.f32 	%f2230, %f2220;
	add.f32 	%f2231, %f2229, %f2229;
	fma.rn.f32 	%f2232, %f2230, %f448, %f2231;
	mul.rn.f32 	%f2233, %f2204, %f2232;
	add.f32 	%f2234, %f2228, %f2220;
	sub.f32 	%f2235, %f2220, %f2234;
	add.f32 	%f2236, %f2228, %f2235;
	add.f32 	%f2237, %f2233, %f2236;
	add.f32 	%f2238, %f2234, %f2237;
	sub.f32 	%f2239, %f2234, %f2238;
	add.f32 	%f2240, %f2237, %f2239;
	add.f32 	%f2241, %f451, %f2238;
	sub.f32 	%f2242, %f451, %f2241;
	add.f32 	%f2243, %f2238, %f2242;
	add.f32 	%f2244, %f2240, %f2243;
	add.f32 	%f2245, %f452, %f2244;
	add.f32 	%f2246, %f2241, %f2245;
	sub.f32 	%f2247, %f2241, %f2246;
	add.f32 	%f2248, %f2245, %f2247;
	mul.rn.f32 	%f2249, %f362, %f2246;
	neg.f32 	%f2250, %f2249;
	fma.rn.f32 	%f2251, %f362, %f2246, %f2250;
	fma.rn.f32 	%f2252, %f362, %f2248, %f2251;
	fma.rn.f32 	%f2254, %f1700, %f2246, %f2252;
	add.rn.f32 	%f2255, %f2249, %f2254;
	neg.f32 	%f2256, %f2255;
	add.rn.f32 	%f2257, %f2249, %f2256;
	add.rn.f32 	%f2258, %f2257, %f2254;
	mov.b32 	 %r297, %f2255;
	setp.eq.s32	%p385, %r297, 1118925336;
	add.s32 	%r298, %r297, -1;
	mov.b32 	 %f2259, %r298;
	add.f32 	%f2260, %f2258, 0f37000000;
	selp.f32	%f2261, %f2259, %f2255, %p385;
	selp.f32	%f501, %f2260, %f2258, %p385;
	mul.f32 	%f2262, %f2261, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2263, %f2262;
	fma.rn.f32 	%f2264, %f2263, %f1711, %f2261;
	fma.rn.f32 	%f2265, %f2263, %f1713, %f2264;
	mul.f32 	%f2207, %f2265, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2206,%f2207;
	// inline asm
	add.f32 	%f2266, %f2263, 0f00000000;
	ex2.approx.f32 	%f2267, %f2266;
	mul.f32 	%f2268, %f2206, %f2267;
	setp.lt.f32	%p386, %f2261, 0fC2D20000;
	selp.f32	%f2269, 0f00000000, %f2268, %p386;
	setp.gt.f32	%p387, %f2261, 0f42D20000;
	selp.f32	%f2559, 0f7F800000, %f2269, %p387;
	setp.eq.f32	%p388, %f2559, 0f7F800000;
	@%p388 bra 	BB15_262;

	fma.rn.f32 	%f2559, %f2559, %f501, %f2559;

BB15_262:
	mov.b32 	 %r299, %f2559;
	xor.b32  	%r300, %r299, -2147483648;
	mov.b32 	 %f2270, %r300;
	selp.f32	%f2560, %f2270, %f2559, %p12;
	@%p319 bra 	BB15_265;
	bra.uni 	BB15_263;

BB15_265:
	add.f32 	%f2273, %f446, %f446;
	selp.f32	%f2560, %f2273, 0f00000000, %p233;
	bra.uni 	BB15_266;

BB15_263:
	setp.geu.f32	%p390, %f446, 0f00000000;
	@%p390 bra 	BB15_266;

	cvt.rzi.f32.f32	%f2272, %f1510;
	setp.neu.f32	%p391, %f2272, 0f40000000;
	selp.f32	%f2560, 0f7FFFFFFF, %f2560, %p391;

BB15_266:
	@%p323 bra 	BB15_273;

	setp.gtu.f32	%p395, %f447, 0f7F800000;
	or.pred  	%p396, %p395, %p239;
	@%p396 bra 	BB15_272;
	bra.uni 	BB15_268;

BB15_272:
	add.f32 	%f2560, %f446, 0f40000000;
	bra.uni 	BB15_273;

BB15_268:
	setp.eq.f32	%p397, %f361, 0f7F800000;
	@%p397 bra 	BB15_271;
	bra.uni 	BB15_269;

BB15_271:
	setp.gt.f32	%p399, %f447, 0f3F800000;
	selp.f32	%f2274, 0f7F800000, 0f00000000, %p399;
	setp.eq.f32	%p400, %f446, 0fBF800000;
	selp.f32	%f2560, 0f3F800000, %f2274, %p400;
	bra.uni 	BB15_273;

BB15_269:
	setp.neu.f32	%p398, %f447, 0f7F800000;
	@%p398 bra 	BB15_273;

	selp.f32	%f2560, 0fFF800000, 0f7F800000, %p12;

BB15_273:
	mul.f32 	%f2277, %f2560, 0fBF000000;
	selp.f32	%f2278, 0fBF000000, %f2277, %p331;
	mul.f32 	%f2279, %f2278, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2280, %f2279;
	fma.rn.f32 	%f2282, %f2280, %f1711, %f2278;
	fma.rn.f32 	%f2284, %f2280, %f1713, %f2282;
	mul.f32 	%f2276, %f2284, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2275,%f2276;
	// inline asm
	add.f32 	%f2285, %f2280, 0f00000000;
	ex2.approx.f32 	%f2286, %f2285;
	mul.f32 	%f2287, %f2275, %f2286;
	setp.lt.f32	%p402, %f2278, 0fC2D20000;
	selp.f32	%f2288, 0f00000000, %f2287, %p402;
	setp.gt.f32	%p403, %f2278, 0f42D20000;
	selp.f32	%f2289, 0f7F800000, %f2288, %p403;
	mul.f32 	%f2290, %f394, %f2289;
	mul.f32 	%f2291, %f388, %f500;
	sub.f32 	%f2292, %f2291, %f2290;
	mul.f32 	%f2293, %f342, %f2292;
	mul.f32 	%f2294, %f385, %f2293;
	st.local.f32 	[%rd5+20], %f2294;
	mul.f32 	%f2295, %f385, %f400;
	st.local.f32 	[%rd5+8], %f2295;
	mov.u32 	%r302, 1065353216;
	st.local.u32 	[%rd5+12], %r302;
	mov.u32 	%r373, 0;

BB15_274:
	mov.u32 	%r371, %r373;
	mov.u32 	%r73, %r371;
	setp.gt.s32	%p404, %r73, 5;
	@%p404 bra 	BB15_277;

	mul.wide.s32 	%rd84, %r73, 4;
	add.s64 	%rd85, %rd5, %rd84;
	ld.local.f32 	%f513, [%rd85];
	mul.lo.s32 	%r74, %r73, 6;
	mov.f32 	%f2561, %f513;
	mov.u32 	%r372, %r73;
	bra.uni 	BB15_276;

BB15_319:
	mul.wide.s32 	%rd139, %r76, 4;
	add.s64 	%rd140, %rd5, %rd139;
	ld.local.f32 	%f539, [%rd140];
	mov.f32 	%f2561, %f539;
	mov.u32 	%r372, %r76;

BB15_276:
	mov.u32 	%r75, %r372;
	mov.f32 	%f514, %f2561;
	mul.f32 	%f2296, %f514, %f513;
	div.rn.f32 	%f2297, %f2296, %f401;
	add.s32 	%r303, %r75, %r74;
	mul.wide.s32 	%rd86, %r303, 4;
	add.s64 	%rd87, %rd3, %rd86;
	ld.local.f32 	%f2298, [%rd87];
	add.f32 	%f2299, %f2297, %f2298;
	st.local.f32 	[%rd87], %f2299;
	mad.lo.s32 	%r304, %r75, 6, %r73;
	mul.wide.s32 	%rd88, %r304, 4;
	add.s64 	%rd89, %rd3, %rd88;
	st.local.f32 	[%rd89], %f2299;
	add.s32 	%r76, %r75, 1;
	setp.lt.s32	%p405, %r76, 6;
	@%p405 bra 	BB15_319;

BB15_277:
	add.s32 	%r373, %r73, 1;
	setp.lt.s32	%p406, %r373, 6;
	@%p406 bra 	BB15_274;

	setp.leu.f32	%p407, %f401, 0f00000000;
	@%p407 bra 	BB15_288;

	setp.gt.f32	%p408, %f402, 0f00000000;
	@%p408 bra 	BB15_281;
	bra.uni 	BB15_280;

BB15_281:
	setp.lt.f32	%p409, %f401, 0f7F800000;
	@%p409 bra 	BB15_283;
	bra.uni 	BB15_282;

BB15_283:
	setp.lt.f32	%p410, %f401, 0f00800000;
	mul.f32 	%f2302, %f401, 0f4B800000;
	selp.f32	%f2303, %f2302, %f401, %p410;
	selp.f32	%f2304, 0fC3170000, 0fC2FE0000, %p410;
	mov.b32 	 %r305, %f2303;
	and.b32  	%r306, %r305, 8388607;
	or.b32  	%r307, %r306, 1065353216;
	mov.b32 	 %f2305, %r307;
	shr.u32 	%r308, %r305, 23;
	cvt.rn.f32.u32	%f2306, %r308;
	add.f32 	%f2307, %f2304, %f2306;
	setp.gt.f32	%p411, %f2305, 0f3FAE147B;
	mul.f32 	%f2308, %f2305, 0f3F000000;
	add.f32 	%f2309, %f2307, 0f3F800000;
	selp.f32	%f2310, %f2308, %f2305, %p411;
	selp.f32	%f2311, %f2309, %f2307, %p411;
	add.f32 	%f2301, %f2310, 0f3F800000;
	add.f32 	%f2312, %f2310, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f2300,%f2301;
	// inline asm
	mul.f32 	%f2313, %f2312, %f2312;
	neg.f32 	%f2314, %f2313;
	mul.rn.f32 	%f2315, %f2300, %f2314;
	add.rn.f32 	%f2316, %f2312, %f2315;
	mul.f32 	%f2317, %f2316, %f2316;
	mov.f32 	%f2318, 0f3C4C6A36;
	mov.f32 	%f2319, 0f3B1E94E6;
	fma.rn.f32 	%f2320, %f2319, %f2317, %f2318;
	mov.f32 	%f2321, 0f3DAAAB1A;
	fma.rn.f32 	%f2322, %f2320, %f2317, %f2321;
	mul.f32 	%f2323, %f2317, %f2322;
	fma.rn.f32 	%f2324, %f2323, %f2316, %f2315;
	add.f32 	%f2325, %f2312, %f2324;
	mov.f32 	%f2326, 0f3F317218;
	fma.rn.f32 	%f2562, %f2311, %f2326, %f2325;
	bra.uni 	BB15_284;

BB15_280:
	sub.f32 	%f2564, %f2564, %f401;
	bra.uni 	BB15_288;

BB15_282:
	lg2.approx.f32 	%f2562, %f401;

BB15_284:
	mul.f32 	%f2327, %f402, %f2562;
	sub.f32 	%f519, %f2327, %f401;
	setp.lt.f32	%p412, %f402, 0f7F800000;
	@%p412 bra 	BB15_286;
	bra.uni 	BB15_285;

BB15_286:
	setp.lt.f32	%p413, %f402, 0f00800000;
	mul.f32 	%f2330, %f402, 0f4B800000;
	selp.f32	%f2331, %f2330, %f402, %p413;
	selp.f32	%f2332, 0fC3170000, 0fC2FE0000, %p413;
	mov.b32 	 %r309, %f2331;
	and.b32  	%r310, %r309, 8388607;
	or.b32  	%r311, %r310, 1065353216;
	mov.b32 	 %f2333, %r311;
	shr.u32 	%r312, %r309, 23;
	cvt.rn.f32.u32	%f2334, %r312;
	add.f32 	%f2335, %f2332, %f2334;
	setp.gt.f32	%p414, %f2333, 0f3FAE147B;
	mul.f32 	%f2336, %f2333, 0f3F000000;
	add.f32 	%f2337, %f2335, 0f3F800000;
	selp.f32	%f2338, %f2336, %f2333, %p414;
	selp.f32	%f2339, %f2337, %f2335, %p414;
	add.f32 	%f2329, %f2338, 0f3F800000;
	add.f32 	%f2340, %f2338, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f2328,%f2329;
	// inline asm
	mul.f32 	%f2341, %f2340, %f2340;
	neg.f32 	%f2342, %f2341;
	mul.rn.f32 	%f2343, %f2328, %f2342;
	add.rn.f32 	%f2344, %f2340, %f2343;
	mul.f32 	%f2345, %f2344, %f2344;
	mov.f32 	%f2346, 0f3C4C6A36;
	mov.f32 	%f2347, 0f3B1E94E6;
	fma.rn.f32 	%f2348, %f2347, %f2345, %f2346;
	mov.f32 	%f2349, 0f3DAAAB1A;
	fma.rn.f32 	%f2350, %f2348, %f2345, %f2349;
	mul.f32 	%f2351, %f2345, %f2350;
	fma.rn.f32 	%f2352, %f2351, %f2344, %f2343;
	add.f32 	%f2353, %f2340, %f2352;
	mov.f32 	%f2354, 0f3F317218;
	fma.rn.f32 	%f2563, %f2339, %f2354, %f2353;
	bra.uni 	BB15_287;

BB15_285:
	lg2.approx.f32 	%f2563, %f402;

BB15_287:
	mul.f32 	%f2355, %f402, %f2563;
	sub.f32 	%f2356, %f519, %f2355;
	add.f32 	%f2357, %f402, %f2356;
	add.f32 	%f2564, %f2564, %f2357;

BB15_288:
	add.s32 	%r78, %r70, 1;
	setp.lt.s32	%p415, %r78, %r106;
	mov.u32 	%r369, %r78;
	@%p415 bra 	BB15_185;

	add.s32 	%r370, %r370, 1;
	setp.lt.s32	%p416, %r370, %r106;
	@%p416 bra 	BB15_184;

BB15_290:
	mov.u32 	%r378, 0;

BB15_291:
	mov.u32 	%r80, %r378;
	mul.wide.s32 	%rd90, %r80, 6;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd15, %rd3, %rd91;
	setp.lt.s32	%p417, %r80, 0;
	@%p417 bra 	BB15_298;

	mul.lo.s32 	%r81, %r80, 6;
	mov.u32 	%r374, 0;

BB15_293:
	mov.u32 	%r82, %r374;
	setp.lt.s32	%p418, %r82, 1;
	@%p418 bra 	BB15_297;

	mul.wide.s32 	%rd92, %r82, 4;
	add.s64 	%rd149, %rd3, %rd92;
	mov.u64 	%rd148, %rd15;
	add.s32 	%r83, %r82, -1;
	mov.f32 	%f2567, 0f00000000;
	mov.u32 	%r375, -1;
	mov.f32 	%f2566, %f2567;
	@%p418 bra 	BB15_296;

BB15_295:
	ld.local.f32 	%f2360, [%rd148];
	ld.local.f32 	%f2361, [%rd149];
	fma.rn.f32 	%f2567, %f2361, %f2360, %f2567;
	add.s64 	%rd149, %rd149, 24;
	add.s64 	%rd148, %rd148, 4;
	add.s32 	%r375, %r375, 1;
	setp.lt.s32	%p420, %r375, %r83;
	mov.f32 	%f2566, %f2567;
	@%p420 bra 	BB15_295;

BB15_296:
	add.s32 	%r316, %r82, %r81;
	mul.wide.s32 	%rd93, %r316, 4;
	add.s64 	%rd94, %rd3, %rd93;
	ld.local.f32 	%f2362, [%rd94];
	sub.f32 	%f2363, %f2362, %f2566;
	st.local.f32 	[%rd94], %f2363;

BB15_297:
	add.s32 	%r374, %r82, 1;
	setp.lt.s32	%p421, %r82, %r80;
	@%p421 bra 	BB15_293;

BB15_298:
	add.s32 	%r378, %r80, 1;
	setp.gt.s32	%p422, %r378, 5;
	@%p422 bra 	BB15_306;

	cvt.s64.s32	%rd96, %r80;
	add.s64 	%rd22, %rd96, 1;
	add.s32 	%r88, %r80, -1;
	mul.lo.s32 	%r89, %r80, 6;
	mul.lo.s32 	%r317, %r80, 7;
	mul.wide.s32 	%rd97, %r317, 4;
	add.s64 	%rd23, %rd3, %rd97;
	mov.u64 	%rd150, 0;
	mov.u32 	%r377, %r378;

BB15_300:
	add.s64 	%rd98, %rd22, %rd150;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd25, %rd3, %rd99;
	add.s32 	%r318, %r377, %r89;
	mul.wide.s32 	%rd100, %r318, 4;
	add.s64 	%rd26, %rd3, %rd100;
	setp.gt.s32	%p423, %r80, 0;
	@%p423 bra 	BB15_302;
	bra.uni 	BB15_301;

BB15_302:
	mov.u64 	%rd152, %rd25;
	mov.u64 	%rd151, %rd15;
	setp.lt.s32	%p424, %r80, 1;
	mov.f32 	%f2570, 0f00000000;
	mov.u32 	%r379, -1;
	mov.f32 	%f2569, %f2570;
	@%p424 bra 	BB15_304;

BB15_303:
	ld.local.f32 	%f2370, [%rd151];
	ld.local.f32 	%f2371, [%rd152];
	fma.rn.f32 	%f2570, %f2371, %f2370, %f2570;
	add.s64 	%rd152, %rd152, 24;
	add.s64 	%rd151, %rd151, 4;
	add.s32 	%r379, %r379, 1;
	setp.lt.s32	%p425, %r379, %r88;
	mov.f32 	%f2569, %f2570;
	@%p425 bra 	BB15_303;

BB15_304:
	ld.local.f32 	%f2372, [%rd23];
	rcp.rn.f32 	%f2373, %f2372;
	ld.local.f32 	%f2374, [%rd26];
	sub.f32 	%f2375, %f2374, %f2569;
	mul.f32 	%f2376, %f2373, %f2375;
	st.local.f32 	[%rd26], %f2376;
	bra.uni 	BB15_305;

BB15_301:
	ld.local.f32 	%f2364, [%rd23];
	rcp.rn.f32 	%f2365, %f2364;
	ld.local.f32 	%f2366, [%rd26];
	mul.f32 	%f2367, %f2365, %f2366;
	st.local.f32 	[%rd26], %f2367;

BB15_305:
	add.s32 	%r377, %r377, 1;
	setp.lt.s32	%p426, %r377, 6;
	add.s64 	%rd150, %rd150, 1;
	@%p426 bra 	BB15_300;

BB15_306:
	setp.lt.s32	%p427, %r378, 6;
	@%p427 bra 	BB15_291;

	ld.local.f32 	%f532, [%rd3+140];
	mov.u32 	%r380, 0;

BB15_308:
	mov.u64 	%rd153, 0;
	mul.wide.s32 	%rd102, %r380, 6;
	add.s64 	%rd34, %rd102, 5;
	setp.eq.s32	%p428, %r380, 0;
	selp.f32	%f2377, 0f3F800000, 0f00000000, %p428;
	st.local.f32 	[%rd1], %f2377;
	mov.u32 	%r381, 1;

BB15_309:
	shl.b64 	%rd103, %rd153, 2;
	add.s64 	%rd104, %rd103, %rd3;
	add.s64 	%rd155, %rd104, 4;
	setp.lt.s32	%p429, %r381, 1;
	mov.f32 	%f2573, 0f00000000;
	mov.u32 	%r382, -1;
	mov.f32 	%f2572, %f2573;
	mov.u64 	%rd154, %rd1;
	@%p429 bra 	BB15_311;

BB15_310:
	mov.u64 	%rd38, %rd154;
	ld.local.f32 	%f2380, [%rd38];
	ld.local.f32 	%f2381, [%rd155];
	fma.rn.f32 	%f2573, %f2381, %f2380, %f2573;
	add.s64 	%rd155, %rd155, 24;
	add.s64 	%rd41, %rd38, 4;
	add.s32 	%r323, %r381, -1;
	add.s32 	%r382, %r382, 1;
	setp.lt.s32	%p430, %r382, %r323;
	mov.u64 	%rd154, %rd41;
	mov.f32 	%f2572, %f2573;
	@%p430 bra 	BB15_310;

BB15_311:
	setp.eq.s32	%p431, %r381, %r380;
	selp.f32	%f2382, 0f3F800000, 0f00000000, %p431;
	mul.wide.s32 	%rd105, %r381, 4;
	add.s64 	%rd106, %rd1, %rd105;
	sub.f32 	%f2383, %f2382, %f2572;
	st.local.f32 	[%rd106], %f2383;
	add.s32 	%r381, %r381, 1;
	setp.lt.s32	%p432, %r381, 6;
	add.s64 	%rd153, %rd153, 1;
	@%p432 bra 	BB15_309;

	ld.local.f32 	%f2384, [%rd1+20];
	div.rn.f32 	%f2385, %f2384, %f532;
	mul.lo.s32 	%r99, %r380, 6;
	add.s32 	%r325, %r99, 5;
	mul.wide.s32 	%rd108, %r325, 4;
	add.s64 	%rd109, %rd4, %rd108;
	st.local.f32 	[%rd109], %f2385;
	mov.u32 	%r383, 4;
	mov.u64 	%rd156, 0;

BB15_313:
	mov.u32 	%r100, %r383;
	sub.s64 	%rd110, %rd34, %rd156;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd158, %rd4, %rd111;
	mul.lo.s64 	%rd112, %rd156, -7;
	shl.b64 	%rd113, %rd112, 2;
	add.s64 	%rd114, %rd113, %rd3;
	add.s64 	%rd157, %rd114, 136;
	add.s32 	%r384, %r100, 1;
	mov.f32 	%f2575, 0f00000000;
	mov.f32 	%f2576, %f2575;
	setp.gt.s32	%p433, %r384, 5;
	@%p433 bra 	BB15_315;

BB15_314:
	ld.local.f32 	%f2388, [%rd158];
	ld.local.f32 	%f2389, [%rd157];
	fma.rn.f32 	%f2576, %f2389, %f2388, %f2576;
	add.s64 	%rd158, %rd158, 4;
	add.s64 	%rd157, %rd157, 24;
	add.s32 	%r384, %r384, 1;
	setp.lt.s32	%p434, %r384, 6;
	mov.f32 	%f2575, %f2576;
	@%p434 bra 	BB15_314;

BB15_315:
	mul.lo.s32 	%r326, %r100, 7;
	mul.wide.s32 	%rd115, %r326, 4;
	add.s64 	%rd116, %rd3, %rd115;
	ld.local.f32 	%f2390, [%rd116];
	rcp.rn.f32 	%f2391, %f2390;
	mul.wide.s32 	%rd117, %r100, 4;
	add.s64 	%rd118, %rd1, %rd117;
	ld.local.f32 	%f2392, [%rd118];
	sub.f32 	%f2393, %f2392, %f2575;
	mul.f32 	%f2394, %f2391, %f2393;
	add.s32 	%r327, %r100, %r99;
	mul.wide.s32 	%rd119, %r327, 4;
	add.s64 	%rd120, %rd4, %rd119;
	st.local.f32 	[%rd120], %f2394;
	add.s32 	%r383, %r100, -1;
	add.s64 	%rd156, %rd156, 1;
	setp.gt.s32	%p435, %r100, 0;
	@%p435 bra 	BB15_313;

	add.s32 	%r380, %r380, 1;
	setp.lt.s32	%p436, %r380, 6;
	@%p436 bra 	BB15_308;

	ld.param.u64 	%rd147, [kernel_MLEFit_sigmaxy_param_6];
	ld.param.u64 	%rd146, [kernel_MLEFit_sigmaxy_param_5];
	ld.param.u32 	%r335, [kernel_MLEFit_sigmaxy_param_7];
	mov.u32 	%r334, %ctaid.x;
	mov.u32 	%r333, %ntid.x;
	mad.lo.s32 	%r332, %r333, %r334, %r3;
	ld.param.u64 	%rd145, [kernel_MLEFit_sigmaxy_param_4];
	ld.local.f32 	%f2395, [%rd4];
	ld.local.f32 	%f2396, [%rd4+28];
	ld.local.f32 	%f2397, [%rd4+56];
	ld.local.f32 	%f2398, [%rd4+84];
	ld.local.f32 	%f2399, [%rd4+112];
	ld.local.f32 	%f2400, [%rd4+140];
	cvta.to.global.u64 	%rd121, %rd145;
	mul.wide.s32 	%rd122, %r332, 4;
	add.s64 	%rd123, %rd121, %rd122;
	st.global.f32 	[%rd123], %f2506;
	mul.wide.s32 	%rd124, %r335, 4;
	add.s64 	%rd125, %rd123, %rd124;
	st.global.f32 	[%rd125], %f2507;
	add.s64 	%rd126, %rd125, %rd124;
	st.global.f32 	[%rd126], %f2508;
	add.s64 	%rd127, %rd126, %rd124;
	st.global.f32 	[%rd127], %f2515;
	add.s64 	%rd128, %rd127, %rd124;
	st.global.f32 	[%rd128], %f2530;
	add.s64 	%rd129, %rd128, %rd124;
	st.global.f32 	[%rd129], %f2529;
	cvta.to.global.u64 	%rd130, %rd146;
	add.s64 	%rd131, %rd130, %rd122;
	st.global.f32 	[%rd131], %f2395;
	add.s64 	%rd132, %rd131, %rd124;
	st.global.f32 	[%rd132], %f2396;
	add.s64 	%rd133, %rd132, %rd124;
	st.global.f32 	[%rd133], %f2397;
	add.s64 	%rd134, %rd133, %rd124;
	st.global.f32 	[%rd134], %f2398;
	add.s64 	%rd135, %rd134, %rd124;
	st.global.f32 	[%rd135], %f2399;
	add.s64 	%rd136, %rd135, %rd124;
	st.global.f32 	[%rd136], %f2400;
	cvta.to.global.u64 	%rd137, %rd147;
	add.s64 	%rd138, %rd137, %rd122;
	st.global.f32 	[%rd138], %f2564;

BB15_318:
	ret;
}

	// .globl	kernel_add
.visible .entry kernel_add(
	.param .u32 kernel_add_param_0,
	.param .u64 kernel_add_param_1,
	.param .u64 kernel_add_param_2,
	.param .u64 kernel_add_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<11>;


	ld.param.u32 	%r2, [kernel_add_param_0];
	ld.param.u64 	%rd1, [kernel_add_param_1];
	ld.param.u64 	%rd2, [kernel_add_param_2];
	ld.param.u64 	%rd3, [kernel_add_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB16_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f32 	%f1, [%rd8];
	ld.global.f32 	%f2, [%rd6];
	add.f32 	%f3, %f2, %f1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.f32 	[%rd10], %f3;

BB16_2:
	ret;
}


