---
title: Publications & Awards
greeting: 'Explore my research and publications.'
description: "Dr. Haozhe Zhu's research publications in robotics processors, chiplet systems, and processing in/near memory, including ISSCC, JSSC, MICRO papers and awards."
---

## Research Papers

Here are papers I published as the (co-)first or corresponding authors.
Visit my [Google Scholar](https://scholar.google.com/citations?hl=en&user=L9U6i6YAAAAJ&view_op=list_works&sortby=pubdate) page to view the full publication list.

**Someone**<sup>**†**</sup> denotes equal contributions; <ins>**Someone**</ins> denotes corresponding authors.

### Domain-Specific Processors for Robotics & Machine Vision

- **[A-SSCC'25, Highlight]** Yujie Ma<sup>**†**</sup>, Siqi He<sup>**†**</sup>, Sinong Gong, Linqi Li, Mengjie Li, Xiankui Xiong, Chengchen Wang, Haidong Tian, Qi Liu, Xiaoyang Zeng, Chixiao Chen, <ins>**Haozhe Zhu**</ins>. “A 102.5-Hz Real-Time FPGA Robot-Action-Planning Accelerator with Velocity-Estimation-Driven Behavior Prediction for Embodied Artificial Intelligence” (**Accepted**)
- **[ICCAD'25, Best Paper Nominee]** Yuzheng Lin<sup>**†**</sup>, Lizhou Wu<sup>**†**</sup>, Chixiao Chen, Xiaoyang Zeng, <ins>**Haozhe Zhu**</ins>. “GauPRE: A Pattern-based Rendering Engine for Gaussian Splatting on Edge Device” (**Accepted**)
- **[TCAS-1'25 & ISICAS'25]** Mengjie Li, Yiming Zhang, Siqi He, Qi Liu, Xiaoyang Zeng, Chixiao Chen, <ins>**Haozhe Zhu**</ins>. [“RT-FLOW: FPGA Implementation of Real-Time Optical-Flow-based SLAM for High-Speed Tracking and High-Quality Mapping”](https://doi.org/10.1109/TCSI.2025.3566090)
- **[MICRO'24]** Lizhou Wu, <ins>**Haozhe Zhu**</ins>, Siqi He, Jiapei Zheng, Chixiao Chen, Xiaoyang Zeng. [“GauSPU: 3D Gaussian Splatting Processor for Real-Time SLAM Systems”](https://doi.org/10.1109/MICRO61859.2024.00114)
- **[JSSC'24]** Mengjie Li<sup>**†**</sup>, <ins>**Haozhe Zhu**</ins><sup>**†**</sup>, Siqi He, Hongyi Zhang, Jie Liao, Danfeng Zhai, <ins>Chixiao Chen</ins>, Qi Liu, Xiaoyang Zeng, Ninghui Sun, Ming Liu. [“SLAM-CIM: A Visual SLAM Backend Processor With Dynamic-Range-Driven-Skipping Linear-Solving FP-CIM Macros”](https://doi.org/10.1109/JSSC.2024.3402808)
- **[A-SSCC'24, Outstanding Design Award]** Mengjie Li, <ins>**Haozhe Zhu**</ins>, Yiming Zhang, Siqi He, Qi Liu, Xiaoyang Zeng, Chixiao Chen. [“A Real-Time Optical-Flow-based SLAM FPGA Accelerator with Inter-Frame Similarity Exploitation and Correlation-Guided Mixed-Precision Flow Update”](https://doi.org/10.1109/A-SSCC60305.2024.10848536)
- **[TVLSI'24]** Lizhou Wu, <ins>**Haozhe Zhu**</ins>, Jiapei Zheng, Mengjie Li, Yinuo Cheng, Qi Liu, Xiaoyang Zeng, Chixiao Chen. [“Hi-NeRF: A Multicore NeRF Accelerator With Hierarchical Empty Space Skipping for Edge 3-D Rendering”](https://doi.org/10.1109/TVLSI.2024.3458032)

### Chiplet Integration

- **[JSSC'25]** **Haozhe Zhu**<sup>**†**</sup>, Bo Jiao<sup>**†**</sup>, Yuman Zeng<sup>**†**</sup>, Yongjiang Li, Jie Liao, Siyao Jia, Zexing Chen, Liyu Lin, Xunda Lin, Suchang Huang, Mochen Tian, Jundong Zhu, Dexin Wen, Yan Wang, Yu Wang, Jian Xu, Feng Wang, Jun Tao, <ins>Chixiao Chen</ins>, Qi Liu, Ming Liu. "SHINSAI: A 586 mm<sup>2</sup> Reusable Active TSV Interposer with Programmable Interconnect Fabric and 512Mb Underdeck Memory" (**Accepted**)
- **[DAC'25]** Siqi He<sup>**†**</sup>, <ins>**Haozhe Zhu**</ins><sup>**†**</sup>, Jiapei Zheng, Lizhou Wu, Bo Jiao, Qi Liu , Xiaoyang Zeng, Chixiao Chen. [“Hydra: Harnessing Expert Popularity for Efficient Mixture-of-Expert Inference on Chiplet System”](https://doi.org/10.1109/DAC63849.2025.11133023)
- **[HPCA'25]** Siyao Jia<sup>**†**</sup>, Bo Jiao<sup>**†**</sup>, <ins>**Haozhe Zhu**</ins>, <ins>Chixiao Chen</ins>, Qi Liu, Ming Liu. [“EIGEN: Enabling Efficient 3DIC Interconnect with Heterogeneous Dual-Layer Network-on-Active-Interposer”](https://doi.org/10.1109/HPCA61900.2025.00117)
- **[ISSCC'25]** Bo Jiao<sup>**†**</sup>, **Haozhe Zhu**<sup>**†**</sup>, Yuman Zeng, Yongjiang Li, Jie Liao, Siyao Jia, Mochen Tian, Zexing Chen, Jundong Zhu, Dexin Wen, Yan Wang, Yu Wang, Jian Xu, Feng Wang, Jun Tao, <ins>Chixiao Chen</ins>, Qi Liu, Ming Liu. [“37.4 SHINSAI: A 586mm2 Reusable Active TSV Interposer with Programmable Interconnect Fabric and 512Mb 3D Underdeck Memory”](https://doi.org/10.1109/ISSCC49661.2025.10904819)
- **[ISCAS'23]** Jie Liao, Bo Jiao, Jinshan Zhang, Shiwei Liu, Hao Jiang, Jun Tao, Wenning Jiang, Qi Liu, Lihua Zhang, <ins>**Haozhe Zhu**</ins>, Chixiao Chen. [“A Scalable Die-to-Die Interconnect with Replay and Repair Schemes for 2.5D/3D Integration”](https://doi.org/10.1109/ISCAS46773.2023.10181990)
- **[ISSCC'22]** **Haozhe Zhu**<sup>**†**</sup>, Bo Jiao<sup>**†**</sup>, Jinshan Zhang<sup>**†**</sup>, Xinru Jia, Yunzhengmao Wang, Tianchan Guan, Shengcheng Wang, Dimin Niu, Hongzhong Zheng, <ins>Chixiao Chen</ins>, Mingyu Wang, Lihua Zhang, Xiaoyang Zeng, Qi Liu, Yuan Xie, Ming Liu. [“COMB-MCM: Computing-on-Memory-Boundary NN Processor with Bipolar Bitwise Sparsity Optimization for Scalable Multi-Chiplet-Module Edge Machine Learning”](https://doi.org/10.1109/ISSCC42614.2022.9731657)
- **[GLSVLSI'21]** Bo Jiao<sup>**†**</sup>, __Haozhe Zhu__<sup>**†**</sup>, Jinshan Zhang, Shunli Wang, Xiaoyang Kang, Lihua Zhang, Mingyu Wang, <ins>Chixiao Chen</ins>. [“Computing Utilization Enhancement for Chiplet-based Homogeneous Processing-in-Memory Deep Learning Processors”](https://doi.org/10.1145/3453688.3461499)

###  Processing in/near Memory

- **[DAC'25]** Lizhou Wu<sup>**†**</sup>, <ins>**Haozhe Zhu**</ins><sup>**†**</sup>, Siqi He, Xuanda Lin, Xiaoyang Zeng, Chixiao Chen. [“PIMoE: Towards Efficient MoE Transformer Deployment on NPU-PIM System through Throttle-Aware Task Offloading”](https://doi.org/10.1109/DAC63849.2025.11132528)
- **[JSSC'25]** Siqi He<sup>**†**</sup>, <ins>**Haozhe Zhu**</ins><sup>**†**</sup>, Hongyi Zhang, Yujie Ma, Zexing Chen, Mengjie Li, Danfeng Zhai, <ins>Chixiao Chen</ins>, Qi Liu, Xiaoyang Zeng, Ming Liu. [“A 22-nm 109.3-to-249.5-TFLOPS/W Outlier-Aware Floating-Point SRAM Compute-in-Memory Macro for Large Language Models”](https://doi.org/10.1109/JSSC.2025.3571315)
- **[ISCAS'24]** Mengjie Li, Hongyi Zhang, Siqi He, <ins>**Haozhe Zhu**</ins>, Hao Zhang, Jinglei Liu, Jiayuan Chen, Zhenping Hu, Xiaoyang Zeng, Chixiao Chen. [“A 19.7 TFLOPS/W Multiply-less Logarithmic Floating-Point CIM Architecture with Error-Reduced Compensated Approximate Adder”](https://doi.org/10.1109/ISCAS58744.2024.10558433)
- **[DATE'24]** Hongyi Zhang, <ins>**Haozhe Zhu**</ins>, Siqi He, Mengjie Li, Chengchen Wang, Xiankui Xiong, Haidong Tian, Xiaoyang Zeng, Chixiao Chen. [“ARCTIC: Agile and Robust Compute-In-Memory Compiler with Parameterized INT/FP Precision and Built-In Self Test”](https://doi.org/10.23919/DATE58400.2024.10546676)
- **[TCAS-2'24]** <ins>**Haozhe Zhu**</ins><sup>**†**</sup>, Hongyi Zhang<sup>**†**</sup>, Siqi He, Mengjie Li, Xiaoyang Zeng, Chixiao Chen. [“Trident-CIM: A LUT-Based Compute-in-Memory Macro With Trident Read Bit-Line and Partial Product Pruning”](https://doi.org/10.1109/TCSII.2024.3376257)
- **[JETCAS'20]** **Haozhe Zhu**, <ins>Chixiao Chen</ins>, Shiwei Liu, Qiaosha Zou, Mingyu Wang, Lihua Zhang, Xiaoyang Zeng, C.-J. Richard Shi. [“A Communication-Aware DNN Accelerator on ImageNet Using in-Memory Entry-Counting Based Algorithm-Circuit-Architecture Co-Design in 65nm CMOS”](https://doi.org/10.1109/JETCAS.2020.3014920)
- **[Design&Test'19]** **Haozhe Zhu**, <ins>Yu Wang</ins>, C.-J. Richard Shi. [“Tanji: A General-Purpose Neural Network Accelerator with a Unified Crossbar Architecture”](https://doi.org/10.1109/MDAT.2019.2952329)

### Others

- **[BioCAS'24]** Jiajun Lu, <ins>**Haozhe Zhu**</ins>, Xiaoyang Zeng, Chixiao Chen. [“ST-BPTT: A Memory-efficient BPTT SNN Training Approach through Gradient-Contribution-Driven Time-Step Selection”](https://doi.org/10.1109/BioCAS61083.2024.10798378)
- **[AICAS'23]** Siqi He, Hongyi Zhang, Mengjie Li, <ins>**Haozhe Zhu**</ins>, Chixiao Chen, Qi Liu, Xiaoyang Zeng. [“Bit-Offsetter: A Bit-serial DNN Accelerator with Weight-offset MAC for Bit-wise Sparsity Exploitation”](https://doi.org/10.1109/AICAS57966.2023.10168618)

## Awards & Honors

I was (co-)awarded:
- 2025 IEEE ICCAD Best Paper Award Nominee.
- 2024 IEEE A-SSCC Distinguished Design Award.
- 2023 CCF 27th NCCET Outstanding Paper Award.
- 2022 Shanghai Outstanding Graduate Award.
- 2021 CIE Integrated Circuits Scholarship, First Prize (47 students) and Biren Special (3 students).
