# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do comb_ckt_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/eyantra/New\ folder/e\ yantra\ proj/comb_ckt {D:/eyantra/New folder/e yantra proj/comb_ckt/comb_ckt_verilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:53 on Oct 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/eyantra/New folder/e yantra proj/comb_ckt" D:/eyantra/New folder/e yantra proj/comb_ckt/comb_ckt_verilog.v 
# -- Compiling module comb_ckt_verilog
# 
# Top level modules:
# 	comb_ckt_verilog
# End time: 19:02:53 on Oct 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/eyantra/New\ folder/e\ yantra\ proj/comb_ckt {D:/eyantra/New folder/e yantra proj/comb_ckt/Mux_4_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:53 on Oct 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/eyantra/New folder/e yantra proj/comb_ckt" D:/eyantra/New folder/e yantra proj/comb_ckt/Mux_4_to_1.v 
# -- Compiling module Mux_4_to_1
# 
# Top level modules:
# 	Mux_4_to_1
# End time: 19:02:53 on Oct 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/eyantra/New\ folder/e\ yantra\ proj/comb_ckt {D:/eyantra/New folder/e yantra proj/comb_ckt/Mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:53 on Oct 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/eyantra/New folder/e yantra proj/comb_ckt" D:/eyantra/New folder/e yantra proj/comb_ckt/Mux_2_to_1.v 
# -- Compiling module Mux_2_to_1
# 
# Top level modules:
# 	Mux_2_to_1
# End time: 19:02:53 on Oct 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/eyantra/New\ folder/e\ yantra\ proj/comb_ckt/simulation/modelsim {D:/eyantra/New folder/e yantra proj/comb_ckt/simulation/modelsim/comb_ckt_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:53 on Oct 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/eyantra/New folder/e yantra proj/comb_ckt/simulation/modelsim" D:/eyantra/New folder/e yantra proj/comb_ckt/simulation/modelsim/comb_ckt_tb.v 
# -- Compiling module comb_ckt_tb
# 
# Top level modules:
# 	comb_ckt_tb
# End time: 19:02:53 on Oct 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  comb_ckt_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" comb_ckt_tb 
# Start time: 19:02:53 on Oct 01,2022
# Loading work.comb_ckt_tb
# Loading work.comb_ckt_verilog
# Loading work.Mux_4_to_1
# Loading work.Mux_2_to_1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ps
# No errors encountered, congratulations!
# End time: 19:03:32 on Oct 01,2022, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
