
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dalila' on host 'k40pontenova.k40.pontenova' (Linux_x86_64 version 4.4.0-116-generic) on Mon Apr 27 14:39:13 -03 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.4 LTS
INFO: [HLS 200-10] In directory '/home/dalila/HLStools/vivado/ready/Kmeans'
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> oe[14C[2Kvivado_hls> oep[15C[2Kvivado_hls> oepn[16C[2Kvivado_hls> oep[15C[2Kvivado_hls> oe[14C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proc[29C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/dalila/HLStools/vivado/ready/Kmeans/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> oe[14C[2Kvivado_hls> oep[15C[2Kvivado_hls> oepn[16C[2Kvivado_hls> oep[15C[2Kvivado_hls> oe[14C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2K
[1;32mopen 
open_project 
open_solution 
[0m[32mopal_wrapper 
opalc++ 
opalcc 
open 
openssl 
openssl.exe 
openvt 
opl2ofm 
opldecode 
opt 
opt-3.8 
[0m
[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol'.
/home/dalila/HLStools/vivado/ready/Kmeans/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files k[23C[2Kvivado_hls> add_files kmeans.[29C[2Kvivado_hls> add_files kmeans.h[30C
INFO: [HLS 200-10] Adding design file 'kmeans.h' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files kmeans.h[30C[2Kvivado_hls> add_files kmeans.[29C[2Kvivado_hls> add_files kmeans.c[30C[2Kvivado_hls> add_files kmeans.cpp[32C
INFO: [HLS 200-10] Adding design file 'kmeans.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add-[16C[2Kvivado_hls> add-f[17C
No match found.
[2Kvivado_hls> add-f[17C[2Kvivado_hls> add-[16C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files -[23C[2Kvivado_hls> add_files -t[24C[2Kvivado_hls> add_files -tb[25C[2Kvivado_hls> add_files -tb [26C[2Kvivado_hls> add_files -tb k[27C[2Kvivado_hls> add_files -tb kmeans.[33C[2Kvivado_hls> add_files -tb kmeans[32C[2Kvivado_hls> add_files -tb kmean[31C[2Kvivado_hls> add_files -tb kmea[30C[2Kvivado_hls> add_files -tb kme[29C[2Kvivado_hls> add_files -tb km[28C[2Kvivado_hls> add_files -tb k[27C[2Kvivado_hls> add_files -tb [26C[2Kvivado_hls> add_files -tb t[27C[2Kvivado_hls> add_files -tb te[28C[2Kvivado_hls> add_files -tb testes.cpp[36C
INFO: [HLS 200-10] Adding test bench file 'testes.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> add_files -tb testes.cpp[36C[2Kvivado_hls> add_files kmeans.cpp[32C[2Kvivado_hls> add_files kmeans.h[30C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_projec[23C[2Kvivado_hls> open_proje[22C[2Kvivado_hls> open_proj[21C[2Kvivado_hls> open_pro[20C[2Kvivado_hls> open_pr[19C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_[17C[2Kvivado_hls> open[16C[2Kvivado_hls> ope[15C[2Kvivado_hls> op[14C[2Kvivado_hls> o[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top k[21C[2Kvivado_hls> set_top km[22C[2Kvivado_hls> set_top kme[23C[2Kvivado_hls> set_top kmea[24C[2Kvivado_hls> set_top kmean[25C[2Kvivado_hls> set_top kmeans[26C
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> ser[15C[2Kvivado_hls> sert[16C[2Kvivado_hls> ser[15C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_p[17C[2Kvivado_hls> set_pa[18C[2Kvivado_hls> set_par[19C[2Kvivado_hls> set_part[20C[2Kvivado_hls> set_part [21C[2Kvivado_hls> set_part {[22C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i[41C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i}[42C
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csi[15C[2Kvivado_hls> csim[16C
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testes.cpp in debug mode
   Compiling ../../../../kmeans.cpp in debug mode
   Generating csim.exe
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kmeans.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:01:21 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41561 ; free virtual = 125579
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:01:21 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41561 ; free virtual = 125579
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:21 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41560 ; free virtual = 125578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:01:21 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41560 ; free virtual = 125578
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:22 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41543 ; free virtual = 125561
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:22 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41543 ; free virtual = 125561
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kmeans' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kmeans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 81.64 seconds; current allocated memory: 98.281 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 98.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kmeans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kmeans/data_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kmeans/data_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kmeans/centroids' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kmeans/num_clusters' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kmeans/num_dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kmeans' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kmeans'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 99.134 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:22 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41538 ; free virtual = 125557
INFO: [VHDL 208-304] Generating VHDL RTL for kmeans.
INFO: [VLOG 209-307] Generating Verilog RTL for kmeans.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> co[14C[2Kvivado_hls> cos[15C[2Kvivado_hls> cosim_design[24C
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling testes.cpp_pre.cpp.tb.cpp
   Compiling apatb_kmeans.cpp
   Compiling kmeans.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kmeans_top glbl -prj kmeans.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s kmeans 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/AESL_automem_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/kmeans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kmeans
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/AESL_automem_centroids.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_centroids
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/AESL_automem_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/kmeans.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kmeans_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.kmeans
Compiling module xil_defaultlib.AESL_automem_data_in
Compiling module xil_defaultlib.AESL_automem_data_out
Compiling module xil_defaultlib.AESL_automem_centroids
Compiling module xil_defaultlib.apatb_kmeans_top
Compiling module work.glbl
Built simulation snapshot kmeans

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/xsim.dir/kmeans/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 14:40:47 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kmeans/xsim_script.tcl
# xsim {kmeans} -autoloadwcfg -tclbatch {kmeans.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source kmeans.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "9202165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 9202205 ns : File "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/kmeans.autotb.v" Line 479
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1391.113 ; gain = 0.000 ; free physical = 41399 ; free virtual = 125439
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 14:41:02 2020...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
[2Kvivado_hls> [12C[2Kvivado_hls> g[13C[2Kvivado_hls> ge[14C[2Kvivado_hls> ged[15C[2Kvivado_hls> gedi[16C[2Kvivado_hls> gedit[17C[2Kvivado_hls> gedit [18C[2Kvivado_hls> gedit t[19C[2Kvivado_hls> gedit te[20C[2Kvivado_hls> gedit testes.cpp[28C

(gedit:60731): Gtk-WARNING **: Calling Inhibit failed: GDBus.Error:org.freedesktop.DBus.Error.ServiceUnknown: The name org.gnome.SessionManager was not provided by any .service files

** (gedit:60731): WARNING **: Set document metadata failed: Setting attribute metadata::gedit-spell-enabled not supported

** (gedit:60731): WARNING **: Set document metadata failed: Setting attribute metadata::gedit-encoding not supported

** (gedit:60731): WARNING **: Set document metadata failed: Setting attribute metadata::gedit-spell-enabled not supported

** (gedit:60731): WARNING **: Set document metadata failed: Setting attribute metadata::gedit-encoding not supported
[2Kvivado_hls> [12C[2Kvivado_hls> gedit testes.cpp[28C[2Kvivado_hls> cosim_design[24C
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling testes.cpp_pre.cpp.tb.cpp
   Compiling apatb_kmeans.cpp
   Compiling kmeans.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
3
3
3
3
3
3
3
3
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kmeans_top glbl -prj kmeans.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s kmeans 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/AESL_automem_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/kmeans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kmeans
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/AESL_automem_centroids.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_centroids
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/AESL_automem_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/kmeans.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kmeans_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.kmeans
Compiling module xil_defaultlib.AESL_automem_data_in
Compiling module xil_defaultlib.AESL_automem_data_out
Compiling module xil_defaultlib.AESL_automem_centroids
Compiling module xil_defaultlib.apatb_kmeans_top
Compiling module work.glbl
Built simulation snapshot kmeans

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/xsim.dir/kmeans/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 14:42:22 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kmeans/xsim_script.tcl
# xsim {kmeans} -autoloadwcfg -tclbatch {kmeans.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source kmeans.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "9202165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 9202205 ns : File "/home/dalila/HLStools/vivado/ready/Kmeans/proj/sol/sim/verilog/kmeans.autotb.v" Line 479
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1391.113 ; gain = 0.000 ; free physical = 41397 ; free virtual = 125437
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 14:42:36 2020...
INFO: [COSIM 212-316] Starting C post checking ...
3
3
3
3
3
3
3
3
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 204.98 seconds; peak allocated memory: 99.134 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr 27 14:42:38 2020...
