{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697396233122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697396233123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 14:57:13 2023 " "Processing started: Sun Oct 15 14:57:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697396233123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697396233123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ro_puf -c ro_puf " "Command: quartus_map --read_settings_files=on --write_settings_files=off ro_puf -c ro_puf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697396233123 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1697396233389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator-rtl " "Found design unit 1: ring_oscillator-rtl" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/ro_puf/ring_oscillator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697396240612 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator " "Found entity 1: ring_oscillator" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/ro_puf/ring_oscillator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697396240612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697396240612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ro_puf.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ro_puf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ro_ctr_ary " "Found design unit 1: ro_ctr_ary" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/ro_puf/ro_puf.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697396240614 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ro_puf-rtl " "Found design unit 2: ro_puf-rtl" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/ro_puf/ro_puf.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697396240614 ""} { "Info" "ISGN_ENTITY_NAME" "1 ro_puf " "Found entity 1: ro_puf" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/ro_puf/ro_puf.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697396240614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697396240614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ro_puf_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ro_puf_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ro_puf_tb-test_fixture " "Found design unit 1: ro_puf_tb-test_fixture" {  } { { "ro_puf_tb.vhd" "" { Text "C:/FPGA/ro_puf/ro_puf_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697396240615 ""} { "Info" "ISGN_ENTITY_NAME" "1 ro_puf_tb " "Found entity 1: ro_puf_tb" {  } { { "ro_puf_tb.vhd" "" { Text "C:/FPGA/ro_puf/ro_puf_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697396240615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697396240615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ro_puf " "Elaborating entity \"ro_puf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697396240642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_resp_sig ro_puf.vhd(53) " "Verilog HDL or VHDL warning at ro_puf.vhd(53): object \"req_resp_sig\" assigned a value but never read" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/ro_puf/ro_puf.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697396240643 "|ro_puf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chal_lft_val ro_puf.vhd(90) " "VHDL Process Statement warning at ro_puf.vhd(90): signal \"chal_lft_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/ro_puf/ro_puf.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697396240645 "|ro_puf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chal_rit_val ro_puf.vhd(90) " "VHDL Process Statement warning at ro_puf.vhd(90): signal \"chal_rit_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/ro_puf/ro_puf.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697396240645 "|ro_puf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chal_lft_val ro_puf.vhd(92) " "VHDL Process Statement warning at ro_puf.vhd(92): signal \"chal_lft_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/ro_puf/ro_puf.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697396240645 "|ro_puf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chal_rit_val ro_puf.vhd(92) " "VHDL Process Statement warning at ro_puf.vhd(92): signal \"chal_rit_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ro_puf.vhd" "" { Text "C:/FPGA/ro_puf/ro_puf.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697396240645 "|ro_puf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_oscillator ring_oscillator:\\gen_ro:0:ro_inst " "Elaborating entity \"ring_oscillator\" for hierarchy \"ring_oscillator:\\gen_ro:0:ro_inst\"" {  } { { "ro_puf.vhd" "\\gen_ro:0:ro_inst" { Text "C:/FPGA/ro_puf/ro_puf.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697396240652 ""}
{ "Error" "EVRFX_VHDL_ASSERT_ALWAYS_OCCURS_ERROR" "\"ro_length must be an odd number\" ring_oscillator.vhd(38) " "VHDL Assertion Statement at ring_oscillator.vhd(38): assertion is false - report \"ro_length must be an odd number\" (FAILURE or ERROR)" {  } { { "ring_oscillator.vhd" "" { Text "C:/FPGA/ro_puf/ring_oscillator.vhd" 38 0 0 } }  } 0 10652 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (FAILURE or ERROR)" 0 0 "Analysis & Synthesis" 0 -1 1697396240653 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ring_oscillator:\\gen_ro:0:ro_inst " "Can't elaborate user hierarchy \"ring_oscillator:\\gen_ro:0:ro_inst\"" {  } { { "ro_puf.vhd" "\\gen_ro:0:ro_inst" { Text "C:/FPGA/ro_puf/ro_puf.vhd" 71 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697396240653 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697396240851 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 15 14:57:20 2023 " "Processing ended: Sun Oct 15 14:57:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697396240851 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697396240851 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697396240851 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697396240851 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697396241459 ""}
