#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep 25 09:12:32 2018
# Process ID: 32444
# Current directory: C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.runs/synth_1
# Command line: vivado.exe -log Keyscheduler.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Keyscheduler.tcl
# Log file: C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.runs/synth_1/Keyscheduler.vds
# Journal file: C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Keyscheduler.tcl -notrace
Command: synth_design -top Keyscheduler -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 357.520 ; gain = 98.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Keyscheduler' [C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/Keyscheduler.vhd:17]
INFO: [Synth 8-3491] module 'ByteSub' declared at 'C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/bytesub.vhd:4' bound to instance 'inst_ByteSub' of component 'ByteSub' [C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/Keyscheduler.vhd:44]
INFO: [Synth 8-638] synthesizing module 'ByteSub' [C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/bytesub.vhd:10]
INFO: [Synth 8-226] default block is never used [C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/bytesub.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ByteSub' (1#1) [C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/bytesub.vhd:10]
INFO: [Synth 8-3491] module 'ByteSub' declared at 'C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/bytesub.vhd:4' bound to instance 'inst_ByteSub' of component 'ByteSub' [C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/Keyscheduler.vhd:44]
INFO: [Synth 8-3491] module 'ByteSub' declared at 'C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/bytesub.vhd:4' bound to instance 'inst_ByteSub' of component 'ByteSub' [C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/Keyscheduler.vhd:44]
INFO: [Synth 8-3491] module 'ByteSub' declared at 'C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/bytesub.vhd:4' bound to instance 'inst_ByteSub' of component 'ByteSub' [C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/Keyscheduler.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Keyscheduler' (2#1) [C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/sources_1/imports/Downloads/Keyscheduler.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 412.230 ; gain = 153.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 412.230 ; gain = 153.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 412.230 ; gain = 153.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/constrs_1/new/Controller.xdc]
Finished Parsing XDC File [C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.srcs/constrs_1/new/Controller.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 716.137 ; gain = 0.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 716.137 ; gain = 457.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 716.137 ; gain = 457.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 716.137 ; gain = 457.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 716.137 ; gain = 457.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Keyscheduler 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[127]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[126]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[125]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[124]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[123]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[122]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[121]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[120]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[119]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[118]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[117]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[116]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[115]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[114]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[113]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[112]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[111]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[110]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[109]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[108]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[107]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[106]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[105]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[104]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[103]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[102]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[101]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[100]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[99]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[98]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[97]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[96]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[95]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[94]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[93]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[92]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[91]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[90]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[89]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[88]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[87]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[86]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[85]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[84]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[83]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[82]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[81]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[80]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[79]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[78]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[77]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[76]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[75]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[74]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[73]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[72]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[71]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[70]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[69]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[68]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[67]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[66]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[65]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[64]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[63]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[62]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[61]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[60]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[59]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[58]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[57]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[56]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[55]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[54]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[53]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[52]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[51]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[50]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[49]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[48]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[47]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[46]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[45]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[44]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[43]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[42]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[41]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[40]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[39]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[38]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[37]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[36]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[35]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[34]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[33]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[32]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[31]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[30]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[29]) is unused and will be removed from module Keyscheduler.
WARNING: [Synth 8-3332] Sequential element (key_reg_reg_rep[28]) is unused and will be removed from module Keyscheduler.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 716.137 ; gain = 457.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+----------------------------------------+---------------+----------------+
|Module Name  | RTL Object                             | Depth x Width | Implemented As | 
+-------------+----------------------------------------+---------------+----------------+
|ByteSub      | BS_out                                 | 256x8         | LUT            | 
|Keyscheduler | gen_ByteSub_key[3].inst_ByteSub/BS_out | 256x8         | LUT            | 
|Keyscheduler | gen_ByteSub_key[2].inst_ByteSub/BS_out | 256x8         | LUT            | 
|Keyscheduler | gen_ByteSub_key[1].inst_ByteSub/BS_out | 256x8         | LUT            | 
|Keyscheduler | gen_ByteSub_key[0].inst_ByteSub/BS_out | 256x8         | LUT            | 
+-------------+----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 738.484 ; gain = 479.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 738.781 ; gain = 480.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 740.195 ; gain = 481.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 740.945 ; gain = 482.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 740.945 ; gain = 482.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 740.945 ; gain = 482.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 740.945 ; gain = 482.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 740.945 ; gain = 482.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 740.945 ; gain = 482.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT3  |     8|
|3     |LUT4  |     9|
|4     |LUT5  |    33|
|5     |LUT6  |   247|
|6     |MUXF7 |    50|
|7     |MUXF8 |    25|
|8     |FDCE  |   136|
|9     |IBUF  |   135|
|10    |OBUF  |   128|
+------+------+------+

Report Instance Areas: 
+------+------------------------------------+----------+------+
|      |Instance                            |Module    |Cells |
+------+------------------------------------+----------+------+
|1     |top                                 |          |   772|
|2     |  \gen_ByteSub_key[0].inst_ByteSub  |ByteSub   |    96|
|3     |  \gen_ByteSub_key[1].inst_ByteSub  |ByteSub_0 |    96|
|4     |  \gen_ByteSub_key[2].inst_ByteSub  |ByteSub_1 |    96|
|5     |  \gen_ByteSub_key[3].inst_ByteSub  |ByteSub_2 |    82|
+------+------------------------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 740.945 ; gain = 482.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 120 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 740.945 ; gain = 178.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 740.945 ; gain = 482.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 756.863 ; gain = 511.059
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/11401165/OneDrive/Documenten/School/2018-2019/chipontwerp/encryptor_v1/encryptor_v1.runs/synth_1/Keyscheduler.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Keyscheduler_utilization_synth.rpt -pb Keyscheduler_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 756.863 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 25 09:13:43 2018...
