$date
	Sun Jul 22 14:02:25 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dut $end
$scope module myRegFile $end
$var wire 5 ! address_d [4:0] $end
$var wire 5 " address_s1 [4:0] $end
$var wire 5 # address_s2 [4:0] $end
$var wire 1 $ clock $end
$var wire 1 % write_enable $end
$var wire 32 & data_dval [31:0] $end
$var reg 32 ' data_s1val [31:0] $end
$var reg 32 ( data_s2val [31:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 )
bx (
bx '
bx &
0%
1$
bx #
bx "
bx !
$end
#5
0$
#10
b101 &
b100000 )
b11 (
b10 '
1%
b1 !
b11 #
b10 "
1$
#15
b1 )
0$
#20
b1000 &
b100000 )
b101 (
b11 '
b10 !
b1 #
b11 "
1%
1$
#25
b10 )
0$
#30
0%
1$
#35
0$
#40
1$
#45
0$
#50
1$
#55
0$
#60
1$
#65
0$
#70
1$
#75
0$
#80
1$
#85
0$
#90
1$
#95
0$
#100
1$
#105
0$
#110
1$
#115
0$
#120
1$
#125
0$
#130
1$
#135
0$
#140
1$
#145
0$
#150
1$
#155
0$
#160
1$
#165
0$
#170
1$
#175
0$
#180
1$
#185
0$
#190
1$
#195
0$
#200
1$
#205
0$
#210
1$
#215
0$
#220
1$
#225
0$
#230
1$
#235
0$
#240
1$
#245
0$
#250
1$
#255
0$
#260
1$
#265
0$
#270
1$
#275
0$
#280
1$
#285
0$
#290
1$
#295
0$
#300
1$
#305
0$
#310
1$
#315
0$
#320
1$
#325
0$
#330
1$
#335
0$
#340
1$
#345
0$
#350
1$
#355
0$
#360
1$
#365
0$
#370
1$
#375
0$
#380
1$
#385
0$
#390
1$
#395
0$
#400
1$
#405
0$
#410
1$
#415
0$
#420
1$
#425
0$
#430
1$
#435
0$
#440
1$
#445
0$
#450
1$
#455
0$
#460
1$
#465
0$
#470
1$
#475
0$
#480
1$
#485
0$
#490
1$
#495
0$
#500
1$
#505
0$
#510
1$
#515
0$
#520
1$
#525
0$
#530
1$
#535
0$
#540
1$
#545
0$
#550
1$
#555
0$
#560
1$
#565
0$
#570
1$
#575
0$
#580
1$
#585
0$
#590
1$
#595
0$
#600
1$
