module pc ();

input [7:0] pc';
input pc_src;

output [7:0] pc;

reg [7:0] pc';
reg [7:0] pc;

pc_src = branch_control & zero;

/* always 
if pc_src begin
  pc' = pc_branch;
end else begin
  pc' = pc + 1;
end

endmodule
